// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Delay_audio")
  (DATE "06/08/2016 09:27:03")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[12\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[14\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[16\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[17\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2925:2925:2925))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7363:7363:7363) (7471:7471:7471))
        (PORT d[1] (4800:4800:4800) (4997:4997:4997))
        (PORT d[2] (4648:4648:4648) (4885:4885:4885))
        (PORT d[3] (3879:3879:3879) (4086:4086:4086))
        (PORT d[4] (5447:5447:5447) (5727:5727:5727))
        (PORT d[5] (6141:6141:6141) (6309:6309:6309))
        (PORT d[6] (6481:6481:6481) (6609:6609:6609))
        (PORT d[7] (5750:5750:5750) (5858:5858:5858))
        (PORT d[8] (7891:7891:7891) (8073:8073:8073))
        (PORT d[9] (3615:3615:3615) (3847:3847:3847))
        (PORT d[10] (8030:8030:8030) (8036:8036:8036))
        (PORT d[11] (4758:4758:4758) (5089:5089:5089))
        (PORT d[12] (4998:4998:4998) (5320:5320:5320))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5613:5613:5613))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT d[0] (6099:6099:6099) (6244:6244:6244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4908:4908:4908))
        (PORT d[1] (4257:4257:4257) (4413:4413:4413))
        (PORT d[2] (4160:4160:4160) (4323:4323:4323))
        (PORT d[3] (6006:6006:6006) (6127:6127:6127))
        (PORT d[4] (5395:5395:5395) (5547:5547:5547))
        (PORT d[5] (6439:6439:6439) (6668:6668:6668))
        (PORT d[6] (4470:4470:4470) (4699:4699:4699))
        (PORT d[7] (3690:3690:3690) (3830:3830:3830))
        (PORT d[8] (6909:6909:6909) (6764:6764:6764))
        (PORT d[9] (6466:6466:6466) (6634:6634:6634))
        (PORT d[10] (5166:5166:5166) (5231:5231:5231))
        (PORT d[11] (5573:5573:5573) (5657:5657:5657))
        (PORT d[12] (5609:5609:5609) (5840:5840:5840))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT ena (4890:4890:4890) (5077:5077:5077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (4890:4890:4890) (5077:5077:5077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (3051:3051:3051))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7063:7063:7063) (7200:7200:7200))
        (PORT d[1] (4432:4432:4432) (4627:4627:4627))
        (PORT d[2] (4586:4586:4586) (4824:4824:4824))
        (PORT d[3] (3807:3807:3807) (3994:3994:3994))
        (PORT d[4] (5711:5711:5711) (5849:5849:5849))
        (PORT d[5] (5807:5807:5807) (5988:5988:5988))
        (PORT d[6] (6160:6160:6160) (6333:6333:6333))
        (PORT d[7] (5413:5413:5413) (5524:5524:5524))
        (PORT d[8] (7904:7904:7904) (8086:8086:8086))
        (PORT d[9] (3946:3946:3946) (4171:4171:4171))
        (PORT d[10] (7497:7497:7497) (7566:7566:7566))
        (PORT d[11] (4694:4694:4694) (5017:5017:5017))
        (PORT d[12] (7153:7153:7153) (7053:7053:7053))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5353:5353:5353) (5613:5613:5613))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (PORT d[0] (5975:5975:5975) (6244:6244:6244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (4773:4773:4773))
        (PORT d[1] (3601:3601:3601) (3772:3772:3772))
        (PORT d[2] (4195:4195:4195) (4361:4361:4361))
        (PORT d[3] (4923:4923:4923) (5022:5022:5022))
        (PORT d[4] (5411:5411:5411) (5566:5566:5566))
        (PORT d[5] (5897:5897:5897) (6160:6160:6160))
        (PORT d[6] (4425:4425:4425) (4638:4638:4638))
        (PORT d[7] (3691:3691:3691) (3831:3831:3831))
        (PORT d[8] (5982:5982:5982) (5859:5859:5859))
        (PORT d[9] (6182:6182:6182) (6357:6357:6357))
        (PORT d[10] (4946:4946:4946) (5039:5039:5039))
        (PORT d[11] (5523:5523:5523) (5607:5607:5607))
        (PORT d[12] (6309:6309:6309) (6244:6244:6244))
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT ena (5267:5267:5267) (5467:5467:5467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT d[0] (5267:5267:5267) (5467:5467:5467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2653:2653:2653))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6550:6550:6550) (6554:6554:6554))
        (PORT d[1] (4715:4715:4715) (4882:4882:4882))
        (PORT d[2] (4139:4139:4139) (4371:4371:4371))
        (PORT d[3] (4175:4175:4175) (4410:4410:4410))
        (PORT d[4] (5600:5600:5600) (5724:5724:5724))
        (PORT d[5] (5216:5216:5216) (5398:5398:5398))
        (PORT d[6] (6519:6519:6519) (6707:6707:6707))
        (PORT d[7] (5259:5259:5259) (5354:5354:5354))
        (PORT d[8] (6592:6592:6592) (6655:6655:6655))
        (PORT d[9] (3610:3610:3610) (3836:3836:3836))
        (PORT d[10] (7737:7737:7737) (7773:7773:7773))
        (PORT d[11] (5937:5937:5937) (5933:5933:5933))
        (PORT d[12] (7384:7384:7384) (7339:7339:7339))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (5374:5374:5374))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (5886:5886:5886) (6005:6005:6005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5647:5647:5647))
        (PORT d[1] (4037:4037:4037) (4239:4239:4239))
        (PORT d[2] (3527:3527:3527) (3755:3755:3755))
        (PORT d[3] (5031:5031:5031) (5042:5042:5042))
        (PORT d[4] (5036:5036:5036) (5199:5199:5199))
        (PORT d[5] (4458:4458:4458) (4546:4546:4546))
        (PORT d[6] (4692:4692:4692) (4922:4922:4922))
        (PORT d[7] (3236:3236:3236) (3347:3347:3347))
        (PORT d[8] (5023:5023:5023) (4989:4989:4989))
        (PORT d[9] (5358:5358:5358) (5452:5452:5452))
        (PORT d[10] (4871:4871:4871) (4948:4948:4948))
        (PORT d[11] (5280:5280:5280) (5259:5259:5259))
        (PORT d[12] (5489:5489:5489) (5499:5499:5499))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT ena (5020:5020:5020) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (5020:5020:5020) (5182:5182:5182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3041:3041:3041))
        (PORT clk (2524:2524:2524) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7436:7436:7436) (7578:7578:7578))
        (PORT d[1] (4447:4447:4447) (4638:4638:4638))
        (PORT d[2] (4965:4965:4965) (5198:5198:5198))
        (PORT d[3] (3890:3890:3890) (4101:4101:4101))
        (PORT d[4] (6037:6037:6037) (6176:6176:6176))
        (PORT d[5] (6143:6143:6143) (6318:6318:6318))
        (PORT d[6] (6572:6572:6572) (6747:6747:6747))
        (PORT d[7] (5808:5808:5808) (5929:5929:5929))
        (PORT d[8] (7556:7556:7556) (7744:7744:7744))
        (PORT d[9] (3974:3974:3974) (4208:4208:4208))
        (PORT d[10] (5712:5712:5712) (6027:6027:6027))
        (PORT d[11] (5302:5302:5302) (5598:5598:5598))
        (PORT d[12] (5758:5758:5758) (6076:6076:6076))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (5265:5265:5265))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2555:2555:2555))
        (PORT d[0] (5781:5781:5781) (5896:5896:5896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5096:5096:5096))
        (PORT d[1] (4002:4002:4002) (4156:4156:4156))
        (PORT d[2] (4555:4555:4555) (4721:4721:4721))
        (PORT d[3] (5298:5298:5298) (5393:5393:5393))
        (PORT d[4] (5793:5793:5793) (5954:5954:5954))
        (PORT d[5] (6333:6333:6333) (6556:6556:6556))
        (PORT d[6] (4454:4454:4454) (4678:4678:4678))
        (PORT d[7] (4060:4060:4060) (4203:4203:4203))
        (PORT d[8] (6323:6323:6323) (6204:6204:6204))
        (PORT d[9] (6022:6022:6022) (6151:6151:6151))
        (PORT d[10] (5007:5007:5007) (5101:5101:5101))
        (PORT d[11] (5547:5547:5547) (5635:5635:5635))
        (PORT d[12] (6698:6698:6698) (6634:6634:6634))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT ena (4907:4907:4907) (5107:5107:5107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT d[0] (4907:4907:4907) (5107:5107:5107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3034:3034:3034))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7534:7534:7534))
        (PORT d[1] (4798:4798:4798) (4996:4996:4996))
        (PORT d[2] (4868:4868:4868) (5102:5102:5102))
        (PORT d[3] (3864:3864:3864) (4074:4074:4074))
        (PORT d[4] (5462:5462:5462) (5738:5738:5738))
        (PORT d[5] (6512:6512:6512) (6677:6677:6677))
        (PORT d[6] (6515:6515:6515) (6683:6683:6683))
        (PORT d[7] (5807:5807:5807) (5928:5928:5928))
        (PORT d[8] (7540:7540:7540) (7725:7725:7725))
        (PORT d[9] (3965:3965:3965) (4190:4190:4190))
        (PORT d[10] (8172:8172:8172) (8250:8250:8250))
        (PORT d[11] (5100:5100:5100) (5427:5427:5427))
        (PORT d[12] (5382:5382:5382) (5701:5701:5701))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4526:4526:4526))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT d[0] (5038:5038:5038) (5157:5157:5157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5123:5123:5123))
        (PORT d[1] (3973:3973:3973) (4125:4125:4125))
        (PORT d[2] (4520:4520:4520) (4683:4683:4683))
        (PORT d[3] (5202:5202:5202) (5289:5289:5289))
        (PORT d[4] (5774:5774:5774) (5931:5931:5931))
        (PORT d[5] (6179:6179:6179) (6436:6436:6436))
        (PORT d[6] (4497:4497:4497) (4708:4708:4708))
        (PORT d[7] (4059:4059:4059) (4202:4202:4202))
        (PORT d[8] (6322:6322:6322) (6203:6203:6203))
        (PORT d[9] (6353:6353:6353) (6476:6476:6476))
        (PORT d[10] (5011:5011:5011) (5109:5109:5109))
        (PORT d[11] (5565:5565:5565) (5630:5630:5630))
        (PORT d[12] (6666:6666:6666) (6597:6597:6597))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT ena (5245:5245:5245) (5442:5442:5442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT d[0] (5245:5245:5245) (5442:5442:5442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2890:2890:2890))
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6551:6551:6551) (6555:6555:6555))
        (PORT d[1] (4396:4396:4396) (4568:4568:4568))
        (PORT d[2] (4136:4136:4136) (4372:4372:4372))
        (PORT d[3] (4221:4221:4221) (4463:4463:4463))
        (PORT d[4] (5877:5877:5877) (5965:5965:5965))
        (PORT d[5] (5521:5521:5521) (5677:5677:5677))
        (PORT d[6] (6466:6466:6466) (6637:6637:6637))
        (PORT d[7] (5499:5499:5499) (5573:5573:5573))
        (PORT d[8] (6792:6792:6792) (6815:6815:6815))
        (PORT d[9] (3843:3843:3843) (4051:4051:4051))
        (PORT d[10] (4473:4473:4473) (4716:4716:4716))
        (PORT d[11] (5942:5942:5942) (5945:5945:5945))
        (PORT d[12] (7788:7788:7788) (7738:7738:7738))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5228:5228:5228))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (PORT d[0] (5775:5775:5775) (5859:5859:5859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (5674:5674:5674))
        (PORT d[1] (4075:4075:4075) (4278:4278:4278))
        (PORT d[2] (3214:3214:3214) (3469:3469:3469))
        (PORT d[3] (5357:5357:5357) (5356:5356:5356))
        (PORT d[4] (5322:5322:5322) (5460:5460:5460))
        (PORT d[5] (4730:4730:4730) (4799:4799:4799))
        (PORT d[6] (4728:4728:4728) (4951:4951:4951))
        (PORT d[7] (2872:2872:2872) (3000:3000:3000))
        (PORT d[8] (5024:5024:5024) (4990:4990:4990))
        (PORT d[9] (5344:5344:5344) (5435:5435:5435))
        (PORT d[10] (4882:4882:4882) (4960:4960:4960))
        (PORT d[11] (5319:5319:5319) (5301:5301:5301))
        (PORT d[12] (5462:5462:5462) (5472:5472:5472))
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (PORT ena (4786:4786:4786) (4956:4956:4956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (PORT d[0] (4786:4786:4786) (4956:4956:4956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (3047:3047:3047))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7777:7777:7777) (7913:7913:7913))
        (PORT d[1] (4777:4777:4777) (4973:4973:4973))
        (PORT d[2] (5198:5198:5198) (5423:5423:5423))
        (PORT d[3] (4222:4222:4222) (4427:4427:4427))
        (PORT d[4] (6370:6370:6370) (6505:6505:6505))
        (PORT d[5] (6553:6553:6553) (6725:6725:6725))
        (PORT d[6] (6887:6887:6887) (7056:7056:7056))
        (PORT d[7] (6158:6158:6158) (6278:6278:6278))
        (PORT d[8] (7499:7499:7499) (7678:7678:7678))
        (PORT d[9] (4367:4367:4367) (4597:4597:4597))
        (PORT d[10] (5353:5353:5353) (5673:5673:5673))
        (PORT d[11] (5447:5447:5447) (5771:5771:5771))
        (PORT d[12] (6136:6136:6136) (6452:6452:6452))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4290:4290:4290))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (4758:4758:4758) (4921:4921:4921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5367:5367:5367) (5466:5466:5466))
        (PORT d[1] (4330:4330:4330) (4480:4480:4480))
        (PORT d[2] (4846:4846:4846) (5005:5005:5005))
        (PORT d[3] (5638:5638:5638) (5738:5738:5738))
        (PORT d[4] (6105:6105:6105) (6257:6257:6257))
        (PORT d[5] (6618:6618:6618) (6829:6829:6829))
        (PORT d[6] (4781:4781:4781) (4997:4997:4997))
        (PORT d[7] (3709:3709:3709) (3915:3915:3915))
        (PORT d[8] (6766:6766:6766) (6652:6652:6652))
        (PORT d[9] (5975:5975:5975) (6101:6101:6101))
        (PORT d[10] (5366:5366:5366) (5461:5461:5461))
        (PORT d[11] (5891:5891:5891) (5970:5970:5970))
        (PORT d[12] (7024:7024:7024) (6955:6955:6955))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT ena (4920:4920:4920) (5124:5124:5124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (4920:4920:4920) (5124:5124:5124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2873:2873:2873))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6940:6940:6940) (7064:7064:7064))
        (PORT d[1] (4786:4786:4786) (5015:5015:5015))
        (PORT d[2] (4649:4649:4649) (4858:4858:4858))
        (PORT d[3] (4688:4688:4688) (4986:4986:4986))
        (PORT d[4] (5874:5874:5874) (5993:5993:5993))
        (PORT d[5] (5619:5619:5619) (5854:5854:5854))
        (PORT d[6] (6525:6525:6525) (6678:6678:6678))
        (PORT d[7] (6696:6696:6696) (6755:6755:6755))
        (PORT d[8] (7996:7996:7996) (8226:8226:8226))
        (PORT d[9] (3942:3942:3942) (4173:4173:4173))
        (PORT d[10] (4533:4533:4533) (4818:4818:4818))
        (PORT d[11] (3601:3601:3601) (3893:3893:3893))
        (PORT d[12] (4074:4074:4074) (4412:4412:4412))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4138:4138:4138))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT d[0] (4677:4677:4677) (4769:4769:4769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4933:4933:4933) (5158:5158:5158))
        (PORT d[1] (4356:4356:4356) (4544:4544:4544))
        (PORT d[2] (3678:3678:3678) (3979:3979:3979))
        (PORT d[3] (5484:5484:5484) (5535:5535:5535))
        (PORT d[4] (5775:5775:5775) (5994:5994:5994))
        (PORT d[5] (4880:4880:4880) (5004:5004:5004))
        (PORT d[6] (5192:5192:5192) (5411:5411:5411))
        (PORT d[7] (3585:3585:3585) (3739:3739:3739))
        (PORT d[8] (5817:5817:5817) (5744:5744:5744))
        (PORT d[9] (5642:5642:5642) (5734:5734:5734))
        (PORT d[10] (5251:5251:5251) (5313:5313:5313))
        (PORT d[11] (5128:5128:5128) (5164:5164:5164))
        (PORT d[12] (6568:6568:6568) (6549:6549:6549))
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (PORT ena (5271:5271:5271) (5518:5518:5518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (PORT d[0] (5271:5271:5271) (5518:5518:5518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2789:2789:2789))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6184:6184:6184) (6189:6189:6189))
        (PORT d[1] (5013:5013:5013) (5178:5178:5178))
        (PORT d[2] (4500:4500:4500) (4735:4735:4735))
        (PORT d[3] (4223:4223:4223) (4466:4466:4466))
        (PORT d[4] (5638:5638:5638) (5763:5763:5763))
        (PORT d[5] (5201:5201:5201) (5389:5389:5389))
        (PORT d[6] (6530:6530:6530) (6720:6720:6720))
        (PORT d[7] (5291:5291:5291) (5380:5380:5380))
        (PORT d[8] (6973:6973:6973) (7038:7038:7038))
        (PORT d[9] (3927:3927:3927) (4148:4148:4148))
        (PORT d[10] (7408:7408:7408) (7449:7449:7449))
        (PORT d[11] (6260:6260:6260) (6257:6257:6257))
        (PORT d[12] (7392:7392:7392) (7348:7348:7348))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (6684:6684:6684))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (7281:7281:7281) (7339:7339:7339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5409:5409:5409))
        (PORT d[1] (4069:4069:4069) (4277:4277:4277))
        (PORT d[2] (3598:3598:3598) (3847:3847:3847))
        (PORT d[3] (5034:5034:5034) (5043:5043:5043))
        (PORT d[4] (5039:5039:5039) (5201:5201:5201))
        (PORT d[5] (4463:4463:4463) (4553:4553:4553))
        (PORT d[6] (4743:4743:4743) (4971:4971:4971))
        (PORT d[7] (3210:3210:3210) (3330:3330:3330))
        (PORT d[8] (5620:5620:5620) (5557:5557:5557))
        (PORT d[9] (5700:5700:5700) (5790:5790:5790))
        (PORT d[10] (5249:5249:5249) (5321:5321:5321))
        (PORT d[11] (4682:4682:4682) (4677:4677:4677))
        (PORT d[12] (5157:5157:5157) (5175:5175:5175))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT ena (5134:5134:5134) (5304:5304:5304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (5134:5134:5134) (5304:5304:5304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2896:2896:2896))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6984:6984:6984) (7104:7104:7104))
        (PORT d[1] (5191:5191:5191) (5414:5414:5414))
        (PORT d[2] (5805:5805:5805) (6183:6183:6183))
        (PORT d[3] (5099:5099:5099) (5392:5392:5392))
        (PORT d[4] (6249:6249:6249) (6361:6361:6361))
        (PORT d[5] (5925:5925:5925) (6153:6153:6153))
        (PORT d[6] (6655:6655:6655) (6752:6752:6752))
        (PORT d[7] (7042:7042:7042) (7095:7095:7095))
        (PORT d[8] (8338:8338:8338) (8564:8564:8564))
        (PORT d[9] (3801:3801:3801) (4021:4021:4021))
        (PORT d[10] (4556:4556:4556) (4840:4840:4840))
        (PORT d[11] (4230:4230:4230) (4510:4510:4510))
        (PORT d[12] (4800:4800:4800) (5126:5126:5126))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6750:6750:6750) (6772:6772:6772))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (7372:7372:7372) (7403:7403:7403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5545:5545:5545))
        (PORT d[1] (4644:4644:4644) (4824:4824:4824))
        (PORT d[2] (3675:3675:3675) (3977:3977:3977))
        (PORT d[3] (5817:5817:5817) (5864:5864:5864))
        (PORT d[4] (5778:5778:5778) (5987:5987:5987))
        (PORT d[5] (5021:5021:5021) (5155:5155:5155))
        (PORT d[6] (5274:5274:5274) (5502:5502:5502))
        (PORT d[7] (3644:3644:3644) (3811:3811:3811))
        (PORT d[8] (6459:6459:6459) (6371:6371:6371))
        (PORT d[9] (5995:5995:5995) (6082:6082:6082))
        (PORT d[10] (4927:4927:4927) (5002:5002:5002))
        (PORT d[11] (5508:5508:5508) (5542:5542:5542))
        (PORT d[12] (6585:6585:6585) (6567:6567:6567))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (PORT ena (5299:5299:5299) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (PORT d[0] (5299:5299:5299) (5544:5544:5544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2647:2647:2647))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2037:2037:2037))
        (PORT d[1] (2338:2338:2338) (2351:2351:2351))
        (PORT d[2] (2977:2977:2977) (3116:3116:3116))
        (PORT d[3] (1987:1987:1987) (1995:1995:1995))
        (PORT d[4] (2010:2010:2010) (2116:2116:2116))
        (PORT d[5] (5618:5618:5618) (5845:5845:5845))
        (PORT d[6] (1990:1990:1990) (1989:1989:1989))
        (PORT d[7] (3819:3819:3819) (3928:3928:3928))
        (PORT d[8] (3047:3047:3047) (3205:3205:3205))
        (PORT d[9] (2007:2007:2007) (2026:2026:2026))
        (PORT d[10] (1963:1963:1963) (1988:1988:1988))
        (PORT d[11] (2006:2006:2006) (2020:2020:2020))
        (PORT d[12] (2740:2740:2740) (2899:2899:2899))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3947:3947:3947))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (4499:4499:4499) (4578:4578:4578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2660:2660:2660))
        (PORT d[1] (3203:3203:3203) (3324:3324:3324))
        (PORT d[2] (2724:2724:2724) (2900:2900:2900))
        (PORT d[3] (2347:2347:2347) (2362:2362:2362))
        (PORT d[4] (5919:5919:5919) (6162:6162:6162))
        (PORT d[5] (2403:2403:2403) (2399:2399:2399))
        (PORT d[6] (2807:2807:2807) (2865:2865:2865))
        (PORT d[7] (2694:2694:2694) (2689:2689:2689))
        (PORT d[8] (2059:2059:2059) (2085:2085:2085))
        (PORT d[9] (2730:2730:2730) (2746:2746:2746))
        (PORT d[10] (2083:2083:2083) (2123:2123:2123))
        (PORT d[11] (3293:3293:3293) (3323:3323:3323))
        (PORT d[12] (2349:2349:2349) (2356:2356:2356))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (3249:3249:3249) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (3249:3249:3249) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3057:3057:3057))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3355:3355:3355))
        (PORT d[1] (4000:4000:4000) (4144:4144:4144))
        (PORT d[2] (3806:3806:3806) (4009:4009:4009))
        (PORT d[3] (3656:3656:3656) (3781:3781:3781))
        (PORT d[4] (2773:2773:2773) (2907:2907:2907))
        (PORT d[5] (6238:6238:6238) (6463:6463:6463))
        (PORT d[6] (5195:5195:5195) (5499:5499:5499))
        (PORT d[7] (3543:3543:3543) (3693:3693:3693))
        (PORT d[8] (3531:3531:3531) (3771:3771:3771))
        (PORT d[9] (4244:4244:4244) (4457:4457:4457))
        (PORT d[10] (4552:4552:4552) (4780:4780:4780))
        (PORT d[11] (3254:3254:3254) (3516:3516:3516))
        (PORT d[12] (3229:3229:3229) (3473:3473:3473))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4360:4360:4360))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (5150:5150:5150) (4991:4991:4991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3786:3786:3786))
        (PORT d[1] (3264:3264:3264) (3392:3392:3392))
        (PORT d[2] (3539:3539:3539) (3820:3820:3820))
        (PORT d[3] (4551:4551:4551) (4651:4651:4651))
        (PORT d[4] (5987:5987:5987) (6237:6237:6237))
        (PORT d[5] (5718:5718:5718) (5945:5945:5945))
        (PORT d[6] (5349:5349:5349) (5678:5678:5678))
        (PORT d[7] (4728:4728:4728) (4773:4773:4773))
        (PORT d[8] (3527:3527:3527) (3625:3625:3625))
        (PORT d[9] (5414:5414:5414) (5517:5517:5517))
        (PORT d[10] (3594:3594:3594) (3706:3706:3706))
        (PORT d[11] (4236:4236:4236) (4416:4416:4416))
        (PORT d[12] (4914:4914:4914) (5123:5123:5123))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (3721:3721:3721) (3813:3813:3813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (3721:3721:3721) (3813:3813:3813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3074:3074:3074))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3066:3066:3066))
        (PORT d[1] (4321:4321:4321) (4472:4472:4472))
        (PORT d[2] (3815:3815:3815) (4019:4019:4019))
        (PORT d[3] (3376:3376:3376) (3512:3512:3512))
        (PORT d[4] (3189:3189:3189) (3327:3327:3327))
        (PORT d[5] (6216:6216:6216) (6441:6441:6441))
        (PORT d[6] (5537:5537:5537) (5838:5838:5838))
        (PORT d[7] (3655:3655:3655) (3813:3813:3813))
        (PORT d[8] (3553:3553:3553) (3796:3796:3796))
        (PORT d[9] (4114:4114:4114) (4195:4195:4195))
        (PORT d[10] (4190:4190:4190) (4435:4435:4435))
        (PORT d[11] (3280:3280:3280) (3539:3539:3539))
        (PORT d[12] (3272:3272:3272) (3526:3526:3526))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3653:3653:3653))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT d[0] (4232:4232:4232) (4207:4207:4207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4152:4152:4152))
        (PORT d[1] (3609:3609:3609) (3745:3745:3745))
        (PORT d[2] (3597:3597:3597) (3882:3882:3882))
        (PORT d[3] (4943:4943:4943) (5058:5058:5058))
        (PORT d[4] (6330:6330:6330) (6578:6578:6578))
        (PORT d[5] (5723:5723:5723) (5947:5947:5947))
        (PORT d[6] (5609:5609:5609) (5933:5933:5933))
        (PORT d[7] (4721:4721:4721) (4765:4765:4765))
        (PORT d[8] (3461:3461:3461) (3551:3551:3551))
        (PORT d[9] (5685:5685:5685) (5769:5769:5769))
        (PORT d[10] (3971:3971:3971) (4083:4083:4083))
        (PORT d[11] (5333:5333:5333) (5534:5534:5534))
        (PORT d[12] (5256:5256:5256) (5462:5462:5462))
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT ena (4077:4077:4077) (4169:4169:4169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT d[0] (4077:4077:4077) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3065:3065:3065))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3374:3374:3374))
        (PORT d[1] (4710:4710:4710) (4855:4855:4855))
        (PORT d[2] (4473:4473:4473) (4670:4670:4670))
        (PORT d[3] (3727:3727:3727) (3862:3862:3862))
        (PORT d[4] (3514:3514:3514) (3644:3644:3644))
        (PORT d[5] (6582:6582:6582) (6805:6805:6805))
        (PORT d[6] (5197:5197:5197) (5505:5505:5505))
        (PORT d[7] (4032:4032:4032) (4191:4191:4191))
        (PORT d[8] (3905:3905:3905) (4147:4147:4147))
        (PORT d[9] (3825:3825:3825) (3907:3907:3907))
        (PORT d[10] (4368:4368:4368) (4592:4592:4592))
        (PORT d[11] (3658:3658:3658) (3914:3914:3914))
        (PORT d[12] (3645:3645:3645) (3909:3909:3909))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3763:3763:3763))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (4298:4298:4298) (4394:4394:4394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3800:3800:3800))
        (PORT d[1] (3631:3631:3631) (3769:3769:3769))
        (PORT d[2] (3928:3928:3928) (4211:4211:4211))
        (PORT d[3] (5247:5247:5247) (5361:5361:5361))
        (PORT d[4] (6353:6353:6353) (6605:6605:6605))
        (PORT d[5] (5788:5788:5788) (6021:6021:6021))
        (PORT d[6] (4001:4001:4001) (4162:4162:4162))
        (PORT d[7] (4781:4781:4781) (4833:4833:4833))
        (PORT d[8] (3465:3465:3465) (3556:3556:3556))
        (PORT d[9] (5400:5400:5400) (5500:5500:5500))
        (PORT d[10] (4298:4298:4298) (4404:4404:4404))
        (PORT d[11] (4553:4553:4553) (4725:4725:4725))
        (PORT d[12] (5910:5910:5910) (6110:6110:6110))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT ena (4798:4798:4798) (4865:4865:4865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (4798:4798:4798) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3072:3072:3072))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3409:3409:3409))
        (PORT d[1] (4658:4658:4658) (4806:4806:4806))
        (PORT d[2] (4491:4491:4491) (4691:4691:4691))
        (PORT d[3] (3728:3728:3728) (3863:3863:3863))
        (PORT d[4] (3553:3553:3553) (3691:3691:3691))
        (PORT d[5] (6557:6557:6557) (6779:6779:6779))
        (PORT d[6] (5245:5245:5245) (5514:5514:5514))
        (PORT d[7] (4022:4022:4022) (4181:4181:4181))
        (PORT d[8] (3907:3907:3907) (4147:4147:4147))
        (PORT d[9] (4104:4104:4104) (4181:4181:4181))
        (PORT d[10] (4142:4142:4142) (4386:4386:4386))
        (PORT d[11] (3659:3659:3659) (3914:3914:3914))
        (PORT d[12] (4162:4162:4162) (4387:4387:4387))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3602:3602:3602))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (3836:3836:3836) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3726:3726:3726))
        (PORT d[1] (3973:3973:3973) (4109:4109:4109))
        (PORT d[2] (3962:3962:3962) (4247:4247:4247))
        (PORT d[3] (5276:5276:5276) (5392:5392:5392))
        (PORT d[4] (6696:6696:6696) (6946:6946:6946))
        (PORT d[5] (5766:5766:5766) (5994:5994:5994))
        (PORT d[6] (5971:5971:5971) (6293:6293:6293))
        (PORT d[7] (4771:4771:4771) (4824:4824:4824))
        (PORT d[8] (3474:3474:3474) (3564:3564:3564))
        (PORT d[9] (5414:5414:5414) (5517:5517:5517))
        (PORT d[10] (4337:4337:4337) (4449:4449:4449))
        (PORT d[11] (5630:5630:5630) (5823:5823:5823))
        (PORT d[12] (5941:5941:5941) (6144:6144:6144))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT ena (4440:4440:4440) (4533:4533:4533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (4440:4440:4440) (4533:4533:4533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2700:2700:2700))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3482:3482:3482))
        (PORT d[1] (4264:4264:4264) (4416:4416:4416))
        (PORT d[2] (3806:3806:3806) (4009:4009:4009))
        (PORT d[3] (3330:3330:3330) (3450:3450:3450))
        (PORT d[4] (2757:2757:2757) (2883:2883:2883))
        (PORT d[5] (6890:6890:6890) (7101:7101:7101))
        (PORT d[6] (5564:5564:5564) (5865:5865:5865))
        (PORT d[7] (4015:4015:4015) (4174:4174:4174))
        (PORT d[8] (3875:3875:3875) (4114:4114:4114))
        (PORT d[9] (3927:3927:3927) (4149:4149:4149))
        (PORT d[10] (5181:5181:5181) (5418:5418:5418))
        (PORT d[11] (3627:3627:3627) (3889:3889:3889))
        (PORT d[12] (3568:3568:3568) (3815:3815:3815))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3887:3887:3887))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT d[0] (4247:4247:4247) (4234:4234:4234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3685:3685:3685))
        (PORT d[1] (3252:3252:3252) (3385:3385:3385))
        (PORT d[2] (3996:3996:3996) (4280:4280:4280))
        (PORT d[3] (4986:4986:4986) (5127:5127:5127))
        (PORT d[4] (5986:5986:5986) (6235:6235:6235))
        (PORT d[5] (6446:6446:6446) (6666:6666:6666))
        (PORT d[6] (5631:5631:5631) (5945:5945:5945))
        (PORT d[7] (5454:5454:5454) (5514:5514:5514))
        (PORT d[8] (3925:3925:3925) (4016:4016:4016))
        (PORT d[9] (6108:6108:6108) (6206:6206:6206))
        (PORT d[10] (3316:3316:3316) (3425:3425:3425))
        (PORT d[11] (4581:4581:4581) (4782:4782:4782))
        (PORT d[12] (4553:4553:4553) (4760:4760:4760))
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT ena (3702:3702:3702) (3794:3794:3794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT d[0] (3702:3702:3702) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2595:2595:2595))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3309:3309:3309))
        (PORT d[1] (3809:3809:3809) (3892:3892:3892))
        (PORT d[2] (3012:3012:3012) (3139:3139:3139))
        (PORT d[3] (2623:2623:2623) (2688:2688:2688))
        (PORT d[4] (2397:2397:2397) (2497:2497:2497))
        (PORT d[5] (6096:6096:6096) (6367:6367:6367))
        (PORT d[6] (6030:6030:6030) (6369:6369:6369))
        (PORT d[7] (3236:3236:3236) (3348:3348:3348))
        (PORT d[8] (3579:3579:3579) (3792:3792:3792))
        (PORT d[9] (4111:4111:4111) (4191:4191:4191))
        (PORT d[10] (3719:3719:3719) (3916:3916:3916))
        (PORT d[11] (2425:2425:2425) (2595:2595:2595))
        (PORT d[12] (2745:2745:2745) (2906:2906:2906))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2907:2907:2907))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (PORT d[0] (3583:3583:3583) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3310:3310:3310))
        (PORT d[1] (3183:3183:3183) (3255:3255:3255))
        (PORT d[2] (1995:1995:1995) (2125:2125:2125))
        (PORT d[3] (4472:4472:4472) (4520:4520:4520))
        (PORT d[4] (5944:5944:5944) (6177:6177:6177))
        (PORT d[5] (4977:4977:4977) (5138:5138:5138))
        (PORT d[6] (3555:3555:3555) (3662:3662:3662))
        (PORT d[7] (5517:5517:5517) (5634:5634:5634))
        (PORT d[8] (2702:2702:2702) (2748:2748:2748))
        (PORT d[9] (7139:7139:7139) (7261:7261:7261))
        (PORT d[10] (2835:2835:2835) (2905:2905:2905))
        (PORT d[11] (4279:4279:4279) (4446:4446:4446))
        (PORT d[12] (4027:4027:4027) (4189:4189:4189))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT ena (3597:3597:3597) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (3597:3597:3597) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2507:2507:2507))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2980:2980:2980))
        (PORT d[1] (3797:3797:3797) (3879:3879:3879))
        (PORT d[2] (3000:3000:3000) (3126:3126:3126))
        (PORT d[3] (2982:2982:2982) (3061:3061:3061))
        (PORT d[4] (2056:2056:2056) (2163:2163:2163))
        (PORT d[5] (6001:6001:6001) (6271:6271:6271))
        (PORT d[6] (5974:5974:5974) (6322:6322:6322))
        (PORT d[7] (3558:3558:3558) (3662:3662:3662))
        (PORT d[8] (3158:3158:3158) (3365:3365:3365))
        (PORT d[9] (4132:4132:4132) (4214:4214:4214))
        (PORT d[10] (3726:3726:3726) (3923:3923:3923))
        (PORT d[11] (2759:2759:2759) (2921:2921:2921))
        (PORT d[12] (2887:2887:2887) (3118:3118:3118))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2627:2627:2627))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT d[0] (3293:3293:3293) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4067:4067:4067))
        (PORT d[1] (3548:3548:3548) (3632:3632:3632))
        (PORT d[2] (2001:2001:2001) (2133:2133:2133))
        (PORT d[3] (4903:4903:4903) (4955:4955:4955))
        (PORT d[4] (5565:5565:5565) (5774:5774:5774))
        (PORT d[5] (5298:5298:5298) (5454:5454:5454))
        (PORT d[6] (3907:3907:3907) (4008:4008:4008))
        (PORT d[7] (5471:5471:5471) (5585:5585:5585))
        (PORT d[8] (3608:3608:3608) (3632:3632:3632))
        (PORT d[9] (7511:7511:7511) (7630:7630:7630))
        (PORT d[10] (3177:3177:3177) (3241:3241:3241))
        (PORT d[11] (4262:4262:4262) (4428:4428:4428))
        (PORT d[12] (4151:4151:4151) (4314:4314:4314))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT ena (3953:3953:3953) (3991:3991:3991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (3953:3953:3953) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2736:2736:2736))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3072:3072:3072))
        (PORT d[1] (4334:4334:4334) (4484:4484:4484))
        (PORT d[2] (3785:3785:3785) (3985:3985:3985))
        (PORT d[3] (3323:3323:3323) (3462:3462:3462))
        (PORT d[4] (2731:2731:2731) (2860:2860:2860))
        (PORT d[5] (6560:6560:6560) (6777:6777:6777))
        (PORT d[6] (5204:5204:5204) (5508:5508:5508))
        (PORT d[7] (3656:3656:3656) (3815:3815:3815))
        (PORT d[8] (3525:3525:3525) (3766:3766:3766))
        (PORT d[9] (4310:4310:4310) (4526:4526:4526))
        (PORT d[10] (4490:4490:4490) (4731:4731:4731))
        (PORT d[11] (3267:3267:3267) (3529:3529:3529))
        (PORT d[12] (3260:3260:3260) (3515:3515:3515))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2866:2866:2866))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (3486:3486:3486) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4082:4082:4082))
        (PORT d[1] (3273:3273:3273) (3409:3409:3409))
        (PORT d[2] (3653:3653:3653) (3943:3943:3943))
        (PORT d[3] (4924:4924:4924) (5042:5042:5042))
        (PORT d[4] (5936:5936:5936) (6183:6183:6183))
        (PORT d[5] (6101:6101:6101) (6325:6325:6325))
        (PORT d[6] (4041:4041:4041) (4201:4201:4201))
        (PORT d[7] (5872:5872:5872) (5927:5927:5927))
        (PORT d[8] (3912:3912:3912) (4009:4009:4009))
        (PORT d[9] (6143:6143:6143) (6243:6243:6243))
        (PORT d[10] (3321:3321:3321) (3443:3443:3443))
        (PORT d[11] (5028:5028:5028) (5235:5235:5235))
        (PORT d[12] (4882:4882:4882) (5085:5085:5085))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT ena (3698:3698:3698) (3787:3787:3787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (3698:3698:3698) (3787:3787:3787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2566:2566:2566))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3296:3296:3296))
        (PORT d[1] (3501:3501:3501) (3594:3594:3594))
        (PORT d[2] (3018:3018:3018) (3145:3145:3145))
        (PORT d[3] (2599:2599:2599) (2678:2678:2678))
        (PORT d[4] (2330:2330:2330) (2423:2423:2423))
        (PORT d[5] (6070:6070:6070) (6340:6340:6340))
        (PORT d[6] (6314:6314:6314) (6650:6650:6650))
        (PORT d[7] (3567:3567:3567) (3670:3670:3670))
        (PORT d[8] (3573:3573:3573) (3783:3783:3783))
        (PORT d[9] (4072:4072:4072) (4149:4149:4149))
        (PORT d[10] (3712:3712:3712) (3909:3909:3909))
        (PORT d[11] (2772:2772:2772) (2934:2934:2934))
        (PORT d[12] (3213:3213:3213) (3434:3434:3434))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2584:2584:2584))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (3226:3226:3226) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3653:3653:3653))
        (PORT d[1] (2819:2819:2819) (2906:2906:2906))
        (PORT d[2] (1953:1953:1953) (2067:2067:2067))
        (PORT d[3] (4770:4770:4770) (4791:4791:4791))
        (PORT d[4] (5886:5886:5886) (6088:6088:6088))
        (PORT d[5] (5046:5046:5046) (5217:5217:5217))
        (PORT d[6] (3886:3886:3886) (3985:3985:3985))
        (PORT d[7] (4367:4367:4367) (4479:4479:4479))
        (PORT d[8] (3002:3002:3002) (3035:3035:3035))
        (PORT d[9] (7171:7171:7171) (7297:7297:7297))
        (PORT d[10] (3158:3158:3158) (3221:3221:3221))
        (PORT d[11] (4242:4242:4242) (4410:4410:4410))
        (PORT d[12] (4159:4159:4159) (4325:4325:4325))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT ena (3595:3595:3595) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT d[0] (3595:3595:3595) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2721:2721:2721))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3633:3633:3633))
        (PORT d[1] (4305:4305:4305) (4455:4455:4455))
        (PORT d[2] (3798:3798:3798) (4001:4001:4001))
        (PORT d[3] (3642:3642:3642) (3756:3756:3756))
        (PORT d[4] (2429:2429:2429) (2572:2572:2572))
        (PORT d[5] (6873:6873:6873) (7082:7082:7082))
        (PORT d[6] (5605:5605:5605) (5900:5900:5900))
        (PORT d[7] (3683:3683:3683) (3843:3843:3843))
        (PORT d[8] (3533:3533:3533) (3775:3775:3775))
        (PORT d[9] (3918:3918:3918) (4135:4135:4135))
        (PORT d[10] (4491:4491:4491) (4732:4732:4732))
        (PORT d[11] (3267:3267:3267) (3530:3530:3530))
        (PORT d[12] (3596:3596:3596) (3835:3835:3835))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4540:4540:4540))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (5296:5296:5296) (5171:5171:5171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4095:4095:4095))
        (PORT d[1] (3245:3245:3245) (3379:3379:3379))
        (PORT d[2] (3870:3870:3870) (4146:4146:4146))
        (PORT d[3] (4943:4943:4943) (5057:5057:5057))
        (PORT d[4] (5963:5963:5963) (6208:6208:6208))
        (PORT d[5] (6102:6102:6102) (6326:6326:6326))
        (PORT d[6] (5637:5637:5637) (5957:5957:5957))
        (PORT d[7] (5865:5865:5865) (5919:5919:5919))
        (PORT d[8] (3970:3970:3970) (4056:4056:4056))
        (PORT d[9] (6132:6132:6132) (6232:6232:6232))
        (PORT d[10] (3265:3265:3265) (3384:3384:3384))
        (PORT d[11] (5019:5019:5019) (5224:5224:5224))
        (PORT d[12] (4561:4561:4561) (4770:4770:4770))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (3696:3696:3696) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (3696:3696:3696) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2956:2956:2956))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3629:3629:3629))
        (PORT d[1] (4326:4326:4326) (4478:4478:4478))
        (PORT d[2] (4479:4479:4479) (4680:4680:4680))
        (PORT d[3] (4057:4057:4057) (4184:4184:4184))
        (PORT d[4] (3533:3533:3533) (3671:3671:3671))
        (PORT d[5] (6918:6918:6918) (7134:7134:7134))
        (PORT d[6] (4951:4951:4951) (5231:5231:5231))
        (PORT d[7] (4056:4056:4056) (4217:4217:4217))
        (PORT d[8] (3882:3882:3882) (4121:4121:4121))
        (PORT d[9] (4116:4116:4116) (4194:4194:4194))
        (PORT d[10] (4544:4544:4544) (4771:4771:4771))
        (PORT d[11] (2490:2490:2490) (2668:2668:2668))
        (PORT d[12] (3904:3904:3904) (4165:4165:4165))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4479:4479:4479))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (4995:4995:4995) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4054:4054:4054))
        (PORT d[1] (3961:3961:3961) (4097:4097:4097))
        (PORT d[2] (3961:3961:3961) (4246:4246:4246))
        (PORT d[3] (5604:5604:5604) (5713:5713:5713))
        (PORT d[4] (6713:6713:6713) (6966:6966:6966))
        (PORT d[5] (5766:5766:5766) (5995:5995:5995))
        (PORT d[6] (6036:6036:6036) (6365:6365:6365))
        (PORT d[7] (4778:4778:4778) (4833:4833:4833))
        (PORT d[8] (3482:3482:3482) (3573:3573:3573))
        (PORT d[9] (5422:5422:5422) (5525:5525:5525))
        (PORT d[10] (4337:4337:4337) (4450:4450:4450))
        (PORT d[11] (4926:4926:4926) (5093:5093:5093))
        (PORT d[12] (5956:5956:5956) (6161:6161:6161))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (4440:4440:4440) (4533:4533:4533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (4440:4440:4440) (4533:4533:4533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2513:2513:2513))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6845:6845:6845) (6946:6946:6946))
        (PORT d[1] (5493:5493:5493) (5745:5745:5745))
        (PORT d[2] (4604:4604:4604) (4892:4892:4892))
        (PORT d[3] (4650:4650:4650) (4932:4932:4932))
        (PORT d[4] (4260:4260:4260) (4430:4430:4430))
        (PORT d[5] (6033:6033:6033) (6297:6297:6297))
        (PORT d[6] (5437:5437:5437) (5518:5518:5518))
        (PORT d[7] (4780:4780:4780) (5043:5043:5043))
        (PORT d[8] (7140:7140:7140) (7287:7287:7287))
        (PORT d[9] (5876:5876:5876) (5809:5809:5809))
        (PORT d[10] (4011:4011:4011) (4185:4185:4185))
        (PORT d[11] (4089:4089:4089) (4436:4436:4436))
        (PORT d[12] (4361:4361:4361) (4675:4675:4675))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3489:3489:3489))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (4074:4074:4074) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (6191:6191:6191))
        (PORT d[1] (5216:5216:5216) (5522:5522:5522))
        (PORT d[2] (4286:4286:4286) (4564:4564:4564))
        (PORT d[3] (5320:5320:5320) (5434:5434:5434))
        (PORT d[4] (5075:5075:5075) (5224:5224:5224))
        (PORT d[5] (4485:4485:4485) (4578:4578:4578))
        (PORT d[6] (4409:4409:4409) (4618:4618:4618))
        (PORT d[7] (3732:3732:3732) (3952:3952:3952))
        (PORT d[8] (3865:3865:3865) (3948:3948:3948))
        (PORT d[9] (5638:5638:5638) (5684:5684:5684))
        (PORT d[10] (5627:5627:5627) (5717:5717:5717))
        (PORT d[11] (4584:4584:4584) (4790:4790:4790))
        (PORT d[12] (5353:5353:5353) (5628:5628:5628))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT ena (4847:4847:4847) (5041:5041:5041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (4847:4847:4847) (5041:5041:5041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2504:2504:2504))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6889:6889:6889) (6992:6992:6992))
        (PORT d[1] (5804:5804:5804) (6047:6047:6047))
        (PORT d[2] (4986:4986:4986) (5273:5273:5273))
        (PORT d[3] (5013:5013:5013) (5297:5297:5297))
        (PORT d[4] (4297:4297:4297) (4464:4464:4464))
        (PORT d[5] (6088:6088:6088) (6366:6366:6366))
        (PORT d[6] (5105:5105:5105) (5193:5193:5193))
        (PORT d[7] (5760:5760:5760) (5966:5966:5966))
        (PORT d[8] (7144:7144:7144) (7292:7292:7292))
        (PORT d[9] (6210:6210:6210) (6138:6138:6138))
        (PORT d[10] (4436:4436:4436) (4571:4571:4571))
        (PORT d[11] (4096:4096:4096) (4443:4443:4443))
        (PORT d[12] (4440:4440:4440) (4809:4809:4809))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3322:3322:3322))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT d[0] (3964:3964:3964) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (6149:6149:6149))
        (PORT d[1] (5243:5243:5243) (5555:5555:5555))
        (PORT d[2] (4606:4606:4606) (4878:4878:4878))
        (PORT d[3] (4979:4979:4979) (5093:5093:5093))
        (PORT d[4] (5335:5335:5335) (5469:5469:5469))
        (PORT d[5] (4853:4853:4853) (4944:4944:4944))
        (PORT d[6] (4454:4454:4454) (4662:4662:4662))
        (PORT d[7] (3716:3716:3716) (3934:3934:3934))
        (PORT d[8] (3812:3812:3812) (3888:3888:3888))
        (PORT d[9] (5715:5715:5715) (5769:5769:5769))
        (PORT d[10] (5638:5638:5638) (5724:5724:5724))
        (PORT d[11] (5274:5274:5274) (5430:5430:5430))
        (PORT d[12] (5633:5633:5633) (5893:5893:5893))
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT ena (4837:4837:4837) (5033:5033:5033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT d[0] (4837:4837:4837) (5033:5033:5033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2589:2589:2589))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3445:3445:3445))
        (PORT d[1] (4001:4001:4001) (4143:4143:4143))
        (PORT d[2] (4105:4105:4105) (4297:4297:4297))
        (PORT d[3] (3033:3033:3033) (3156:3156:3156))
        (PORT d[4] (2765:2765:2765) (2904:2904:2904))
        (PORT d[5] (6885:6885:6885) (7095:7095:7095))
        (PORT d[6] (5535:5535:5535) (5831:5831:5831))
        (PORT d[7] (4057:4057:4057) (4219:4219:4219))
        (PORT d[8] (3565:3565:3565) (3811:3811:3811))
        (PORT d[9] (3944:3944:3944) (4160:4160:4160))
        (PORT d[10] (4831:4831:4831) (5069:5069:5069))
        (PORT d[11] (3643:3643:3643) (3908:3908:3908))
        (PORT d[12] (3587:3587:3587) (3835:3835:3835))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5290:5290:5290))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (6099:6099:6099) (5921:5921:5921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3713:3713:3713))
        (PORT d[1] (3264:3264:3264) (3399:3399:3399))
        (PORT d[2] (4017:4017:4017) (4302:4302:4302))
        (PORT d[3] (5318:5318:5318) (5471:5471:5471))
        (PORT d[4] (5952:5952:5952) (6199:6199:6199))
        (PORT d[5] (6401:6401:6401) (6616:6616:6616))
        (PORT d[6] (5304:5304:5304) (5629:5629:5629))
        (PORT d[7] (5881:5881:5881) (5938:5938:5938))
        (PORT d[8] (4215:4215:4215) (4301:4301:4301))
        (PORT d[9] (6108:6108:6108) (6205:6205:6205))
        (PORT d[10] (3611:3611:3611) (3724:3724:3724))
        (PORT d[11] (4972:4972:4972) (5170:5170:5170))
        (PORT d[12] (4591:4591:4591) (4805:4805:4805))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT ena (3689:3689:3689) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (3689:3689:3689) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2598:2598:2598))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3130:3130:3130))
        (PORT d[1] (4065:4065:4065) (4226:4226:4226))
        (PORT d[2] (3789:3789:3789) (3991:3991:3991))
        (PORT d[3] (3621:3621:3621) (3734:3734:3734))
        (PORT d[4] (2710:2710:2710) (2839:2839:2839))
        (PORT d[5] (6554:6554:6554) (6770:6770:6770))
        (PORT d[6] (5862:5862:5862) (6157:6157:6157))
        (PORT d[7] (3648:3648:3648) (3806:3806:3806))
        (PORT d[8] (3511:3511:3511) (3749:3749:3749))
        (PORT d[9] (4210:4210:4210) (4421:4421:4421))
        (PORT d[10] (4520:4520:4520) (4753:4753:4753))
        (PORT d[11] (3257:3257:3257) (3519:3519:3519))
        (PORT d[12] (3222:3222:3222) (3472:3472:3472))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (3997:3997:3997))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT d[0] (4312:4312:4312) (4299:4299:4299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4118:4118:4118))
        (PORT d[1] (3286:3286:3286) (3417:3417:3417))
        (PORT d[2] (3652:3652:3652) (3942:3942:3942))
        (PORT d[3] (4909:4909:4909) (5009:5009:5009))
        (PORT d[4] (5963:5963:5963) (6208:6208:6208))
        (PORT d[5] (6119:6119:6119) (6344:6344:6344))
        (PORT d[6] (4062:4062:4062) (4223:4223:4223))
        (PORT d[7] (5847:5847:5847) (5900:5900:5900))
        (PORT d[8] (3854:3854:3854) (3945:3945:3945))
        (PORT d[9] (5752:5752:5752) (5852:5852:5852))
        (PORT d[10] (3626:3626:3626) (3740:3740:3740))
        (PORT d[11] (4972:4972:4972) (5172:5172:5172))
        (PORT d[12] (4906:4906:4906) (5114:5114:5114))
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (PORT ena (3713:3713:3713) (3804:3804:3804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (PORT d[0] (3713:3713:3713) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2962:2962:2962))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3691:3691:3691))
        (PORT d[1] (4676:4676:4676) (4823:4823:4823))
        (PORT d[2] (4512:4512:4512) (4715:4715:4715))
        (PORT d[3] (4070:4070:4070) (4200:4200:4200))
        (PORT d[4] (3587:3587:3587) (3728:3728:3728))
        (PORT d[5] (6906:6906:6906) (7123:7123:7123))
        (PORT d[6] (4919:4919:4919) (5195:5195:5195))
        (PORT d[7] (4030:4030:4030) (4191:4191:4191))
        (PORT d[8] (4247:4247:4247) (4480:4480:4480))
        (PORT d[9] (4153:4153:4153) (4233:4233:4233))
        (PORT d[10] (4922:4922:4922) (5142:5142:5142))
        (PORT d[11] (3544:3544:3544) (3815:3815:3815))
        (PORT d[12] (3985:3985:3985) (4245:4245:4245))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3725:3725:3725))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (4267:4267:4267) (4356:4356:4356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3786:3786:3786))
        (PORT d[1] (3996:3996:3996) (4135:4135:4135))
        (PORT d[2] (4279:4279:4279) (4557:4557:4557))
        (PORT d[3] (5590:5590:5590) (5699:5699:5699))
        (PORT d[4] (6719:6719:6719) (6973:6973:6973))
        (PORT d[5] (6371:6371:6371) (6568:6568:6568))
        (PORT d[6] (6006:6006:6006) (6330:6330:6330))
        (PORT d[7] (4779:4779:4779) (4834:4834:4834))
        (PORT d[8] (3483:3483:3483) (3574:3574:3574))
        (PORT d[9] (5422:5422:5422) (5526:5526:5526))
        (PORT d[10] (4676:4676:4676) (4782:4782:4782))
        (PORT d[11] (4571:4571:4571) (4743:4743:4743))
        (PORT d[12] (5963:5963:5963) (6169:6169:6169))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (4770:4770:4770) (4854:4854:4854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4770:4770:4770) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2938:2938:2938))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3733:3733:3733))
        (PORT d[1] (4667:4667:4667) (4814:4814:4814))
        (PORT d[2] (4819:4819:4819) (5013:5013:5013))
        (PORT d[3] (4078:4078:4078) (4207:4207:4207))
        (PORT d[4] (3898:3898:3898) (4030:4030:4030))
        (PORT d[5] (6940:6940:6940) (7158:7158:7158))
        (PORT d[6] (4896:4896:4896) (5169:5169:5169))
        (PORT d[7] (4365:4365:4365) (4520:4520:4520))
        (PORT d[8] (4255:4255:4255) (4488:4488:4488))
        (PORT d[9] (4450:4450:4450) (4517:4517:4517))
        (PORT d[10] (4457:4457:4457) (4695:4695:4695))
        (PORT d[11] (2540:2540:2540) (2721:2721:2721))
        (PORT d[12] (4298:4298:4298) (4548:4548:4548))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3298:3298:3298))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (3847:3847:3847) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4107:4107:4107))
        (PORT d[1] (4310:4310:4310) (4437:4437:4437))
        (PORT d[2] (4298:4298:4298) (4577:4577:4577))
        (PORT d[3] (5625:5625:5625) (5736:5736:5736))
        (PORT d[4] (7042:7042:7042) (7286:7286:7286))
        (PORT d[5] (6115:6115:6115) (6338:6338:6338))
        (PORT d[6] (6404:6404:6404) (6724:6724:6724))
        (PORT d[7] (5118:5118:5118) (5164:5164:5164))
        (PORT d[8] (3856:3856:3856) (3942:3942:3942))
        (PORT d[9] (5746:5746:5746) (5842:5842:5842))
        (PORT d[10] (4684:4684:4684) (4790:4790:4790))
        (PORT d[11] (4915:4915:4915) (5081:5081:5081))
        (PORT d[12] (6269:6269:6269) (6468:6468:6468))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT ena (4788:4788:4788) (4874:4874:4874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (4788:4788:4788) (4874:4874:4874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2926:2926:2926))
        (PORT clk (2539:2539:2539) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3339:3339:3339))
        (PORT d[1] (4324:4324:4324) (4470:4470:4470))
        (PORT d[2] (4162:4162:4162) (4367:4367:4367))
        (PORT d[3] (3720:3720:3720) (3854:3854:3854))
        (PORT d[4] (3224:3224:3224) (3363:3363:3363))
        (PORT d[5] (6575:6575:6575) (6797:6797:6797))
        (PORT d[6] (5283:5283:5283) (5554:5554:5554))
        (PORT d[7] (3664:3664:3664) (3822:3822:3822))
        (PORT d[8] (3890:3890:3890) (4131:4131:4131))
        (PORT d[9] (4125:4125:4125) (4207:4207:4207))
        (PORT d[10] (4522:4522:4522) (4747:4747:4747))
        (PORT d[11] (3288:3288:3288) (3548:3548:3548))
        (PORT d[12] (3286:3286:3286) (3546:3546:3546))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4072:4072:4072))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2565:2565:2565))
        (PORT d[0] (4688:4688:4688) (4703:4703:4703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4100:4100:4100))
        (PORT d[1] (3630:3630:3630) (3768:3768:3768))
        (PORT d[2] (3618:3618:3618) (3907:3907:3907))
        (PORT d[3] (5239:5239:5239) (5353:5353:5353))
        (PORT d[4] (6353:6353:6353) (6604:6604:6604))
        (PORT d[5] (6372:6372:6372) (6570:6570:6570))
        (PORT d[6] (5619:5619:5619) (5943:5943:5943))
        (PORT d[7] (4721:4721:4721) (4762:4762:4762))
        (PORT d[8] (3116:3116:3116) (3211:3211:3211))
        (PORT d[9] (5363:5363:5363) (5455:5455:5455))
        (PORT d[10] (4283:4283:4283) (4388:4388:4388))
        (PORT d[11] (4233:4233:4233) (4410:4410:4410))
        (PORT d[12] (5604:5604:5604) (5811:5811:5811))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT ena (4419:4419:4419) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT d[0] (4419:4419:4419) (4508:4508:4508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2583:2583:2583))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6672:6672:6672) (6795:6795:6795))
        (PORT d[1] (3076:3076:3076) (3050:3050:3050))
        (PORT d[2] (3787:3787:3787) (4003:4003:4003))
        (PORT d[3] (4540:4540:4540) (4760:4760:4760))
        (PORT d[4] (2382:2382:2382) (2361:2361:2361))
        (PORT d[5] (2351:2351:2351) (2339:2339:2339))
        (PORT d[6] (3233:3233:3233) (3271:3271:3271))
        (PORT d[7] (4281:4281:4281) (4436:4436:4436))
        (PORT d[8] (4001:4001:4001) (4120:4120:4120))
        (PORT d[9] (2604:2604:2604) (2567:2567:2567))
        (PORT d[10] (2458:2458:2458) (2527:2527:2527))
        (PORT d[11] (2901:2901:2901) (3133:3133:3133))
        (PORT d[12] (4180:4180:4180) (4533:4533:4533))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2670:2670:2670))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3097:3097:3097) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1569:1569:1569))
        (PORT d[1] (4545:4545:4545) (4841:4841:4841))
        (PORT d[2] (1590:1590:1590) (1649:1649:1649))
        (PORT d[3] (1596:1596:1596) (1574:1574:1574))
        (PORT d[4] (1621:1621:1621) (1592:1592:1592))
        (PORT d[5] (4373:4373:4373) (4406:4406:4406))
        (PORT d[6] (2905:2905:2905) (3006:3006:3006))
        (PORT d[7] (2218:2218:2218) (2147:2147:2147))
        (PORT d[8] (1942:1942:1942) (1905:1905:1905))
        (PORT d[9] (3345:3345:3345) (3273:3273:3273))
        (PORT d[10] (5283:5283:5283) (5336:5336:5336))
        (PORT d[11] (4510:4510:4510) (4668:4668:4668))
        (PORT d[12] (4369:4369:4369) (4508:4508:4508))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (4010:4010:4010) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (4010:4010:4010) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2622:2622:2622))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7652:7652:7652) (7739:7739:7739))
        (PORT d[1] (6184:6184:6184) (6424:6424:6424))
        (PORT d[2] (5318:5318:5318) (5601:5601:5601))
        (PORT d[3] (5367:5367:5367) (5634:5634:5634))
        (PORT d[4] (4274:4274:4274) (4404:4404:4404))
        (PORT d[5] (6478:6478:6478) (6755:6755:6755))
        (PORT d[6] (4719:4719:4719) (4806:4806:4806))
        (PORT d[7] (5084:5084:5084) (5336:5336:5336))
        (PORT d[8] (7535:7535:7535) (7685:7685:7685))
        (PORT d[9] (6365:6365:6365) (6337:6337:6337))
        (PORT d[10] (3630:3630:3630) (3767:3767:3767))
        (PORT d[11] (3699:3699:3699) (4008:4008:4008))
        (PORT d[12] (4693:4693:4693) (4984:4984:4984))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3371:3371:3371))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT d[0] (4029:4029:4029) (4002:4002:4002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6597:6597:6597) (6938:6938:6938))
        (PORT d[1] (5958:5958:5958) (6263:6263:6263))
        (PORT d[2] (4988:4988:4988) (5256:5256:5256))
        (PORT d[3] (5535:5535:5535) (5620:5620:5620))
        (PORT d[4] (5382:5382:5382) (5529:5529:5529))
        (PORT d[5] (5244:5244:5244) (5339:5339:5339))
        (PORT d[6] (4072:4072:4072) (4281:4281:4281))
        (PORT d[7] (4068:4068:4068) (4284:4284:4284))
        (PORT d[8] (4271:4271:4271) (4358:4358:4358))
        (PORT d[9] (5384:5384:5384) (5486:5486:5486))
        (PORT d[10] (5240:5240:5240) (5329:5329:5329))
        (PORT d[11] (4580:4580:4580) (4790:4790:4790))
        (PORT d[12] (6298:6298:6298) (6536:6536:6536))
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT ena (4797:4797:4797) (4986:4986:4986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT d[0] (4797:4797:4797) (4986:4986:4986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3137:3137:3137))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7472:7472:7472) (7618:7618:7618))
        (PORT d[1] (4766:4766:4766) (4961:4961:4961))
        (PORT d[2] (5538:5538:5538) (5750:5750:5750))
        (PORT d[3] (4201:4201:4201) (4404:4404:4404))
        (PORT d[4] (6364:6364:6364) (6499:6499:6499))
        (PORT d[5] (6207:6207:6207) (6376:6376:6376))
        (PORT d[6] (6863:6863:6863) (7029:7029:7029))
        (PORT d[7] (6156:6156:6156) (6266:6266:6266))
        (PORT d[8] (7531:7531:7531) (7716:7716:7716))
        (PORT d[9] (3982:3982:3982) (4217:4217:4217))
        (PORT d[10] (8135:8135:8135) (8211:8211:8211))
        (PORT d[11] (5456:5456:5456) (5782:5782:5782))
        (PORT d[12] (5767:5767:5767) (6085:6085:6085))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4313:4313:4313))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (4785:4785:4785) (4944:4944:4944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (5484:5484:5484))
        (PORT d[1] (4308:4308:4308) (4455:4455:4455))
        (PORT d[2] (4876:4876:4876) (5034:5034:5034))
        (PORT d[3] (5941:5941:5941) (6025:6025:6025))
        (PORT d[4] (6154:6154:6154) (6309:6309:6309))
        (PORT d[5] (6201:6201:6201) (6458:6458:6458))
        (PORT d[6] (4522:4522:4522) (4735:4735:4735))
        (PORT d[7] (4381:4381:4381) (4518:4518:4518))
        (PORT d[8] (6726:6726:6726) (6607:6607:6607))
        (PORT d[9] (6010:6010:6010) (6144:6144:6144))
        (PORT d[10] (5344:5344:5344) (5436:5436:5436))
        (PORT d[11] (5515:5515:5515) (5603:5603:5603))
        (PORT d[12] (7002:7002:7002) (6930:6930:6930))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (5255:5255:5255) (5454:5454:5454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (5255:5255:5255) (5454:5454:5454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3027:3027:3027))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6659:6659:6659) (6790:6790:6790))
        (PORT d[1] (4764:4764:4764) (4986:4986:4986))
        (PORT d[2] (5474:5474:5474) (5861:5861:5861))
        (PORT d[3] (5027:5027:5027) (5317:5317:5317))
        (PORT d[4] (6201:6201:6201) (6311:6311:6311))
        (PORT d[5] (5605:5605:5605) (5838:5838:5838))
        (PORT d[6] (6492:6492:6492) (6642:6642:6642))
        (PORT d[7] (6947:6947:6947) (7006:7006:7006))
        (PORT d[8] (7988:7988:7988) (8217:8217:8217))
        (PORT d[9] (3943:3943:3943) (4174:4174:4174))
        (PORT d[10] (4578:4578:4578) (4868:4868:4868))
        (PORT d[11] (4230:4230:4230) (4507:4507:4507))
        (PORT d[12] (4073:4073:4073) (4412:4412:4412))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3850:3850:3850))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4384:4384:4384) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4937:4937:4937) (5154:5154:5154))
        (PORT d[1] (3966:3966:3966) (4162:4162:4162))
        (PORT d[2] (3613:3613:3613) (3916:3916:3916))
        (PORT d[3] (5470:5470:5470) (5519:5519:5519))
        (PORT d[4] (6107:6107:6107) (6319:6319:6319))
        (PORT d[5] (4682:4682:4682) (4841:4841:4841))
        (PORT d[6] (4849:4849:4849) (5074:5074:5074))
        (PORT d[7] (3298:3298:3298) (3467:3467:3467))
        (PORT d[8] (6105:6105:6105) (6027:6027:6027))
        (PORT d[9] (5667:5667:5667) (5762:5762:5762))
        (PORT d[10] (5295:5295:5295) (5355:5355:5355))
        (PORT d[11] (4846:4846:4846) (4892:4892:4892))
        (PORT d[12] (6222:6222:6222) (6209:6209:6209))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (5264:5264:5264) (5510:5510:5510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (5264:5264:5264) (5510:5510:5510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3292:3292:3292))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7784:7784:7784) (7911:7911:7911))
        (PORT d[1] (4752:4752:4752) (4971:4971:4971))
        (PORT d[2] (5591:5591:5591) (5808:5808:5808))
        (PORT d[3] (4220:4220:4220) (4453:4453:4453))
        (PORT d[4] (6694:6694:6694) (6820:6820:6820))
        (PORT d[5] (6867:6867:6867) (7029:7029:7029))
        (PORT d[6] (7229:7229:7229) (7394:7394:7394))
        (PORT d[7] (6452:6452:6452) (6561:6561:6561))
        (PORT d[8] (7549:7549:7549) (7731:7731:7731))
        (PORT d[9] (4392:4392:4392) (4627:4627:4627))
        (PORT d[10] (8106:8106:8106) (8183:8183:8183))
        (PORT d[11] (5794:5794:5794) (6107:6107:6107))
        (PORT d[12] (6128:6128:6128) (6442:6442:6442))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6499:6499:6499) (6477:6477:6477))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (7121:7121:7121) (7108:7108:7108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (5824:5824:5824))
        (PORT d[1] (4673:4673:4673) (4815:4815:4815))
        (PORT d[2] (5217:5217:5217) (5368:5368:5368))
        (PORT d[3] (5937:5937:5937) (6031:6031:6031))
        (PORT d[4] (6500:6500:6500) (6648:6648:6648))
        (PORT d[5] (6520:6520:6520) (6775:6775:6775))
        (PORT d[6] (4794:4794:4794) (5013:5013:5013))
        (PORT d[7] (4709:4709:4709) (4842:4842:4842))
        (PORT d[8] (7054:7054:7054) (6928:6928:6928))
        (PORT d[9] (6048:6048:6048) (6171:6171:6171))
        (PORT d[10] (5700:5700:5700) (5783:5783:5783))
        (PORT d[11] (6203:6203:6203) (6275:6275:6275))
        (PORT d[12] (7350:7350:7350) (7274:7274:7274))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT ena (5266:5266:5266) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (5266:5266:5266) (5465:5465:5465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3319:3319:3319))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7826:7826:7826) (7968:7968:7968))
        (PORT d[1] (5095:5095:5095) (5307:5307:5307))
        (PORT d[2] (5522:5522:5522) (5741:5741:5741))
        (PORT d[3] (4208:4208:4208) (4432:4432:4432))
        (PORT d[4] (6689:6689:6689) (6813:6813:6813))
        (PORT d[5] (6561:6561:6561) (6734:6734:6734))
        (PORT d[6] (7216:7216:7216) (7380:7380:7380))
        (PORT d[7] (6473:6473:6473) (6583:6583:6583))
        (PORT d[8] (7846:7846:7846) (8024:8024:8024))
        (PORT d[9] (4334:4334:4334) (4564:4564:4564))
        (PORT d[10] (4978:4978:4978) (5300:5300:5300))
        (PORT d[11] (5777:5777:5777) (6099:6099:6099))
        (PORT d[12] (6127:6127:6127) (6441:6441:6441))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6014:6014:6014) (6096:6096:6096))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (6636:6636:6636) (6727:6727:6727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (5818:5818:5818))
        (PORT d[1] (4641:4641:4641) (4782:4782:4782))
        (PORT d[2] (5209:5209:5209) (5359:5359:5359))
        (PORT d[3] (5937:5937:5937) (6030:6030:6030))
        (PORT d[4] (6151:6151:6151) (6307:6307:6307))
        (PORT d[5] (6532:6532:6532) (6786:6786:6786))
        (PORT d[6] (4845:4845:4845) (5051:5051:5051))
        (PORT d[7] (4704:4704:4704) (4836:4836:4836))
        (PORT d[8] (7073:7073:7073) (6948:6948:6948))
        (PORT d[9] (5995:5995:5995) (6118:6118:6118))
        (PORT d[10] (5693:5693:5693) (5778:5778:5778))
        (PORT d[11] (5826:5826:5826) (5903:5903:5903))
        (PORT d[12] (7338:7338:7338) (7261:7261:7261))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT ena (5288:5288:5288) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (5288:5288:5288) (5488:5488:5488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3311:3311:3311))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7791:7791:7791) (7932:7932:7932))
        (PORT d[1] (5080:5080:5080) (5292:5292:5292))
        (PORT d[2] (5511:5511:5511) (5728:5728:5728))
        (PORT d[3] (4248:4248:4248) (4455:4455:4455))
        (PORT d[4] (6382:6382:6382) (6518:6518:6518))
        (PORT d[5] (6529:6529:6529) (6698:6698:6698))
        (PORT d[6] (6944:6944:6944) (7120:7120:7120))
        (PORT d[7] (6159:6159:6159) (6279:6279:6279))
        (PORT d[8] (7511:7511:7511) (7691:7691:7691))
        (PORT d[9] (4326:4326:4326) (4557:4557:4557))
        (PORT d[10] (4953:4953:4953) (5274:5274:5274))
        (PORT d[11] (5916:5916:5916) (6172:6172:6172))
        (PORT d[12] (6120:6120:6120) (6433:6433:6433))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4752:4752:4752))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT d[0] (5251:5251:5251) (5383:5383:5383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5779:5779:5779))
        (PORT d[1] (4677:4677:4677) (4818:4818:4818))
        (PORT d[2] (4905:4905:4905) (5069:5069:5069))
        (PORT d[3] (5639:5639:5639) (5739:5739:5739))
        (PORT d[4] (6173:6173:6173) (6330:6330:6330))
        (PORT d[5] (6817:6817:6817) (7064:7064:7064))
        (PORT d[6] (4788:4788:4788) (5006:5006:5006))
        (PORT d[7] (4399:4399:4399) (4537:4537:4537))
        (PORT d[8] (6713:6713:6713) (6592:6592:6592))
        (PORT d[9] (6341:6341:6341) (6460:6460:6460))
        (PORT d[10] (5361:5361:5361) (5454:5454:5454))
        (PORT d[11] (5892:5892:5892) (5971:5971:5971))
        (PORT d[12] (7056:7056:7056) (6991:6991:6991))
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT ena (5246:5246:5246) (5444:5444:5444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT d[0] (5246:5246:5246) (5444:5444:5444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2986:2986:2986))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5813:5813:5813) (5817:5817:5817))
        (PORT d[1] (5349:5349:5349) (5507:5507:5507))
        (PORT d[2] (5276:5276:5276) (5511:5511:5511))
        (PORT d[3] (4163:4163:4163) (4364:4364:4364))
        (PORT d[4] (6256:6256:6256) (6347:6347:6347))
        (PORT d[5] (6303:6303:6303) (6439:6439:6439))
        (PORT d[6] (6884:6884:6884) (7069:7069:7069))
        (PORT d[7] (5607:5607:5607) (5697:5697:5697))
        (PORT d[8] (7316:7316:7316) (7373:7373:7373))
        (PORT d[9] (4283:4283:4283) (4505:4505:4505))
        (PORT d[10] (4142:4142:4142) (4360:4360:4360))
        (PORT d[11] (6974:6974:6974) (6968:6968:6968))
        (PORT d[12] (6655:6655:6655) (6615:6615:6615))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3500:3500:3500))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (4031:4031:4031) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5871:5871:5871) (6057:6057:6057))
        (PORT d[1] (4024:4024:4024) (4225:4225:4225))
        (PORT d[2] (3643:3643:3643) (3862:3862:3862))
        (PORT d[3] (4848:4848:4848) (4842:4842:4842))
        (PORT d[4] (5012:5012:5012) (5164:5164:5164))
        (PORT d[5] (4884:4884:4884) (4979:4979:4979))
        (PORT d[6] (5379:5379:5379) (5591:5591:5591))
        (PORT d[7] (3860:3860:3860) (3909:3909:3909))
        (PORT d[8] (4330:4330:4330) (4303:4303:4303))
        (PORT d[9] (6034:6034:6034) (6117:6117:6117))
        (PORT d[10] (4852:4852:4852) (4929:4929:4929))
        (PORT d[11] (5046:5046:5046) (5045:5045:5045))
        (PORT d[12] (4816:4816:4816) (4836:4836:4836))
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT ena (4474:4474:4474) (4653:4653:4653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT d[0] (4474:4474:4474) (4653:4653:4653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (865:865:865) (900:900:900))
        (PORT clk (2592:2592:2592) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2235:2235:2235))
        (PORT d[1] (2276:2276:2276) (2313:2313:2313))
        (PORT d[2] (2249:2249:2249) (2283:2283:2283))
        (PORT d[3] (3839:3839:3839) (4039:4039:4039))
        (PORT d[4] (2286:2286:2286) (2326:2326:2326))
        (PORT d[5] (2148:2148:2148) (2187:2187:2187))
        (PORT d[6] (2192:2192:2192) (2221:2221:2221))
        (PORT d[7] (2523:2523:2523) (2558:2558:2558))
        (PORT d[8] (2149:2149:2149) (2194:2194:2194))
        (PORT d[9] (2290:2290:2290) (2384:2384:2384))
        (PORT d[10] (2145:2145:2145) (2189:2189:2189))
        (PORT d[11] (2495:2495:2495) (2524:2524:2524))
        (PORT d[12] (2197:2197:2197) (2234:2234:2234))
        (PORT clk (2588:2588:2588) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3119:3119:3119))
        (PORT clk (2588:2588:2588) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2622:2622:2622))
        (PORT d[0] (3748:3748:3748) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1242:1242:1242))
        (PORT d[1] (3656:3656:3656) (3836:3836:3836))
        (PORT d[2] (1240:1240:1240) (1274:1274:1274))
        (PORT d[3] (1227:1227:1227) (1261:1261:1261))
        (PORT d[4] (1221:1221:1221) (1248:1248:1248))
        (PORT d[5] (3863:3863:3863) (3909:3909:3909))
        (PORT d[6] (2884:2884:2884) (2987:2987:2987))
        (PORT d[7] (1987:1987:1987) (1976:1976:1976))
        (PORT d[8] (1287:1287:1287) (1326:1326:1326))
        (PORT d[9] (2017:2017:2017) (2015:2015:2015))
        (PORT d[10] (2006:2006:2006) (2005:2005:2005))
        (PORT d[11] (2097:2097:2097) (2081:2081:2081))
        (PORT d[12] (4417:4417:4417) (4568:4568:4568))
        (PORT clk (2546:2546:2546) (2540:2540:2540))
        (PORT ena (4317:4317:4317) (4421:4421:4421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2540:2540:2540))
        (PORT d[0] (4317:4317:4317) (4421:4421:4421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1932:1932:1932))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2929:2929:2929))
        (PORT d[1] (4771:4771:4771) (5013:5013:5013))
        (PORT d[2] (2946:2946:2946) (2974:2974:2974))
        (PORT d[3] (3811:3811:3811) (3989:3989:3989))
        (PORT d[4] (3033:3033:3033) (3085:3085:3085))
        (PORT d[5] (2834:2834:2834) (2866:2866:2866))
        (PORT d[6] (4950:4950:4950) (4990:4990:4990))
        (PORT d[7] (2846:2846:2846) (2880:2880:2880))
        (PORT d[8] (2791:2791:2791) (2824:2824:2824))
        (PORT d[9] (2313:2313:2313) (2408:2408:2408))
        (PORT d[10] (2839:2839:2839) (2877:2877:2877))
        (PORT d[11] (2867:2867:2867) (2898:2898:2898))
        (PORT d[12] (2828:2828:2828) (2858:2858:2858))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3948:3948:3948))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (4508:4508:4508) (4579:4579:4579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2023:2023:2023))
        (PORT d[1] (3715:3715:3715) (3908:3908:3908))
        (PORT d[2] (1963:1963:1963) (2002:2002:2002))
        (PORT d[3] (2046:2046:2046) (2057:2057:2057))
        (PORT d[4] (2354:2354:2354) (2343:2343:2343))
        (PORT d[5] (3471:3471:3471) (3513:3513:3513))
        (PORT d[6] (3615:3615:3615) (3713:3713:3713))
        (PORT d[7] (2865:2865:2865) (2974:2974:2974))
        (PORT d[8] (2316:2316:2316) (2296:2296:2296))
        (PORT d[9] (2574:2574:2574) (2553:2553:2553))
        (PORT d[10] (4413:4413:4413) (4416:4416:4416))
        (PORT d[11] (2738:2738:2738) (2717:2717:2717))
        (PORT d[12] (5188:5188:5188) (5337:5337:5337))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT ena (4373:4373:4373) (4478:4478:4478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (4373:4373:4373) (4478:4478:4478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1277:1277:1277))
        (PORT clk (2575:2575:2575) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2219:2219:2219))
        (PORT d[1] (2247:2247:2247) (2285:2285:2285))
        (PORT d[2] (2230:2230:2230) (2260:2260:2260))
        (PORT d[3] (4181:4181:4181) (4376:4376:4376))
        (PORT d[4] (2295:2295:2295) (2334:2334:2334))
        (PORT d[5] (1862:1862:1862) (1908:1908:1908))
        (PORT d[6] (2531:2531:2531) (2545:2545:2545))
        (PORT d[7] (2174:2174:2174) (2218:2218:2218))
        (PORT d[8] (2090:2090:2090) (2130:2130:2130))
        (PORT d[9] (2648:2648:2648) (2735:2735:2735))
        (PORT d[10] (2470:2470:2470) (2505:2505:2505))
        (PORT d[11] (2169:2169:2169) (2197:2197:2197))
        (PORT d[12] (2577:2577:2577) (2614:2614:2614))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2395:2395:2395))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2602:2602:2602))
        (PORT d[0] (3099:3099:3099) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1261:1261:1261))
        (PORT d[1] (3688:3688:3688) (3868:3868:3868))
        (PORT d[2] (1278:1278:1278) (1311:1311:1311))
        (PORT d[3] (1170:1170:1170) (1191:1191:1191))
        (PORT d[4] (1188:1188:1188) (1213:1213:1213))
        (PORT d[5] (4174:4174:4174) (4211:4211:4211))
        (PORT d[6] (2875:2875:2875) (2977:2977:2977))
        (PORT d[7] (1964:1964:1964) (1950:1950:1950))
        (PORT d[8] (1278:1278:1278) (1316:1316:1316))
        (PORT d[9] (1978:1978:1978) (1971:1971:1971))
        (PORT d[10] (1487:1487:1487) (1502:1502:1502))
        (PORT d[11] (2058:2058:2058) (2037:2037:2037))
        (PORT d[12] (4426:4426:4426) (4578:4578:4578))
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT ena (2702:2702:2702) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT d[0] (2702:2702:2702) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2024:2024:2024))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2920:2920:2920))
        (PORT d[1] (2989:2989:2989) (3032:3032:3032))
        (PORT d[2] (2964:2964:2964) (3002:3002:3002))
        (PORT d[3] (3449:3449:3449) (3625:3625:3625))
        (PORT d[4] (3092:3092:3092) (3144:3144:3144))
        (PORT d[5] (2985:2985:2985) (3020:3020:3020))
        (PORT d[6] (2855:2855:2855) (2877:2877:2877))
        (PORT d[7] (2851:2851:2851) (2887:2887:2887))
        (PORT d[8] (2821:2821:2821) (2857:2857:2857))
        (PORT d[9] (3084:3084:3084) (3227:3227:3227))
        (PORT d[10] (2816:2816:2816) (2851:2851:2851))
        (PORT d[11] (3193:3193:3193) (3220:3220:3220))
        (PORT d[12] (2850:2850:2850) (2882:2882:2882))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3005:3005:3005))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (3734:3734:3734) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2370:2370:2370))
        (PORT d[1] (3698:3698:3698) (3889:3889:3889))
        (PORT d[2] (1920:1920:1920) (1960:1960:1960))
        (PORT d[3] (4134:4134:4134) (4172:4172:4172))
        (PORT d[4] (2649:2649:2649) (2635:2635:2635))
        (PORT d[5] (3454:3454:3454) (3486:3486:3486))
        (PORT d[6] (3955:3955:3955) (4050:4050:4050))
        (PORT d[7] (3204:3204:3204) (3307:3307:3307))
        (PORT d[8] (2685:2685:2685) (2661:2661:2661))
        (PORT d[9] (2607:2607:2607) (2585:2585:2585))
        (PORT d[10] (4373:4373:4373) (4374:4374:4374))
        (PORT d[11] (3097:3097:3097) (3076:3076:3076))
        (PORT d[12] (5205:5205:5205) (5368:5368:5368))
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (PORT ena (4676:4676:4676) (4786:4786:4786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (PORT d[0] (4676:4676:4676) (4786:4786:4786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2003:2003:2003))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3254:3254:3254))
        (PORT d[1] (3323:3323:3323) (3362:3362:3362))
        (PORT d[2] (3310:3310:3310) (3342:3342:3342))
        (PORT d[3] (4168:4168:4168) (4343:4343:4343))
        (PORT d[4] (3378:3378:3378) (3412:3412:3412))
        (PORT d[5] (3251:3251:3251) (3277:3277:3277))
        (PORT d[6] (4889:4889:4889) (4919:4919:4919))
        (PORT d[7] (3192:3192:3192) (3226:3226:3226))
        (PORT d[8] (3144:3144:3144) (3174:3174:3174))
        (PORT d[9] (3392:3392:3392) (3530:3530:3530))
        (PORT d[10] (3178:3178:3178) (3213:3213:3213))
        (PORT d[11] (3232:3232:3232) (3265:3265:3265))
        (PORT d[12] (3170:3170:3170) (3195:3195:3195))
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3315:3315:3315))
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT d[0] (4026:4026:4026) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2400:2400:2400))
        (PORT d[1] (4082:4082:4082) (4276:4276:4276))
        (PORT d[2] (2312:2312:2312) (2351:2351:2351))
        (PORT d[3] (2375:2375:2375) (2378:2378:2378))
        (PORT d[4] (2657:2657:2657) (2644:2644:2644))
        (PORT d[5] (3502:3502:3502) (3550:3550:3550))
        (PORT d[6] (3963:3963:3963) (4059:4059:4059))
        (PORT d[7] (3211:3211:3211) (3315:3315:3315))
        (PORT d[8] (2721:2721:2721) (2699:2699:2699))
        (PORT d[9] (2960:2960:2960) (2936:2936:2936))
        (PORT d[10] (4724:4724:4724) (4721:4721:4721))
        (PORT d[11] (3107:3107:3107) (3087:3087:3087))
        (PORT d[12] (5545:5545:5545) (5700:5700:5700))
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (PORT ena (4714:4714:4714) (4826:4826:4826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (PORT d[0] (4714:4714:4714) (4826:4826:4826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1550:1550:1550))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2604:2604:2604))
        (PORT d[1] (2609:2609:2609) (2647:2647:2647))
        (PORT d[2] (2573:2573:2573) (2597:2597:2597))
        (PORT d[3] (3797:3797:3797) (3983:3983:3983))
        (PORT d[4] (3403:3403:3403) (3451:3451:3451))
        (PORT d[5] (2191:2191:2191) (2233:2233:2233))
        (PORT d[6] (5317:5317:5317) (5351:5351:5351))
        (PORT d[7] (2537:2537:2537) (2575:2575:2575))
        (PORT d[8] (2452:2452:2452) (2485:2485:2485))
        (PORT d[9] (2748:2748:2748) (2844:2844:2844))
        (PORT d[10] (2479:2479:2479) (2513:2513:2513))
        (PORT d[11] (2503:2503:2503) (2534:2534:2534))
        (PORT d[12] (2517:2517:2517) (2545:2545:2545))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2852:2852:2852))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (3485:3485:3485) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1656:1656:1656))
        (PORT d[1] (3674:3674:3674) (3855:3855:3855))
        (PORT d[2] (1832:1832:1832) (1858:1858:1858))
        (PORT d[3] (1697:1697:1697) (1704:1704:1704))
        (PORT d[4] (2735:2735:2735) (2729:2729:2729))
        (PORT d[5] (3825:3825:3825) (3867:3867:3867))
        (PORT d[6] (3206:3206:3206) (3305:3305:3305))
        (PORT d[7] (2486:2486:2486) (2589:2589:2589))
        (PORT d[8] (1709:1709:1709) (1751:1751:1751))
        (PORT d[9] (2956:2956:2956) (2936:2936:2936))
        (PORT d[10] (2381:2381:2381) (2376:2376:2376))
        (PORT d[11] (2415:2415:2415) (2393:2393:2393))
        (PORT d[12] (4834:4834:4834) (4991:4991:4991))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT ena (3037:3037:3037) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (3037:3037:3037) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2046:2046:2046))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3257:3257:3257))
        (PORT d[1] (3345:3345:3345) (3387:3387:3387))
        (PORT d[2] (3305:3305:3305) (3342:3342:3342))
        (PORT d[3] (3775:3775:3775) (3921:3921:3921))
        (PORT d[4] (3457:3457:3457) (3508:3508:3508))
        (PORT d[5] (3229:3229:3229) (3251:3251:3251))
        (PORT d[6] (3191:3191:3191) (3209:3209:3209))
        (PORT d[7] (3208:3208:3208) (3244:3244:3244))
        (PORT d[8] (3159:3159:3159) (3191:3191:3191))
        (PORT d[9] (3433:3433:3433) (3578:3578:3578))
        (PORT d[10] (3153:3153:3153) (3187:3187:3187))
        (PORT d[11] (3559:3559:3559) (3587:3587:3587))
        (PORT d[12] (3188:3188:3188) (3217:3217:3217))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3331:3331:3331))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (4048:4048:4048) (3960:3960:3960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2778:2778:2778))
        (PORT d[1] (4064:4064:4064) (4257:4257:4257))
        (PORT d[2] (2262:2262:2262) (2298:2298:2298))
        (PORT d[3] (4516:4516:4516) (4551:4551:4551))
        (PORT d[4] (3008:3008:3008) (2993:2993:2993))
        (PORT d[5] (3829:3829:3829) (3872:3872:3872))
        (PORT d[6] (4303:4303:4303) (4396:4396:4396))
        (PORT d[7] (3230:3230:3230) (3362:3362:3362))
        (PORT d[8] (3106:3106:3106) (3085:3085:3085))
        (PORT d[9] (2969:2969:2969) (2945:2945:2945))
        (PORT d[10] (4764:4764:4764) (4766:4766:4766))
        (PORT d[11] (3492:3492:3492) (3467:3467:3467))
        (PORT d[12] (5548:5548:5548) (5710:5710:5710))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (5068:5068:5068) (5181:5181:5181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (5068:5068:5068) (5181:5181:5181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1972:1972:1972))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3221:3221:3221))
        (PORT d[1] (3016:3016:3016) (3061:3061:3061))
        (PORT d[2] (3331:3331:3331) (3364:3364:3364))
        (PORT d[3] (3752:3752:3752) (3923:3923:3923))
        (PORT d[4] (3362:3362:3362) (3406:3406:3406))
        (PORT d[5] (2829:2829:2829) (2867:2867:2867))
        (PORT d[6] (4903:4903:4903) (4933:4933:4933))
        (PORT d[7] (3484:3484:3484) (3505:3505:3505))
        (PORT d[8] (3139:3139:3139) (3163:3163:3163))
        (PORT d[9] (3782:3782:3782) (3916:3916:3916))
        (PORT d[10] (3181:3181:3181) (3207:3207:3207))
        (PORT d[11] (3232:3232:3232) (3264:3264:3264))
        (PORT d[12] (3515:3515:3515) (3531:3531:3531))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3053:3053:3053))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (3760:3760:3760) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2417:2417:2417))
        (PORT d[1] (4008:4008:4008) (4191:4191:4191))
        (PORT d[2] (2270:2270:2270) (2304:2304:2304))
        (PORT d[3] (4811:4811:4811) (4832:4832:4832))
        (PORT d[4] (2656:2656:2656) (2643:2643:2643))
        (PORT d[5] (3487:3487:3487) (3532:3532:3532))
        (PORT d[6] (3962:3962:3962) (4058:4058:4058))
        (PORT d[7] (3179:3179:3179) (3280:3280:3280))
        (PORT d[8] (2720:2720:2720) (2698:2698:2698))
        (PORT d[9] (2946:2946:2946) (2919:2919:2919))
        (PORT d[10] (4710:4710:4710) (4704:4704:4704))
        (PORT d[11] (3137:3137:3137) (3121:3121:3121))
        (PORT d[12] (5538:5538:5538) (5692:5692:5692))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT ena (4685:4685:4685) (4796:4796:4796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT d[0] (4685:4685:4685) (4796:4796:4796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1249:1249:1249))
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2633:2633:2633))
        (PORT d[1] (2294:2294:2294) (2336:2336:2336))
        (PORT d[2] (2894:2894:2894) (2904:2904:2904))
        (PORT d[3] (4222:4222:4222) (4398:4398:4398))
        (PORT d[4] (2303:2303:2303) (2348:2348:2348))
        (PORT d[5] (2235:2235:2235) (2271:2271:2271))
        (PORT d[6] (5343:5343:5343) (5379:5379:5379))
        (PORT d[7] (2536:2536:2536) (2574:2574:2574))
        (PORT d[8] (2450:2450:2450) (2481:2481:2481))
        (PORT d[9] (3127:3127:3127) (3221:3221:3221))
        (PORT d[10] (2482:2482:2482) (2515:2515:2515))
        (PORT d[11] (2503:2503:2503) (2533:2533:2533))
        (PORT d[12] (2534:2534:2534) (2564:2564:2564))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2729:2729:2729))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (PORT d[0] (3442:3442:3442) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1648:1648:1648))
        (PORT d[1] (3666:3666:3666) (3847:3847:3847))
        (PORT d[2] (1555:1555:1555) (1590:1590:1590))
        (PORT d[3] (1513:1513:1513) (1539:1539:1539))
        (PORT d[4] (3064:3064:3064) (3045:3045:3045))
        (PORT d[5] (1941:1941:1941) (1964:1964:1964))
        (PORT d[6] (3257:3257:3257) (3357:3357:3357))
        (PORT d[7] (2327:2327:2327) (2305:2305:2305))
        (PORT d[8] (1701:1701:1701) (1742:1742:1742))
        (PORT d[9] (3288:3288:3288) (3265:3265:3265))
        (PORT d[10] (2657:2657:2657) (2648:2648:2648))
        (PORT d[11] (2401:2401:2401) (2377:2377:2377))
        (PORT d[12] (4787:4787:4787) (4936:4936:4936))
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT ena (3052:3052:3052) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT d[0] (3052:3052:3052) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1284:1284:1284))
        (PORT clk (2576:2576:2576) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2607:2607:2607))
        (PORT d[1] (2286:2286:2286) (2328:2328:2328))
        (PORT d[2] (2555:2555:2555) (2579:2579:2579))
        (PORT d[3] (4193:4193:4193) (4388:4388:4388))
        (PORT d[4] (2335:2335:2335) (2364:2364:2364))
        (PORT d[5] (2455:2455:2455) (2480:2480:2480))
        (PORT d[6] (2544:2544:2544) (2560:2560:2560))
        (PORT d[7] (2482:2482:2482) (2514:2514:2514))
        (PORT d[8] (2740:2740:2740) (2765:2765:2765))
        (PORT d[9] (3130:3130:3130) (3222:3222:3222))
        (PORT d[10] (2425:2425:2425) (2454:2454:2454))
        (PORT d[11] (2480:2480:2480) (2507:2507:2507))
        (PORT d[12] (2939:2939:2939) (2969:2969:2969))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2129:2129:2129))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (PORT d[0] (2777:2777:2777) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1241:1241:1241))
        (PORT d[1] (3644:3644:3644) (3823:3823:3823))
        (PORT d[2] (1243:1243:1243) (1265:1265:1265))
        (PORT d[3] (1375:1375:1375) (1381:1381:1381))
        (PORT d[4] (1220:1220:1220) (1248:1248:1248))
        (PORT d[5] (4161:4161:4161) (4196:4196:4196))
        (PORT d[6] (2883:2883:2883) (2986:2986:2986))
        (PORT d[7] (2350:2350:2350) (2331:2331:2331))
        (PORT d[8] (1291:1291:1291) (1333:1333:1333))
        (PORT d[9] (1985:1985:1985) (1978:1978:1978))
        (PORT d[10] (1433:1433:1433) (1448:1448:1448))
        (PORT d[11] (1211:1211:1211) (1249:1249:1249))
        (PORT d[12] (4410:4410:4410) (4560:4560:4560))
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT ena (2702:2702:2702) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT d[0] (2702:2702:2702) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1550:1550:1550))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2604:2604:2604))
        (PORT d[1] (2652:2652:2652) (2694:2694:2694))
        (PORT d[2] (2572:2572:2572) (2604:2604:2604))
        (PORT d[3] (4534:4534:4534) (4699:4699:4699))
        (PORT d[4] (2624:2624:2624) (2660:2660:2660))
        (PORT d[5] (2656:2656:2656) (2701:2701:2701))
        (PORT d[6] (5309:5309:5309) (5343:5343:5343))
        (PORT d[7] (2873:2873:2873) (2902:2902:2902))
        (PORT d[8] (2471:2471:2471) (2505:2505:2505))
        (PORT d[9] (2721:2721:2721) (2815:2815:2815))
        (PORT d[10] (2489:2489:2489) (2523:2523:2523))
        (PORT d[11] (2497:2497:2497) (2517:2517:2517))
        (PORT d[12] (2581:2581:2581) (2614:2614:2614))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3273:3273:3273))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (3359:3359:3359) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1631:1631:1631))
        (PORT d[1] (3658:3658:3658) (3835:3835:3835))
        (PORT d[2] (1581:1581:1581) (1620:1620:1620))
        (PORT d[3] (1713:1713:1713) (1717:1717:1717))
        (PORT d[4] (2707:2707:2707) (2700:2700:2700))
        (PORT d[5] (4164:4164:4164) (4202:4202:4202))
        (PORT d[6] (3211:3211:3211) (3310:3310:3310))
        (PORT d[7] (3021:3021:3021) (2998:2998:2998))
        (PORT d[8] (1653:1653:1653) (1689:1689:1689))
        (PORT d[9] (2986:2986:2986) (2974:2974:2974))
        (PORT d[10] (2420:2420:2420) (2421:2421:2421))
        (PORT d[11] (2454:2454:2454) (2437:2437:2437))
        (PORT d[12] (4812:4812:4812) (4964:4964:4964))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT ena (3391:3391:3391) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (3391:3391:3391) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1641:1641:1641))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2948:2948:2948))
        (PORT d[1] (3007:3007:3007) (3051:3051:3051))
        (PORT d[2] (2937:2937:2937) (2974:2974:2974))
        (PORT d[3] (4151:4151:4151) (4323:4323:4323))
        (PORT d[4] (3035:3035:3035) (3086:3086:3086))
        (PORT d[5] (3010:3010:3010) (3048:3048:3048))
        (PORT d[6] (4935:4935:4935) (4968:4968:4968))
        (PORT d[7] (3503:3503:3503) (3524:3524:3524))
        (PORT d[8] (3436:3436:3436) (3456:3456:3456))
        (PORT d[9] (3349:3349:3349) (3481:3481:3481))
        (PORT d[10] (2850:2850:2850) (2885:2885:2885))
        (PORT d[11] (3209:3209:3209) (3238:3238:3238))
        (PORT d[12] (3151:3151:3151) (3173:3173:3173))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3001:3001:3001))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (3710:3710:3710) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2024:2024:2024))
        (PORT d[1] (3735:3735:3735) (3915:3915:3915))
        (PORT d[2] (1936:1936:1936) (1973:1973:1973))
        (PORT d[3] (2058:2058:2058) (2064:2064:2064))
        (PORT d[4] (2609:2609:2609) (2592:2592:2592))
        (PORT d[5] (3453:3453:3453) (3492:3492:3492))
        (PORT d[6] (3967:3967:3967) (4062:4062:4062))
        (PORT d[7] (3427:3427:3427) (3437:3437:3437))
        (PORT d[8] (2668:2668:2668) (2642:2642:2642))
        (PORT d[9] (2901:2901:2901) (2874:2874:2874))
        (PORT d[10] (2752:2752:2752) (2750:2750:2750))
        (PORT d[11] (3056:3056:3056) (3030:3030:3030))
        (PORT d[12] (5220:5220:5220) (5373:5373:5373))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT ena (4348:4348:4348) (4452:4452:4452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (4348:4348:4348) (4452:4452:4452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1991:1991:1991))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3315:3315:3315))
        (PORT d[1] (3364:3364:3364) (3406:3406:3406))
        (PORT d[2] (3278:3278:3278) (3314:3314:3314))
        (PORT d[3] (3825:3825:3825) (4001:4001:4001))
        (PORT d[4] (3423:3423:3423) (3471:3471:3471))
        (PORT d[5] (3259:3259:3259) (3285:3285:3285))
        (PORT d[6] (3502:3502:3502) (3504:3504:3504))
        (PORT d[7] (3233:3233:3233) (3264:3264:3264))
        (PORT d[8] (3440:3440:3440) (3461:3461:3461))
        (PORT d[9] (3427:3427:3427) (3567:3567:3567))
        (PORT d[10] (3187:3187:3187) (3214:3214:3214))
        (PORT d[11] (3575:3575:3575) (3605:3605:3605))
        (PORT d[12] (3494:3494:3494) (3512:3512:3512))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3655:3655:3655))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (4394:4394:4394) (4314:4314:4314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2401:2401:2401))
        (PORT d[1] (4101:4101:4101) (4282:4282:4282))
        (PORT d[2] (2285:2285:2285) (2323:2323:2323))
        (PORT d[3] (4516:4516:4516) (4552:4552:4552))
        (PORT d[4] (2968:2968:2968) (2950:2950:2950))
        (PORT d[5] (3510:3510:3510) (3558:3558:3558))
        (PORT d[6] (4315:4315:4315) (4408:4408:4408))
        (PORT d[7] (3403:3403:3403) (3410:3410:3410))
        (PORT d[8] (3129:3129:3129) (3112:3112:3112))
        (PORT d[9] (2968:2968:2968) (2944:2944:2944))
        (PORT d[10] (4763:4763:4763) (4765:4765:4765))
        (PORT d[11] (3429:3429:3429) (3401:3401:3401))
        (PORT d[12] (5516:5516:5516) (5674:5674:5674))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT ena (5033:5033:5033) (5144:5144:5144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT d[0] (5033:5033:5033) (5144:5144:5144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1253:1253:1253))
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2575:2575:2575))
        (PORT d[1] (2634:2634:2634) (2676:2676:2676))
        (PORT d[2] (2599:2599:2599) (2632:2632:2632))
        (PORT d[3] (3848:3848:3848) (4028:4028:4028))
        (PORT d[4] (2690:2690:2690) (2729:2729:2729))
        (PORT d[5] (2634:2634:2634) (2671:2671:2671))
        (PORT d[6] (4956:4956:4956) (4993:4993:4993))
        (PORT d[7] (2911:2911:2911) (2944:2944:2944))
        (PORT d[8] (2472:2472:2472) (2506:2506:2506))
        (PORT d[9] (2712:2712:2712) (2806:2806:2806))
        (PORT d[10] (2455:2455:2455) (2487:2487:2487))
        (PORT d[11] (2852:2852:2852) (2866:2866:2866))
        (PORT d[12] (2550:2550:2550) (2580:2580:2580))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3476:3476:3476))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (PORT d[0] (4043:4043:4043) (4107:4107:4107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2015:2015:2015))
        (PORT d[1] (3695:3695:3695) (3884:3884:3884))
        (PORT d[2] (1554:1554:1554) (1591:1591:1591))
        (PORT d[3] (1532:1532:1532) (1559:1559:1559))
        (PORT d[4] (2673:2673:2673) (2661:2661:2661))
        (PORT d[5] (3513:3513:3513) (3562:3562:3562))
        (PORT d[6] (3603:3603:3603) (3699:3699:3699))
        (PORT d[7] (2852:2852:2852) (2959:2959:2959))
        (PORT d[8] (2060:2060:2060) (2096:2096:2096))
        (PORT d[9] (3294:3294:3294) (3273:3273:3273))
        (PORT d[10] (2390:2390:2390) (2386:2386:2386))
        (PORT d[11] (2455:2455:2455) (2438:2438:2438))
        (PORT d[12] (4843:4843:4843) (5001:5001:5001))
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (PORT ena (3405:3405:3405) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (PORT d[0] (3405:3405:3405) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2018:2018:2018))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3591:3591:3591))
        (PORT d[1] (3372:3372:3372) (3415:3415:3415))
        (PORT d[2] (3668:3668:3668) (3694:3694:3694))
        (PORT d[3] (4135:4135:4135) (4307:4307:4307))
        (PORT d[4] (3798:3798:3798) (3838:3838:3838))
        (PORT d[5] (3816:3816:3816) (3835:3835:3835))
        (PORT d[6] (4897:4897:4897) (4929:4929:4929))
        (PORT d[7] (3545:3545:3545) (3562:3562:3562))
        (PORT d[8] (3488:3488:3488) (3514:3514:3514))
        (PORT d[9] (4086:4086:4086) (4223:4223:4223))
        (PORT d[10] (3524:3524:3524) (3548:3548:3548))
        (PORT d[11] (3597:3597:3597) (3631:3631:3631))
        (PORT d[12] (3479:3479:3479) (3499:3499:3499))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3545:3545:3545))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT d[0] (4292:4292:4292) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2796:2796:2796))
        (PORT d[1] (3652:3652:3652) (3825:3825:3825))
        (PORT d[2] (2664:2664:2664) (2692:2692:2692))
        (PORT d[3] (4086:4086:4086) (4063:4063:4063))
        (PORT d[4] (3015:3015:3015) (3001:3001:3001))
        (PORT d[5] (3854:3854:3854) (3901:3901:3901))
        (PORT d[6] (4310:4310:4310) (4404:4404:4404))
        (PORT d[7] (4037:4037:4037) (4169:4169:4169))
        (PORT d[8] (3448:3448:3448) (3420:3420:3420))
        (PORT d[9] (3328:3328:3328) (3302:3302:3302))
        (PORT d[10] (5068:5068:5068) (5062:5062:5062))
        (PORT d[11] (3489:3489:3489) (3475:3475:3475))
        (PORT d[12] (5911:5911:5911) (6063:6063:6063))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT ena (5069:5069:5069) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT d[0] (5069:5069:5069) (5182:5182:5182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1636:1636:1636))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2984:2984:2984))
        (PORT d[1] (2664:2664:2664) (2707:2707:2707))
        (PORT d[2] (2968:2968:2968) (2997:2997:2997))
        (PORT d[3] (4140:4140:4140) (4314:4314:4314))
        (PORT d[4] (2691:2691:2691) (2730:2730:2730))
        (PORT d[5] (2643:2643:2643) (2688:2688:2688))
        (PORT d[6] (4926:4926:4926) (4962:4962:4962))
        (PORT d[7] (2909:2909:2909) (2940:2940:2940))
        (PORT d[8] (2812:2812:2812) (2843:2843:2843))
        (PORT d[9] (2688:2688:2688) (2779:2779:2779))
        (PORT d[10] (2842:2842:2842) (2876:2876:2876))
        (PORT d[11] (2866:2866:2866) (2897:2897:2897))
        (PORT d[12] (2796:2796:2796) (2822:2822:2822))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2716:2716:2716))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT d[0] (3418:3418:3418) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2040:2040:2040))
        (PORT d[1] (3672:3672:3672) (3860:3860:3860))
        (PORT d[2] (1926:1926:1926) (1964:1964:1964))
        (PORT d[3] (1860:1860:1860) (1881:1881:1881))
        (PORT d[4] (2991:2991:2991) (2964:2964:2964))
        (PORT d[5] (3479:3479:3479) (3521:3521:3521))
        (PORT d[6] (3614:3614:3614) (3712:3712:3712))
        (PORT d[7] (2834:2834:2834) (2937:2937:2937))
        (PORT d[8] (2070:2070:2070) (2108:2108:2108))
        (PORT d[9] (2949:2949:2949) (2926:2926:2926))
        (PORT d[10] (3022:3022:3022) (3015:3015:3015))
        (PORT d[11] (2756:2756:2756) (2731:2731:2731))
        (PORT d[12] (4796:4796:4796) (4946:4946:4946))
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT ena (3414:3414:3414) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT d[0] (3414:3414:3414) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2040:2040:2040))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2413:2413:2413))
        (PORT d[1] (2243:2243:2243) (2312:2312:2312))
        (PORT d[2] (2265:2265:2265) (2311:2311:2311))
        (PORT d[3] (3772:3772:3772) (3951:3951:3951))
        (PORT d[4] (2234:2234:2234) (2271:2271:2271))
        (PORT d[5] (4806:4806:4806) (4955:4955:4955))
        (PORT d[6] (2286:2286:2286) (2329:2329:2329))
        (PORT d[7] (2490:2490:2490) (2527:2527:2527))
        (PORT d[8] (2214:2214:2214) (2284:2284:2284))
        (PORT d[9] (2330:2330:2330) (2381:2381:2381))
        (PORT d[10] (2163:2163:2163) (2197:2197:2197))
        (PORT d[11] (1953:1953:1953) (2032:2032:2032))
        (PORT d[12] (1884:1884:1884) (1965:1965:1965))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2303:2303:2303))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (3012:3012:3012) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4818:4818:4818))
        (PORT d[1] (3977:3977:3977) (4113:4113:4113))
        (PORT d[2] (3169:3169:3169) (3381:3381:3381))
        (PORT d[3] (4192:4192:4192) (4245:4245:4245))
        (PORT d[4] (6037:6037:6037) (6154:6154:6154))
        (PORT d[5] (5047:5047:5047) (5210:5210:5210))
        (PORT d[6] (3967:3967:3967) (4122:4122:4122))
        (PORT d[7] (3857:3857:3857) (3836:3836:3836))
        (PORT d[8] (4079:4079:4079) (4169:4169:4169))
        (PORT d[9] (6656:6656:6656) (6740:6740:6740))
        (PORT d[10] (5452:5452:5452) (5521:5521:5521))
        (PORT d[11] (3762:3762:3762) (3837:3837:3837))
        (PORT d[12] (3399:3399:3399) (3492:3492:3492))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (PORT ena (3122:3122:3122) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (PORT d[0] (3122:3122:3122) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2025:2025:2025))
        (PORT clk (2564:2564:2564) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2387:2387:2387))
        (PORT d[1] (2279:2279:2279) (2352:2352:2352))
        (PORT d[2] (2264:2264:2264) (2310:2310:2310))
        (PORT d[3] (4057:4057:4057) (4228:4228:4228))
        (PORT d[4] (2204:2204:2204) (2236:2236:2236))
        (PORT d[5] (4780:4780:4780) (4926:4926:4926))
        (PORT d[6] (2247:2247:2247) (2284:2284:2284))
        (PORT d[7] (2175:2175:2175) (2220:2220:2220))
        (PORT d[8] (2475:2475:2475) (2532:2532:2532))
        (PORT d[9] (2321:2321:2321) (2371:2371:2371))
        (PORT d[10] (2162:2162:2162) (2196:2196:2196))
        (PORT d[11] (1951:1951:1951) (2029:2029:2029))
        (PORT d[12] (1872:1872:1872) (1957:1957:1957))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4244:4244:4244))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2585:2585:2585))
        (PORT d[0] (4880:4880:4880) (4875:4875:4875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4716:4716:4716) (4819:4819:4819))
        (PORT d[1] (3939:3939:3939) (4075:4075:4075))
        (PORT d[2] (3189:3189:3189) (3401:3401:3401))
        (PORT d[3] (4137:4137:4137) (4172:4172:4172))
        (PORT d[4] (3346:3346:3346) (3365:3365:3365))
        (PORT d[5] (5046:5046:5046) (5209:5209:5209))
        (PORT d[6] (4016:4016:4016) (4176:4176:4176))
        (PORT d[7] (4246:4246:4246) (4217:4217:4217))
        (PORT d[8] (4059:4059:4059) (4145:4145:4145))
        (PORT d[9] (6668:6668:6668) (6744:6744:6744))
        (PORT d[10] (5798:5798:5798) (5860:5860:5860))
        (PORT d[11] (4080:4080:4080) (4151:4151:4151))
        (PORT d[12] (3367:3367:3367) (3456:3456:3456))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (PORT ena (3449:3449:3449) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (PORT d[0] (3449:3449:3449) (3426:3426:3426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2338:2338:2338))
        (PORT clk (2549:2549:2549) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1689:1689:1689))
        (PORT d[1] (2226:2226:2226) (2292:2292:2292))
        (PORT d[2] (1565:1565:1565) (1598:1598:1598))
        (PORT d[3] (4193:4193:4193) (4424:4424:4424))
        (PORT d[4] (1510:1510:1510) (1555:1555:1555))
        (PORT d[5] (1550:1550:1550) (1593:1593:1593))
        (PORT d[6] (1499:1499:1499) (1544:1544:1544))
        (PORT d[7] (1807:1807:1807) (1843:1843:1843))
        (PORT d[8] (1573:1573:1573) (1631:1631:1631))
        (PORT d[9] (1913:1913:1913) (1960:1960:1960))
        (PORT d[10] (2198:2198:2198) (2234:2234:2234))
        (PORT d[11] (1578:1578:1578) (1622:1622:1622))
        (PORT d[12] (1891:1891:1891) (1939:1939:1939))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2013:2013:2013))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2575:2575:2575))
        (PORT d[0] (2706:2706:2706) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4800:4800:4800))
        (PORT d[1] (3283:3283:3283) (3410:3410:3410))
        (PORT d[2] (2880:2880:2880) (3091:3091:3091))
        (PORT d[3] (4207:4207:4207) (4262:4262:4262))
        (PORT d[4] (5690:5690:5690) (5803:5803:5803))
        (PORT d[5] (4624:4624:4624) (4779:4779:4779))
        (PORT d[6] (3874:3874:3874) (3947:3947:3947))
        (PORT d[7] (3108:3108:3108) (3090:3090:3090))
        (PORT d[8] (4481:4481:4481) (4572:4572:4572))
        (PORT d[9] (6217:6217:6217) (6298:6298:6298))
        (PORT d[10] (2582:2582:2582) (2612:2612:2612))
        (PORT d[11] (3720:3720:3720) (3786:3786:3786))
        (PORT d[12] (3394:3394:3394) (3482:3482:3482))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT ena (2809:2809:2809) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (2809:2809:2809) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1941:1941:1941))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1685:1685:1685))
        (PORT d[1] (2562:2562:2562) (2604:2604:2604))
        (PORT d[2] (1546:1546:1546) (1583:1583:1583))
        (PORT d[3] (4232:4232:4232) (4464:4464:4464))
        (PORT d[4] (1836:1836:1836) (1874:1874:1874))
        (PORT d[5] (1529:1529:1529) (1569:1569:1569))
        (PORT d[6] (1479:1479:1479) (1522:1522:1522))
        (PORT d[7] (2125:2125:2125) (2150:2150:2150))
        (PORT d[8] (1431:1431:1431) (1475:1475:1475))
        (PORT d[9] (1235:1235:1235) (1286:1286:1286))
        (PORT d[10] (1221:1221:1221) (1279:1279:1279))
        (PORT d[11] (1255:1255:1255) (1306:1306:1306))
        (PORT d[12] (1574:1574:1574) (1635:1635:1635))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1402:1402:1402))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (2082:2082:2082) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5209:5209:5209))
        (PORT d[1] (3298:3298:3298) (3434:3434:3434))
        (PORT d[2] (3133:3133:3133) (3331:3331:3331))
        (PORT d[3] (4569:4569:4569) (4616:4616:4616))
        (PORT d[4] (5704:5704:5704) (5819:5819:5819))
        (PORT d[5] (4652:4652:4652) (4809:4809:4809))
        (PORT d[6] (3266:3266:3266) (3369:3369:3369))
        (PORT d[7] (2797:2797:2797) (2788:2788:2788))
        (PORT d[8] (4456:4456:4456) (4545:4545:4545))
        (PORT d[9] (3020:3020:3020) (3007:3007:3007))
        (PORT d[10] (2237:2237:2237) (2269:2269:2269))
        (PORT d[11] (3738:3738:3738) (3776:3776:3776))
        (PORT d[12] (3345:3345:3345) (3428:3428:3428))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT ena (2711:2711:2711) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (2711:2711:2711) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2198:2198:2198))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2664:2664:2664))
        (PORT d[1] (2326:2326:2326) (2402:2402:2402))
        (PORT d[2] (2552:2552:2552) (2584:2584:2584))
        (PORT d[3] (4031:4031:4031) (4194:4194:4194))
        (PORT d[4] (2522:2522:2522) (2543:2543:2543))
        (PORT d[5] (4791:4791:4791) (4938:4938:4938))
        (PORT d[6] (2518:2518:2518) (2527:2527:2527))
        (PORT d[7] (2507:2507:2507) (2545:2545:2545))
        (PORT d[8] (2418:2418:2418) (2467:2467:2467))
        (PORT d[9] (2805:2805:2805) (2811:2811:2811))
        (PORT d[10] (2154:2154:2154) (2192:2192:2192))
        (PORT d[11] (2502:2502:2502) (2560:2560:2560))
        (PORT d[12] (1769:1769:1769) (1829:1829:1829))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2383:2383:2383))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (3088:3088:3088) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5097:5097:5097))
        (PORT d[1] (3984:3984:3984) (4123:4123:4123))
        (PORT d[2] (3473:3473:3473) (3666:3666:3666))
        (PORT d[3] (4038:4038:4038) (4072:4072:4072))
        (PORT d[4] (6283:6283:6283) (6383:6383:6383))
        (PORT d[5] (5375:5375:5375) (5528:5528:5528))
        (PORT d[6] (4196:4196:4196) (4328:4328:4328))
        (PORT d[7] (3897:3897:3897) (3880:3880:3880))
        (PORT d[8] (4084:4084:4084) (4174:4174:4174))
        (PORT d[9] (6864:6864:6864) (6919:6919:6919))
        (PORT d[10] (5507:5507:5507) (5570:5570:5570))
        (PORT d[11] (4044:4044:4044) (4110:4110:4110))
        (PORT d[12] (3683:3683:3683) (3753:3753:3753))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (PORT ena (3416:3416:3416) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (PORT d[0] (3416:3416:3416) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2528:2528:2528))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2804:2804:2804))
        (PORT d[1] (2721:2721:2721) (2834:2834:2834))
        (PORT d[2] (2917:2917:2917) (2991:2991:2991))
        (PORT d[3] (3070:3070:3070) (3096:3096:3096))
        (PORT d[4] (2863:2863:2863) (2933:2933:2933))
        (PORT d[5] (5308:5308:5308) (5506:5506:5506))
        (PORT d[6] (4341:4341:4341) (4525:4525:4525))
        (PORT d[7] (2819:2819:2819) (2905:2905:2905))
        (PORT d[8] (2955:2955:2955) (3072:3072:3072))
        (PORT d[9] (3305:3305:3305) (3294:3294:3294))
        (PORT d[10] (3076:3076:3076) (3101:3101:3101))
        (PORT d[11] (2401:2401:2401) (2543:2543:2543))
        (PORT d[12] (2061:2061:2061) (2201:2201:2201))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3326:3326:3326))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (3918:3918:3918) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4156:4156:4156))
        (PORT d[1] (3643:3643:3643) (3784:3784:3784))
        (PORT d[2] (3105:3105:3105) (3319:3319:3319))
        (PORT d[3] (3813:3813:3813) (3855:3855:3855))
        (PORT d[4] (5597:5597:5597) (5813:5813:5813))
        (PORT d[5] (3543:3543:3543) (3537:3537:3537))
        (PORT d[6] (3888:3888:3888) (3941:3941:3941))
        (PORT d[7] (3997:3997:3997) (3967:3967:3967))
        (PORT d[8] (3485:3485:3485) (3608:3608:3608))
        (PORT d[9] (4931:4931:4931) (4958:4958:4958))
        (PORT d[10] (3114:3114:3114) (3134:3134:3134))
        (PORT d[11] (3782:3782:3782) (3908:3908:3908))
        (PORT d[12] (3492:3492:3492) (3481:3481:3481))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT ena (4280:4280:4280) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (4280:4280:4280) (4364:4364:4364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2031:2031:2031))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2436:2436:2436))
        (PORT d[1] (2263:2263:2263) (2333:2333:2333))
        (PORT d[2] (2256:2256:2256) (2302:2302:2302))
        (PORT d[3] (4109:4109:4109) (4269:4269:4269))
        (PORT d[4] (2253:2253:2253) (2291:2291:2291))
        (PORT d[5] (4744:4744:4744) (4889:4889:4889))
        (PORT d[6] (2264:2264:2264) (2303:2303:2303))
        (PORT d[7] (2168:2168:2168) (2213:2213:2213))
        (PORT d[8] (2494:2494:2494) (2552:2552:2552))
        (PORT d[9] (2305:2305:2305) (2353:2353:2353))
        (PORT d[10] (1848:1848:1848) (1897:1897:1897))
        (PORT d[11] (1946:1946:1946) (1986:1986:1986))
        (PORT d[12] (1915:1915:1915) (1963:1963:1963))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2078:2078:2078))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (2742:2742:2742) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4838:4838:4838))
        (PORT d[1] (3646:3646:3646) (3791:3791:3791))
        (PORT d[2] (3103:3103:3103) (3300:3300:3300))
        (PORT d[3] (4179:4179:4179) (4227:4227:4227))
        (PORT d[4] (6028:6028:6028) (6144:6144:6144))
        (PORT d[5] (5007:5007:5007) (5165:5165:5165))
        (PORT d[6] (3657:3657:3657) (3828:3828:3828))
        (PORT d[7] (3542:3542:3542) (3529:3529:3529))
        (PORT d[8] (3713:3713:3713) (3811:3811:3811))
        (PORT d[9] (6694:6694:6694) (6771:6771:6771))
        (PORT d[10] (3272:3272:3272) (3293:3293:3293))
        (PORT d[11] (3721:3721:3721) (3790:3790:3790))
        (PORT d[12] (3391:3391:3391) (3483:3483:3483))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT ena (3740:3740:3740) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (3740:3740:3740) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2021:2021:2021))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2444:2444:2444))
        (PORT d[1] (2272:2272:2272) (2345:2345:2345))
        (PORT d[2] (2576:2576:2576) (2607:2607:2607))
        (PORT d[3] (4052:4052:4052) (4216:4216:4216))
        (PORT d[4] (2536:2536:2536) (2566:2566:2566))
        (PORT d[5] (2572:2572:2572) (2598:2598:2598))
        (PORT d[6] (2532:2532:2532) (2554:2554:2554))
        (PORT d[7] (2502:2502:2502) (2540:2540:2540))
        (PORT d[8] (2413:2413:2413) (2462:2462:2462))
        (PORT d[9] (2357:2357:2357) (2410:2410:2410))
        (PORT d[10] (2176:2176:2176) (2217:2217:2217))
        (PORT d[11] (2213:2213:2213) (2276:2276:2276))
        (PORT d[12] (2218:2218:2218) (2285:2285:2285))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2291:2291:2291))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (2994:2994:2994) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5093:5093:5093))
        (PORT d[1] (3980:3980:3980) (4115:4115:4115))
        (PORT d[2] (3759:3759:3759) (3935:3935:3935))
        (PORT d[3] (4349:4349:4349) (4367:4367:4367))
        (PORT d[4] (6304:6304:6304) (6405:6405:6405))
        (PORT d[5] (5337:5337:5337) (5489:5489:5489))
        (PORT d[6] (3999:3999:3999) (4159:4159:4159))
        (PORT d[7] (3896:3896:3896) (3879:3879:3879))
        (PORT d[8] (4116:4116:4116) (4208:4208:4208))
        (PORT d[9] (6626:6626:6626) (6706:6706:6706))
        (PORT d[10] (5749:5749:5749) (5803:5803:5803))
        (PORT d[11] (3995:3995:3995) (4052:4052:4052))
        (PORT d[12] (3679:3679:3679) (3749:3749:3749))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
        (PORT ena (3411:3411:3411) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2507:2507:2507))
        (PORT d[0] (3411:3411:3411) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2127:2127:2127))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2134:2134:2134))
        (PORT d[1] (2712:2712:2712) (2825:2825:2825))
        (PORT d[2] (3379:3379:3379) (3517:3517:3517))
        (PORT d[3] (3340:3340:3340) (3493:3493:3493))
        (PORT d[4] (2386:2386:2386) (2498:2498:2498))
        (PORT d[5] (5990:5990:5990) (6203:6203:6203))
        (PORT d[6] (2319:2319:2319) (2321:2321:2321))
        (PORT d[7] (3506:3506:3506) (3619:3619:3619))
        (PORT d[8] (2977:2977:2977) (3119:3119:3119))
        (PORT d[9] (2631:2631:2631) (2632:2632:2632))
        (PORT d[10] (2368:2368:2368) (2395:2395:2395))
        (PORT d[11] (2051:2051:2051) (2065:2065:2065))
        (PORT d[12] (3162:3162:3162) (3321:3321:3321))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3572:3572:3572))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (4228:4228:4228) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3068:3068:3068))
        (PORT d[1] (3267:3267:3267) (3405:3405:3405))
        (PORT d[2] (3815:3815:3815) (4019:4019:4019))
        (PORT d[3] (2686:2686:2686) (2696:2696:2696))
        (PORT d[4] (5537:5537:5537) (5741:5741:5741))
        (PORT d[5] (2799:2799:2799) (2793:2793:2793))
        (PORT d[6] (3180:3180:3180) (3236:3236:3236))
        (PORT d[7] (2849:2849:2849) (2854:2854:2854))
        (PORT d[8] (2399:2399:2399) (2423:2423:2423))
        (PORT d[9] (3099:3099:3099) (3118:3118:3118))
        (PORT d[10] (2493:2493:2493) (2535:2535:2535))
        (PORT d[11] (3704:3704:3704) (3784:3784:3784))
        (PORT d[12] (2735:2735:2735) (2744:2744:2744))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT ena (3580:3580:3580) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (3580:3580:3580) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2103:2103:2103))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2357:2357:2357))
        (PORT d[1] (2732:2732:2732) (2750:2750:2750))
        (PORT d[2] (3361:3361:3361) (3494:3494:3494))
        (PORT d[3] (2357:2357:2357) (2372:2372:2372))
        (PORT d[4] (2383:2383:2383) (2495:2495:2495))
        (PORT d[5] (5956:5956:5956) (6180:6180:6180))
        (PORT d[6] (2651:2651:2651) (2646:2646:2646))
        (PORT d[7] (4219:4219:4219) (4327:4327:4327))
        (PORT d[8] (3380:3380:3380) (3531:3531:3531))
        (PORT d[9] (2359:2359:2359) (2371:2371:2371))
        (PORT d[10] (2390:2390:2390) (2409:2409:2409))
        (PORT d[11] (2651:2651:2651) (2658:2658:2658))
        (PORT d[12] (3167:3167:3167) (3322:3322:3322))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2848:2848:2848))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (3236:3236:3236) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2081:2081:2081))
        (PORT d[1] (3212:3212:3212) (3347:3347:3347))
        (PORT d[2] (2759:2759:2759) (2938:2938:2938))
        (PORT d[3] (2752:2752:2752) (2772:2772:2772))
        (PORT d[4] (5948:5948:5948) (6187:6187:6187))
        (PORT d[5] (2043:2043:2043) (2041:2041:2041))
        (PORT d[6] (2778:2778:2778) (2839:2839:2839))
        (PORT d[7] (2137:2137:2137) (2147:2147:2147))
        (PORT d[8] (1723:1723:1723) (1752:1752:1752))
        (PORT d[9] (2357:2357:2357) (2371:2371:2371))
        (PORT d[10] (1753:1753:1753) (1796:1796:1796))
        (PORT d[11] (1724:1724:1724) (1749:1749:1749))
        (PORT d[12] (1978:1978:1978) (1985:1985:1985))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT ena (3632:3632:3632) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT d[0] (3632:3632:3632) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1962:1962:1962))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1571:1571:1571))
        (PORT d[1] (1201:1201:1201) (1246:1246:1246))
        (PORT d[2] (1238:1238:1238) (1285:1285:1285))
        (PORT d[3] (1543:1543:1543) (1570:1570:1570))
        (PORT d[4] (1611:1611:1611) (1655:1655:1655))
        (PORT d[5] (1192:1192:1192) (1242:1242:1242))
        (PORT d[6] (1222:1222:1222) (1275:1275:1275))
        (PORT d[7] (1516:1516:1516) (1565:1565:1565))
        (PORT d[8] (1822:1822:1822) (1866:1866:1866))
        (PORT d[9] (1905:1905:1905) (1953:1953:1953))
        (PORT d[10] (1515:1515:1515) (1561:1561:1561))
        (PORT d[11] (1473:1473:1473) (1509:1509:1509))
        (PORT d[12] (1496:1496:1496) (1542:1542:1542))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1688:1688:1688))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (2420:2420:2420) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1596:1596:1596))
        (PORT d[1] (3684:3684:3684) (3860:3860:3860))
        (PORT d[2] (2437:2437:2437) (2617:2617:2617))
        (PORT d[3] (2342:2342:2342) (2322:2322:2322))
        (PORT d[4] (1576:1576:1576) (1605:1605:1605))
        (PORT d[5] (4257:4257:4257) (4376:4376:4376))
        (PORT d[6] (2893:2893:2893) (2997:2997:2997))
        (PORT d[7] (2061:2061:2061) (2053:2053:2053))
        (PORT d[8] (1619:1619:1619) (1660:1660:1660))
        (PORT d[9] (2315:2315:2315) (2310:2310:2310))
        (PORT d[10] (1587:1587:1587) (1623:1623:1623))
        (PORT d[11] (2996:2996:2996) (3034:3034:3034))
        (PORT d[12] (1564:1564:1564) (1607:1607:1607))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (2024:2024:2024) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (2024:2024:2024) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2040:2040:2040))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2398:2398:2398))
        (PORT d[1] (3036:3036:3036) (3047:3047:3047))
        (PORT d[2] (2985:2985:2985) (3106:3106:3106))
        (PORT d[3] (2552:2552:2552) (2637:2637:2637))
        (PORT d[4] (2748:2748:2748) (2856:2856:2856))
        (PORT d[5] (5631:5631:5631) (5851:5851:5851))
        (PORT d[6] (2973:2973:2973) (2961:2961:2961))
        (PORT d[7] (4252:4252:4252) (4362:4362:4362))
        (PORT d[8] (3711:3711:3711) (3851:3851:3851))
        (PORT d[9] (2392:2392:2392) (2407:2407:2407))
        (PORT d[10] (2751:2751:2751) (2765:2765:2765))
        (PORT d[11] (2639:2639:2639) (2650:2650:2650))
        (PORT d[12] (3543:3543:3543) (3697:3697:3697))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2580:2580:2580))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (3216:3216:3216) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2346:2346:2346))
        (PORT d[1] (3239:3239:3239) (3375:3375:3375))
        (PORT d[2] (2783:2783:2783) (2948:2948:2948))
        (PORT d[3] (3101:3101:3101) (3105:3105:3105))
        (PORT d[4] (5929:5929:5929) (6170:6170:6170))
        (PORT d[5] (1702:1702:1702) (1707:1707:1707))
        (PORT d[6] (2790:2790:2790) (2852:2852:2852))
        (PORT d[7] (1751:1751:1751) (1761:1761:1761))
        (PORT d[8] (2011:2011:2011) (2029:2029:2029))
        (PORT d[9] (2349:2349:2349) (2362:2362:2362))
        (PORT d[10] (1741:1741:1741) (1774:1774:1774))
        (PORT d[11] (1723:1723:1723) (1748:1748:1748))
        (PORT d[12] (2008:2008:2008) (2021:2021:2021))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT ena (3973:3973:3973) (4025:4025:4025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (3973:3973:3973) (4025:4025:4025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1957:1957:1957))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1244:1244:1244))
        (PORT d[1] (1230:1230:1230) (1262:1262:1262))
        (PORT d[2] (1193:1193:1193) (1234:1234:1234))
        (PORT d[3] (1557:1557:1557) (1586:1586:1586))
        (PORT d[4] (1242:1242:1242) (1293:1293:1293))
        (PORT d[5] (1824:1824:1824) (1841:1841:1841))
        (PORT d[6] (1226:1226:1226) (1272:1272:1272))
        (PORT d[7] (1834:1834:1834) (1875:1875:1875))
        (PORT d[8] (1824:1824:1824) (1866:1866:1866))
        (PORT d[9] (1548:1548:1548) (1588:1588:1588))
        (PORT d[10] (1494:1494:1494) (1537:1537:1537))
        (PORT d[11] (1229:1229:1229) (1275:1275:1275))
        (PORT d[12] (1493:1493:1493) (1541:1541:1541))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1675:1675:1675))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (2369:2369:2369) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1890:1890:1890))
        (PORT d[1] (3257:3257:3257) (3389:3389:3389))
        (PORT d[2] (2799:2799:2799) (2977:2977:2977))
        (PORT d[3] (2666:2666:2666) (2640:2640:2640))
        (PORT d[4] (1906:1906:1906) (1934:1934:1934))
        (PORT d[5] (4934:4934:4934) (5088:5088:5088))
        (PORT d[6] (2811:2811:2811) (2911:2911:2911))
        (PORT d[7] (2069:2069:2069) (2062:2062:2062))
        (PORT d[8] (1685:1685:1685) (1732:1732:1732))
        (PORT d[9] (2323:2323:2323) (2319:2319:2319))
        (PORT d[10] (1549:1549:1549) (1589:1589:1589))
        (PORT d[11] (3050:3050:3050) (3095:3095:3095))
        (PORT d[12] (1903:1903:1903) (1942:1942:1942))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT ena (2001:2001:2001) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (2001:2001:2001) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2358:2358:2358))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2374:2374:2374))
        (PORT d[1] (2704:2704:2704) (2720:2720:2720))
        (PORT d[2] (3362:3362:3362) (3496:3496:3496))
        (PORT d[3] (2904:2904:2904) (2982:2982:2982))
        (PORT d[4] (2651:2651:2651) (2737:2737:2737))
        (PORT d[5] (5629:5629:5629) (5854:5854:5854))
        (PORT d[6] (2619:2619:2619) (2609:2609:2609))
        (PORT d[7] (4236:4236:4236) (4347:4347:4347))
        (PORT d[8] (3733:3733:3733) (3876:3876:3876))
        (PORT d[9] (2352:2352:2352) (2363:2363:2363))
        (PORT d[10] (2389:2389:2389) (2408:2408:2408))
        (PORT d[11] (2309:2309:2309) (2325:2325:2325))
        (PORT d[12] (3171:3171:3171) (3331:3331:3331))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2663:2663:2663))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (3411:3411:3411) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2436:2436:2436))
        (PORT d[1] (3259:3259:3259) (3397:3397:3397))
        (PORT d[2] (2439:2439:2439) (2629:2629:2629))
        (PORT d[3] (2751:2751:2751) (2771:2771:2771))
        (PORT d[4] (5941:5941:5941) (6186:6186:6186))
        (PORT d[5] (2050:2050:2050) (2050:2050:2050))
        (PORT d[6] (2775:2775:2775) (2834:2834:2834))
        (PORT d[7] (2176:2176:2176) (2193:2193:2193))
        (PORT d[8] (2062:2062:2062) (2083:2083:2083))
        (PORT d[9] (2332:2332:2332) (2345:2345:2345))
        (PORT d[10] (2109:2109:2109) (2148:2148:2148))
        (PORT d[11] (3304:3304:3304) (3336:3336:3336))
        (PORT d[12] (2324:2324:2324) (2329:2329:2329))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (3593:3593:3593) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (3593:3593:3593) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2489:2489:2489))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2496:2496:2496))
        (PORT d[1] (2719:2719:2719) (2831:2831:2831))
        (PORT d[2] (3673:3673:3673) (3803:3803:3803))
        (PORT d[3] (3019:3019:3019) (3034:3034:3034))
        (PORT d[4] (2750:2750:2750) (2857:2857:2857))
        (PORT d[5] (6345:6345:6345) (6551:6551:6551))
        (PORT d[6] (2657:2657:2657) (2658:2658:2658))
        (PORT d[7] (3459:3459:3459) (3573:3573:3573))
        (PORT d[8] (3007:3007:3007) (3163:3163:3163))
        (PORT d[9] (2252:2252:2252) (2256:2256:2256))
        (PORT d[10] (2731:2731:2731) (2764:2764:2764))
        (PORT d[11] (2027:2027:2027) (2037:2037:2037))
        (PORT d[12] (3506:3506:3506) (3660:3660:3660))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2470:2470:2470))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (PORT d[0] (3203:3203:3203) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3363:3363:3363))
        (PORT d[1] (3267:3267:3267) (3403:3403:3403))
        (PORT d[2] (3836:3836:3836) (4041:4041:4041))
        (PORT d[3] (3063:3063:3063) (3075:3075:3075))
        (PORT d[4] (5518:5518:5518) (5721:5721:5721))
        (PORT d[5] (2839:2839:2839) (2838:2838:2838))
        (PORT d[6] (3495:3495:3495) (3544:3544:3544))
        (PORT d[7] (3307:3307:3307) (3290:3290:3290))
        (PORT d[8] (2745:2745:2745) (2767:2767:2767))
        (PORT d[9] (3082:3082:3082) (3100:3100:3100))
        (PORT d[10] (2732:2732:2732) (2754:2754:2754))
        (PORT d[11] (3972:3972:3972) (4039:4039:4039))
        (PORT d[12] (3157:3157:3157) (3170:3170:3170))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT ena (3933:3933:3933) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (3933:3933:3933) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1597:1597:1597))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1290:1290:1290))
        (PORT d[1] (1866:1866:1866) (1899:1899:1899))
        (PORT d[2] (1233:1233:1233) (1279:1279:1279))
        (PORT d[3] (1885:1885:1885) (1909:1909:1909))
        (PORT d[4] (1617:1617:1617) (1662:1662:1662))
        (PORT d[5] (1757:1757:1757) (1770:1770:1770))
        (PORT d[6] (1542:1542:1542) (1583:1583:1583))
        (PORT d[7] (2189:2189:2189) (2229:2229:2229))
        (PORT d[8] (2242:2242:2242) (2293:2293:2293))
        (PORT d[9] (1184:1184:1184) (1231:1231:1231))
        (PORT d[10] (1477:1477:1477) (1520:1520:1520))
        (PORT d[11] (2141:2141:2141) (2153:2153:2153))
        (PORT d[12] (1255:1255:1255) (1318:1318:1318))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1316:1316:1316))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (1989:1989:1989) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2296:2296:2296))
        (PORT d[1] (3317:3317:3317) (3455:3455:3455))
        (PORT d[2] (3116:3116:3116) (3285:3285:3285))
        (PORT d[3] (3011:3011:3011) (2983:2983:2983))
        (PORT d[4] (2292:2292:2292) (2320:2320:2320))
        (PORT d[5] (4707:4707:4707) (4871:4871:4871))
        (PORT d[6] (2913:2913:2913) (3019:3019:3019))
        (PORT d[7] (2434:2434:2434) (2425:2425:2425))
        (PORT d[8] (2044:2044:2044) (2089:2089:2089))
        (PORT d[9] (5669:5669:5669) (5777:5777:5777))
        (PORT d[10] (1904:1904:1904) (1942:1942:1942))
        (PORT d[11] (3408:3408:3408) (3455:3455:3455))
        (PORT d[12] (2259:2259:2259) (2294:2294:2294))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (2334:2334:2334) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (2334:2334:2334) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2478:2478:2478))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7265:7265:7265) (7407:7407:7407))
        (PORT d[1] (5997:5997:5997) (6344:6344:6344))
        (PORT d[2] (4230:4230:4230) (4468:4468:4468))
        (PORT d[3] (4758:4758:4758) (5059:5059:5059))
        (PORT d[4] (4260:4260:4260) (4391:4391:4391))
        (PORT d[5] (6911:6911:6911) (7259:7259:7259))
        (PORT d[6] (3271:3271:3271) (3356:3356:3356))
        (PORT d[7] (4833:4833:4833) (5070:5070:5070))
        (PORT d[8] (4509:4509:4509) (4763:4763:4763))
        (PORT d[9] (3649:3649:3649) (3879:3879:3879))
        (PORT d[10] (2941:2941:2941) (3055:3055:3055))
        (PORT d[11] (2895:2895:2895) (3107:3107:3107))
        (PORT d[12] (4067:4067:4067) (4399:4399:4399))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3983:3983:3983))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (4551:4551:4551) (4614:4614:4614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6942:6942:6942))
        (PORT d[1] (4889:4889:4889) (5202:5202:5202))
        (PORT d[2] (2325:2325:2325) (2413:2413:2413))
        (PORT d[3] (5356:5356:5356) (5501:5501:5501))
        (PORT d[4] (5769:5769:5769) (5948:5948:5948))
        (PORT d[5] (4640:4640:4640) (4784:4784:4784))
        (PORT d[6] (4457:4457:4457) (4708:4708:4708))
        (PORT d[7] (3913:3913:3913) (4017:4017:4017))
        (PORT d[8] (4506:4506:4506) (4595:4595:4595))
        (PORT d[9] (6083:6083:6083) (6211:6211:6211))
        (PORT d[10] (5642:5642:5642) (5733:5733:5733))
        (PORT d[11] (4630:4630:4630) (4832:4832:4832))
        (PORT d[12] (5681:5681:5681) (5987:5987:5987))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (4743:4743:4743) (4887:4887:4887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (4743:4743:4743) (4887:4887:4887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2344:2344:2344))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6692:6692:6692) (6820:6820:6820))
        (PORT d[1] (5099:5099:5099) (5366:5366:5366))
        (PORT d[2] (3875:3875:3875) (4103:4103:4103))
        (PORT d[3] (4139:4139:4139) (4335:4335:4335))
        (PORT d[4] (3372:3372:3372) (3448:3448:3448))
        (PORT d[5] (6067:6067:6067) (6348:6348:6348))
        (PORT d[6] (3282:3282:3282) (3362:3362:3362))
        (PORT d[7] (4395:4395:4395) (4596:4596:4596))
        (PORT d[8] (3973:3973:3973) (4255:4255:4255))
        (PORT d[9] (2833:2833:2833) (2987:2987:2987))
        (PORT d[10] (2960:2960:2960) (3082:3082:3082))
        (PORT d[11] (3270:3270:3270) (3540:3540:3540))
        (PORT d[12] (4170:4170:4170) (4523:4523:4523))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3223:3223:3223))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3844:3844:3844) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3033:3033:3033))
        (PORT d[1] (4406:4406:4406) (4632:4632:4632))
        (PORT d[2] (2719:2719:2719) (2773:2773:2773))
        (PORT d[3] (4547:4547:4547) (4613:4613:4613))
        (PORT d[4] (4958:4958:4958) (5070:5070:5070))
        (PORT d[5] (5461:5461:5461) (5483:5483:5483))
        (PORT d[6] (3628:3628:3628) (3763:3763:3763))
        (PORT d[7] (2596:2596:2596) (2711:2711:2711))
        (PORT d[8] (4222:4222:4222) (4341:4341:4341))
        (PORT d[9] (3765:3765:3765) (3698:3698:3698))
        (PORT d[10] (5460:5460:5460) (5502:5502:5502))
        (PORT d[11] (4373:4373:4373) (4483:4483:4483))
        (PORT d[12] (4874:4874:4874) (5055:5055:5055))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (4079:4079:4079) (4212:4212:4212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (4079:4079:4079) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2532:2532:2532))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7329:7329:7329) (7483:7483:7483))
        (PORT d[1] (5635:5635:5635) (5956:5956:5956))
        (PORT d[2] (4478:4478:4478) (4709:4709:4709))
        (PORT d[3] (4750:4750:4750) (5038:5038:5038))
        (PORT d[4] (4236:4236:4236) (4349:4349:4349))
        (PORT d[5] (7226:7226:7226) (7603:7603:7603))
        (PORT d[6] (3999:3999:3999) (4089:4089:4089))
        (PORT d[7] (4423:4423:4423) (4654:4654:4654))
        (PORT d[8] (7512:7512:7512) (7702:7702:7702))
        (PORT d[9] (3270:3270:3270) (3471:3471:3471))
        (PORT d[10] (3297:3297:3297) (3408:3408:3408))
        (PORT d[11] (3707:3707:3707) (4016:4016:4016))
        (PORT d[12] (4438:4438:4438) (4809:4809:4809))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3349:3349:3349))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3699:3699:3699) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6558:6558:6558) (6877:6877:6877))
        (PORT d[1] (4519:4519:4519) (4782:4782:4782))
        (PORT d[2] (2441:2441:2441) (2557:2557:2557))
        (PORT d[3] (5737:5737:5737) (5880:5880:5880))
        (PORT d[4] (5114:5114:5114) (5270:5270:5270))
        (PORT d[5] (4841:4841:4841) (4948:4948:4948))
        (PORT d[6] (4497:4497:4497) (4754:4754:4754))
        (PORT d[7] (3953:3953:3953) (4104:4104:4104))
        (PORT d[8] (4652:4652:4652) (4772:4772:4772))
        (PORT d[9] (5707:5707:5707) (5836:5836:5836))
        (PORT d[10] (5282:5282:5282) (5374:5374:5374))
        (PORT d[11] (4556:4556:4556) (4717:4717:4717))
        (PORT d[12] (6086:6086:6086) (6397:6397:6397))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (5456:5456:5456) (5595:5595:5595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (5456:5456:5456) (5595:5595:5595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2859:2859:2859))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7714:7714:7714) (7864:7864:7864))
        (PORT d[1] (5577:5577:5577) (5891:5891:5891))
        (PORT d[2] (4821:4821:4821) (5051:5051:5051))
        (PORT d[3] (4750:4750:4750) (5052:5052:5052))
        (PORT d[4] (3774:3774:3774) (3890:3890:3890))
        (PORT d[5] (7601:7601:7601) (7980:7980:7980))
        (PORT d[6] (4012:4012:4012) (4103:4103:4103))
        (PORT d[7] (4735:4735:4735) (4961:4961:4961))
        (PORT d[8] (7516:7516:7516) (7698:7698:7698))
        (PORT d[9] (3227:3227:3227) (3418:3418:3418))
        (PORT d[10] (3627:3627:3627) (3738:3738:3738))
        (PORT d[11] (3690:3690:3690) (3999:3999:3999))
        (PORT d[12] (4334:4334:4334) (4631:4631:4631))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4073:4073:4073))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (4806:4806:4806) (4704:4704:4704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3401:3401:3401))
        (PORT d[1] (5188:5188:5188) (5441:5441:5441))
        (PORT d[2] (2762:2762:2762) (2890:2890:2890))
        (PORT d[3] (5630:5630:5630) (5719:5719:5719))
        (PORT d[4] (5360:5360:5360) (5501:5501:5501))
        (PORT d[5] (5184:5184:5184) (5288:5288:5288))
        (PORT d[6] (4531:4531:4531) (4746:4746:4746))
        (PORT d[7] (4314:4314:4314) (4458:4458:4458))
        (PORT d[8] (4586:4586:4586) (4665:4665:4665))
        (PORT d[9] (5716:5716:5716) (5805:5805:5805))
        (PORT d[10] (5563:5563:5563) (5648:5648:5648))
        (PORT d[11] (4246:4246:4246) (4414:4414:4414))
        (PORT d[12] (6068:6068:6068) (6372:6372:6372))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (5496:5496:5496) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (5496:5496:5496) (5637:5637:5637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2044:2044:2044))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6802:6802:6802))
        (PORT d[1] (3433:3433:3433) (3401:3401:3401))
        (PORT d[2] (3815:3815:3815) (4029:4029:4029))
        (PORT d[3] (4915:4915:4915) (5107:5107:5107))
        (PORT d[4] (2965:2965:2965) (2905:2905:2905))
        (PORT d[5] (3009:3009:3009) (2978:2978:2978))
        (PORT d[6] (3561:3561:3561) (3590:3590:3590))
        (PORT d[7] (4635:4635:4635) (4782:4782:4782))
        (PORT d[8] (3884:3884:3884) (4130:4130:4130))
        (PORT d[9] (2922:2922:2922) (2884:2884:2884))
        (PORT d[10] (2911:2911:2911) (3035:3035:3035))
        (PORT d[11] (3253:3253:3253) (3477:3477:3477))
        (PORT d[12] (4197:4197:4197) (4556:4556:4556))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2689:2689:2689))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (3457:3457:3457) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2578:2578:2578))
        (PORT d[1] (4905:4905:4905) (5195:5195:5195))
        (PORT d[2] (1975:1975:1975) (2035:2035:2035))
        (PORT d[3] (2324:2324:2324) (2279:2279:2279))
        (PORT d[4] (2282:2282:2282) (2217:2217:2217))
        (PORT d[5] (4732:4732:4732) (4761:4761:4761))
        (PORT d[6] (3225:3225:3225) (3312:3312:3312))
        (PORT d[7] (2575:2575:2575) (2688:2688:2688))
        (PORT d[8] (2623:2623:2623) (2561:2561:2561))
        (PORT d[9] (3014:3014:3014) (2942:2942:2942))
        (PORT d[10] (5291:5291:5291) (5347:5347:5347))
        (PORT d[11] (4186:4186:4186) (4343:4343:4343))
        (PORT d[12] (4854:4854:4854) (5046:5046:5046))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT ena (4056:4056:4056) (4181:4181:4181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT d[0] (4056:4056:4056) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2463:2463:2463))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7342:7342:7342) (7494:7494:7494))
        (PORT d[1] (6381:6381:6381) (6726:6726:6726))
        (PORT d[2] (4502:4502:4502) (4724:4724:4724))
        (PORT d[3] (4730:4730:4730) (5029:5029:5029))
        (PORT d[4] (4624:4624:4624) (4738:4738:4738))
        (PORT d[5] (6912:6912:6912) (7260:7260:7260))
        (PORT d[6] (3611:3611:3611) (3694:3694:3694))
        (PORT d[7] (4801:4801:4801) (5033:5033:5033))
        (PORT d[8] (7579:7579:7579) (7765:7765:7765))
        (PORT d[9] (3679:3679:3679) (3914:3914:3914))
        (PORT d[10] (3305:3305:3305) (3400:3400:3400))
        (PORT d[11] (2896:2896:2896) (3108:3108:3108))
        (PORT d[12] (4442:4442:4442) (4777:4777:4777))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4072:4072:4072))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (4597:4597:4597) (4678:4678:4678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6934:6934:6934))
        (PORT d[1] (5198:5198:5198) (5504:5504:5504))
        (PORT d[2] (2415:2415:2415) (2503:2503:2503))
        (PORT d[3] (5347:5347:5347) (5493:5493:5493))
        (PORT d[4] (5730:5730:5730) (5904:5904:5904))
        (PORT d[5] (4593:4593:4593) (4728:4728:4728))
        (PORT d[6] (4501:4501:4501) (4760:4760:4760))
        (PORT d[7] (3571:3571:3571) (3681:3681:3681))
        (PORT d[8] (4584:4584:4584) (4700:4700:4700))
        (PORT d[9] (6371:6371:6371) (6477:6477:6477))
        (PORT d[10] (5337:5337:5337) (5436:5436:5436))
        (PORT d[11] (4675:4675:4675) (4883:4883:4883))
        (PORT d[12] (5611:5611:5611) (5903:5903:5903))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT ena (5081:5081:5081) (5217:5217:5217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (5081:5081:5081) (5217:5217:5217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2049:2049:2049))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6639:6639:6639) (6760:6760:6760))
        (PORT d[1] (3400:3400:3400) (3366:3366:3366))
        (PORT d[2] (3795:3795:3795) (4003:4003:4003))
        (PORT d[3] (4559:4559:4559) (4782:4782:4782))
        (PORT d[4] (3005:3005:3005) (2960:2960:2960))
        (PORT d[5] (3002:3002:3002) (2970:2970:2970))
        (PORT d[6] (3164:3164:3164) (3198:3198:3198))
        (PORT d[7] (4286:4286:4286) (4430:4430:4430))
        (PORT d[8] (3866:3866:3866) (4108:4108:4108))
        (PORT d[9] (2909:2909:2909) (2870:2870:2870))
        (PORT d[10] (2937:2937:2937) (3063:3063:3063))
        (PORT d[11] (3267:3267:3267) (3498:3498:3498))
        (PORT d[12] (4126:4126:4126) (4476:4476:4476))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2930:2930:2930))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (PORT d[0] (3723:3723:3723) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2941:2941:2941))
        (PORT d[1] (4923:4923:4923) (5214:5214:5214))
        (PORT d[2] (1941:1941:1941) (1999:1999:1999))
        (PORT d[3] (2235:2235:2235) (2184:2184:2184))
        (PORT d[4] (2229:2229:2229) (2178:2178:2178))
        (PORT d[5] (4724:4724:4724) (4752:4752:4752))
        (PORT d[6] (3207:3207:3207) (3298:3298:3298))
        (PORT d[7] (2926:2926:2926) (3042:3042:3042))
        (PORT d[8] (2629:2629:2629) (2570:2570:2570))
        (PORT d[9] (3049:3049:3049) (2979:2979:2979))
        (PORT d[10] (5275:5275:5275) (5328:5328:5328))
        (PORT d[11] (4544:4544:4544) (4697:4697:4697))
        (PORT d[12] (5183:5183:5183) (5367:5367:5367))
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT ena (4361:4361:4361) (4462:4462:4462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT d[0] (4361:4361:4361) (4462:4462:4462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2068:2068:2068))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6693:6693:6693) (6822:6822:6822))
        (PORT d[1] (4223:4223:4223) (4194:4194:4194))
        (PORT d[2] (3877:3877:3877) (4090:4090:4090))
        (PORT d[3] (4207:4207:4207) (4404:4404:4404))
        (PORT d[4] (3672:3672:3672) (3733:3733:3733))
        (PORT d[5] (6029:6029:6029) (6303:6303:6303))
        (PORT d[6] (3922:3922:3922) (3948:3948:3948))
        (PORT d[7] (4024:4024:4024) (4227:4227:4227))
        (PORT d[8] (4294:4294:4294) (4540:4540:4540))
        (PORT d[9] (2839:2839:2839) (2994:2994:2994))
        (PORT d[10] (2897:2897:2897) (3018:3018:3018))
        (PORT d[11] (3625:3625:3625) (3853:3853:3853))
        (PORT d[12] (4535:4535:4535) (4889:4889:4889))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3686:3686:3686))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (4453:4453:4453) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3404:3404:3404))
        (PORT d[1] (4434:4434:4434) (4672:4672:4672))
        (PORT d[2] (2687:2687:2687) (2738:2738:2738))
        (PORT d[3] (3019:3019:3019) (3013:3013:3013))
        (PORT d[4] (3004:3004:3004) (2954:2954:2954))
        (PORT d[5] (4112:4112:4112) (4177:4177:4177))
        (PORT d[6] (3987:3987:3987) (4116:4116:4116))
        (PORT d[7] (2950:2950:2950) (3097:3097:3097))
        (PORT d[8] (3368:3368:3368) (3299:3299:3299))
        (PORT d[9] (3734:3734:3734) (3661:3661:3661))
        (PORT d[10] (5466:5466:5466) (5509:5509:5509))
        (PORT d[11] (3770:3770:3770) (3899:3899:3899))
        (PORT d[12] (4503:4503:4503) (4698:4698:4698))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (4072:4072:4072) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (4072:4072:4072) (4203:4203:4203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2508:2508:2508))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7275:7275:7275) (7419:7419:7419))
        (PORT d[1] (6265:6265:6265) (6599:6599:6599))
        (PORT d[2] (4562:4562:4562) (4796:4796:4796))
        (PORT d[3] (5106:5106:5106) (5405:5405:5405))
        (PORT d[4] (4909:4909:4909) (5015:5015:5015))
        (PORT d[5] (6897:6897:6897) (7241:7241:7241))
        (PORT d[6] (3270:3270:3270) (3355:3355:3355))
        (PORT d[7] (5128:5128:5128) (5359:5359:5359))
        (PORT d[8] (4509:4509:4509) (4763:4763:4763))
        (PORT d[9] (3962:3962:3962) (4186:4186:4186))
        (PORT d[10] (2927:2927:2927) (3038:3038:3038))
        (PORT d[11] (2893:2893:2893) (3107:3107:3107))
        (PORT d[12] (4114:4114:4114) (4458:4458:4458))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4664:4664:4664))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5448:5448:5448) (5295:5295:5295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6627:6627:6627) (6970:6970:6970))
        (PORT d[1] (5231:5231:5231) (5528:5528:5528))
        (PORT d[2] (2301:2301:2301) (2386:2386:2386))
        (PORT d[3] (5249:5249:5249) (5376:5376:5376))
        (PORT d[4] (6100:6100:6100) (6277:6277:6277))
        (PORT d[5] (4619:4619:4619) (4758:4758:4758))
        (PORT d[6] (4480:4480:4480) (4732:4732:4732))
        (PORT d[7] (3959:3959:3959) (4069:4069:4069))
        (PORT d[8] (4622:4622:4622) (4740:4740:4740))
        (PORT d[9] (6077:6077:6077) (6204:6204:6204))
        (PORT d[10] (5657:5657:5657) (5749:5749:5749))
        (PORT d[11] (4591:4591:4591) (4788:4788:4788))
        (PORT d[12] (5695:5695:5695) (6003:6003:6003))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (4704:4704:4704) (4854:4854:4854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4704:4704:4704) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2060:2060:2060))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6654:6654:6654) (6779:6779:6779))
        (PORT d[1] (4164:4164:4164) (4130:4130:4130))
        (PORT d[2] (3814:3814:3814) (4038:4038:4038))
        (PORT d[3] (4548:4548:4548) (4746:4746:4746))
        (PORT d[4] (3430:3430:3430) (3389:3389:3389))
        (PORT d[5] (3399:3399:3399) (3371:3371:3371))
        (PORT d[6] (3913:3913:3913) (3939:3939:3939))
        (PORT d[7] (4404:4404:4404) (4607:4607:4607))
        (PORT d[8] (4249:4249:4249) (4493:4493:4493))
        (PORT d[9] (2843:2843:2843) (2998:2998:2998))
        (PORT d[10] (2961:2961:2961) (3087:3087:3087))
        (PORT d[11] (3622:3622:3622) (3849:3849:3849))
        (PORT d[12] (4223:4223:4223) (4580:4580:4580))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2711:2711:2711))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (3283:3283:3283) (3342:3342:3342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3430:3430:3430))
        (PORT d[1] (4807:4807:4807) (5029:5029:5029))
        (PORT d[2] (2312:2312:2312) (2368:2368:2368))
        (PORT d[3] (2715:2715:2715) (2715:2715:2715))
        (PORT d[4] (3006:3006:3006) (2953:2953:2953))
        (PORT d[5] (5087:5087:5087) (5115:5115:5115))
        (PORT d[6] (3313:3313:3313) (3453:3453:3453))
        (PORT d[7] (3355:3355:3355) (3498:3498:3498))
        (PORT d[8] (3390:3390:3390) (3325:3325:3325))
        (PORT d[9] (3722:3722:3722) (3647:3647:3647))
        (PORT d[10] (5470:5470:5470) (5513:5513:5513))
        (PORT d[11] (4490:4490:4490) (4598:4598:4598))
        (PORT d[12] (4829:4829:4829) (5018:5018:5018))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT ena (4360:4360:4360) (4474:4474:4474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (4360:4360:4360) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2029:2029:2029))
        (PORT clk (2575:2575:2575) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6631:6631:6631) (6746:6746:6746))
        (PORT d[1] (3805:3805:3805) (3769:3769:3769))
        (PORT d[2] (3849:3849:3849) (4064:4064:4064))
        (PORT d[3] (4218:4218:4218) (4445:4445:4445))
        (PORT d[4] (3066:3066:3066) (3025:3025:3025))
        (PORT d[5] (3041:3041:3041) (3014:3014:3014))
        (PORT d[6] (3171:3171:3171) (3206:3206:3206))
        (PORT d[7] (4605:4605:4605) (4748:4748:4748))
        (PORT d[8] (3625:3625:3625) (3875:3875:3875))
        (PORT d[9] (3191:3191:3191) (3385:3385:3385))
        (PORT d[10] (3228:3228:3228) (3339:3339:3339))
        (PORT d[11] (3257:3257:3257) (3487:3487:3487))
        (PORT d[12] (4174:4174:4174) (4528:4528:4528))
        (PORT clk (2571:2571:2571) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (3928:3928:3928))
        (PORT clk (2571:2571:2571) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2605:2605:2605))
        (PORT d[0] (4436:4436:4436) (4284:4284:4284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2555:2555:2555))
        (PORT d[1] (4958:4958:4958) (5252:5252:5252))
        (PORT d[2] (1948:1948:1948) (2006:2006:2006))
        (PORT d[3] (2244:2244:2244) (2195:2195:2195))
        (PORT d[4] (2248:2248:2248) (2185:2185:2185))
        (PORT d[5] (5062:5062:5062) (5085:5085:5085))
        (PORT d[6] (3213:3213:3213) (3304:3304:3304))
        (PORT d[7] (2900:2900:2900) (3004:3004:3004))
        (PORT d[8] (2956:2956:2956) (2887:2887:2887))
        (PORT d[9] (3360:3360:3360) (3286:3286:3286))
        (PORT d[10] (4895:4895:4895) (4953:4953:4953))
        (PORT d[11] (4806:4806:4806) (4903:4903:4903))
        (PORT d[12] (4865:4865:4865) (5055:5055:5055))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT ena (4093:4093:4093) (4206:4206:4206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (4093:4093:4093) (4206:4206:4206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2421:2421:2421))
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6944:6944:6944) (7096:7096:7096))
        (PORT d[1] (6368:6368:6368) (6712:6712:6712))
        (PORT d[2] (4226:4226:4226) (4463:4463:4463))
        (PORT d[3] (4721:4721:4721) (5019:5019:5019))
        (PORT d[4] (4536:4536:4536) (4651:4651:4651))
        (PORT d[5] (7284:7284:7284) (7625:7625:7625))
        (PORT d[6] (3594:3594:3594) (3675:3675:3675))
        (PORT d[7] (4849:4849:4849) (5086:5086:5086))
        (PORT d[8] (7573:7573:7573) (7759:7759:7759))
        (PORT d[9] (3937:3937:3937) (4154:4154:4154))
        (PORT d[10] (2919:2919:2919) (3028:3028:3028))
        (PORT d[11] (3655:3655:3655) (3961:3961:3961))
        (PORT d[12] (4416:4416:4416) (4751:4751:4751))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3745:3745:3745))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (PORT d[0] (4487:4487:4487) (4376:4376:4376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (6948:6948:6948))
        (PORT d[1] (5234:5234:5234) (5542:5542:5542))
        (PORT d[2] (2321:2321:2321) (2410:2410:2410))
        (PORT d[3] (5408:5408:5408) (5559:5559:5559))
        (PORT d[4] (5423:5423:5423) (5609:5609:5609))
        (PORT d[5] (4534:4534:4534) (4655:4655:4655))
        (PORT d[6] (4485:4485:4485) (4738:4738:4738))
        (PORT d[7] (3924:3924:3924) (4027:4027:4027))
        (PORT d[8] (4576:4576:4576) (4700:4700:4700))
        (PORT d[9] (6368:6368:6368) (6450:6450:6450))
        (PORT d[10] (5337:5337:5337) (5436:5436:5436))
        (PORT d[11] (4681:4681:4681) (4890:4890:4890))
        (PORT d[12] (5646:5646:5646) (5948:5948:5948))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT ena (5096:5096:5096) (5234:5234:5234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (5096:5096:5096) (5234:5234:5234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2476:2476:2476))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7312:7312:7312) (7470:7470:7470))
        (PORT d[1] (6376:6376:6376) (6721:6721:6721))
        (PORT d[2] (4500:4500:4500) (4719:4719:4719))
        (PORT d[3] (4680:4680:4680) (4969:4969:4969))
        (PORT d[4] (4554:4554:4554) (4670:4670:4670))
        (PORT d[5] (7292:7292:7292) (7633:7633:7633))
        (PORT d[6] (3634:3634:3634) (3720:3720:3720))
        (PORT d[7] (4775:4775:4775) (4998:4998:4998))
        (PORT d[8] (4815:4815:4815) (5060:5060:5060))
        (PORT d[9] (3551:3551:3551) (3741:3741:3741))
        (PORT d[10] (3318:3318:3318) (3435:3435:3435))
        (PORT d[11] (3716:3716:3716) (4026:4026:4026))
        (PORT d[12] (4516:4516:4516) (4895:4895:4895))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5292:5292:5292) (5335:5335:5335))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (PORT d[0] (5914:5914:5914) (5966:5966:5966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6603:6603:6603) (6944:6944:6944))
        (PORT d[1] (5243:5243:5243) (5551:5551:5551))
        (PORT d[2] (2664:2664:2664) (2749:2749:2749))
        (PORT d[3] (5729:5729:5729) (5871:5871:5871))
        (PORT d[4] (5395:5395:5395) (5582:5582:5582))
        (PORT d[5] (4832:4832:4832) (4939:4939:4939))
        (PORT d[6] (4446:4446:4446) (4696:4696:4696))
        (PORT d[7] (3909:3909:3909) (4013:4013:4013))
        (PORT d[8] (4675:4675:4675) (4799:4799:4799))
        (PORT d[9] (6048:6048:6048) (6140:6140:6140))
        (PORT d[10] (5283:5283:5283) (5375:5375:5375))
        (PORT d[11] (4982:4982:4982) (5183:5183:5183))
        (PORT d[12] (5699:5699:5699) (6007:6007:6007))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT ena (5133:5133:5133) (5273:5273:5273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (5133:5133:5133) (5273:5273:5273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2298:2298:2298))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6699:6699:6699) (6823:6823:6823))
        (PORT d[1] (3412:3412:3412) (3378:3378:3378))
        (PORT d[2] (3788:3788:3788) (4004:4004:4004))
        (PORT d[3] (4538:4538:4538) (4746:4746:4746))
        (PORT d[4] (3019:3019:3019) (2974:2974:2974))
        (PORT d[5] (3019:3019:3019) (2989:2989:2989))
        (PORT d[6] (3151:3151:3151) (3185:3185:3185))
        (PORT d[7] (4629:4629:4629) (4775:4775:4775))
        (PORT d[8] (3540:3540:3540) (3789:3789:3789))
        (PORT d[9] (2583:2583:2583) (2550:2550:2550))
        (PORT d[10] (3249:3249:3249) (3369:3369:3369))
        (PORT d[11] (2902:2902:2902) (3134:3134:3134))
        (PORT d[12] (4107:4107:4107) (4464:4464:4464))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3269:3269:3269))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (3855:3855:3855) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2529:2529:2529))
        (PORT d[1] (4911:4911:4911) (5200:5200:5200))
        (PORT d[2] (1925:1925:1925) (1980:1980:1980))
        (PORT d[3] (2251:2251:2251) (2200:2200:2200))
        (PORT d[4] (2230:2230:2230) (2164:2164:2164))
        (PORT d[5] (4734:4734:4734) (4762:4762:4762))
        (PORT d[6] (3220:3220:3220) (3312:3312:3312))
        (PORT d[7] (2932:2932:2932) (3040:3040:3040))
        (PORT d[8] (2949:2949:2949) (2879:2879:2879))
        (PORT d[9] (2982:2982:2982) (2908:2908:2908))
        (PORT d[10] (5282:5282:5282) (5336:5336:5336))
        (PORT d[11] (4521:4521:4521) (4672:4672:4672))
        (PORT d[12] (5190:5190:5190) (5371:5371:5371))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT ena (4312:4312:4312) (4426:4426:4426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT d[0] (4312:4312:4312) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2311:2311:2311))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7329:7329:7329) (7469:7469:7469))
        (PORT d[1] (6402:6402:6402) (6749:6749:6749))
        (PORT d[2] (4219:4219:4219) (4456:4456:4456))
        (PORT d[3] (4731:4731:4731) (5028:5028:5028))
        (PORT d[4] (4563:4563:4563) (4680:4680:4680))
        (PORT d[5] (7296:7296:7296) (7641:7641:7641))
        (PORT d[6] (3633:3633:3633) (3719:3719:3719))
        (PORT d[7] (4777:4777:4777) (5005:5005:5005))
        (PORT d[8] (7529:7529:7529) (7712:7712:7712))
        (PORT d[9] (3599:3599:3599) (3824:3824:3824))
        (PORT d[10] (3297:3297:3297) (3407:3407:3407))
        (PORT d[11] (3684:3684:3684) (3992:3992:3992))
        (PORT d[12] (4486:4486:4486) (4860:4860:4860))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3977:3977:3977))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (4773:4773:4773) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6612:6612:6612) (6953:6953:6953))
        (PORT d[1] (5242:5242:5242) (5550:5550:5550))
        (PORT d[2] (2664:2664:2664) (2748:2748:2748))
        (PORT d[3] (5356:5356:5356) (5503:5503:5503))
        (PORT d[4] (5487:5487:5487) (5640:5640:5640))
        (PORT d[5] (4818:4818:4818) (4922:4922:4922))
        (PORT d[6] (4452:4452:4452) (4703:4703:4703))
        (PORT d[7] (4359:4359:4359) (4504:4504:4504))
        (PORT d[8] (4603:4603:4603) (4720:4720:4720))
        (PORT d[9] (6388:6388:6388) (6496:6496:6496))
        (PORT d[10] (5298:5298:5298) (5392:5392:5392))
        (PORT d[11] (4970:4970:4970) (5170:5170:5170))
        (PORT d[12] (5692:5692:5692) (5999:5999:5999))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT ena (5103:5103:5103) (5242:5242:5242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (5103:5103:5103) (5242:5242:5242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2537:2537:2537))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7723:7723:7723) (7870:7870:7870))
        (PORT d[1] (5981:5981:5981) (6298:6298:6298))
        (PORT d[2] (4835:4835:4835) (5066:5066:5066))
        (PORT d[3] (4724:4724:4724) (5024:5024:5024))
        (PORT d[4] (4235:4235:4235) (4354:4354:4354))
        (PORT d[5] (7276:7276:7276) (7660:7660:7660))
        (PORT d[6] (4011:4011:4011) (4103:4103:4103))
        (PORT d[7] (5062:5062:5062) (5281:5281:5281))
        (PORT d[8] (7584:7584:7584) (7771:7771:7771))
        (PORT d[9] (3265:3265:3265) (3466:3466:3466))
        (PORT d[10] (3677:3677:3677) (3789:3789:3789))
        (PORT d[11] (3741:3741:3741) (4053:4053:4053))
        (PORT d[12] (4745:4745:4745) (5073:5073:5073))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2953:2953:2953))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3617:3617:3617) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (3728:3728:3728))
        (PORT d[1] (4813:4813:4813) (5088:5088:5088))
        (PORT d[2] (2783:2783:2783) (2902:2902:2902))
        (PORT d[3] (5288:5288:5288) (5395:5395:5395))
        (PORT d[4] (5082:5082:5082) (5237:5237:5237))
        (PORT d[5] (6020:6020:6020) (6115:6115:6115))
        (PORT d[6] (4500:4500:4500) (4712:4712:4712))
        (PORT d[7] (4333:4333:4333) (4480:4480:4480))
        (PORT d[8] (4923:4923:4923) (4993:4993:4993))
        (PORT d[9] (5688:5688:5688) (5782:5782:5782))
        (PORT d[10] (5334:5334:5334) (5433:5433:5433))
        (PORT d[11] (5330:5330:5330) (5526:5526:5526))
        (PORT d[12] (6098:6098:6098) (6411:6411:6411))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (5495:5495:5495) (5636:5636:5636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (5495:5495:5495) (5636:5636:5636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2620:2620:2620))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3145:3145:3145))
        (PORT d[1] (2716:2716:2716) (2830:2830:2830))
        (PORT d[2] (3272:3272:3272) (3344:3344:3344))
        (PORT d[3] (3765:3765:3765) (3783:3783:3783))
        (PORT d[4] (3192:3192:3192) (3272:3272:3272))
        (PORT d[5] (5228:5228:5228) (5430:5430:5430))
        (PORT d[6] (4357:4357:4357) (4541:4541:4541))
        (PORT d[7] (2845:2845:2845) (2930:2930:2930))
        (PORT d[8] (2948:2948:2948) (3060:3060:3060))
        (PORT d[9] (3296:3296:3296) (3292:3292:3292))
        (PORT d[10] (3746:3746:3746) (3768:3768:3768))
        (PORT d[11] (2748:2748:2748) (2886:2886:2886))
        (PORT d[12] (2119:2119:2119) (2268:2268:2268))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3844:3844:3844))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (4466:4466:4466) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4305:4305:4305))
        (PORT d[1] (4004:4004:4004) (4142:4142:4142))
        (PORT d[2] (3499:3499:3499) (3712:3712:3712))
        (PORT d[3] (4439:4439:4439) (4467:4467:4467))
        (PORT d[4] (5976:5976:5976) (6191:6191:6191))
        (PORT d[5] (4438:4438:4438) (4402:4402:4402))
        (PORT d[6] (4257:4257:4257) (4312:4312:4312))
        (PORT d[7] (4357:4357:4357) (4325:4325:4325))
        (PORT d[8] (3497:3497:3497) (3622:3622:3622))
        (PORT d[9] (5267:5267:5267) (5289:5289:5289))
        (PORT d[10] (3490:3490:3490) (3513:3513:3513))
        (PORT d[11] (3705:3705:3705) (3784:3784:3784))
        (PORT d[12] (3755:3755:3755) (3731:3731:3731))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT ena (3636:3636:3636) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT d[0] (3636:3636:3636) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2571:2571:2571))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3402:3402:3402))
        (PORT d[1] (2936:2936:2936) (3025:3025:3025))
        (PORT d[2] (3532:3532:3532) (3588:3588:3588))
        (PORT d[3] (3805:3805:3805) (3824:3824:3824))
        (PORT d[4] (3479:3479:3479) (3543:3543:3543))
        (PORT d[5] (5213:5213:5213) (5397:5397:5397))
        (PORT d[6] (4401:4401:4401) (4588:4588:4588))
        (PORT d[7] (3183:3183:3183) (3254:3254:3254))
        (PORT d[8] (2933:2933:2933) (3045:3045:3045))
        (PORT d[9] (3593:3593:3593) (3577:3577:3577))
        (PORT d[10] (3821:3821:3821) (3846:3846:3846))
        (PORT d[11] (2787:2787:2787) (2928:2928:2928))
        (PORT d[12] (2401:2401:2401) (2539:2539:2539))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3358:3358:3358))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (PORT d[0] (4103:4103:4103) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4545:4545:4545))
        (PORT d[1] (4038:4038:4038) (4178:4178:4178))
        (PORT d[2] (3813:3813:3813) (4000:4000:4000))
        (PORT d[3] (4447:4447:4447) (4476:4476:4476))
        (PORT d[4] (6242:6242:6242) (6435:6435:6435))
        (PORT d[5] (4471:4471:4471) (4437:4437:4437))
        (PORT d[6] (4523:4523:4523) (4567:4567:4567))
        (PORT d[7] (4975:4975:4975) (4938:4938:4938))
        (PORT d[8] (3458:3458:3458) (3579:3579:3579))
        (PORT d[9] (5503:5503:5503) (5509:5509:5509))
        (PORT d[10] (3785:3785:3785) (3798:3798:3798))
        (PORT d[11] (3621:3621:3621) (3690:3690:3690))
        (PORT d[12] (4039:4039:4039) (4003:4003:4003))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (PORT ena (3893:3893:3893) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (PORT d[0] (3893:3893:3893) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2680:2680:2680))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2819:2819:2819))
        (PORT d[1] (2726:2726:2726) (2838:2838:2838))
        (PORT d[2] (2909:2909:2909) (2982:2982:2982))
        (PORT d[3] (3085:3085:3085) (3107:3107:3107))
        (PORT d[4] (3089:3089:3089) (3195:3195:3195))
        (PORT d[5] (5281:5281:5281) (5478:5478:5478))
        (PORT d[6] (3344:3344:3344) (3340:3340:3340))
        (PORT d[7] (2793:2793:2793) (2870:2870:2870))
        (PORT d[8] (2987:2987:2987) (3109:3109:3109))
        (PORT d[9] (2945:2945:2945) (2944:2944:2944))
        (PORT d[10] (3106:3106:3106) (3135:3135:3135))
        (PORT d[11] (2413:2413:2413) (2554:2554:2554))
        (PORT d[12] (4235:4235:4235) (4380:4380:4380))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3606:3606:3606))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (4205:4205:4205) (4237:4237:4237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4255:4255:4255))
        (PORT d[1] (3298:3298:3298) (3442:3442:3442))
        (PORT d[2] (3119:3119:3119) (3330:3330:3330))
        (PORT d[3] (3367:3367:3367) (3371:3371:3371))
        (PORT d[4] (5563:5563:5563) (5775:5775:5775))
        (PORT d[5] (3535:3535:3535) (3529:3529:3529))
        (PORT d[6] (3918:3918:3918) (3977:3977:3977))
        (PORT d[7] (4027:4027:4027) (4001:4001:4001))
        (PORT d[8] (3460:3460:3460) (3581:3581:3581))
        (PORT d[9] (4931:4931:4931) (4957:4957:4957))
        (PORT d[10] (3143:3143:3143) (3170:3170:3170))
        (PORT d[11] (4686:4686:4686) (4747:4747:4747))
        (PORT d[12] (3816:3816:3816) (3818:3818:3818))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT ena (3582:3582:3582) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (3582:3582:3582) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2696:2696:2696))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2825:2825:2825))
        (PORT d[1] (2712:2712:2712) (2820:2820:2820))
        (PORT d[2] (2890:2890:2890) (2963:2963:2963))
        (PORT d[3] (3370:3370:3370) (3385:3385:3385))
        (PORT d[4] (3106:3106:3106) (3212:3212:3212))
        (PORT d[5] (6683:6683:6683) (6881:6881:6881))
        (PORT d[6] (3007:3007:3007) (3008:3008:3008))
        (PORT d[7] (2811:2811:2811) (2888:2888:2888))
        (PORT d[8] (3006:3006:3006) (3112:3112:3112))
        (PORT d[9] (2610:2610:2610) (2610:2610:2610))
        (PORT d[10] (3054:3054:3054) (3073:3073:3073))
        (PORT d[11] (2425:2425:2425) (2566:2566:2566))
        (PORT d[12] (3906:3906:3906) (4058:4058:4058))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2459:2459:2459))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (3118:3118:3118) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4253:4253:4253))
        (PORT d[1] (3614:3614:3614) (3744:3744:3744))
        (PORT d[2] (3495:3495:3495) (3706:3706:3706))
        (PORT d[3] (3414:3414:3414) (3420:3420:3420))
        (PORT d[4] (5500:5500:5500) (5710:5710:5710))
        (PORT d[5] (3204:3204:3204) (3204:3204:3204))
        (PORT d[6] (3864:3864:3864) (3915:3915:3915))
        (PORT d[7] (3646:3646:3646) (3617:3617:3617))
        (PORT d[8] (3081:3081:3081) (3095:3095:3095))
        (PORT d[9] (3433:3433:3433) (3452:3452:3452))
        (PORT d[10] (3094:3094:3094) (3115:3115:3115))
        (PORT d[11] (4349:4349:4349) (4414:4414:4414))
        (PORT d[12] (3508:3508:3508) (3518:3518:3518))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT ena (3925:3925:3925) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (3925:3925:3925) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2619:2619:2619))
        (PORT clk (2559:2559:2559) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3485:3485:3485))
        (PORT d[1] (2749:2749:2749) (2866:2866:2866))
        (PORT d[2] (3857:3857:3857) (3883:3883:3883))
        (PORT d[3] (4114:4114:4114) (4117:4117:4117))
        (PORT d[4] (3832:3832:3832) (3929:3929:3929))
        (PORT d[5] (5218:5218:5218) (5394:5394:5394))
        (PORT d[6] (4338:4338:4338) (4520:4520:4520))
        (PORT d[7] (3176:3176:3176) (3248:3248:3248))
        (PORT d[8] (2954:2954:2954) (3067:3067:3067))
        (PORT d[9] (3588:3588:3588) (3571:3571:3571))
        (PORT d[10] (3852:3852:3852) (3880:3880:3880))
        (PORT d[11] (2786:2786:2786) (2927:2927:2927))
        (PORT d[12] (2432:2432:2432) (2573:2573:2573))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3104:3104:3104))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2579:2579:2579))
        (PORT d[0] (3832:3832:3832) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4848:4848:4848))
        (PORT d[1] (4333:4333:4333) (4457:4457:4457))
        (PORT d[2] (3771:3771:3771) (3969:3969:3969))
        (PORT d[3] (4446:4446:4446) (4475:4475:4475))
        (PORT d[4] (6210:6210:6210) (6407:6407:6407))
        (PORT d[5] (3932:3932:3932) (3927:3927:3927))
        (PORT d[6] (4519:4519:4519) (4563:4563:4563))
        (PORT d[7] (4680:4680:4680) (4642:4642:4642))
        (PORT d[8] (3489:3489:3489) (3612:3612:3612))
        (PORT d[9] (5848:5848:5848) (5848:5848:5848))
        (PORT d[10] (3790:3790:3790) (3798:3798:3798))
        (PORT d[11] (5008:5008:5008) (5064:5064:5064))
        (PORT d[12] (4070:4070:4070) (4027:4027:4027))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT ena (3917:3917:3917) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (3917:3917:3917) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2207:2207:2207))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1741:1741:1741))
        (PORT d[1] (3099:3099:3099) (3204:3204:3204))
        (PORT d[2] (3330:3330:3330) (3464:3464:3464))
        (PORT d[3] (2666:2666:2666) (2680:2680:2680))
        (PORT d[4] (2333:2333:2333) (2439:2439:2439))
        (PORT d[5] (5958:5958:5958) (6170:6170:6170))
        (PORT d[6] (2328:2328:2328) (2331:2331:2331))
        (PORT d[7] (3525:3525:3525) (3643:3643:3643))
        (PORT d[8] (3374:3374:3374) (3516:3516:3516))
        (PORT d[9] (2638:2638:2638) (2640:2640:2640))
        (PORT d[10] (2596:2596:2596) (2616:2616:2616))
        (PORT d[11] (2408:2408:2408) (2423:2423:2423))
        (PORT d[12] (3139:3139:3139) (3295:3295:3295))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2021:2021:2021))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (2679:2679:2679) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3016:3016:3016))
        (PORT d[1] (3575:3575:3575) (3698:3698:3698))
        (PORT d[2] (2788:2788:2788) (2980:2980:2980))
        (PORT d[3] (2664:2664:2664) (2668:2668:2668))
        (PORT d[4] (5488:5488:5488) (5689:5689:5689))
        (PORT d[5] (2410:2410:2410) (2406:2406:2406))
        (PORT d[6] (3156:3156:3156) (3209:3209:3209))
        (PORT d[7] (2512:2512:2512) (2518:2518:2518))
        (PORT d[8] (2398:2398:2398) (2417:2417:2417))
        (PORT d[9] (2705:2705:2705) (2720:2720:2720))
        (PORT d[10] (2443:2443:2443) (2481:2481:2481))
        (PORT d[11] (3657:3657:3657) (3733:3733:3733))
        (PORT d[12] (2725:2725:2725) (2733:2733:2733))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT ena (3558:3558:3558) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (3558:3558:3558) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2568:2568:2568))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2829:2829:2829))
        (PORT d[1] (2982:2982:2982) (3071:3071:3071))
        (PORT d[2] (2890:2890:2890) (2966:2966:2966))
        (PORT d[3] (3089:3089:3089) (3115:3115:3115))
        (PORT d[4] (3115:3115:3115) (3223:3223:3223))
        (PORT d[5] (5268:5268:5268) (5462:5462:5462))
        (PORT d[6] (3040:3040:3040) (3044:3044:3044))
        (PORT d[7] (2837:2837:2837) (2916:2916:2916))
        (PORT d[8] (3276:3276:3276) (3387:3387:3387))
        (PORT d[9] (2611:2611:2611) (2611:2611:2611))
        (PORT d[10] (3129:3129:3129) (3162:3162:3162))
        (PORT d[11] (2085:2085:2085) (2232:2232:2232))
        (PORT d[12] (3886:3886:3886) (4037:4037:4037))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3341:3341:3341))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (4090:4090:4090) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (4274:4274:4274))
        (PORT d[1] (3608:3608:3608) (3737:3737:3737))
        (PORT d[2] (3480:3480:3480) (3689:3689:3689))
        (PORT d[3] (4114:4114:4114) (4142:4142:4142))
        (PORT d[4] (5559:5559:5559) (5756:5756:5756))
        (PORT d[5] (3551:3551:3551) (3548:3548:3548))
        (PORT d[6] (4195:4195:4195) (4248:4248:4248))
        (PORT d[7] (3988:3988:3988) (3957:3957:3957))
        (PORT d[8] (3492:3492:3492) (3616:3616:3616))
        (PORT d[9] (4892:4892:4892) (4914:4914:4914))
        (PORT d[10] (3104:3104:3104) (3124:3124:3124))
        (PORT d[11] (4673:4673:4673) (4734:4734:4734))
        (PORT d[12] (3483:3483:3483) (3492:3492:3492))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (3933:3933:3933) (3995:3995:3995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (3933:3933:3933) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2109:2109:2109))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1255:1255:1255))
        (PORT d[1] (1201:1201:1201) (1245:1245:1245))
        (PORT d[2] (1202:1202:1202) (1248:1248:1248))
        (PORT d[3] (1865:1865:1865) (1887:1887:1887))
        (PORT d[4] (1196:1196:1196) (1241:1241:1241))
        (PORT d[5] (1825:1825:1825) (1842:1842:1842))
        (PORT d[6] (1186:1186:1186) (1237:1237:1237))
        (PORT d[7] (1162:1162:1162) (1215:1215:1215))
        (PORT d[8] (1797:1797:1797) (1838:1838:1838))
        (PORT d[9] (1154:1154:1154) (1198:1198:1198))
        (PORT d[10] (2271:2271:2271) (2300:2300:2300))
        (PORT d[11] (1261:1261:1261) (1312:1312:1312))
        (PORT d[12] (1501:1501:1501) (1549:1549:1549))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1383:1383:1383))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (2068:2068:2068) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1584:1584:1584))
        (PORT d[1] (3275:3275:3275) (3414:3414:3414))
        (PORT d[2] (1603:1603:1603) (1626:1626:1626))
        (PORT d[3] (2677:2677:2677) (2651:2651:2651))
        (PORT d[4] (1917:1917:1917) (1944:1944:1944))
        (PORT d[5] (4651:4651:4651) (4806:4806:4806))
        (PORT d[6] (2879:2879:2879) (2981:2981:2981))
        (PORT d[7] (2069:2069:2069) (2061:2061:2061))
        (PORT d[8] (1658:1658:1658) (1704:1704:1704))
        (PORT d[9] (2323:2323:2323) (2318:2318:2318))
        (PORT d[10] (1617:1617:1617) (1655:1655:1655))
        (PORT d[11] (3011:3011:3011) (3051:3051:3051))
        (PORT d[12] (1565:1565:1565) (1608:1608:1608))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT ena (1971:1971:1971) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (1971:1971:1971) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2724:2724:2724))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7422:7422:7422) (7614:7614:7614))
        (PORT d[1] (2683:2683:2683) (2803:2803:2803))
        (PORT d[2] (3781:3781:3781) (3982:3982:3982))
        (PORT d[3] (4201:4201:4201) (4434:4434:4434))
        (PORT d[4] (3622:3622:3622) (3567:3567:3567))
        (PORT d[5] (5360:5360:5360) (5456:5456:5456))
        (PORT d[6] (3974:3974:3974) (4104:4104:4104))
        (PORT d[7] (4365:4365:4365) (4562:4562:4562))
        (PORT d[8] (2308:2308:2308) (2423:2423:2423))
        (PORT d[9] (3438:3438:3438) (3410:3410:3410))
        (PORT d[10] (2937:2937:2937) (2890:2890:2890))
        (PORT d[11] (2641:2641:2641) (2765:2765:2765))
        (PORT d[12] (2282:2282:2282) (2407:2407:2407))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4504:4504:4504))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (PORT d[0] (5014:5014:5014) (5135:5135:5135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4918:4918:4918))
        (PORT d[1] (5245:5245:5245) (5561:5561:5561))
        (PORT d[2] (3258:3258:3258) (3515:3515:3515))
        (PORT d[3] (3912:3912:3912) (3972:3972:3972))
        (PORT d[4] (5966:5966:5966) (6212:6212:6212))
        (PORT d[5] (5453:5453:5453) (5650:5650:5650))
        (PORT d[6] (3641:3641:3641) (3767:3767:3767))
        (PORT d[7] (3692:3692:3692) (3862:3862:3862))
        (PORT d[8] (4261:4261:4261) (4419:4419:4419))
        (PORT d[9] (4835:4835:4835) (4802:4802:4802))
        (PORT d[10] (5672:5672:5672) (5798:5798:5798))
        (PORT d[11] (4167:4167:4167) (4291:4291:4291))
        (PORT d[12] (3826:3826:3826) (3956:3956:3956))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT ena (4027:4027:4027) (4139:4139:4139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT d[0] (4027:4027:4027) (4139:4139:4139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2782:2782:2782))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (7638:7638:7638))
        (PORT d[1] (3062:3062:3062) (3172:3172:3172))
        (PORT d[2] (4089:4089:4089) (4280:4280:4280))
        (PORT d[3] (4200:4200:4200) (4420:4420:4420))
        (PORT d[4] (4197:4197:4197) (4106:4106:4106))
        (PORT d[5] (5878:5878:5878) (5940:5940:5940))
        (PORT d[6] (4019:4019:4019) (4152:4152:4152))
        (PORT d[7] (4364:4364:4364) (4561:4561:4561))
        (PORT d[8] (2305:2305:2305) (2424:2424:2424))
        (PORT d[9] (4007:4007:4007) (3948:3948:3948))
        (PORT d[10] (3201:3201:3201) (3153:3153:3153))
        (PORT d[11] (2641:2641:2641) (2764:2764:2764))
        (PORT d[12] (2301:2301:2301) (2420:2420:2420))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2342:2342:2342))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (2988:2988:2988) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5282:5282:5282))
        (PORT d[1] (4942:4942:4942) (5265:5265:5265))
        (PORT d[2] (3250:3250:3250) (3507:3507:3507))
        (PORT d[3] (3911:3911:3911) (3971:3971:3971))
        (PORT d[4] (6193:6193:6193) (6425:6425:6425))
        (PORT d[5] (5458:5458:5458) (5648:5648:5648))
        (PORT d[6] (3939:3939:3939) (4057:4057:4057))
        (PORT d[7] (3684:3684:3684) (3854:3854:3854))
        (PORT d[8] (3896:3896:3896) (4061:4061:4061))
        (PORT d[9] (4556:4556:4556) (4533:4533:4533))
        (PORT d[10] (5671:5671:5671) (5797:5797:5797))
        (PORT d[11] (4154:4154:4154) (4276:4276:4276))
        (PORT d[12] (3799:3799:3799) (3928:3928:3928))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT ena (4033:4033:4033) (4153:4153:4153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT d[0] (4033:4033:4033) (4153:4153:4153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2946:2946:2946))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8060:8060:8060) (8243:8243:8243))
        (PORT d[1] (3499:3499:3499) (3696:3696:3696))
        (PORT d[2] (4052:4052:4052) (4280:4280:4280))
        (PORT d[3] (4971:4971:4971) (5271:5271:5271))
        (PORT d[4] (4660:4660:4660) (4864:4864:4864))
        (PORT d[5] (7264:7264:7264) (7636:7636:7636))
        (PORT d[6] (4351:4351:4351) (4422:4422:4422))
        (PORT d[7] (4804:4804:4804) (5068:5068:5068))
        (PORT d[8] (3049:3049:3049) (3200:3200:3200))
        (PORT d[9] (4021:4021:4021) (4287:4287:4287))
        (PORT d[10] (3312:3312:3312) (3455:3455:3455))
        (PORT d[11] (2365:2365:2365) (2540:2540:2540))
        (PORT d[12] (2742:2742:2742) (2934:2934:2934))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3408:3408:3408))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT d[0] (3695:3695:3695) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4320:4320:4320))
        (PORT d[1] (5336:5336:5336) (5697:5697:5697))
        (PORT d[2] (3663:3663:3663) (3963:3963:3963))
        (PORT d[3] (6046:6046:6046) (6221:6221:6221))
        (PORT d[4] (6393:6393:6393) (6673:6673:6673))
        (PORT d[5] (5348:5348:5348) (5512:5512:5512))
        (PORT d[6] (5167:5167:5167) (5449:5449:5449))
        (PORT d[7] (4085:4085:4085) (4284:4284:4284))
        (PORT d[8] (4316:4316:4316) (4518:4518:4518))
        (PORT d[9] (6149:6149:6149) (6316:6316:6316))
        (PORT d[10] (6038:6038:6038) (6192:6192:6192))
        (PORT d[11] (5318:5318:5318) (5530:5530:5530))
        (PORT d[12] (4586:4586:4586) (4789:4789:4789))
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT ena (4699:4699:4699) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT d[0] (4699:4699:4699) (4879:4879:4879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2949:2949:2949))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8038:8038:8038) (8213:8213:8213))
        (PORT d[1] (3791:3791:3791) (3968:3968:3968))
        (PORT d[2] (4397:4397:4397) (4609:4609:4609))
        (PORT d[3] (5019:5019:5019) (5324:5324:5324))
        (PORT d[4] (4692:4692:4692) (4892:4892:4892))
        (PORT d[5] (7561:7561:7561) (7929:7929:7929))
        (PORT d[6] (4344:4344:4344) (4415:4415:4415))
        (PORT d[7] (4795:4795:4795) (5057:5057:5057))
        (PORT d[8] (3439:3439:3439) (3587:3587:3587))
        (PORT d[9] (4071:4071:4071) (4341:4341:4341))
        (PORT d[10] (3632:3632:3632) (3772:3772:3772))
        (PORT d[11] (2492:2492:2492) (2672:2672:2672))
        (PORT d[12] (3083:3083:3083) (3271:3271:3271))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3416:3416:3416))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (4144:4144:4144) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (4573:4573:4573))
        (PORT d[1] (5609:5609:5609) (5956:5956:5956))
        (PORT d[2] (3668:3668:3668) (3967:3967:3967))
        (PORT d[3] (5723:5723:5723) (5903:5903:5903))
        (PORT d[4] (6732:6732:6732) (7007:7007:7007))
        (PORT d[5] (5048:5048:5048) (5223:5223:5223))
        (PORT d[6] (4887:4887:4887) (5176:5176:5176))
        (PORT d[7] (4646:4646:4646) (4820:4820:4820))
        (PORT d[8] (4653:4653:4653) (4850:4850:4850))
        (PORT d[9] (6444:6444:6444) (6600:6600:6600))
        (PORT d[10] (6400:6400:6400) (6552:6552:6552))
        (PORT d[11] (4965:4965:4965) (5195:5195:5195))
        (PORT d[12] (4510:4510:4510) (4712:4712:4712))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT ena (4754:4754:4754) (4934:4934:4934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (4754:4754:4754) (4934:4934:4934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2917:2917:2917))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8356:8356:8356) (8528:8528:8528))
        (PORT d[1] (3831:3831:3831) (4018:4018:4018))
        (PORT d[2] (4393:4393:4393) (4609:4609:4609))
        (PORT d[3] (4857:4857:4857) (5139:5139:5139))
        (PORT d[4] (4639:4639:4639) (4846:4846:4846))
        (PORT d[5] (7590:7590:7590) (7952:7952:7952))
        (PORT d[6] (4665:4665:4665) (4726:4726:4726))
        (PORT d[7] (5180:5180:5180) (5440:5440:5440))
        (PORT d[8] (3072:3072:3072) (3226:3226:3226))
        (PORT d[9] (4013:4013:4013) (4278:4278:4278))
        (PORT d[10] (3319:3319:3319) (3462:3462:3462))
        (PORT d[11] (2853:2853:2853) (3024:3024:3024))
        (PORT d[12] (3062:3062:3062) (3246:3246:3246))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4606:4606:4606))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (5095:5095:5095) (5263:5263:5263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4824:4824:4824) (4899:4899:4899))
        (PORT d[1] (5698:5698:5698) (6049:6049:6049))
        (PORT d[2] (3690:3690:3690) (3990:3990:3990))
        (PORT d[3] (6388:6388:6388) (6555:6555:6555))
        (PORT d[4] (6360:6360:6360) (6638:6638:6638))
        (PORT d[5] (5413:5413:5413) (5581:5581:5581))
        (PORT d[6] (4893:4893:4893) (5181:5181:5181))
        (PORT d[7] (4062:4062:4062) (4261:4261:4261))
        (PORT d[8] (4886:4886:4886) (5052:5052:5052))
        (PORT d[9] (6134:6134:6134) (6295:6295:6295))
        (PORT d[10] (6037:6037:6037) (6191:6191:6191))
        (PORT d[11] (5643:5643:5643) (5850:5850:5850))
        (PORT d[12] (4903:4903:4903) (5084:5084:5084))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT ena (5032:5032:5032) (5199:5199:5199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (5032:5032:5032) (5199:5199:5199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2795:2795:2795))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7473:7473:7473) (7675:7675:7675))
        (PORT d[1] (3062:3062:3062) (3178:3178:3178))
        (PORT d[2] (4087:4087:4087) (4266:4266:4266))
        (PORT d[3] (4563:4563:4563) (4786:4786:4786))
        (PORT d[4] (4261:4261:4261) (4184:4184:4184))
        (PORT d[5] (5938:5938:5938) (6015:6015:6015))
        (PORT d[6] (4025:4025:4025) (4159:4159:4159))
        (PORT d[7] (4389:4389:4389) (4590:4590:4590))
        (PORT d[8] (2616:2616:2616) (2728:2728:2728))
        (PORT d[9] (2971:2971:2971) (2942:2942:2942))
        (PORT d[10] (3215:3215:3215) (3169:3169:3169))
        (PORT d[11] (2912:2912:2912) (3033:3033:3033))
        (PORT d[12] (1995:1995:1995) (2120:2120:2120))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3556:3556:3556))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (4049:4049:4049) (3892:3892:3892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5273:5273:5273))
        (PORT d[1] (5574:5574:5574) (5886:5886:5886))
        (PORT d[2] (3221:3221:3221) (3461:3461:3461))
        (PORT d[3] (3902:3902:3902) (3960:3960:3960))
        (PORT d[4] (6274:6274:6274) (6515:6515:6515))
        (PORT d[5] (5452:5452:5452) (5642:5642:5642))
        (PORT d[6] (3967:3967:3967) (4086:4086:4086))
        (PORT d[7] (3963:3963:3963) (4132:4132:4132))
        (PORT d[8] (3890:3890:3890) (4054:4054:4054))
        (PORT d[9] (4556:4556:4556) (4532:4532:4532))
        (PORT d[10] (5663:5663:5663) (5789:5789:5789))
        (PORT d[11] (4615:4615:4615) (4806:4806:4806))
        (PORT d[12] (3818:3818:3818) (3948:3948:3948))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT ena (4048:4048:4048) (4169:4169:4169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (4048:4048:4048) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2799:2799:2799))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8449:8449:8449) (8622:8622:8622))
        (PORT d[1] (4170:4170:4170) (4342:4342:4342))
        (PORT d[2] (4781:4781:4781) (4987:4987:4987))
        (PORT d[3] (5375:5375:5375) (5682:5682:5682))
        (PORT d[4] (4656:4656:4656) (4854:4854:4854))
        (PORT d[5] (7274:7274:7274) (7649:7649:7649))
        (PORT d[6] (3971:3971:3971) (4041:4041:4041))
        (PORT d[7] (5010:5010:5010) (5247:5247:5247))
        (PORT d[8] (3386:3386:3386) (3535:3535:3535))
        (PORT d[9] (3989:3989:3989) (4252:4252:4252))
        (PORT d[10] (3281:3281:3281) (3423:3423:3423))
        (PORT d[11] (2800:2800:2800) (2974:2974:2974))
        (PORT d[12] (3998:3998:3998) (4143:4143:4143))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4125:4125:4125))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (4874:4874:4874) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4326:4326:4326))
        (PORT d[1] (5312:5312:5312) (5670:5670:5670))
        (PORT d[2] (3660:3660:3660) (3956:3956:3956))
        (PORT d[3] (6049:6049:6049) (6225:6225:6225))
        (PORT d[4] (6753:6753:6753) (7030:7030:7030))
        (PORT d[5] (4920:4920:4920) (5075:5075:5075))
        (PORT d[6] (4893:4893:4893) (5185:5185:5185))
        (PORT d[7] (4946:4946:4946) (5117:5117:5117))
        (PORT d[8] (4964:4964:4964) (5155:5155:5155))
        (PORT d[9] (6109:6109:6109) (6267:6267:6267))
        (PORT d[10] (7052:7052:7052) (7198:7198:7198))
        (PORT d[11] (5312:5312:5312) (5534:5534:5534))
        (PORT d[12] (4852:4852:4852) (5045:5045:5045))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (3670:3670:3670) (3752:3752:3752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (3670:3670:3670) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2767:2767:2767))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7600:7600:7600))
        (PORT d[1] (4515:4515:4515) (4682:4682:4682))
        (PORT d[2] (3696:3696:3696) (3891:3891:3891))
        (PORT d[3] (5671:5671:5671) (5970:5970:5970))
        (PORT d[4] (4630:4630:4630) (4794:4794:4794))
        (PORT d[5] (7211:7211:7211) (7581:7581:7581))
        (PORT d[6] (3813:3813:3813) (3844:3844:3844))
        (PORT d[7] (5034:5034:5034) (5276:5276:5276))
        (PORT d[8] (3722:3722:3722) (3867:3867:3867))
        (PORT d[9] (4009:4009:4009) (4271:4271:4271))
        (PORT d[10] (3301:3301:3301) (3448:3448:3448))
        (PORT d[11] (3170:3170:3170) (3340:3340:3340))
        (PORT d[12] (3425:3425:3425) (3608:3608:3608))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2808:2808:2808))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (3551:3551:3551) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4655:4655:4655))
        (PORT d[1] (5716:5716:5716) (6071:6071:6071))
        (PORT d[2] (4290:4290:4290) (4558:4558:4558))
        (PORT d[3] (6140:6140:6140) (6323:6323:6323))
        (PORT d[4] (7126:7126:7126) (7396:7396:7396))
        (PORT d[5] (5681:5681:5681) (5814:5814:5814))
        (PORT d[6] (5159:5159:5159) (5413:5413:5413))
        (PORT d[7] (5312:5312:5312) (5480:5480:5480))
        (PORT d[8] (5343:5343:5343) (5532:5532:5532))
        (PORT d[9] (6508:6508:6508) (6661:6661:6661))
        (PORT d[10] (7004:7004:7004) (7056:7056:7056))
        (PORT d[11] (5671:5671:5671) (5895:5895:5895))
        (PORT d[12] (4613:4613:4613) (4819:4819:4819))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT ena (4687:4687:4687) (4867:4867:4867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (4687:4687:4687) (4867:4867:4867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2922:2922:2922))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8422:8422:8422) (8593:8593:8593))
        (PORT d[1] (4143:4143:4143) (4314:4314:4314))
        (PORT d[2] (4780:4780:4780) (4985:4985:4985))
        (PORT d[3] (5649:5649:5649) (5944:5944:5944))
        (PORT d[4] (4947:4947:4947) (5108:5108:5108))
        (PORT d[5] (7581:7581:7581) (7944:7944:7944))
        (PORT d[6] (3993:3993:3993) (4068:4068:4068))
        (PORT d[7] (4994:4994:4994) (5229:5229:5229))
        (PORT d[8] (3778:3778:3778) (3923:3923:3923))
        (PORT d[9] (4396:4396:4396) (4625:4625:4625))
        (PORT d[10] (3291:3291:3291) (3437:3437:3437))
        (PORT d[11] (2846:2846:2846) (3026:3026:3026))
        (PORT d[12] (3419:3419:3419) (3602:3602:3602))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5227:5227:5227))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (PORT d[0] (5718:5718:5718) (5586:5586:5586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4603:4603:4603))
        (PORT d[1] (5695:5695:5695) (6047:6047:6047))
        (PORT d[2] (4001:4001:4001) (4269:4269:4269))
        (PORT d[3] (6021:6021:6021) (6159:6159:6159))
        (PORT d[4] (7092:7092:7092) (7361:7361:7361))
        (PORT d[5] (5716:5716:5716) (5851:5851:5851))
        (PORT d[6] (4912:4912:4912) (5204:5204:5204))
        (PORT d[7] (4947:4947:4947) (5118:5118:5118))
        (PORT d[8] (5003:5003:5003) (5197:5197:5197))
        (PORT d[9] (6458:6458:6458) (6607:6607:6607))
        (PORT d[10] (6740:6740:6740) (6886:6886:6886))
        (PORT d[11] (5281:5281:5281) (5499:5499:5499))
        (PORT d[12] (4588:4588:4588) (4791:4791:4791))
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT ena (5047:5047:5047) (5209:5209:5209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d[0] (5047:5047:5047) (5209:5209:5209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2369:2369:2369))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7027:7027:7027) (7188:7188:7188))
        (PORT d[1] (3134:3134:3134) (3303:3303:3303))
        (PORT d[2] (3432:3432:3432) (3605:3605:3605))
        (PORT d[3] (5290:5290:5290) (5521:5521:5521))
        (PORT d[4] (1578:1578:1578) (1561:1561:1561))
        (PORT d[5] (2244:2244:2244) (2210:2210:2210))
        (PORT d[6] (3367:3367:3367) (3495:3495:3495))
        (PORT d[7] (4062:4062:4062) (4264:4264:4264))
        (PORT d[8] (2972:2972:2972) (3100:3100:3100))
        (PORT d[9] (1615:1615:1615) (1593:1593:1593))
        (PORT d[10] (3178:3178:3178) (3273:3273:3273))
        (PORT d[11] (2847:2847:2847) (3065:3065:3065))
        (PORT d[12] (2719:2719:2719) (2884:2884:2884))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2718:2718:2718))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (3293:3293:3293) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2925:2925:2925))
        (PORT d[1] (4856:4856:4856) (5138:5138:5138))
        (PORT d[2] (3267:3267:3267) (3532:3532:3532))
        (PORT d[3] (4320:4320:4320) (4409:4409:4409))
        (PORT d[4] (5889:5889:5889) (6075:6075:6075))
        (PORT d[5] (5519:5519:5519) (5547:5547:5547))
        (PORT d[6] (3281:3281:3281) (3374:3374:3374))
        (PORT d[7] (3277:3277:3277) (3418:3418:3418))
        (PORT d[8] (4656:4656:4656) (4824:4824:4824))
        (PORT d[9] (4091:4091:4091) (4070:4070:4070))
        (PORT d[10] (5311:5311:5311) (5407:5407:5407))
        (PORT d[11] (3779:3779:3779) (3913:3913:3913))
        (PORT d[12] (4496:4496:4496) (4660:4660:4660))
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT ena (3236:3236:3236) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT d[0] (3236:3236:3236) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2903:2903:2903))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8388:8388:8388) (8557:8557:8557))
        (PORT d[1] (4162:4162:4162) (4334:4334:4334))
        (PORT d[2] (4745:4745:4745) (4949:4949:4949))
        (PORT d[3] (5340:5340:5340) (5644:5644:5644))
        (PORT d[4] (4939:4939:4939) (5086:5086:5086))
        (PORT d[5] (7568:7568:7568) (7936:7936:7936))
        (PORT d[6] (4002:4002:4002) (4078:4078:4078))
        (PORT d[7] (4595:4595:4595) (4812:4812:4812))
        (PORT d[8] (3386:3386:3386) (3534:3534:3534))
        (PORT d[9] (4057:4057:4057) (4325:4325:4325))
        (PORT d[10] (3646:3646:3646) (3786:3786:3786))
        (PORT d[11] (2700:2700:2700) (2865:2865:2865))
        (PORT d[12] (4037:4037:4037) (4184:4184:4184))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (4934:4934:4934))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (5374:5374:5374) (5274:5274:5274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4596:4596:4596))
        (PORT d[1] (5677:5677:5677) (6033:6033:6033))
        (PORT d[2] (2401:2401:2401) (2525:2525:2525))
        (PORT d[3] (5740:5740:5740) (5922:5922:5922))
        (PORT d[4] (6752:6752:6752) (7030:7030:7030))
        (PORT d[5] (6053:6053:6053) (6181:6181:6181))
        (PORT d[6] (4863:4863:4863) (5151:5151:5151))
        (PORT d[7] (4038:4038:4038) (4240:4240:4240))
        (PORT d[8] (4666:4666:4666) (4866:4866:4866))
        (PORT d[9] (6812:6812:6812) (6936:6936:6936))
        (PORT d[10] (6747:6747:6747) (6894:6894:6894))
        (PORT d[11] (5304:5304:5304) (5525:5525:5525))
        (PORT d[12] (4846:4846:4846) (5039:5039:5039))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT ena (3711:3711:3711) (3797:3797:3797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (3711:3711:3711) (3797:3797:3797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2312:2312:2312))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7085:7085:7085) (7250:7250:7250))
        (PORT d[1] (3125:3125:3125) (3291:3291:3291))
        (PORT d[2] (3413:3413:3413) (3586:3586:3586))
        (PORT d[3] (5304:5304:5304) (5533:5533:5533))
        (PORT d[4] (1591:1591:1591) (1576:1576:1576))
        (PORT d[5] (2601:2601:2601) (2559:2559:2559))
        (PORT d[6] (3349:3349:3349) (3474:3474:3474))
        (PORT d[7] (4335:4335:4335) (4526:4526:4526))
        (PORT d[8] (3304:3304:3304) (3426:3426:3426))
        (PORT d[9] (2586:2586:2586) (2547:2547:2547))
        (PORT d[10] (3184:3184:3184) (3284:3284:3284))
        (PORT d[11] (2837:2837:2837) (3055:3055:3055))
        (PORT d[12] (3472:3472:3472) (3579:3579:3579))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3776:3776:3776))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (4335:4335:4335) (4407:4407:4407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (2955:2955:2955))
        (PORT d[1] (4915:4915:4915) (5203:5203:5203))
        (PORT d[2] (3285:3285:3285) (3551:3551:3551))
        (PORT d[3] (4319:4319:4319) (4395:4395:4395))
        (PORT d[4] (6181:6181:6181) (6357:6357:6357))
        (PORT d[5] (5440:5440:5440) (5630:5630:5630))
        (PORT d[6] (3601:3601:3601) (3685:3685:3685))
        (PORT d[7] (3323:3323:3323) (3470:3470:3470))
        (PORT d[8] (2994:2994:2994) (2949:2949:2949))
        (PORT d[9] (4124:4124:4124) (4097:4097:4097))
        (PORT d[10] (5287:5287:5287) (5381:5381:5381))
        (PORT d[11] (3783:3783:3783) (3905:3905:3905))
        (PORT d[12] (4838:4838:4838) (4999:4999:4999))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT ena (3526:3526:3526) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (3526:3526:3526) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3102:3102:3102))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8689:8689:8689) (8846:8846:8846))
        (PORT d[1] (3381:3381:3381) (3563:3563:3563))
        (PORT d[2] (4385:4385:4385) (4600:4600:4600))
        (PORT d[3] (5158:5158:5158) (5428:5428:5428))
        (PORT d[4] (4955:4955:4955) (5149:5149:5149))
        (PORT d[5] (7634:7634:7634) (7999:7999:7999))
        (PORT d[6] (4676:4676:4676) (4737:4737:4737))
        (PORT d[7] (5155:5155:5155) (5412:5412:5412))
        (PORT d[8] (3070:3070:3070) (3210:3210:3210))
        (PORT d[9] (4051:4051:4051) (4319:4319:4319))
        (PORT d[10] (3299:3299:3299) (3441:3441:3441))
        (PORT d[11] (2454:2454:2454) (2630:2630:2630))
        (PORT d[12] (3460:3460:3460) (3637:3637:3637))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3563:3563:3563))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (4169:4169:4169) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4236:4236:4236))
        (PORT d[1] (5321:5321:5321) (5679:5679:5679))
        (PORT d[2] (4064:4064:4064) (4355:4355:4355))
        (PORT d[3] (6366:6366:6366) (6534:6534:6534))
        (PORT d[4] (6374:6374:6374) (6651:6651:6651))
        (PORT d[5] (5382:5382:5382) (5548:5548:5548))
        (PORT d[6] (5205:5205:5205) (5489:5489:5489))
        (PORT d[7] (4072:4072:4072) (4269:4269:4269))
        (PORT d[8] (4303:4303:4303) (4503:4503:4503))
        (PORT d[9] (6437:6437:6437) (6592:6592:6592))
        (PORT d[10] (6056:6056:6056) (6211:6211:6211))
        (PORT d[11] (5325:5325:5325) (5537:5537:5537))
        (PORT d[12] (4560:4560:4560) (4761:4761:4761))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (4069:4069:4069) (4151:4151:4151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4069:4069:4069) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2417:2417:2417))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1720:1720:1720))
        (PORT d[1] (2252:2252:2252) (2324:2324:2324))
        (PORT d[2] (1901:1901:1901) (1945:1945:1945))
        (PORT d[3] (4172:4172:4172) (4402:4402:4402))
        (PORT d[4] (1849:1849:1849) (1884:1884:1884))
        (PORT d[5] (1582:1582:1582) (1629:1629:1629))
        (PORT d[6] (1844:1844:1844) (1874:1874:1874))
        (PORT d[7] (1795:1795:1795) (1837:1837:1837))
        (PORT d[8] (1867:1867:1867) (1914:1914:1914))
        (PORT d[9] (1575:1575:1575) (1628:1628:1628))
        (PORT d[10] (2197:2197:2197) (2233:2233:2233))
        (PORT d[11] (1585:1585:1585) (1631:1631:1631))
        (PORT d[12] (1564:1564:1564) (1618:1618:1618))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1709:1709:1709))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (PORT d[0] (2394:2394:2394) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4828:4828:4828))
        (PORT d[1] (3311:3311:3311) (3455:3455:3455))
        (PORT d[2] (3179:3179:3179) (3389:3389:3389))
        (PORT d[3] (4145:4145:4145) (4181:4181:4181))
        (PORT d[4] (5364:5364:5364) (5488:5488:5488))
        (PORT d[5] (4661:4661:4661) (4818:4818:4818))
        (PORT d[6] (3875:3875:3875) (3948:3948:3948))
        (PORT d[7] (3154:3154:3154) (3142:3142:3142))
        (PORT d[8] (4436:4436:4436) (4525:4525:4525))
        (PORT d[9] (5701:5701:5701) (5810:5810:5810))
        (PORT d[10] (6150:6150:6150) (6207:6207:6207))
        (PORT d[11] (3688:3688:3688) (3751:3751:3751))
        (PORT d[12] (3393:3393:3393) (3482:3482:3482))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT ena (3079:3079:3079) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (3079:3079:3079) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3082:3082:3082))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8054:8054:8054) (8234:8234:8234))
        (PORT d[1] (3740:3740:3740) (3914:3914:3914))
        (PORT d[2] (4407:4407:4407) (4625:4625:4625))
        (PORT d[3] (4985:4985:4985) (5288:5288:5288))
        (PORT d[4] (4998:4998:4998) (5196:5196:5196))
        (PORT d[5] (7904:7904:7904) (8264:8264:8264))
        (PORT d[6] (4593:4593:4593) (4634:4634:4634))
        (PORT d[7] (4834:4834:4834) (5103:5103:5103))
        (PORT d[8] (3050:3050:3050) (3201:3201:3201))
        (PORT d[9] (4052:4052:4052) (4321:4321:4321))
        (PORT d[10] (3212:3212:3212) (3351:3351:3351))
        (PORT d[11] (2828:2828:2828) (2997:2997:2997))
        (PORT d[12] (3070:3070:3070) (3255:3255:3255))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3094:3094:3094))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT d[0] (3711:3711:3711) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4617:4617:4617))
        (PORT d[1] (5711:5711:5711) (6069:6069:6069))
        (PORT d[2] (3709:3709:3709) (4011:4011:4011))
        (PORT d[3] (6037:6037:6037) (6211:6211:6211))
        (PORT d[4] (6714:6714:6714) (6981:6981:6981))
        (PORT d[5] (5018:5018:5018) (5188:5188:5188))
        (PORT d[6] (4886:4886:4886) (5174:5174:5174))
        (PORT d[7] (3737:3737:3737) (3951:3951:3951))
        (PORT d[8] (4614:4614:4614) (4807:4807:4807))
        (PORT d[9] (6522:6522:6522) (6674:6674:6674))
        (PORT d[10] (6393:6393:6393) (6544:6544:6544))
        (PORT d[11] (5299:5299:5299) (5507:5507:5507))
        (PORT d[12] (4542:4542:4542) (4743:4743:4743))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT ena (4020:4020:4020) (4099:4099:4099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (4020:4020:4020) (4099:4099:4099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2392:2392:2392))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7088:7088:7088) (7256:7256:7256))
        (PORT d[1] (3482:3482:3482) (3642:3642:3642))
        (PORT d[2] (3762:3762:3762) (3918:3918:3918))
        (PORT d[3] (5258:5258:5258) (5487:5487:5487))
        (PORT d[4] (1936:1936:1936) (1903:1903:1903))
        (PORT d[5] (2888:2888:2888) (2835:2835:2835))
        (PORT d[6] (3360:3360:3360) (3488:3488:3488))
        (PORT d[7] (4348:4348:4348) (4540:4540:4540))
        (PORT d[8] (3285:3285:3285) (3406:3406:3406))
        (PORT d[9] (2001:2001:2001) (1983:1983:1983))
        (PORT d[10] (3555:3555:3555) (3652:3652:3652))
        (PORT d[11] (2852:2852:2852) (3072:3072:3072))
        (PORT d[12] (2656:2656:2656) (2813:2813:2813))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2296:2296:2296))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (3071:3071:3071) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (6008:6008:6008))
        (PORT d[1] (5208:5208:5208) (5491:5491:5491))
        (PORT d[2] (3271:3271:3271) (3534:3534:3534))
        (PORT d[3] (4341:4341:4341) (4434:4434:4434))
        (PORT d[4] (3297:3297:3297) (3238:3238:3238))
        (PORT d[5] (5817:5817:5817) (5841:5841:5841))
        (PORT d[6] (3562:3562:3562) (3647:3647:3647))
        (PORT d[7] (3298:3298:3298) (3443:3443:3443))
        (PORT d[8] (4939:4939:4939) (5105:5105:5105))
        (PORT d[9] (4136:4136:4136) (4109:4109:4109))
        (PORT d[10] (5320:5320:5320) (5417:5417:5417))
        (PORT d[11] (3795:3795:3795) (3917:3917:3917))
        (PORT d[12] (4823:4823:4823) (4981:4981:4981))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT ena (3577:3577:3577) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (3577:3577:3577) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2400:2400:2400))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2034:2034:2034))
        (PORT d[1] (2296:2296:2296) (2370:2370:2370))
        (PORT d[2] (1896:1896:1896) (1941:1941:1941))
        (PORT d[3] (3728:3728:3728) (3905:3905:3905))
        (PORT d[4] (1909:1909:1909) (1949:1949:1949))
        (PORT d[5] (1938:1938:1938) (1980:1980:1980))
        (PORT d[6] (1881:1881:1881) (1915:1915:1915))
        (PORT d[7] (1859:1859:1859) (1895:1895:1895))
        (PORT d[8] (1888:1888:1888) (1938:1938:1938))
        (PORT d[9] (1974:1974:1974) (2026:2026:2026))
        (PORT d[10] (1773:1773:1773) (1817:1817:1817))
        (PORT d[11] (2305:2305:2305) (2378:2378:2378))
        (PORT d[12] (1895:1895:1895) (1941:1941:1941))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2032:2032:2032))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (2732:2732:2732) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4797:4797:4797))
        (PORT d[1] (3597:3597:3597) (3736:3736:3736))
        (PORT d[2] (3144:3144:3144) (3351:3351:3351))
        (PORT d[3] (4176:4176:4176) (4222:4222:4222))
        (PORT d[4] (2995:2995:2995) (3019:3019:3019))
        (PORT d[5] (4680:4680:4680) (4842:4842:4842))
        (PORT d[6] (3946:3946:3946) (4105:4105:4105))
        (PORT d[7] (3163:3163:3163) (3151:3151:3151))
        (PORT d[8] (4111:4111:4111) (4206:4206:4206))
        (PORT d[9] (5731:5731:5731) (5838:5838:5838))
        (PORT d[10] (6133:6133:6133) (6189:6189:6189))
        (PORT d[11] (3701:3701:3701) (3764:3764:3764))
        (PORT d[12] (3341:3341:3341) (3424:3424:3424))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT ena (3470:3470:3470) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT d[0] (3470:3470:3470) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2384:2384:2384))
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2063:2063:2063))
        (PORT d[1] (2261:2261:2261) (2334:2334:2334))
        (PORT d[2] (1897:1897:1897) (1942:1942:1942))
        (PORT d[3] (4382:4382:4382) (4531:4531:4531))
        (PORT d[4] (1863:1863:1863) (1904:1904:1904))
        (PORT d[5] (1964:1964:1964) (2008:2008:2008))
        (PORT d[6] (1920:1920:1920) (1960:1960:1960))
        (PORT d[7] (1849:1849:1849) (1899:1899:1899))
        (PORT d[8] (1915:1915:1915) (1966:1966:1966))
        (PORT d[9] (1956:1956:1956) (2008:2008:2008))
        (PORT d[10] (1835:1835:1835) (1880:1880:1880))
        (PORT d[11] (2336:2336:2336) (2413:2413:2413))
        (PORT d[12] (1940:1940:1940) (1991:1991:1991))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (1987:1987:1987))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (PORT d[0] (2688:2688:2688) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4463:4463:4463))
        (PORT d[1] (3637:3637:3637) (3780:3780:3780))
        (PORT d[2] (3156:3156:3156) (3363:3363:3363))
        (PORT d[3] (3835:3835:3835) (3895:3895:3895))
        (PORT d[4] (3326:3326:3326) (3343:3343:3343))
        (PORT d[5] (4686:4686:4686) (4849:4849:4849))
        (PORT d[6] (4199:4199:4199) (4265:4265:4265))
        (PORT d[7] (3503:3503:3503) (3484:3484:3484))
        (PORT d[8] (4135:4135:4135) (4233:4233:4233))
        (PORT d[9] (6312:6312:6312) (6397:6397:6397))
        (PORT d[10] (2921:2921:2921) (2947:2947:2947))
        (PORT d[11] (3682:3682:3682) (3744:3744:3744))
        (PORT d[12] (3296:3296:3296) (3377:3377:3377))
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (PORT ena (3468:3468:3468) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (PORT d[0] (3468:3468:3468) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2418:2418:2418))
        (PORT clk (2558:2558:2558) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2084:2084:2084))
        (PORT d[1] (2301:2301:2301) (2377:2377:2377))
        (PORT d[2] (2269:2269:2269) (2314:2314:2314))
        (PORT d[3] (4425:4425:4425) (4586:4586:4586))
        (PORT d[4] (2215:2215:2215) (2248:2248:2248))
        (PORT d[5] (2265:2265:2265) (2298:2298:2298))
        (PORT d[6] (2235:2235:2235) (2268:2268:2268))
        (PORT d[7] (2155:2155:2155) (2197:2197:2197))
        (PORT d[8] (2525:2525:2525) (2586:2586:2586))
        (PORT d[9] (1982:1982:1982) (2036:2036:2036))
        (PORT d[10] (2123:2123:2123) (2155:2155:2155))
        (PORT d[11] (2354:2354:2354) (2432:2432:2432))
        (PORT d[12] (1914:1914:1914) (1962:1962:1962))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2058:2058:2058))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (PORT d[0] (2758:2758:2758) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4764:4764:4764))
        (PORT d[1] (3640:3640:3640) (3772:3772:3772))
        (PORT d[2] (2817:2817:2817) (3032:3032:3032))
        (PORT d[3] (4134:4134:4134) (4178:4178:4178))
        (PORT d[4] (3339:3339:3339) (3358:3358:3358))
        (PORT d[5] (4992:4992:4992) (5148:5148:5148))
        (PORT d[6] (3634:3634:3634) (3799:3799:3799))
        (PORT d[7] (3542:3542:3542) (3528:3528:3528))
        (PORT d[8] (4089:4089:4089) (4182:4182:4182))
        (PORT d[9] (6339:6339:6339) (6425:6425:6425))
        (PORT d[10] (5816:5816:5816) (5880:5880:5880))
        (PORT d[11] (3683:3683:3683) (3745:3745:3745))
        (PORT d[12] (3377:3377:3377) (3467:3467:3467))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (PORT ena (3495:3495:3495) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (PORT d[0] (3495:3495:3495) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2362:2362:2362))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2082:2082:2082))
        (PORT d[1] (2294:2294:2294) (2368:2368:2368))
        (PORT d[2] (1927:1927:1927) (1959:1959:1959))
        (PORT d[3] (4045:4045:4045) (4211:4211:4211))
        (PORT d[4] (1887:1887:1887) (1926:1926:1926))
        (PORT d[5] (1955:1955:1955) (1999:1999:1999))
        (PORT d[6] (1897:1897:1897) (1934:1934:1934))
        (PORT d[7] (1810:1810:1810) (1854:1854:1854))
        (PORT d[8] (1881:1881:1881) (1930:1930:1930))
        (PORT d[9] (1602:1602:1602) (1656:1656:1656))
        (PORT d[10] (1526:1526:1526) (1573:1573:1573))
        (PORT d[11] (1617:1617:1617) (1667:1667:1667))
        (PORT d[12] (1565:1565:1565) (1619:1619:1619))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1967:1967:1967))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (2670:2670:2670) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (5150:5150:5150))
        (PORT d[1] (3525:3525:3525) (3644:3644:3644))
        (PORT d[2] (3178:3178:3178) (3388:3388:3388))
        (PORT d[3] (4160:4160:4160) (4207:4207:4207))
        (PORT d[4] (2994:2994:2994) (3019:3019:3019))
        (PORT d[5] (4666:4666:4666) (4823:4823:4823))
        (PORT d[6] (3919:3919:3919) (4078:4078:4078))
        (PORT d[7] (3162:3162:3162) (3150:3150:3150))
        (PORT d[8] (4111:4111:4111) (4207:4207:4207))
        (PORT d[9] (6283:6283:6283) (6361:6361:6361))
        (PORT d[10] (2915:2915:2915) (2941:2941:2941))
        (PORT d[11] (3695:3695:3695) (3757:3757:3757))
        (PORT d[12] (3355:3355:3355) (3439:3439:3439))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT ena (3425:3425:3425) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (3425:3425:3425) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1919:1919:1919))
        (PORT clk (2549:2549:2549) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1589:1589:1589))
        (PORT d[1] (1594:1594:1594) (1636:1636:1636))
        (PORT d[2] (1632:1632:1632) (1679:1679:1679))
        (PORT d[3] (1915:1915:1915) (1942:1942:1942))
        (PORT d[4] (1606:1606:1606) (1653:1653:1653))
        (PORT d[5] (2199:2199:2199) (2212:2212:2212))
        (PORT d[6] (1518:1518:1518) (1555:1555:1555))
        (PORT d[7] (1546:1546:1546) (1597:1597:1597))
        (PORT d[8] (1802:1802:1802) (1842:1842:1842))
        (PORT d[9] (1955:1955:1955) (2009:2009:2009))
        (PORT d[10] (1547:1547:1547) (1597:1597:1597))
        (PORT d[11] (1446:1446:1446) (1482:1482:1482))
        (PORT d[12] (1799:1799:1799) (1837:1837:1837))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1660:1660:1660))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2575:2575:2575))
        (PORT d[0] (2364:2364:2364) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1606:1606:1606))
        (PORT d[1] (3293:3293:3293) (3432:3432:3432))
        (PORT d[2] (1582:1582:1582) (1602:1602:1602))
        (PORT d[3] (2603:2603:2603) (2571:2571:2571))
        (PORT d[4] (1552:1552:1552) (1566:1566:1566))
        (PORT d[5] (4256:4256:4256) (4375:4375:4375))
        (PORT d[6] (2900:2900:2900) (3005:3005:3005))
        (PORT d[7] (2015:2015:2015) (2000:2000:2000))
        (PORT d[8] (1627:1627:1627) (1664:1664:1664))
        (PORT d[9] (2300:2300:2300) (2293:2293:2293))
        (PORT d[10] (1528:1528:1528) (1561:1561:1561))
        (PORT d[11] (2979:2979:2979) (3008:3008:3008))
        (PORT d[12] (1524:1524:1524) (1562:1562:1562))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT ena (2013:2013:2013) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (2013:2013:2013) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2644:2644:2644))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7640:7640:7640) (7783:7783:7783))
        (PORT d[1] (3888:3888:3888) (4102:4102:4102))
        (PORT d[2] (4585:4585:4585) (4822:4822:4822))
        (PORT d[3] (5104:5104:5104) (5405:5405:5405))
        (PORT d[4] (4971:4971:4971) (5081:5081:5081))
        (PORT d[5] (6829:6829:6829) (7166:7166:7166))
        (PORT d[6] (3248:3248:3248) (3330:3330:3330))
        (PORT d[7] (5167:5167:5167) (5400:5400:5400))
        (PORT d[8] (5172:5172:5172) (5402:5402:5402))
        (PORT d[9] (4042:4042:4042) (4274:4274:4274))
        (PORT d[10] (3251:3251:3251) (3343:3343:3343))
        (PORT d[11] (2866:2866:2866) (3073:3073:3073))
        (PORT d[12] (4119:4119:4119) (4457:4457:4457))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2873:2873:2873))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (3564:3564:3564) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (3840:3840:3840))
        (PORT d[1] (5240:5240:5240) (5553:5553:5553))
        (PORT d[2] (2679:2679:2679) (2765:2765:2765))
        (PORT d[3] (5659:5659:5659) (5790:5790:5790))
        (PORT d[4] (6093:6093:6093) (6270:6270:6270))
        (PORT d[5] (5001:5001:5001) (5139:5139:5139))
        (PORT d[6] (4504:4504:4504) (4758:4758:4758))
        (PORT d[7] (3936:3936:3936) (4043:4043:4043))
        (PORT d[8] (4653:4653:4653) (4779:4779:4779))
        (PORT d[9] (5772:5772:5772) (5908:5908:5908))
        (PORT d[10] (5696:5696:5696) (5794:5794:5794))
        (PORT d[11] (4665:4665:4665) (4868:4868:4868))
        (PORT d[12] (5703:5703:5703) (6012:6012:6012))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT ena (4329:4329:4329) (4477:4477:4477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT d[0] (4329:4329:4329) (4477:4477:4477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1970:1970:1970))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1299:1299:1299))
        (PORT d[1] (1886:1886:1886) (1920:1920:1920))
        (PORT d[2] (1557:1557:1557) (1597:1597:1597))
        (PORT d[3] (1912:1912:1912) (1938:1938:1938))
        (PORT d[4] (1584:1584:1584) (1627:1627:1627))
        (PORT d[5] (1179:1179:1179) (1222:1222:1222))
        (PORT d[6] (1541:1541:1541) (1582:1582:1582))
        (PORT d[7] (2175:2175:2175) (2213:2213:2213))
        (PORT d[8] (2216:2216:2216) (2267:2267:2267))
        (PORT d[9] (887:887:887) (946:946:946))
        (PORT d[10] (860:860:860) (916:916:916))
        (PORT d[11] (1499:1499:1499) (1516:1516:1516))
        (PORT d[12] (1533:1533:1533) (1581:1581:1581))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (998:998:998))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (1701:1701:1701) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2290:2290:2290))
        (PORT d[1] (3524:3524:3524) (3646:3646:3646))
        (PORT d[2] (3136:3136:3136) (3306:3306:3306))
        (PORT d[3] (3010:3010:3010) (2979:2979:2979))
        (PORT d[4] (2291:2291:2291) (2319:2319:2319))
        (PORT d[5] (4605:4605:4605) (4757:4757:4757))
        (PORT d[6] (2912:2912:2912) (3018:3018:3018))
        (PORT d[7] (2433:2433:2433) (2425:2425:2425))
        (PORT d[8] (2018:2018:2018) (2061:2061:2061))
        (PORT d[9] (3019:3019:3019) (3010:3010:3010))
        (PORT d[10] (1903:1903:1903) (1941:1941:1941))
        (PORT d[11] (3407:3407:3407) (3454:3454:3454))
        (PORT d[12] (2214:2214:2214) (2243:2243:2243))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT ena (2371:2371:2371) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (2371:2371:2371) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1941:1941:1941))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (903:903:903))
        (PORT d[1] (866:866:866) (910:910:910))
        (PORT d[2] (855:855:855) (908:908:908))
        (PORT d[3] (840:840:840) (870:870:870))
        (PORT d[4] (1570:1570:1570) (1612:1612:1612))
        (PORT d[5] (842:842:842) (893:893:893))
        (PORT d[6] (1565:1565:1565) (1609:1609:1609))
        (PORT d[7] (1868:1868:1868) (1912:1912:1912))
        (PORT d[8] (2217:2217:2217) (2268:2268:2268))
        (PORT d[9] (1941:1941:1941) (1975:1975:1975))
        (PORT d[10] (1921:1921:1921) (1962:1962:1962))
        (PORT d[11] (1207:1207:1207) (1250:1250:1250))
        (PORT d[12] (1604:1604:1604) (1659:1659:1659))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1360:1360:1360))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (2046:2046:2046) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1956:1956:1956))
        (PORT d[1] (3286:3286:3286) (3421:3421:3421))
        (PORT d[2] (1940:1940:1940) (1959:1959:1959))
        (PORT d[3] (3026:3026:3026) (2996:2996:2996))
        (PORT d[4] (2283:2283:2283) (2311:2311:2311))
        (PORT d[5] (4633:4633:4633) (4788:4788:4788))
        (PORT d[6] (2930:2930:2930) (3037:3037:3037))
        (PORT d[7] (2425:2425:2425) (2416:2416:2416))
        (PORT d[8] (1978:1978:1978) (2017:2017:2017))
        (PORT d[9] (2669:2669:2669) (2662:2662:2662))
        (PORT d[10] (1957:1957:1957) (1988:1988:1988))
        (PORT d[11] (3367:3367:3367) (3409:3409:3409))
        (PORT d[12] (1911:1911:1911) (1951:1951:1951))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (2324:2324:2324) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (2324:2324:2324) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2002:2002:2002))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1678:1678:1678))
        (PORT d[1] (2512:2512:2512) (2565:2565:2565))
        (PORT d[2] (1507:1507:1507) (1546:1546:1546))
        (PORT d[3] (2236:2236:2236) (2255:2255:2255))
        (PORT d[4] (1553:1553:1553) (1592:1592:1592))
        (PORT d[5] (2116:2116:2116) (2121:2121:2121))
        (PORT d[6] (1827:1827:1827) (1855:1855:1855))
        (PORT d[7] (2520:2520:2520) (2553:2553:2553))
        (PORT d[8] (1444:1444:1444) (1488:1488:1488))
        (PORT d[9] (1551:1551:1551) (1600:1600:1600))
        (PORT d[10] (1481:1481:1481) (1525:1525:1525))
        (PORT d[11] (1563:1563:1563) (1605:1605:1605))
        (PORT d[12] (1600:1600:1600) (1662:1662:1662))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2009:2009:2009))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (2713:2713:2713) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (5172:5172:5172))
        (PORT d[1] (3205:3205:3205) (3335:3335:3335))
        (PORT d[2] (3164:3164:3164) (3348:3348:3348))
        (PORT d[3] (3339:3339:3339) (3304:3304:3304))
        (PORT d[4] (2616:2616:2616) (2641:2641:2641))
        (PORT d[5] (4657:4657:4657) (4813:4813:4813))
        (PORT d[6] (3867:3867:3867) (3939:3939:3939))
        (PORT d[7] (2798:2798:2798) (2789:2789:2789))
        (PORT d[8] (4455:4455:4455) (4545:4545:4545))
        (PORT d[9] (6262:6262:6262) (6344:6344:6344))
        (PORT d[10] (2237:2237:2237) (2270:2270:2270))
        (PORT d[11] (3737:3737:3737) (3774:3774:3774))
        (PORT d[12] (3318:3318:3318) (3400:3400:3400))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (3125:3125:3125) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (3125:3125:3125) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1946:1946:1946))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1299:1299:1299))
        (PORT d[1] (1879:1879:1879) (1898:1898:1898))
        (PORT d[2] (1213:1213:1213) (1248:1248:1248))
        (PORT d[3] (2218:2218:2218) (2235:2235:2235))
        (PORT d[4] (1645:1645:1645) (1692:1692:1692))
        (PORT d[5] (1206:1206:1206) (1255:1255:1255))
        (PORT d[6] (1878:1878:1878) (1912:1912:1912))
        (PORT d[7] (2099:2099:2099) (2124:2124:2124))
        (PORT d[8] (1882:1882:1882) (1937:1937:1937))
        (PORT d[9] (1540:1540:1540) (1585:1585:1585))
        (PORT d[10] (1529:1529:1529) (1573:1573:1573))
        (PORT d[11] (1815:1815:1815) (1829:1829:1829))
        (PORT d[12] (1834:1834:1834) (1884:1884:1884))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1345:1345:1345))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (2032:2032:2032) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2326:2326:2326))
        (PORT d[1] (3316:3316:3316) (3454:3454:3454))
        (PORT d[2] (2276:2276:2276) (2288:2288:2288))
        (PORT d[3] (3070:3070:3070) (3046:3046:3046))
        (PORT d[4] (2278:2278:2278) (2301:2301:2301))
        (PORT d[5] (4675:4675:4675) (4834:4834:4834))
        (PORT d[6] (3278:3278:3278) (3382:3382:3382))
        (PORT d[7] (2744:2744:2744) (2727:2727:2727))
        (PORT d[8] (2401:2401:2401) (2436:2436:2436))
        (PORT d[9] (3028:3028:3028) (3016:3016:3016))
        (PORT d[10] (2269:2269:2269) (2306:2306:2306))
        (PORT d[11] (3699:3699:3699) (3736:3736:3736))
        (PORT d[12] (2266:2266:2266) (2301:2301:2301))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT ena (3144:3144:3144) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (3144:3144:3144) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1953:1953:1953))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1300:1300:1300))
        (PORT d[1] (2212:2212:2212) (2241:2241:2241))
        (PORT d[2] (1210:1210:1210) (1254:1254:1254))
        (PORT d[3] (2231:2231:2231) (2250:2250:2250))
        (PORT d[4] (1841:1841:1841) (1880:1880:1880))
        (PORT d[5] (1232:1232:1232) (1283:1283:1283))
        (PORT d[6] (1896:1896:1896) (1931:1931:1931))
        (PORT d[7] (2223:2223:2223) (2264:2264:2264))
        (PORT d[8] (1881:1881:1881) (1936:1936:1936))
        (PORT d[9] (1208:1208:1208) (1258:1258:1258))
        (PORT d[10] (1517:1517:1517) (1561:1561:1561))
        (PORT d[11] (1223:1223:1223) (1269:1269:1269))
        (PORT d[12] (1535:1535:1535) (1589:1589:1589))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1303:1303:1303))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (2030:2030:2030) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5181:5181:5181))
        (PORT d[1] (3284:3284:3284) (3420:3420:3420))
        (PORT d[2] (2276:2276:2276) (2289:2289:2289))
        (PORT d[3] (4577:4577:4577) (4625:4625:4625))
        (PORT d[4] (2636:2636:2636) (2662:2662:2662))
        (PORT d[5] (4724:4724:4724) (4889:4889:4889))
        (PORT d[6] (3260:3260:3260) (3362:3362:3362))
        (PORT d[7] (2789:2789:2789) (2779:2779:2779))
        (PORT d[8] (2381:2381:2381) (2416:2416:2416))
        (PORT d[9] (3015:3015:3015) (3001:3001:3001))
        (PORT d[10] (2243:2243:2243) (2278:2278:2278))
        (PORT d[11] (3698:3698:3698) (3734:3734:3734))
        (PORT d[12] (2266:2266:2266) (2302:2302:2302))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT ena (3144:3144:3144) (3116:3116:3116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (3144:3144:3144) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1996:1996:1996))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1202:1202:1202))
        (PORT d[1] (1549:1549:1549) (1585:1585:1585))
        (PORT d[2] (1170:1170:1170) (1207:1207:1207))
        (PORT d[3] (1864:1864:1864) (1886:1886:1886))
        (PORT d[4] (1233:1233:1233) (1281:1281:1281))
        (PORT d[5] (1846:1846:1846) (1868:1868:1868))
        (PORT d[6] (1545:1545:1545) (1584:1584:1584))
        (PORT d[7] (1842:1842:1842) (1883:1883:1883))
        (PORT d[8] (2210:2210:2210) (2259:2259:2259))
        (PORT d[9] (1897:1897:1897) (1928:1928:1928))
        (PORT d[10] (1896:1896:1896) (1937:1937:1937))
        (PORT d[11] (1253:1253:1253) (1302:1302:1302))
        (PORT d[12] (1580:1580:1580) (1631:1631:1631))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1341:1341:1341))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (2002:2002:2002) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1926:1926:1926))
        (PORT d[1] (3257:3257:3257) (3378:3378:3378))
        (PORT d[2] (1939:1939:1939) (1959:1959:1959))
        (PORT d[3] (2726:2726:2726) (2705:2705:2705))
        (PORT d[4] (1940:1940:1940) (1971:1971:1971))
        (PORT d[5] (4581:4581:4581) (4692:4692:4692))
        (PORT d[6] (2920:2920:2920) (3028:3028:3028))
        (PORT d[7] (2379:2379:2379) (2363:2363:2363))
        (PORT d[8] (2014:2014:2014) (2044:2044:2044))
        (PORT d[9] (2656:2656:2656) (2646:2646:2646))
        (PORT d[10] (1988:1988:1988) (2021:2021:2021))
        (PORT d[11] (3051:3051:3051) (3096:3096:3096))
        (PORT d[12] (1843:1843:1843) (1876:1876:1876))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT ena (2309:2309:2309) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (2309:2309:2309) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2501:2501:2501))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7415:7415:7415) (7607:7607:7607))
        (PORT d[1] (3381:3381:3381) (3483:3483:3483))
        (PORT d[2] (3773:3773:3773) (3974:3974:3974))
        (PORT d[3] (4562:4562:4562) (4785:4785:4785))
        (PORT d[4] (2984:2984:2984) (2916:2916:2916))
        (PORT d[5] (6282:6282:6282) (6349:6349:6349))
        (PORT d[6] (3378:3378:3378) (3516:3516:3516))
        (PORT d[7] (4327:4327:4327) (4519:4519:4519))
        (PORT d[8] (2638:2638:2638) (2754:2754:2754))
        (PORT d[9] (2687:2687:2687) (2663:2663:2663))
        (PORT d[10] (3544:3544:3544) (3492:3492:3492))
        (PORT d[11] (2055:2055:2055) (2190:2190:2190))
        (PORT d[12] (2371:2371:2371) (2492:2492:2492))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4882:4882:4882))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (5401:5401:5401) (5513:5513:5513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5652:5652:5652))
        (PORT d[1] (5954:5954:5954) (6261:6261:6261))
        (PORT d[2] (3250:3250:3250) (3505:3505:3505))
        (PORT d[3] (4612:4612:4612) (4696:4696:4696))
        (PORT d[4] (5945:5945:5945) (6190:6190:6190))
        (PORT d[5] (5421:5421:5421) (5606:5606:5606))
        (PORT d[6] (4341:4341:4341) (4456:4456:4456))
        (PORT d[7] (3997:3997:3997) (4133:4133:4133))
        (PORT d[8] (3922:3922:3922) (4091:4091:4091))
        (PORT d[9] (4168:4168:4168) (4146:4146:4146))
        (PORT d[10] (5907:5907:5907) (6011:6011:6011))
        (PORT d[11] (4161:4161:4161) (4279:4279:4279))
        (PORT d[12] (4052:4052:4052) (4167:4167:4167))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT ena (4378:4378:4378) (4494:4494:4494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT d[0] (4378:4378:4378) (4494:4494:4494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2484:2484:2484))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7083:7083:7083) (7252:7252:7252))
        (PORT d[1] (3503:3503:3503) (3665:3665:3665))
        (PORT d[2] (3748:3748:3748) (3919:3919:3919))
        (PORT d[3] (4907:4907:4907) (5125:5125:5125))
        (PORT d[4] (2635:2635:2635) (2573:2573:2573))
        (PORT d[5] (3235:3235:3235) (3178:3178:3178))
        (PORT d[6] (3615:3615:3615) (3734:3734:3734))
        (PORT d[7] (4018:4018:4018) (4218:4218:4218))
        (PORT d[8] (2987:2987:2987) (3097:3097:3097))
        (PORT d[9] (2342:2342:2342) (2317:2317:2317))
        (PORT d[10] (3575:3575:3575) (3671:3671:3671))
        (PORT d[11] (3210:3210:3210) (3423:3423:3423))
        (PORT d[12] (2749:2749:2749) (2869:2869:2869))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2940:2940:2940))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (3605:3605:3605) (3571:3571:3571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (6012:6012:6012))
        (PORT d[1] (5546:5546:5546) (5822:5822:5822))
        (PORT d[2] (3285:3285:3285) (3549:3549:3549))
        (PORT d[3] (4277:4277:4277) (4365:4365:4365))
        (PORT d[4] (6312:6312:6312) (6548:6548:6548))
        (PORT d[5] (6148:6148:6148) (6164:6164:6164))
        (PORT d[6] (3677:3677:3677) (3808:3808:3808))
        (PORT d[7] (3639:3639:3639) (3780:3780:3780))
        (PORT d[8] (4268:4268:4268) (4434:4434:4434))
        (PORT d[9] (4102:4102:4102) (4072:4072:4072))
        (PORT d[10] (5637:5637:5637) (5725:5725:5725))
        (PORT d[11] (3850:3850:3850) (3977:3977:3977))
        (PORT d[12] (5190:5190:5190) (5346:5346:5346))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT ena (3914:3914:3914) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (3914:3914:3914) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2494:2494:2494))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7412:7412:7412) (7576:7576:7576))
        (PORT d[1] (3145:3145:3145) (3311:3311:3311))
        (PORT d[2] (4094:4094:4094) (4260:4260:4260))
        (PORT d[3] (4577:4577:4577) (4807:4807:4807))
        (PORT d[4] (2619:2619:2619) (2578:2578:2578))
        (PORT d[5] (3597:3597:3597) (3537:3537:3537))
        (PORT d[6] (3396:3396:3396) (3536:3536:3536))
        (PORT d[7] (4371:4371:4371) (4566:4566:4566))
        (PORT d[8] (2967:2967:2967) (3075:3075:3075))
        (PORT d[9] (2325:2325:2325) (2306:2306:2306))
        (PORT d[10] (3556:3556:3556) (3506:3506:3506))
        (PORT d[11] (2048:2048:2048) (2183:2183:2183))
        (PORT d[12] (2402:2402:2402) (2529:2529:2529))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4490:4490:4490))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (4708:4708:4708) (4838:4838:4838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5642:5642:5642))
        (PORT d[1] (4921:4921:4921) (5238:5238:5238))
        (PORT d[2] (3270:3270:3270) (3512:3512:3512))
        (PORT d[3] (4631:4631:4631) (4716:4716:4716))
        (PORT d[4] (6341:6341:6341) (6578:6578:6578))
        (PORT d[5] (5054:5054:5054) (5246:5246:5246))
        (PORT d[6] (3304:3304:3304) (3442:3442:3442))
        (PORT d[7] (3704:3704:3704) (3872:3872:3872))
        (PORT d[8] (3906:3906:3906) (4073:4073:4073))
        (PORT d[9] (4129:4129:4129) (4103:4103:4103))
        (PORT d[10] (5912:5912:5912) (6018:6018:6018))
        (PORT d[11] (3802:3802:3802) (3938:3938:3938))
        (PORT d[12] (4064:4064:4064) (4180:4180:4180))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT ena (4392:4392:4392) (4509:4509:4509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (4392:4392:4392) (4509:4509:4509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2754:2754:2754))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7422:7422:7422) (7617:7617:7617))
        (PORT d[1] (3316:3316:3316) (3408:3408:3408))
        (PORT d[2] (4064:4064:4064) (4252:4252:4252))
        (PORT d[3] (4564:4564:4564) (4799:4799:4799))
        (PORT d[4] (2955:2955:2955) (2896:2896:2896))
        (PORT d[5] (5922:5922:5922) (5999:5999:5999))
        (PORT d[6] (3723:3723:3723) (3850:3850:3850))
        (PORT d[7] (4005:4005:4005) (4206:4206:4206))
        (PORT d[8] (2606:2606:2606) (2718:2718:2718))
        (PORT d[9] (2648:2648:2648) (2625:2625:2625))
        (PORT d[10] (3222:3222:3222) (3177:3177:3177))
        (PORT d[11] (2055:2055:2055) (2191:2191:2191))
        (PORT d[12] (2624:2624:2624) (2741:2741:2741))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3587:3587:3587))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (PORT d[0] (4361:4361:4361) (4202:4202:4202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (5282:5282:5282))
        (PORT d[1] (5584:5584:5584) (5896:5896:5896))
        (PORT d[2] (3523:3523:3523) (3763:3763:3763))
        (PORT d[3] (4585:4585:4585) (4668:4668:4668))
        (PORT d[4] (6311:6311:6311) (6553:6553:6553))
        (PORT d[5] (5304:5304:5304) (5484:5484:5484))
        (PORT d[6] (3961:3961:3961) (4082:4082:4082))
        (PORT d[7] (3688:3688:3688) (3854:3854:3854))
        (PORT d[8] (3833:3833:3833) (3993:3993:3993))
        (PORT d[9] (4163:4163:4163) (4139:4139:4139))
        (PORT d[10] (5542:5542:5542) (5659:5659:5659))
        (PORT d[11] (4614:4614:4614) (4805:4805:4805))
        (PORT d[12] (3740:3740:3740) (3866:3866:3866))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT ena (4055:4055:4055) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT d[0] (4055:4055:4055) (4178:4178:4178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2655:2655:2655))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6369:6369:6369))
        (PORT d[1] (5117:5117:5117) (5377:5377:5377))
        (PORT d[2] (4656:4656:4656) (4836:4836:4836))
        (PORT d[3] (4318:4318:4318) (4577:4577:4577))
        (PORT d[4] (5813:5813:5813) (5885:5885:5885))
        (PORT d[5] (5290:5290:5290) (5504:5504:5504))
        (PORT d[6] (6441:6441:6441) (6518:6518:6518))
        (PORT d[7] (5207:5207:5207) (5266:5266:5266))
        (PORT d[8] (7126:7126:7126) (7236:7236:7236))
        (PORT d[9] (4045:4045:4045) (4322:4322:4322))
        (PORT d[10] (6617:6617:6617) (6596:6596:6596))
        (PORT d[11] (3248:3248:3248) (3500:3500:3500))
        (PORT d[12] (4013:4013:4013) (4301:4301:4301))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3850:3850:3850))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT d[0] (4426:4426:4426) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4762:4762:4762))
        (PORT d[1] (3230:3230:3230) (3356:3356:3356))
        (PORT d[2] (2728:2728:2728) (2885:2885:2885))
        (PORT d[3] (5258:5258:5258) (5349:5349:5349))
        (PORT d[4] (4634:4634:4634) (4754:4754:4754))
        (PORT d[5] (5410:5410:5410) (5615:5615:5615))
        (PORT d[6] (4312:4312:4312) (4468:4468:4468))
        (PORT d[7] (3236:3236:3236) (3334:3334:3334))
        (PORT d[8] (4690:4690:4690) (4637:4637:4637))
        (PORT d[9] (6276:6276:6276) (6354:6354:6354))
        (PORT d[10] (4592:4592:4592) (4643:4643:4643))
        (PORT d[11] (5060:5060:5060) (5312:5312:5312))
        (PORT d[12] (5494:5494:5494) (5482:5482:5482))
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT ena (4921:4921:4921) (5141:5141:5141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT d[0] (4921:4921:4921) (5141:5141:5141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2510:2510:2510))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5488:5488:5488) (5494:5494:5494))
        (PORT d[1] (4328:4328:4328) (4468:4468:4468))
        (PORT d[2] (3774:3774:3774) (3979:3979:3979))
        (PORT d[3] (3826:3826:3826) (4034:4034:4034))
        (PORT d[4] (5930:5930:5930) (6023:6023:6023))
        (PORT d[5] (4853:4853:4853) (5017:5017:5017))
        (PORT d[6] (5729:5729:5729) (5815:5815:5815))
        (PORT d[7] (4975:4975:4975) (5039:5039:5039))
        (PORT d[8] (5185:5185:5185) (5171:5171:5171))
        (PORT d[9] (5236:5236:5236) (5236:5236:5236))
        (PORT d[10] (5103:5103:5103) (5065:5065:5065))
        (PORT d[11] (5291:5291:5291) (5261:5261:5261))
        (PORT d[12] (5907:5907:5907) (5871:5871:5871))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4222:4222:4222))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT d[0] (4898:4898:4898) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5067:5067:5067) (5195:5195:5195))
        (PORT d[1] (3737:3737:3737) (3920:3920:3920))
        (PORT d[2] (3091:3091:3091) (3286:3286:3286))
        (PORT d[3] (4383:4383:4383) (4373:4373:4373))
        (PORT d[4] (3954:3954:3954) (3951:3951:3951))
        (PORT d[5] (4036:4036:4036) (4014:4014:4014))
        (PORT d[6] (4751:4751:4751) (4963:4963:4963))
        (PORT d[7] (3434:3434:3434) (3490:3490:3490))
        (PORT d[8] (3621:3621:3621) (3600:3600:3600))
        (PORT d[9] (4210:4210:4210) (4184:4184:4184))
        (PORT d[10] (4515:4515:4515) (4562:4562:4562))
        (PORT d[11] (4149:4149:4149) (4116:4116:4116))
        (PORT d[12] (3769:3769:3769) (3789:3789:3789))
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT ena (4810:4810:4810) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d[0] (4810:4810:4810) (4980:4980:4980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1861:1861:1861))
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3601:3601:3601))
        (PORT d[1] (3680:3680:3680) (3716:3716:3716))
        (PORT d[2] (3695:3695:3695) (3722:3722:3722))
        (PORT d[3] (4169:4169:4169) (4343:4343:4343))
        (PORT d[4] (3715:3715:3715) (3759:3759:3759))
        (PORT d[5] (3523:3523:3523) (3555:3555:3555))
        (PORT d[6] (4898:4898:4898) (4929:4929:4929))
        (PORT d[7] (3585:3585:3585) (3613:3613:3613))
        (PORT d[8] (3494:3494:3494) (3523:3523:3523))
        (PORT d[9] (3777:3777:3777) (3912:3912:3912))
        (PORT d[10] (3514:3514:3514) (3546:3546:3546))
        (PORT d[11] (3598:3598:3598) (3632:3632:3632))
        (PORT d[12] (3511:3511:3511) (3534:3534:3534))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (5096:5096:5096))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (PORT d[0] (5518:5518:5518) (5727:5727:5727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2802:2802:2802))
        (PORT d[1] (4440:4440:4440) (4632:4632:4632))
        (PORT d[2] (2661:2661:2661) (2700:2700:2700))
        (PORT d[3] (2710:2710:2710) (2710:2710:2710))
        (PORT d[4] (3016:3016:3016) (3002:3002:3002))
        (PORT d[5] (3804:3804:3804) (3847:3847:3847))
        (PORT d[6] (4311:4311:4311) (4405:4405:4405))
        (PORT d[7] (3192:3192:3192) (3323:3323:3323))
        (PORT d[8] (3519:3519:3519) (3499:3499:3499))
        (PORT d[9] (3624:3624:3624) (3588:3588:3588))
        (PORT d[10] (5083:5083:5083) (5078:5078:5078))
        (PORT d[11] (3458:3458:3458) (3441:3441:3441))
        (PORT d[12] (5943:5943:5943) (6098:6098:6098))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT ena (5065:5065:5065) (5179:5179:5179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT d[0] (5065:5065:5065) (5179:5179:5179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2020:2020:2020))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6187:6187:6187) (6185:6185:6185))
        (PORT d[1] (3918:3918:3918) (4004:4004:4004))
        (PORT d[2] (3711:3711:3711) (3874:3874:3874))
        (PORT d[3] (3791:3791:3791) (3972:3972:3972))
        (PORT d[4] (4283:4283:4283) (4455:4455:4455))
        (PORT d[5] (4513:4513:4513) (4648:4648:4648))
        (PORT d[6] (5373:5373:5373) (5459:5459:5459))
        (PORT d[7] (4018:4018:4018) (4208:4208:4208))
        (PORT d[8] (7088:7088:7088) (7174:7174:7174))
        (PORT d[9] (4509:4509:4509) (4518:4518:4518))
        (PORT d[10] (6769:6769:6769) (6798:6798:6798))
        (PORT d[11] (4089:4089:4089) (4421:4421:4421))
        (PORT d[12] (3251:3251:3251) (3505:3505:3505))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3564:3564:3564))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (4174:4174:4174) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3872:3872:3872))
        (PORT d[1] (3299:3299:3299) (3441:3441:3441))
        (PORT d[2] (2700:2700:2700) (2857:2857:2857))
        (PORT d[3] (3239:3239:3239) (3240:3240:3240))
        (PORT d[4] (4652:4652:4652) (4770:4770:4770))
        (PORT d[5] (3304:3304:3304) (3268:3268:3268))
        (PORT d[6] (3761:3761:3761) (3953:3953:3953))
        (PORT d[7] (2452:2452:2452) (2514:2514:2514))
        (PORT d[8] (2948:2948:2948) (2938:2938:2938))
        (PORT d[9] (5321:5321:5321) (5417:5417:5417))
        (PORT d[10] (3369:3369:3369) (3356:3356:3356))
        (PORT d[11] (3446:3446:3446) (3430:3430:3430))
        (PORT d[12] (3065:3065:3065) (3085:3085:3085))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT ena (4062:4062:4062) (4196:4196:4196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (4062:4062:4062) (4196:4196:4196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2653:2653:2653))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6972:6972:6972) (7098:7098:7098))
        (PORT d[1] (5113:5113:5113) (5373:5373:5373))
        (PORT d[2] (4665:4665:4665) (4845:4845:4845))
        (PORT d[3] (4336:4336:4336) (4599:4599:4599))
        (PORT d[4] (5564:5564:5564) (5653:5653:5653))
        (PORT d[5] (5303:5303:5303) (5518:5518:5518))
        (PORT d[6] (6416:6416:6416) (6495:6495:6495))
        (PORT d[7] (5591:5591:5591) (5644:5644:5644))
        (PORT d[8] (7091:7091:7091) (7198:7198:7198))
        (PORT d[9] (4094:4094:4094) (4376:4376:4376))
        (PORT d[10] (4852:4852:4852) (5167:5167:5167))
        (PORT d[11] (3196:3196:3196) (3447:3447:3447))
        (PORT d[12] (4026:4026:4026) (4359:4359:4359))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6999:6999:6999) (7062:7062:7062))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2503:2503:2503))
        (PORT d[0] (7621:7621:7621) (7693:7693:7693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (5013:5013:5013))
        (PORT d[1] (3250:3250:3250) (3385:3385:3385))
        (PORT d[2] (2446:2446:2446) (2610:2610:2610))
        (PORT d[3] (5218:5218:5218) (5260:5260:5260))
        (PORT d[4] (5012:5012:5012) (5132:5132:5132))
        (PORT d[5] (5497:5497:5497) (5697:5697:5697))
        (PORT d[6] (3914:3914:3914) (4072:4072:4072))
        (PORT d[7] (3559:3559:3559) (3651:3651:3651))
        (PORT d[8] (4740:4740:4740) (4691:4691:4691))
        (PORT d[9] (5897:5897:5897) (5979:5979:5979))
        (PORT d[10] (4542:4542:4542) (4588:4588:4588))
        (PORT d[11] (5069:5069:5069) (5321:5321:5321))
        (PORT d[12] (5471:5471:5471) (5457:5457:5457))
        (PORT clk (2430:2430:2430) (2421:2421:2421))
        (PORT ena (4913:4913:4913) (5132:5132:5132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2421:2421:2421))
        (PORT d[0] (4913:4913:4913) (5132:5132:5132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2516:2516:2516))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5754:5754:5754) (5742:5742:5742))
        (PORT d[1] (3964:3964:3964) (4121:4121:4121))
        (PORT d[2] (4165:4165:4165) (4371:4371:4371))
        (PORT d[3] (3817:3817:3817) (4024:4024:4024))
        (PORT d[4] (6343:6343:6343) (6459:6459:6459))
        (PORT d[5] (5593:5593:5593) (5743:5743:5743))
        (PORT d[6] (6080:6080:6080) (6161:6161:6161))
        (PORT d[7] (6005:6005:6005) (6098:6098:6098))
        (PORT d[8] (5247:5247:5247) (5233:5233:5233))
        (PORT d[9] (4640:4640:4640) (4860:4860:4860))
        (PORT d[10] (5179:5179:5179) (5155:5155:5155))
        (PORT d[11] (7334:7334:7334) (7325:7325:7325))
        (PORT d[12] (6281:6281:6281) (6241:6241:6241))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5564:5564:5564) (5626:5626:5626))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (6213:6213:6213) (6279:6279:6279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6259:6259:6259) (6443:6443:6443))
        (PORT d[1] (3614:3614:3614) (3785:3785:3785))
        (PORT d[2] (2845:2845:2845) (3072:3072:3072))
        (PORT d[3] (4359:4359:4359) (4356:4356:4356))
        (PORT d[4] (4977:4977:4977) (5115:5115:5115))
        (PORT d[5] (5606:5606:5606) (5692:5692:5692))
        (PORT d[6] (4709:4709:4709) (4915:4915:4915))
        (PORT d[7] (3501:3501:3501) (3557:3557:3557))
        (PORT d[8] (3974:3974:3974) (3949:3949:3949))
        (PORT d[9] (4213:4213:4213) (4189:4189:4189))
        (PORT d[10] (4526:4526:4526) (4567:4567:4567))
        (PORT d[11] (4465:4465:4465) (4435:4435:4435))
        (PORT d[12] (4101:4101:4101) (4115:4115:4115))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (4828:4828:4828) (5003:5003:5003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (4828:4828:4828) (5003:5003:5003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2524:2524:2524))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5380:5380:5380))
        (PORT d[1] (3967:3967:3967) (4118:4118:4118))
        (PORT d[2] (4166:4166:4166) (4373:4373:4373))
        (PORT d[3] (3841:3841:3841) (4049:4049:4049))
        (PORT d[4] (6318:6318:6318) (6433:6433:6433))
        (PORT d[5] (5609:5609:5609) (5760:5760:5760))
        (PORT d[6] (6067:6067:6067) (6146:6146:6146))
        (PORT d[7] (5974:5974:5974) (6064:6064:6064))
        (PORT d[8] (5517:5517:5517) (5502:5502:5502))
        (PORT d[9] (4955:4955:4955) (5166:5166:5166))
        (PORT d[10] (5166:5166:5166) (5140:5140:5140))
        (PORT d[11] (7372:7372:7372) (7366:7366:7366))
        (PORT d[12] (6273:6273:6273) (6232:6232:6232))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5054:5054:5054))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT d[0] (5535:5535:5535) (5662:5662:5662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6426:6426:6426))
        (PORT d[1] (3715:3715:3715) (3894:3894:3894))
        (PORT d[2] (3104:3104:3104) (3315:3315:3315))
        (PORT d[3] (4427:4427:4427) (4424:4424:4424))
        (PORT d[4] (5065:5065:5065) (5225:5225:5225))
        (PORT d[5] (5587:5587:5587) (5673:5673:5673))
        (PORT d[6] (4403:4403:4403) (4612:4612:4612))
        (PORT d[7] (3512:3512:3512) (3567:3567:3567))
        (PORT d[8] (3966:3966:3966) (3940:3940:3940))
        (PORT d[9] (4230:4230:4230) (4208:4208:4208))
        (PORT d[10] (4486:4486:4486) (4525:4525:4525))
        (PORT d[11] (4451:4451:4451) (4419:4419:4419))
        (PORT d[12] (4100:4100:4100) (4115:4115:4115))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT ena (4821:4821:4821) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (4821:4821:4821) (4995:4995:4995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2536:2536:2536))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5126:5126:5126) (5120:5120:5120))
        (PORT d[1] (4287:4287:4287) (4428:4428:4428))
        (PORT d[2] (4158:4158:4158) (4364:4364:4364))
        (PORT d[3] (3814:3814:3814) (4021:4021:4021))
        (PORT d[4] (5218:5218:5218) (5321:5321:5321))
        (PORT d[5] (5537:5537:5537) (5675:5675:5675))
        (PORT d[6] (5769:5769:5769) (5859:5859:5859))
        (PORT d[7] (5977:5977:5977) (6068:6068:6068))
        (PORT d[8] (4915:4915:4915) (4914:4914:4914))
        (PORT d[9] (5024:5024:5024) (5239:5239:5239))
        (PORT d[10] (4849:4849:4849) (4816:4816:4816))
        (PORT d[11] (4985:4985:4985) (4964:4964:4964))
        (PORT d[12] (4946:4946:4946) (4929:4929:4929))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3861:3861:3861))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT d[0] (4411:4411:4411) (4492:4492:4492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6275:6275:6275) (6460:6460:6460))
        (PORT d[1] (3702:3702:3702) (3881:3881:3881))
        (PORT d[2] (3519:3519:3519) (3728:3728:3728))
        (PORT d[3] (4127:4127:4127) (4131:4131:4131))
        (PORT d[4] (3633:3633:3633) (3632:3632:3632))
        (PORT d[5] (5557:5557:5557) (5639:5639:5639))
        (PORT d[6] (4398:4398:4398) (4610:4610:4610))
        (PORT d[7] (3150:3150:3150) (3207:3207:3207))
        (PORT d[8] (3603:3603:3603) (3581:3581:3581))
        (PORT d[9] (3766:3766:3766) (3734:3734:3734))
        (PORT d[10] (4045:4045:4045) (4011:4011:4011))
        (PORT d[11] (4112:4112:4112) (4085:4085:4085))
        (PORT d[12] (4126:4126:4126) (4141:4141:4141))
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT ena (4835:4835:4835) (5008:5008:5008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d[0] (4835:4835:4835) (5008:5008:5008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2483:2483:2483))
        (PORT clk (2483:2483:2483) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6279:6279:6279) (6370:6370:6370))
        (PORT d[1] (4506:4506:4506) (4712:4712:4712))
        (PORT d[2] (4666:4666:4666) (4846:4846:4846))
        (PORT d[3] (4254:4254:4254) (4513:4513:4513))
        (PORT d[4] (5574:5574:5574) (5664:5664:5664))
        (PORT d[5] (5297:5297:5297) (5509:5509:5509))
        (PORT d[6] (6383:6383:6383) (6461:6461:6461))
        (PORT d[7] (5550:5550:5550) (5600:5600:5600))
        (PORT d[8] (7109:7109:7109) (7217:7217:7217))
        (PORT d[9] (4086:4086:4086) (4367:4367:4367))
        (PORT d[10] (5250:5250:5250) (5554:5554:5554))
        (PORT d[11] (3547:3547:3547) (3783:3783:3783))
        (PORT d[12] (4013:4013:4013) (4346:4346:4346))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4358:4358:4358))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (PORT d[0] (4924:4924:4924) (4989:4989:4989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (5048:5048:5048))
        (PORT d[1] (3620:3620:3620) (3763:3763:3763))
        (PORT d[2] (2705:2705:2705) (2863:2863:2863))
        (PORT d[3] (5192:5192:5192) (5232:5232:5232))
        (PORT d[4] (4958:4958:4958) (5067:5067:5067))
        (PORT d[5] (5464:5464:5464) (5661:5661:5661))
        (PORT d[6] (4267:4267:4267) (4418:4418:4418))
        (PORT d[7] (3243:3243:3243) (3343:3343:3343))
        (PORT d[8] (4706:4706:4706) (4655:4655:4655))
        (PORT d[9] (5935:5935:5935) (6022:6022:6022))
        (PORT d[10] (4558:4558:4558) (4606:4606:4606))
        (PORT d[11] (5068:5068:5068) (5320:5320:5320))
        (PORT d[12] (5517:5517:5517) (5509:5509:5509))
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT ena (4921:4921:4921) (5140:5140:5140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d[0] (4921:4921:4921) (5140:5140:5140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2516:2516:2516))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6272:6272:6272) (6362:6362:6362))
        (PORT d[1] (4841:4841:4841) (5039:5039:5039))
        (PORT d[2] (4251:4251:4251) (4433:4433:4433))
        (PORT d[3] (4359:4359:4359) (4622:4622:4622))
        (PORT d[4] (6154:6154:6154) (6225:6225:6225))
        (PORT d[5] (5257:5257:5257) (5469:5469:5469))
        (PORT d[6] (6059:6059:6059) (6141:6141:6141))
        (PORT d[7] (5598:5598:5598) (5645:5645:5645))
        (PORT d[8] (6735:6735:6735) (6844:6844:6844))
        (PORT d[9] (4006:4006:4006) (4287:4287:4287))
        (PORT d[10] (4857:4857:4857) (5173:5173:5173))
        (PORT d[11] (3599:3599:3599) (3837:3837:3837))
        (PORT d[12] (6365:6365:6365) (6312:6312:6312))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4898:4898:4898))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT d[0] (5297:5297:5297) (5529:5529:5529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5103:5103:5103))
        (PORT d[1] (3613:3613:3613) (3757:3757:3757))
        (PORT d[2] (2731:2731:2731) (2875:2875:2875))
        (PORT d[3] (5530:5530:5530) (5566:5566:5566))
        (PORT d[4] (4637:4637:4637) (4742:4742:4742))
        (PORT d[5] (5445:5445:5445) (5642:5642:5642))
        (PORT d[6] (4161:4161:4161) (4391:4391:4391))
        (PORT d[7] (3253:3253:3253) (3353:3353:3353))
        (PORT d[8] (4400:4400:4400) (4357:4357:4357))
        (PORT d[9] (6322:6322:6322) (6406:6406:6406))
        (PORT d[10] (4593:4593:4593) (4644:4644:4644))
        (PORT d[11] (5046:5046:5046) (5295:5295:5295))
        (PORT d[12] (5526:5526:5526) (5519:5519:5519))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT ena (5286:5286:5286) (5503:5503:5503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT d[0] (5286:5286:5286) (5503:5503:5503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2534:2534:2534))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7374:7374:7374) (7506:7506:7506))
        (PORT d[1] (5127:5127:5127) (5385:5385:5385))
        (PORT d[2] (3901:3901:3901) (4114:4114:4114))
        (PORT d[3] (4683:4683:4683) (4939:4939:4939))
        (PORT d[4] (5120:5120:5120) (5373:5373:5373))
        (PORT d[5] (5614:5614:5614) (5819:5819:5819))
        (PORT d[6] (6342:6342:6342) (6449:6449:6449))
        (PORT d[7] (5970:5970:5970) (6027:6027:6027))
        (PORT d[8] (7972:7972:7972) (8196:8196:8196))
        (PORT d[9] (4789:4789:4789) (5062:5062:5062))
        (PORT d[10] (4890:4890:4890) (5204:5204:5204))
        (PORT d[11] (6555:6555:6555) (6470:6470:6470))
        (PORT d[12] (4048:4048:4048) (4379:4379:4379))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (5082:5082:5082))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT d[0] (5501:5501:5501) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5494:5494:5494))
        (PORT d[1] (3248:3248:3248) (3388:3388:3388))
        (PORT d[2] (3212:3212:3212) (3360:3360:3360))
        (PORT d[3] (4878:4878:4878) (4923:4923:4923))
        (PORT d[4] (5396:5396:5396) (5520:5520:5520))
        (PORT d[5] (5410:5410:5410) (5608:5608:5608))
        (PORT d[6] (4098:4098:4098) (4332:4332:4332))
        (PORT d[7] (3342:3342:3342) (3514:3514:3514))
        (PORT d[8] (5505:5505:5505) (5452:5452:5452))
        (PORT d[9] (5678:5678:5678) (5774:5774:5774))
        (PORT d[10] (4608:4608:4608) (4668:4668:4668))
        (PORT d[11] (5188:5188:5188) (5249:5249:5249))
        (PORT d[12] (5548:5548:5548) (5540:5540:5540))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT ena (5246:5246:5246) (5450:5450:5450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d[0] (5246:5246:5246) (5450:5450:5450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2831:2831:2831))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7023:7023:7023) (7154:7154:7154))
        (PORT d[1] (4858:4858:4858) (5092:5092:5092))
        (PORT d[2] (4249:4249:4249) (4460:4460:4460))
        (PORT d[3] (4661:4661:4661) (4952:4952:4952))
        (PORT d[4] (5017:5017:5017) (5259:5259:5259))
        (PORT d[5] (5287:5287:5287) (5503:5503:5503))
        (PORT d[6] (6365:6365:6365) (6475:6475:6475))
        (PORT d[7] (6288:6288:6288) (6342:6342:6342))
        (PORT d[8] (7817:7817:7817) (7920:7920:7920))
        (PORT d[9] (4281:4281:4281) (4508:4508:4508))
        (PORT d[10] (4910:4910:4910) (5193:5193:5193))
        (PORT d[11] (3571:3571:3571) (3859:3859:3859))
        (PORT d[12] (4084:4084:4084) (4419:4419:4419))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6249:6249:6249) (6330:6330:6330))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (6871:6871:6871) (6961:6961:6961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5543:5543:5543))
        (PORT d[1] (3600:3600:3600) (3735:3735:3735))
        (PORT d[2] (3221:3221:3221) (3370:3370:3370))
        (PORT d[3] (5189:5189:5189) (5225:5225:5225))
        (PORT d[4] (5733:5733:5733) (5952:5952:5952))
        (PORT d[5] (5102:5102:5102) (5263:5263:5263))
        (PORT d[6] (4456:4456:4456) (4683:4683:4683))
        (PORT d[7] (3335:3335:3335) (3507:3507:3507))
        (PORT d[8] (5482:5482:5482) (5426:5426:5426))
        (PORT d[9] (5672:5672:5672) (5767:5767:5767))
        (PORT d[10] (4971:4971:4971) (5020:5020:5020))
        (PORT d[11] (5193:5193:5193) (5251:5251:5251))
        (PORT d[12] (5864:5864:5864) (5849:5849:5849))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT ena (5229:5229:5229) (5441:5441:5441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT d[0] (5229:5229:5229) (5441:5441:5441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2875:2875:2875))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7281:7281:7281) (7401:7401:7401))
        (PORT d[1] (5153:5153:5153) (5377:5377:5377))
        (PORT d[2] (5494:5494:5494) (5885:5885:5885))
        (PORT d[3] (5404:5404:5404) (5686:5686:5686))
        (PORT d[4] (6244:6244:6244) (6356:6356:6356))
        (PORT d[5] (5659:5659:5659) (5899:5899:5899))
        (PORT d[6] (6675:6675:6675) (6772:6772:6772))
        (PORT d[7] (6679:6679:6679) (6738:6738:6738))
        (PORT d[8] (8299:8299:8299) (8522:8522:8522))
        (PORT d[9] (3919:3919:3919) (4147:4147:4147))
        (PORT d[10] (4519:4519:4519) (4800:4800:4800))
        (PORT d[11] (4271:4271:4271) (4555:4555:4555))
        (PORT d[12] (4429:4429:4429) (4763:4763:4763))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4965:4965:4965))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (5518:5518:5518) (5596:5596:5596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5323:5323:5323) (5538:5538:5538))
        (PORT d[1] (4637:4637:4637) (4816:4816:4816))
        (PORT d[2] (3699:3699:3699) (4003:4003:4003))
        (PORT d[3] (5492:5492:5492) (5544:5544:5544))
        (PORT d[4] (6060:6060:6060) (6269:6269:6269))
        (PORT d[5] (4958:4958:4958) (5090:5090:5090))
        (PORT d[6] (5242:5242:5242) (5465:5465:5465))
        (PORT d[7] (3637:3637:3637) (3804:3804:3804))
        (PORT d[8] (6452:6452:6452) (6364:6364:6364))
        (PORT d[9] (6020:6020:6020) (6110:6110:6110))
        (PORT d[10] (5521:5521:5521) (5559:5559:5559))
        (PORT d[11] (5177:5177:5177) (5215:5215:5215))
        (PORT d[12] (6829:6829:6829) (6808:6808:6808))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT ena (5287:5287:5287) (5532:5532:5532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (5287:5287:5287) (5532:5532:5532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2766:2766:2766))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (6791:6791:6791))
        (PORT d[1] (5133:5133:5133) (5357:5357:5357))
        (PORT d[2] (3876:3876:3876) (4088:4088:4088))
        (PORT d[3] (4727:4727:4727) (4986:4986:4986))
        (PORT d[4] (5472:5472:5472) (5698:5698:5698))
        (PORT d[5] (5280:5280:5280) (5495:5495:5495))
        (PORT d[6] (6341:6341:6341) (6448:6448:6448))
        (PORT d[7] (5976:5976:5976) (6037:6037:6037))
        (PORT d[8] (7772:7772:7772) (7872:7872:7872))
        (PORT d[9] (4830:4830:4830) (5105:5105:5105))
        (PORT d[10] (4884:4884:4884) (5165:5165:5165))
        (PORT d[11] (6588:6588:6588) (6505:6505:6505))
        (PORT d[12] (4084:4084:4084) (4419:4419:4419))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4252:4252:4252))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (4758:4758:4758) (4883:4883:4883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5507:5507:5507))
        (PORT d[1] (3956:3956:3956) (4061:4061:4061))
        (PORT d[2] (3182:3182:3182) (3343:3343:3343))
        (PORT d[3] (5152:5152:5152) (5187:5187:5187))
        (PORT d[4] (5375:5375:5375) (5499:5499:5499))
        (PORT d[5] (5416:5416:5416) (5614:5614:5614))
        (PORT d[6] (4414:4414:4414) (4638:4638:4638))
        (PORT d[7] (3310:3310:3310) (3478:3478:3478))
        (PORT d[8] (5507:5507:5507) (5452:5452:5452))
        (PORT d[9] (6605:6605:6605) (6682:6682:6682))
        (PORT d[10] (4939:4939:4939) (4986:4986:4986))
        (PORT d[11] (5192:5192:5192) (5250:5250:5250))
        (PORT d[12] (5850:5850:5850) (5833:5833:5833))
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT ena (4912:4912:4912) (5131:5131:5131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT d[0] (4912:4912:4912) (5131:5131:5131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2878:2878:2878))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7711:7711:7711) (7838:7838:7838))
        (PORT d[1] (4431:4431:4431) (4630:4630:4630))
        (PORT d[2] (3861:3861:3861) (4063:4063:4063))
        (PORT d[3] (4359:4359:4359) (4624:4624:4624))
        (PORT d[4] (5543:5543:5543) (5790:5790:5790))
        (PORT d[5] (5263:5263:5263) (5484:5484:5484))
        (PORT d[6] (6404:6404:6404) (6486:6486:6486))
        (PORT d[7] (5605:5605:5605) (5663:5663:5663))
        (PORT d[8] (7481:7481:7481) (7588:7588:7588))
        (PORT d[9] (3896:3896:3896) (4147:4147:4147))
        (PORT d[10] (4861:4861:4861) (5180:5180:5180))
        (PORT d[11] (6243:6243:6243) (6172:6172:6172))
        (PORT d[12] (4064:4064:4064) (4401:4401:4401))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3729:3729:3729))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT d[0] (4274:4274:4274) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (5109:5109:5109))
        (PORT d[1] (3585:3585:3585) (3721:3721:3721))
        (PORT d[2] (2785:2785:2785) (2945:2945:2945))
        (PORT d[3] (5193:5193:5193) (5231:5231:5231))
        (PORT d[4] (5010:5010:5010) (5132:5132:5132))
        (PORT d[5] (5451:5451:5451) (5608:5608:5608))
        (PORT d[6] (4482:4482:4482) (4707:4707:4707))
        (PORT d[7] (3581:3581:3581) (3675:3675:3675))
        (PORT d[8] (5095:5095:5095) (5042:5042:5042))
        (PORT d[9] (6274:6274:6274) (6361:6361:6361))
        (PORT d[10] (4551:4551:4551) (4598:4598:4598))
        (PORT d[11] (5132:5132:5132) (5181:5181:5181))
        (PORT d[12] (5495:5495:5495) (5479:5479:5479))
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT ena (4878:4878:4878) (5102:5102:5102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT d[0] (4878:4878:4878) (5102:5102:5102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2863:2863:2863))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7571:7571:7571) (7666:7666:7666))
        (PORT d[1] (5077:5077:5077) (5296:5296:5296))
        (PORT d[2] (5817:5817:5817) (6195:6195:6195))
        (PORT d[3] (5099:5099:5099) (5393:5393:5393))
        (PORT d[4] (6249:6249:6249) (6362:6362:6362))
        (PORT d[5] (5935:5935:5935) (6164:6164:6164))
        (PORT d[6] (6656:6656:6656) (6753:6753:6753))
        (PORT d[7] (7074:7074:7074) (7129:7129:7129))
        (PORT d[8] (8344:8344:8344) (8571:8571:8571))
        (PORT d[9] (3906:3906:3906) (4117:4117:4117))
        (PORT d[10] (5513:5513:5513) (5781:5781:5781))
        (PORT d[11] (4530:4530:4530) (4797:4797:4797))
        (PORT d[12] (4779:4779:4779) (5104:5104:5104))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4810:4810:4810))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (5380:5380:5380) (5441:5441:5441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5548:5548:5548))
        (PORT d[1] (4646:4646:4646) (4826:4826:4826))
        (PORT d[2] (3968:3968:3968) (4257:4257:4257))
        (PORT d[3] (5823:5823:5823) (5869:5869:5869))
        (PORT d[4] (6053:6053:6053) (6262:6262:6262))
        (PORT d[5] (4970:4970:4970) (5107:5107:5107))
        (PORT d[6] (5489:5489:5489) (5700:5700:5700))
        (PORT d[7] (3912:3912:3912) (4064:4064:4064))
        (PORT d[8] (6459:6459:6459) (6372:6372:6372))
        (PORT d[9] (6027:6027:6027) (6118:6118:6118))
        (PORT d[10] (5182:5182:5182) (5228:5228:5228))
        (PORT d[11] (5478:5478:5478) (5508:5508:5508))
        (PORT d[12] (6590:6590:6590) (6575:6575:6575))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT ena (5315:5315:5315) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT d[0] (5315:5315:5315) (5544:5544:5544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2878:2878:2878))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6622:6622:6622) (6744:6744:6744))
        (PORT d[1] (4449:4449:4449) (4649:4649:4649))
        (PORT d[2] (3852:3852:3852) (4060:4060:4060))
        (PORT d[3] (4360:4360:4360) (4625:4625:4625))
        (PORT d[4] (5503:5503:5503) (5750:5750:5750))
        (PORT d[5] (5246:5246:5246) (5457:5457:5457))
        (PORT d[6] (6693:6693:6693) (6793:6793:6793))
        (PORT d[7] (5920:5920:5920) (5972:5972:5972))
        (PORT d[8] (7463:7463:7463) (7569:7569:7569))
        (PORT d[9] (4445:4445:4445) (4725:4725:4725))
        (PORT d[10] (5227:5227:5227) (5540:5540:5540))
        (PORT d[11] (6536:6536:6536) (6450:6450:6450))
        (PORT d[12] (4054:4054:4054) (4389:4389:4389))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4491:4491:4491))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT d[0] (5091:5091:5091) (5122:5122:5122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5416:5416:5416))
        (PORT d[1] (3235:3235:3235) (3377:3377:3377))
        (PORT d[2] (2793:2793:2793) (2954:2954:2954))
        (PORT d[3] (4853:4853:4853) (4897:4897:4897))
        (PORT d[4] (5333:5333:5333) (5446:5446:5446))
        (PORT d[5] (5456:5456:5456) (5615:5615:5615))
        (PORT d[6] (4444:4444:4444) (4665:4665:4665))
        (PORT d[7] (3587:3587:3587) (3681:3681:3681))
        (PORT d[8] (5129:5129:5129) (5078:5078:5078))
        (PORT d[9] (6601:6601:6601) (6678:6678:6678))
        (PORT d[10] (4567:4567:4567) (4617:4617:4617))
        (PORT d[11] (4838:4838:4838) (4898:4898:4898))
        (PORT d[12] (5509:5509:5509) (5495:5495:5495))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT ena (4890:4890:4890) (5105:5105:5105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT d[0] (4890:4890:4890) (5105:5105:5105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2465:2465:2465))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (5833:5833:5833))
        (PORT d[1] (4639:4639:4639) (4778:4778:4778))
        (PORT d[2] (4098:4098:4098) (4298:4298:4298))
        (PORT d[3] (3752:3752:3752) (3936:3936:3936))
        (PORT d[4] (5653:5653:5653) (5760:5760:5760))
        (PORT d[5] (5172:5172:5172) (5324:5324:5324))
        (PORT d[6] (5715:5715:5715) (5798:5798:5798))
        (PORT d[7] (5013:5013:5013) (5084:5084:5084))
        (PORT d[8] (5284:5284:5284) (5275:5275:5275))
        (PORT d[9] (5260:5260:5260) (5263:5263:5263))
        (PORT d[10] (5150:5150:5150) (5115:5115:5115))
        (PORT d[11] (5355:5355:5355) (5332:5332:5332))
        (PORT d[12] (5875:5875:5875) (5842:5842:5842))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4528:4528:4528))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT d[0] (4492:4492:4492) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4811:4811:4811) (4946:4946:4946))
        (PORT d[1] (4069:4069:4069) (4241:4241:4241))
        (PORT d[2] (3121:3121:3121) (3316:3316:3316))
        (PORT d[3] (4430:4430:4430) (4419:4419:4419))
        (PORT d[4] (3970:3970:3970) (3972:3972:3972))
        (PORT d[5] (3991:3991:3991) (3968:3968:3968))
        (PORT d[6] (4734:4734:4734) (4944:4944:4944))
        (PORT d[7] (3155:3155:3155) (3211:3211:3211))
        (PORT d[8] (3607:3607:3607) (3585:3585:3585))
        (PORT d[9] (4510:4510:4510) (4485:4485:4485))
        (PORT d[10] (4554:4554:4554) (4608:4608:4608))
        (PORT d[11] (4095:4095:4095) (4067:4067:4067))
        (PORT d[12] (3769:3769:3769) (3788:3788:3788))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT ena (4397:4397:4397) (4525:4525:4525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (4397:4397:4397) (4525:4525:4525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2527:2527:2527))
        (PORT clk (2483:2483:2483) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7712:7712:7712) (7839:7839:7839))
        (PORT d[1] (4499:4499:4499) (4703:4703:4703))
        (PORT d[2] (3839:3839:3839) (4041:4041:4041))
        (PORT d[3] (4325:4325:4325) (4588:4588:4588))
        (PORT d[4] (5289:5289:5289) (5390:5390:5390))
        (PORT d[5] (5284:5284:5284) (5497:5497:5497))
        (PORT d[6] (6428:6428:6428) (6504:6504:6504))
        (PORT d[7] (5599:5599:5599) (5653:5653:5653))
        (PORT d[8] (7091:7091:7091) (7199:7199:7199))
        (PORT d[9] (4126:4126:4126) (4413:4413:4413))
        (PORT d[10] (5235:5235:5235) (5548:5548:5548))
        (PORT d[11] (5634:5634:5634) (5575:5575:5575))
        (PORT d[12] (4032:4032:4032) (4366:4366:4366))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (5072:5072:5072))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (PORT d[0] (5214:5214:5214) (5435:5435:5435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5390:5390:5390))
        (PORT d[1] (3292:3292:3292) (3437:3437:3437))
        (PORT d[2] (2780:2780:2780) (2924:2924:2924))
        (PORT d[3] (5183:5183:5183) (5222:5222:5222))
        (PORT d[4] (5029:5029:5029) (5153:5153:5153))
        (PORT d[5] (5421:5421:5421) (5620:5620:5620))
        (PORT d[6] (4483:4483:4483) (4708:4708:4708))
        (PORT d[7] (3571:3571:3571) (3663:3663:3663))
        (PORT d[8] (4715:4715:4715) (4665:4665:4665))
        (PORT d[9] (6242:6242:6242) (6324:6324:6324))
        (PORT d[10] (4503:4503:4503) (4559:4559:4559))
        (PORT d[11] (5176:5176:5176) (5230:5230:5230))
        (PORT d[12] (5165:5165:5165) (5158:5158:5158))
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT ena (5200:5200:5200) (5405:5405:5405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d[0] (5200:5200:5200) (5405:5405:5405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2876:2876:2876))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7025:7025:7025) (7154:7154:7154))
        (PORT d[1] (5141:5141:5141) (5360:5360:5360))
        (PORT d[2] (4248:4248:4248) (4460:4460:4460))
        (PORT d[3] (5041:5041:5041) (5333:5333:5333))
        (PORT d[4] (6241:6241:6241) (6354:6354:6354))
        (PORT d[5] (5649:5649:5649) (5858:5858:5858))
        (PORT d[6] (6477:6477:6477) (6626:6626:6626))
        (PORT d[7] (6343:6343:6343) (6406:6406:6406))
        (PORT d[8] (7947:7947:7947) (8172:8172:8172))
        (PORT d[9] (4262:4262:4262) (4488:4488:4488))
        (PORT d[10] (4897:4897:4897) (5184:5184:5184))
        (PORT d[11] (3960:3960:3960) (4238:4238:4238))
        (PORT d[12] (4065:4065:4065) (4403:4403:4403))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4149:4149:4149))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (4700:4700:4700) (4780:4780:4780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5517:5517:5517))
        (PORT d[1] (4249:4249:4249) (4433:4433:4433))
        (PORT d[2] (3661:3661:3661) (3957:3957:3957))
        (PORT d[3] (5427:5427:5427) (5487:5487:5487))
        (PORT d[4] (5732:5732:5732) (5850:5850:5850))
        (PORT d[5] (4718:4718:4718) (4882:4882:4882))
        (PORT d[6] (4841:4841:4841) (5065:5065:5065))
        (PORT d[7] (3316:3316:3316) (3487:3487:3487))
        (PORT d[8] (6424:6424:6424) (6336:6336:6336))
        (PORT d[9] (5622:5622:5622) (5712:5712:5712))
        (PORT d[10] (5221:5221:5221) (5283:5283:5283))
        (PORT d[11] (5543:5543:5543) (5596:5596:5596))
        (PORT d[12] (6495:6495:6495) (6479:6479:6479))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (5289:5289:5289) (5533:5533:5533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (5289:5289:5289) (5533:5533:5533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2835:2835:2835))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7014:7014:7014) (7144:7144:7144))
        (PORT d[1] (4850:4850:4850) (5084:5084:5084))
        (PORT d[2] (4275:4275:4275) (4489:4489:4489))
        (PORT d[3] (5048:5048:5048) (5341:5341:5341))
        (PORT d[4] (5137:5137:5137) (5390:5390:5390))
        (PORT d[5] (5643:5643:5643) (5852:5852:5852))
        (PORT d[6] (6131:6131:6131) (6287:6287:6287))
        (PORT d[7] (6337:6337:6337) (6396:6396:6396))
        (PORT d[8] (7792:7792:7792) (7893:7893:7893))
        (PORT d[9] (5163:5163:5163) (5430:5430:5430))
        (PORT d[10] (4554:4554:4554) (4841:4841:4841))
        (PORT d[11] (3998:3998:3998) (4277:4277:4277))
        (PORT d[12] (4050:4050:4050) (4385:4385:4385))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7318:7318:7318) (7388:7388:7388))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT d[0] (7940:7940:7940) (8019:8019:8019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (5131:5131:5131))
        (PORT d[1] (4004:4004:4004) (4199:4199:4199))
        (PORT d[2] (3553:3553:3553) (3696:3696:3696))
        (PORT d[3] (5195:5195:5195) (5231:5231:5231))
        (PORT d[4] (5753:5753:5753) (5873:5873:5873))
        (PORT d[5] (5081:5081:5081) (5240:5240:5240))
        (PORT d[6] (4496:4496:4496) (4729:4729:4729))
        (PORT d[7] (3206:3206:3206) (3374:3374:3374))
        (PORT d[8] (6124:6124:6124) (6047:6047:6047))
        (PORT d[9] (5329:5329:5329) (5422:5422:5422))
        (PORT d[10] (4923:4923:4923) (4971:4971:4971))
        (PORT d[11] (5542:5542:5542) (5595:5595:5595))
        (PORT d[12] (5904:5904:5904) (5893:5893:5893))
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT ena (5247:5247:5247) (5459:5459:5459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT d[0] (5247:5247:5247) (5459:5459:5459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2865:2865:2865))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7269:7269:7269) (7387:7387:7387))
        (PORT d[1] (4826:4826:4826) (5059:5059:5059))
        (PORT d[2] (4624:4624:4624) (4831:4831:4831))
        (PORT d[3] (5103:5103:5103) (5396:5396:5396))
        (PORT d[4] (6207:6207:6207) (6317:6317:6317))
        (PORT d[5] (5627:5627:5627) (5863:5863:5863))
        (PORT d[6] (6531:6531:6531) (6687:6687:6687))
        (PORT d[7] (6955:6955:6955) (7014:7014:7014))
        (PORT d[8] (8028:8028:8028) (8263:8263:8263))
        (PORT d[9] (3966:3966:3966) (4200:4200:4200))
        (PORT d[10] (5189:5189:5189) (5467:5467:5467))
        (PORT d[11] (4284:4284:4284) (4566:4566:4566))
        (PORT d[12] (4426:4426:4426) (4754:4754:4754))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6157:6157:6157) (6193:6193:6193))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (6779:6779:6779) (6824:6824:6824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5523:5523:5523))
        (PORT d[1] (4297:4297:4297) (4486:4486:4486))
        (PORT d[2] (3691:3691:3691) (3994:3994:3994))
        (PORT d[3] (5492:5492:5492) (5543:5543:5543))
        (PORT d[4] (6353:6353:6353) (6550:6550:6550))
        (PORT d[5] (4556:4556:4556) (4705:4705:4705))
        (PORT d[6] (5208:5208:5208) (5428:5428:5428))
        (PORT d[7] (3305:3305:3305) (3475:3475:3475))
        (PORT d[8] (6438:6438:6438) (6350:6350:6350))
        (PORT d[9] (5975:5975:5975) (6059:6059:6059))
        (PORT d[10] (5539:5539:5539) (5579:5579:5579))
        (PORT d[11] (5488:5488:5488) (5520:5520:5520))
        (PORT d[12] (6547:6547:6547) (6528:6528:6528))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT ena (5278:5278:5278) (5525:5525:5525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (5278:5278:5278) (5525:5525:5525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2825:2825:2825))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7022:7022:7022) (7153:7153:7153))
        (PORT d[1] (5151:5151:5151) (5355:5355:5355))
        (PORT d[2] (4239:4239:4239) (4451:4451:4451))
        (PORT d[3] (5102:5102:5102) (5398:5398:5398))
        (PORT d[4] (5416:5416:5416) (5654:5654:5654))
        (PORT d[5] (5630:5630:5630) (5838:5838:5838))
        (PORT d[6] (6319:6319:6319) (6423:6423:6423))
        (PORT d[7] (6329:6329:6329) (6387:6387:6387))
        (PORT d[8] (7791:7791:7791) (7892:7892:7892))
        (PORT d[9] (4843:4843:4843) (5122:5122:5122))
        (PORT d[10] (5224:5224:5224) (5500:5500:5500))
        (PORT d[11] (3912:3912:3912) (4185:4185:4185))
        (PORT d[12] (4044:4044:4044) (4378:4378:4378))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4781:4781:4781))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT d[0] (5272:5272:5272) (5412:5412:5412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5334:5334:5334) (5552:5552:5552))
        (PORT d[1] (3933:3933:3933) (4057:4057:4057))
        (PORT d[2] (3680:3680:3680) (3978:3978:3978))
        (PORT d[3] (5194:5194:5194) (5230:5230:5230))
        (PORT d[4] (5738:5738:5738) (5855:5855:5855))
        (PORT d[5] (5069:5069:5069) (5229:5229:5229))
        (PORT d[6] (4464:4464:4464) (4692:4692:4692))
        (PORT d[7] (3316:3316:3316) (3484:3484:3484))
        (PORT d[8] (6125:6125:6125) (6047:6047:6047))
        (PORT d[9] (5692:5692:5692) (5787:5787:5787))
        (PORT d[10] (4948:4948:4948) (4998:4998:4998))
        (PORT d[11] (5472:5472:5472) (5525:5525:5525))
        (PORT d[12] (5871:5871:5871) (5857:5857:5857))
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT ena (5241:5241:5241) (5453:5453:5453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT d[0] (5241:5241:5241) (5453:5453:5453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2490:2490:2490))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5804:5804:5804) (5807:5807:5807))
        (PORT d[1] (4340:4340:4340) (4486:4486:4486))
        (PORT d[2] (5244:5244:5244) (5478:5478:5478))
        (PORT d[3] (4156:4156:4156) (4357:4357:4357))
        (PORT d[4] (6002:6002:6002) (6124:6124:6124))
        (PORT d[5] (5979:5979:5979) (6125:6125:6125))
        (PORT d[6] (6142:6142:6142) (6310:6310:6310))
        (PORT d[7] (5662:5662:5662) (5762:5762:5762))
        (PORT d[8] (5636:5636:5636) (5622:5622:5622))
        (PORT d[9] (4618:4618:4618) (4836:4836:4836))
        (PORT d[10] (5520:5520:5520) (5489:5489:5489))
        (PORT d[11] (7028:7028:7028) (7029:7029:7029))
        (PORT d[12] (6645:6645:6645) (6604:6604:6604))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3807:3807:3807))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (4357:4357:4357) (4438:4438:4438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6137:6137:6137))
        (PORT d[1] (3681:3681:3681) (3861:3861:3861))
        (PORT d[2] (3253:3253:3253) (3479:3479:3479))
        (PORT d[3] (4840:4840:4840) (4834:4834:4834))
        (PORT d[4] (4992:4992:4992) (5148:5148:5148))
        (PORT d[5] (5184:5184:5184) (5271:5271:5271))
        (PORT d[6] (4758:4758:4758) (4969:4969:4969))
        (PORT d[7] (3854:3854:3854) (3903:3903:3903))
        (PORT d[8] (4321:4321:4321) (4294:4294:4294))
        (PORT d[9] (4581:4581:4581) (4558:4558:4558))
        (PORT d[10] (4891:4891:4891) (4968:4968:4968))
        (PORT d[11] (5445:5445:5445) (5441:5441:5441))
        (PORT d[12] (4451:4451:4451) (4469:4469:4469))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (4814:4814:4814) (4986:4986:4986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (4814:4814:4814) (4986:4986:4986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2134:2134:2134))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1883:1883:1883))
        (PORT d[1] (1603:1603:1603) (1645:1645:1645))
        (PORT d[2] (1602:1602:1602) (1649:1649:1649))
        (PORT d[3] (1878:1878:1878) (1901:1901:1901))
        (PORT d[4] (1661:1661:1661) (1707:1707:1707))
        (PORT d[5] (1524:1524:1524) (1572:1572:1572))
        (PORT d[6] (1549:1549:1549) (1596:1596:1596))
        (PORT d[7] (1524:1524:1524) (1565:1565:1565))
        (PORT d[8] (1777:1777:1777) (1815:1815:1815))
        (PORT d[9] (2315:2315:2315) (2368:2368:2368))
        (PORT d[10] (2776:2776:2776) (2799:2799:2799))
        (PORT d[11] (1610:1610:1610) (1661:1661:1661))
        (PORT d[12] (1851:1851:1851) (1894:1894:1894))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2994:2994:2994))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (3675:3675:3675) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1254:1254:1254))
        (PORT d[1] (3676:3676:3676) (3838:3838:3838))
        (PORT d[2] (1255:1255:1255) (1279:1279:1279))
        (PORT d[3] (1221:1221:1221) (1254:1254:1254))
        (PORT d[4] (1229:1229:1229) (1261:1261:1261))
        (PORT d[5] (4235:4235:4235) (4352:4352:4352))
        (PORT d[6] (3225:3225:3225) (3324:3324:3324))
        (PORT d[7] (1705:1705:1705) (1698:1698:1698))
        (PORT d[8] (1296:1296:1296) (1338:1338:1338))
        (PORT d[9] (1960:1960:1960) (1957:1957:1957))
        (PORT d[10] (1234:1234:1234) (1268:1268:1268))
        (PORT d[11] (1172:1172:1172) (1207:1207:1207))
        (PORT d[12] (1186:1186:1186) (1227:1227:1227))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT ena (2359:2359:2359) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (2359:2359:2359) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2794:2794:2794))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7734:7734:7734) (7871:7871:7871))
        (PORT d[1] (3904:3904:3904) (4108:4108:4108))
        (PORT d[2] (4879:4879:4879) (5111:5111:5111))
        (PORT d[3] (5459:5459:5459) (5761:5761:5761))
        (PORT d[4] (5351:5351:5351) (5457:5457:5457))
        (PORT d[5] (7145:7145:7145) (7481:7481:7481))
        (PORT d[6] (3215:3215:3215) (3283:3283:3283))
        (PORT d[7] (5458:5458:5458) (5680:5680:5680))
        (PORT d[8] (4038:4038:4038) (4177:4177:4177))
        (PORT d[9] (3970:3970:3970) (4192:4192:4192))
        (PORT d[10] (3272:3272:3272) (3367:3367:3367))
        (PORT d[11] (2837:2837:2837) (3047:3047:3047))
        (PORT d[12] (4523:4523:4523) (4868:4868:4868))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2985:2985:2985))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (3340:3340:3340) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3871:3871:3871))
        (PORT d[1] (5588:5588:5588) (5898:5898:5898))
        (PORT d[2] (3050:3050:3050) (3136:3136:3136))
        (PORT d[3] (6464:6464:6464) (6641:6641:6641))
        (PORT d[4] (6485:6485:6485) (6658:6658:6658))
        (PORT d[5] (5002:5002:5002) (5140:5140:5140))
        (PORT d[6] (4495:4495:4495) (4753:4753:4753))
        (PORT d[7] (5599:5599:5599) (5759:5759:5759))
        (PORT d[8] (5006:5006:5006) (5130:5130:5130))
        (PORT d[9] (6100:6100:6100) (6232:6232:6232))
        (PORT d[10] (6053:6053:6053) (6146:6146:6146))
        (PORT d[11] (4629:4629:4629) (4835:4835:4835))
        (PORT d[12] (6070:6070:6070) (6370:6370:6370))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT ena (4748:4748:4748) (4881:4881:4881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (4748:4748:4748) (4881:4881:4881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2128:2128:2128))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1962:1962:1962))
        (PORT d[1] (1935:1935:1935) (1970:1970:1970))
        (PORT d[2] (1866:1866:1866) (1900:1900:1900))
        (PORT d[3] (2274:2274:2274) (2297:2297:2297))
        (PORT d[4] (1950:1950:1950) (1991:1991:1991))
        (PORT d[5] (1851:1851:1851) (1891:1891:1891))
        (PORT d[6] (1928:1928:1928) (1968:1968:1968))
        (PORT d[7] (1857:1857:1857) (1895:1895:1895))
        (PORT d[8] (1798:1798:1798) (1837:1837:1837))
        (PORT d[9] (2324:2324:2324) (2378:2378:2378))
        (PORT d[10] (2479:2479:2479) (2511:2511:2511))
        (PORT d[11] (1918:1918:1918) (1960:1960:1960))
        (PORT d[12] (2892:2892:2892) (2922:2922:2922))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2393:2393:2393))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (2726:2726:2726) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1495:1495:1495))
        (PORT d[1] (3645:3645:3645) (3824:3824:3824))
        (PORT d[2] (1229:1229:1229) (1249:1249:1249))
        (PORT d[3] (1175:1175:1175) (1205:1205:1205))
        (PORT d[4] (1473:1473:1473) (1492:1492:1492))
        (PORT d[5] (1219:1219:1219) (1256:1256:1256))
        (PORT d[6] (3245:3245:3245) (3344:3344:3344))
        (PORT d[7] (1652:1652:1652) (1638:1638:1638))
        (PORT d[8] (1246:1246:1246) (1283:1283:1283))
        (PORT d[9] (1964:1964:1964) (1959:1959:1959))
        (PORT d[10] (869:869:869) (912:912:912))
        (PORT d[11] (884:884:884) (930:930:930))
        (PORT d[12] (887:887:887) (936:936:936))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (2280:2280:2280) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2280:2280:2280) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1523:1523:1523))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2205:2205:2205))
        (PORT d[1] (1961:1961:1961) (1997:1997:1997))
        (PORT d[2] (1964:1964:1964) (2008:2008:2008))
        (PORT d[3] (2221:2221:2221) (2241:2241:2241))
        (PORT d[4] (1988:1988:1988) (2029:2029:2029))
        (PORT d[5] (1859:1859:1859) (1899:1899:1899))
        (PORT d[6] (1897:1897:1897) (1934:1934:1934))
        (PORT d[7] (1848:1848:1848) (1896:1896:1896))
        (PORT d[8] (1798:1798:1798) (1838:1838:1838))
        (PORT d[9] (2686:2686:2686) (2775:2775:2775))
        (PORT d[10] (2446:2446:2446) (2477:2477:2477))
        (PORT d[11] (1951:1951:1951) (1995:1995:1995))
        (PORT d[12] (2582:2582:2582) (2617:2617:2617))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2004:2004:2004))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT d[0] (2704:2704:2704) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (937:937:937))
        (PORT d[1] (1099:1099:1099) (1110:1110:1110))
        (PORT d[2] (905:905:905) (918:918:918))
        (PORT d[3] (876:876:876) (918:918:918))
        (PORT d[4] (857:857:857) (895:895:895))
        (PORT d[5] (4213:4213:4213) (4253:4253:4253))
        (PORT d[6] (3245:3245:3245) (3345:3345:3345))
        (PORT d[7] (1065:1065:1065) (1085:1085:1085))
        (PORT d[8] (955:955:955) (999:999:999))
        (PORT d[9] (1629:1629:1629) (1632:1632:1632))
        (PORT d[10] (2346:2346:2346) (2338:2338:2338))
        (PORT d[11] (1723:1723:1723) (1710:1710:1710))
        (PORT d[12] (1173:1173:1173) (1211:1211:1211))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT ena (2707:2707:2707) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (2707:2707:2707) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2024:2024:2024))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2291:2291:2291))
        (PORT d[1] (3389:3389:3389) (3352:3352:3352))
        (PORT d[2] (3732:3732:3732) (3928:3928:3928))
        (PORT d[3] (4266:4266:4266) (4495:4495:4495))
        (PORT d[4] (3027:3027:3027) (2982:2982:2982))
        (PORT d[5] (2983:2983:2983) (2949:2949:2949))
        (PORT d[6] (2844:2844:2844) (2890:2890:2890))
        (PORT d[7] (3968:3968:3968) (4123:4123:4123))
        (PORT d[8] (3995:3995:3995) (4114:4114:4114))
        (PORT d[9] (2576:2576:2576) (2541:2541:2541))
        (PORT d[10] (3297:3297:3297) (3422:3422:3422))
        (PORT d[11] (3186:3186:3186) (3415:3415:3415))
        (PORT d[12] (4163:4163:4163) (4514:4514:4514))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3255:3255:3255))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (4059:4059:4059) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3232:3232:3232))
        (PORT d[1] (4794:4794:4794) (5065:5065:5065))
        (PORT d[2] (1925:1925:1925) (1988:1988:1988))
        (PORT d[3] (2225:2225:2225) (2176:2176:2176))
        (PORT d[4] (2252:2252:2252) (2203:2203:2203))
        (PORT d[5] (4734:4734:4734) (4756:4756:4756))
        (PORT d[6] (3209:3209:3209) (3299:3299:3299))
        (PORT d[7] (2939:2939:2939) (3048:3048:3048))
        (PORT d[8] (2934:2934:2934) (2864:2864:2864))
        (PORT d[9] (3363:3363:3363) (3294:3294:3294))
        (PORT d[10] (5659:5659:5659) (5713:5713:5713))
        (PORT d[11] (4467:4467:4467) (4622:4622:4622))
        (PORT d[12] (5204:5204:5204) (5391:5391:5391))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT ena (3954:3954:3954) (3987:3987:3987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (3954:3954:3954) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1844:1844:1844))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1876:1876:1876))
        (PORT d[1] (1576:1576:1576) (1617:1617:1617))
        (PORT d[2] (1620:1620:1620) (1667:1667:1667))
        (PORT d[3] (1863:1863:1863) (1887:1887:1887))
        (PORT d[4] (1611:1611:1611) (1661:1661:1661))
        (PORT d[5] (2200:2200:2200) (2213:2213:2213))
        (PORT d[6] (1574:1574:1574) (1622:1622:1622))
        (PORT d[7] (1521:1521:1521) (1571:1571:1571))
        (PORT d[8] (1475:1475:1475) (1529:1529:1529))
        (PORT d[9] (2269:2269:2269) (2315:2315:2315))
        (PORT d[10] (1868:1868:1868) (1904:1904:1904))
        (PORT d[11] (1578:1578:1578) (1625:1625:1625))
        (PORT d[12] (1839:1839:1839) (1879:1879:1879))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2419:2419:2419))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (PORT d[0] (3081:3081:3081) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1532:1532:1532))
        (PORT d[1] (3294:3294:3294) (3432:3432:3432))
        (PORT d[2] (1228:1228:1228) (1251:1251:1251))
        (PORT d[3] (1195:1195:1195) (1226:1226:1226))
        (PORT d[4] (1574:1574:1574) (1594:1594:1594))
        (PORT d[5] (1512:1512:1512) (1534:1534:1534))
        (PORT d[6] (2901:2901:2901) (3006:3006:3006))
        (PORT d[7] (1706:1706:1706) (1699:1699:1699))
        (PORT d[8] (1271:1271:1271) (1312:1312:1312))
        (PORT d[9] (1961:1961:1961) (1958:1958:1958))
        (PORT d[10] (1903:1903:1903) (1933:1933:1933))
        (PORT d[11] (2056:2056:2056) (2035:2035:2035))
        (PORT d[12] (1189:1189:1189) (1224:1224:1224))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT ena (2375:2375:2375) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (2375:2375:2375) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2016:2016:2016))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3079:3079:3079))
        (PORT d[1] (3070:3070:3070) (3086:3086:3086))
        (PORT d[2] (3007:3007:3007) (3141:3141:3141))
        (PORT d[3] (3387:3387:3387) (3397:3397:3397))
        (PORT d[4] (2746:2746:2746) (2860:2860:2860))
        (PORT d[5] (6273:6273:6273) (6491:6491:6491))
        (PORT d[6] (2993:2993:2993) (2983:2983:2983))
        (PORT d[7] (4630:4630:4630) (4734:4734:4734))
        (PORT d[8] (4079:4079:4079) (4216:4216:4216))
        (PORT d[9] (2721:2721:2721) (2732:2732:2732))
        (PORT d[10] (2735:2735:2735) (2756:2756:2756))
        (PORT d[11] (2979:2979:2979) (2995:2995:2995))
        (PORT d[12] (2816:2816:2816) (3021:3021:3021))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2855:2855:2855))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (3473:3473:3473) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2407:2407:2407))
        (PORT d[1] (1816:1816:1816) (1835:1835:1835))
        (PORT d[2] (3856:3856:3856) (4037:4037:4037))
        (PORT d[3] (3111:3111:3111) (3131:3131:3131))
        (PORT d[4] (5937:5937:5937) (6167:6167:6167))
        (PORT d[5] (1648:1648:1648) (1646:1646:1646))
        (PORT d[6] (2800:2800:2800) (2866:2866:2866))
        (PORT d[7] (2102:2102:2102) (2114:2114:2114))
        (PORT d[8] (1942:1942:1942) (1939:1939:1939))
        (PORT d[9] (1985:1985:1985) (1996:1996:1996))
        (PORT d[10] (1372:1372:1372) (1415:1415:1415))
        (PORT d[11] (2027:2027:2027) (2040:2040:2040))
        (PORT d[12] (1288:1288:1288) (1313:1313:1313))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT ena (3971:3971:3971) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (3971:3971:3971) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2120:2120:2120))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1898:1898:1898))
        (PORT d[1] (1537:1537:1537) (1577:1577:1577))
        (PORT d[2] (1603:1603:1603) (1650:1650:1650))
        (PORT d[3] (2213:2213:2213) (2232:2232:2232))
        (PORT d[4] (1949:1949:1949) (1990:1990:1990))
        (PORT d[5] (1811:1811:1811) (1847:1847:1847))
        (PORT d[6] (1946:1946:1946) (1987:1987:1987))
        (PORT d[7] (1856:1856:1856) (1894:1894:1894))
        (PORT d[8] (1791:1791:1791) (1830:1830:1830))
        (PORT d[9] (2323:2323:2323) (2377:2377:2377))
        (PORT d[10] (2771:2771:2771) (2794:2794:2794))
        (PORT d[11] (1944:1944:1944) (1988:1988:1988))
        (PORT d[12] (1846:1846:1846) (1887:1887:1887))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2035:2035:2035))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (2727:2727:2727) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1265:1265:1265))
        (PORT d[1] (3648:3648:3648) (3806:3806:3806))
        (PORT d[2] (1245:1245:1245) (1267:1267:1267))
        (PORT d[3] (1543:1543:1543) (1565:1565:1565))
        (PORT d[4] (1582:1582:1582) (1604:1604:1604))
        (PORT d[5] (1890:1890:1890) (1910:1910:1910))
        (PORT d[6] (3238:3238:3238) (3337:3337:3337))
        (PORT d[7] (2162:2162:2162) (2109:2109:2109))
        (PORT d[8] (1262:1262:1262) (1301:1301:1301))
        (PORT d[9] (1953:1953:1953) (1949:1949:1949))
        (PORT d[10] (1228:1228:1228) (1260:1260:1260))
        (PORT d[11] (2018:2018:2018) (1996:1996:1996))
        (PORT d[12] (1186:1186:1186) (1225:1225:1225))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT ena (2328:2328:2328) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT d[0] (2328:2328:2328) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2864:2864:2864))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7723:7723:7723) (7873:7873:7873))
        (PORT d[1] (4171:4171:4171) (4380:4380:4380))
        (PORT d[2] (4918:4918:4918) (5151:5151:5151))
        (PORT d[3] (5505:5505:5505) (5809:5809:5809))
        (PORT d[4] (5322:5322:5322) (5427:5427:5427))
        (PORT d[5] (7416:7416:7416) (7740:7740:7740))
        (PORT d[6] (3217:3217:3217) (3291:3291:3291))
        (PORT d[7] (5453:5453:5453) (5675:5675:5675))
        (PORT d[8] (5181:5181:5181) (5417:5417:5417))
        (PORT d[9] (3631:3631:3631) (3863:3863:3863))
        (PORT d[10] (3297:3297:3297) (3393:3393:3393))
        (PORT d[11] (2843:2843:2843) (3053:3053:3053))
        (PORT d[12] (4489:4489:4489) (4831:4831:4831))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (4996:4996:4996))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (5807:5807:5807) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3810:3810:3810))
        (PORT d[1] (5607:5607:5607) (5918:5918:5918))
        (PORT d[2] (3065:3065:3065) (3146:3146:3146))
        (PORT d[3] (5944:5944:5944) (6060:6060:6060))
        (PORT d[4] (6477:6477:6477) (6650:6650:6650))
        (PORT d[5] (5032:5032:5032) (5175:5175:5175))
        (PORT d[6] (4468:4468:4468) (4725:4725:4725))
        (PORT d[7] (4309:4309:4309) (4413:4413:4413))
        (PORT d[8] (4966:4966:4966) (5086:5086:5086))
        (PORT d[9] (6092:6092:6092) (6224:6224:6224))
        (PORT d[10] (6015:6015:6015) (6103:6103:6103))
        (PORT d[11] (5999:5999:5999) (6217:6217:6217))
        (PORT d[12] (6037:6037:6037) (6335:6335:6335))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (4734:4734:4734) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4734:4734:4734) (4876:4876:4876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2033:2033:2033))
        (PORT clk (2566:2566:2566) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6720:6720:6720))
        (PORT d[1] (3829:3829:3829) (3796:3796:3796))
        (PORT d[2] (3832:3832:3832) (4045:4045:4045))
        (PORT d[3] (4598:4598:4598) (4799:4799:4799))
        (PORT d[4] (3368:3368:3368) (3323:3323:3323))
        (PORT d[5] (3360:3360:3360) (3326:3326:3326))
        (PORT d[6] (3643:3643:3643) (3718:3718:3718))
        (PORT d[7] (4393:4393:4393) (4593:4593:4593))
        (PORT d[8] (4217:4217:4217) (4459:4459:4459))
        (PORT d[9] (3284:3284:3284) (3242:3242:3242))
        (PORT d[10] (3281:3281:3281) (3400:3400:3400))
        (PORT d[11] (3629:3629:3629) (3859:3859:3859))
        (PORT d[12] (4212:4212:4212) (4566:4566:4566))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3040:3040:3040))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2591:2591:2591))
        (PORT d[0] (3587:3587:3587) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3440:3440:3440))
        (PORT d[1] (4792:4792:4792) (5030:5030:5030))
        (PORT d[2] (2307:2307:2307) (2363:2363:2363))
        (PORT d[3] (2615:2615:2615) (2562:2562:2562))
        (PORT d[4] (2640:2640:2640) (2571:2571:2571))
        (PORT d[5] (5106:5106:5106) (5134:5134:5134))
        (PORT d[6] (4021:4021:4021) (4156:4156:4156))
        (PORT d[7] (3350:3350:3350) (3494:3494:3494))
        (PORT d[8] (3005:3005:3005) (2940:2940:2940))
        (PORT d[9] (3400:3400:3400) (3330:3330:3330))
        (PORT d[10] (4905:4905:4905) (4964:4964:4964))
        (PORT d[11] (4788:4788:4788) (4885:4885:4885))
        (PORT d[12] (4849:4849:4849) (5040:5040:5040))
        (PORT clk (2520:2520:2520) (2509:2509:2509))
        (PORT ena (4413:4413:4413) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2509:2509:2509))
        (PORT d[0] (4413:4413:4413) (4526:4526:4526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2380:2380:2380))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (6786:6786:6786))
        (PORT d[1] (4194:4194:4194) (4160:4160:4160))
        (PORT d[2] (3803:3803:3803) (4012:4012:4012))
        (PORT d[3] (4563:4563:4563) (4762:4762:4762))
        (PORT d[4] (3376:3376:3376) (3331:3331:3331))
        (PORT d[5] (3367:3367:3367) (3334:3334:3334))
        (PORT d[6] (3642:3642:3642) (3718:3718:3718))
        (PORT d[7] (4386:4386:4386) (4585:4585:4585))
        (PORT d[8] (4277:4277:4277) (4518:4518:4518))
        (PORT d[9] (3322:3322:3322) (3282:3282:3282))
        (PORT d[10] (2962:2962:2962) (3087:3087:3087))
        (PORT d[11] (3615:3615:3615) (3842:3842:3842))
        (PORT d[12] (4205:4205:4205) (4559:4559:4559))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4296:4296:4296))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (5112:5112:5112) (4924:4924:4924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3409:3409:3409))
        (PORT d[1] (4780:4780:4780) (5001:5001:5001))
        (PORT d[2] (2671:2671:2671) (2720:2720:2720))
        (PORT d[3] (2674:2674:2674) (2624:2624:2624))
        (PORT d[4] (2630:2630:2630) (2575:2575:2575))
        (PORT d[5] (4439:4439:4439) (4504:4504:4504))
        (PORT d[6] (4020:4020:4020) (4156:4156:4156))
        (PORT d[7] (3373:3373:3373) (3522:3522:3522))
        (PORT d[8] (3342:3342:3342) (3271:3271:3271))
        (PORT d[9] (3704:3704:3704) (3627:3627:3627))
        (PORT d[10] (4771:4771:4771) (4820:4820:4820))
        (PORT d[11] (4466:4466:4466) (4570:4570:4570))
        (PORT d[12] (4842:4842:4842) (5033:5033:5033))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT ena (3996:3996:3996) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (3996:3996:3996) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2062:2062:2062))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6658:6658:6658) (6776:6776:6776))
        (PORT d[1] (3806:3806:3806) (3758:3758:3758))
        (PORT d[2] (3832:3832:3832) (4046:4046:4046))
        (PORT d[3] (4599:4599:4599) (4800:4800:4800))
        (PORT d[4] (3381:3381:3381) (3335:3335:3335))
        (PORT d[5] (3377:3377:3377) (3345:3345:3345))
        (PORT d[6] (3547:3547:3547) (3578:3578:3578))
        (PORT d[7] (4394:4394:4394) (4594:4594:4594))
        (PORT d[8] (3940:3940:3940) (4187:4187:4187))
        (PORT d[9] (2930:2930:2930) (2892:2892:2892))
        (PORT d[10] (3325:3325:3325) (3446:3446:3446))
        (PORT d[11] (3257:3257:3257) (3488:3488:3488))
        (PORT d[12] (4213:4213:4213) (4567:4567:4567))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3552:3552:3552))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (PORT d[0] (4359:4359:4359) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2889:2889:2889))
        (PORT d[1] (5116:5116:5116) (5339:5339:5339))
        (PORT d[2] (2265:2265:2265) (2317:2317:2317))
        (PORT d[3] (2630:2630:2630) (2576:2576:2576))
        (PORT d[4] (2622:2622:2622) (2565:2565:2565))
        (PORT d[5] (5097:5097:5097) (5127:5127:5127))
        (PORT d[6] (3514:3514:3514) (3590:3590:3590))
        (PORT d[7] (3382:3382:3382) (3531:3531:3531))
        (PORT d[8] (2979:2979:2979) (2911:2911:2911))
        (PORT d[9] (3368:3368:3368) (3294:3294:3294))
        (PORT d[10] (5237:5237:5237) (5285:5285:5285))
        (PORT d[11] (4832:4832:4832) (4932:4932:4932))
        (PORT d[12] (4850:4850:4850) (5041:5041:5041))
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT ena (4077:4077:4077) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT d[0] (4077:4077:4077) (4202:4202:4202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1413:1413:1413))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3490:3490:3490))
        (PORT d[1] (3505:3505:3505) (3564:3564:3564))
        (PORT d[2] (3060:3060:3060) (3059:3059:3059))
        (PORT d[3] (3757:3757:3757) (3771:3771:3771))
        (PORT d[4] (3490:3490:3490) (3592:3592:3592))
        (PORT d[5] (4792:4792:4792) (4960:4960:4960))
        (PORT d[6] (6846:6846:6846) (6927:6927:6927))
        (PORT d[7] (4017:4017:4017) (4177:4177:4177))
        (PORT d[8] (4386:4386:4386) (4521:4521:4521))
        (PORT d[9] (3111:3111:3111) (3126:3126:3126))
        (PORT d[10] (3442:3442:3442) (3452:3452:3452))
        (PORT d[11] (3361:3361:3361) (3370:3370:3370))
        (PORT d[12] (2841:2841:2841) (3056:3056:3056))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3012:3012:3012))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (3649:3649:3649) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3011:3011:3011))
        (PORT d[1] (1821:1821:1821) (1844:1844:1844))
        (PORT d[2] (3517:3517:3517) (3704:3704:3704))
        (PORT d[3] (3842:3842:3842) (3849:3849:3849))
        (PORT d[4] (1653:1653:1653) (1678:1678:1678))
        (PORT d[5] (1657:1657:1657) (1658:1658:1658))
        (PORT d[6] (3157:3157:3157) (3220:3220:3220))
        (PORT d[7] (1765:1765:1765) (1783:1783:1783))
        (PORT d[8] (2040:2040:2040) (2063:2063:2063))
        (PORT d[9] (2002:2002:2002) (2009:2009:2009))
        (PORT d[10] (1972:1972:1972) (1979:1979:1979))
        (PORT d[11] (1978:1978:1978) (1971:1971:1971))
        (PORT d[12] (1983:1983:1983) (2002:2002:2002))
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (PORT ena (3637:3637:3637) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (PORT d[0] (3637:3637:3637) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1500:1500:1500))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2211:2211:2211))
        (PORT d[1] (1945:1945:1945) (1988:1988:1988))
        (PORT d[2] (1997:1997:1997) (2043:2043:2043))
        (PORT d[3] (4187:4187:4187) (4383:4383:4383))
        (PORT d[4] (1938:1938:1938) (1983:1983:1983))
        (PORT d[5] (1859:1859:1859) (1900:1900:1900))
        (PORT d[6] (2536:2536:2536) (2551:2551:2551))
        (PORT d[7] (2206:2206:2206) (2236:2236:2236))
        (PORT d[8] (2399:2399:2399) (2424:2424:2424))
        (PORT d[9] (2651:2651:2651) (2695:2695:2695))
        (PORT d[10] (2503:2503:2503) (2539:2539:2539))
        (PORT d[11] (1935:1935:1935) (1974:1974:1974))
        (PORT d[12] (2555:2555:2555) (2588:2588:2588))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3084:3084:3084))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (3653:3653:3653) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1175:1175:1175))
        (PORT d[1] (3686:3686:3686) (3865:3865:3865))
        (PORT d[2] (1241:1241:1241) (1273:1273:1273))
        (PORT d[3] (1187:1187:1187) (1217:1217:1217))
        (PORT d[4] (1174:1174:1174) (1198:1198:1198))
        (PORT d[5] (4180:4180:4180) (4218:4218:4218))
        (PORT d[6] (2860:2860:2860) (2960:2960:2960))
        (PORT d[7] (1968:1968:1968) (1954:1954:1954))
        (PORT d[8] (1409:1409:1409) (1412:1412:1412))
        (PORT d[9] (1964:1964:1964) (1955:1955:1955))
        (PORT d[10] (2345:2345:2345) (2337:2337:2337))
        (PORT d[11] (2044:2044:2044) (2022:2022:2022))
        (PORT d[12] (1211:1211:1211) (1251:1251:1251))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (2694:2694:2694) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (2694:2694:2694) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1730:1730:1730))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3822:3822:3822))
        (PORT d[1] (3830:3830:3830) (3884:3884:3884))
        (PORT d[2] (3351:3351:3351) (3359:3359:3359))
        (PORT d[3] (4059:4059:4059) (4068:4068:4068))
        (PORT d[4] (3855:3855:3855) (3954:3954:3954))
        (PORT d[5] (4863:4863:4863) (5029:5029:5029))
        (PORT d[6] (6460:6460:6460) (6546:6546:6546))
        (PORT d[7] (3620:3620:3620) (3784:3784:3784))
        (PORT d[8] (4764:4764:4764) (4900:4900:4900))
        (PORT d[9] (3438:3438:3438) (3446:3446:3446))
        (PORT d[10] (3424:3424:3424) (3442:3442:3442))
        (PORT d[11] (3742:3742:3742) (3749:3749:3749))
        (PORT d[12] (2843:2843:2843) (3056:3056:3056))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3801:3801:3801))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (4386:4386:4386) (4432:4432:4432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3092:3092:3092))
        (PORT d[1] (2207:2207:2207) (2229:2229:2229))
        (PORT d[2] (3175:3175:3175) (3365:3365:3365))
        (PORT d[3] (3856:3856:3856) (3880:3880:3880))
        (PORT d[4] (1953:1953:1953) (1974:1974:1974))
        (PORT d[5] (2383:2383:2383) (2380:2380:2380))
        (PORT d[6] (2046:2046:2046) (2066:2066:2066))
        (PORT d[7] (2108:2108:2108) (2119:2119:2119))
        (PORT d[8] (2031:2031:2031) (2053:2053:2053))
        (PORT d[9] (2355:2355:2355) (2358:2358:2358))
        (PORT d[10] (2334:2334:2334) (2346:2346:2346))
        (PORT d[11] (2332:2332:2332) (2321:2321:2321))
        (PORT d[12] (2005:2005:2005) (2027:2027:2027))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (3654:3654:3654) (3734:3734:3734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (3654:3654:3654) (3734:3734:3734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2407:2407:2407))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7687:7687:7687) (7832:7832:7832))
        (PORT d[1] (5982:5982:5982) (6291:6291:6291))
        (PORT d[2] (4168:4168:4168) (4406:4406:4406))
        (PORT d[3] (4999:4999:4999) (5276:5276:5276))
        (PORT d[4] (4229:4229:4229) (4355:4355:4355))
        (PORT d[5] (7241:7241:7241) (7619:7619:7619))
        (PORT d[6] (3981:3981:3981) (4068:4068:4068))
        (PORT d[7] (5086:5086:5086) (5306:5306:5306))
        (PORT d[8] (7543:7543:7543) (7727:7727:7727))
        (PORT d[9] (3567:3567:3567) (3755:3755:3755))
        (PORT d[10] (3296:3296:3296) (3407:3407:3407))
        (PORT d[11] (3666:3666:3666) (3973:3973:3973))
        (PORT d[12] (4477:4477:4477) (4851:4851:4851))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (2966:2966:2966))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3659:3659:3659) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (6929:6929:6929))
        (PORT d[1] (5637:5637:5637) (5939:5939:5939))
        (PORT d[2] (2963:2963:2963) (3039:3039:3039))
        (PORT d[3] (5789:5789:5789) (5935:5935:5935))
        (PORT d[4] (5778:5778:5778) (5915:5915:5915))
        (PORT d[5] (4840:4840:4840) (4947:4947:4947))
        (PORT d[6] (4908:4908:4908) (5118:5118:5118))
        (PORT d[7] (4281:4281:4281) (4422:4422:4422))
        (PORT d[8] (4651:4651:4651) (4771:4771:4771))
        (PORT d[9] (6073:6073:6073) (6168:6168:6168))
        (PORT d[10] (5217:5217:5217) (5300:5300:5300))
        (PORT d[11] (4539:4539:4539) (4700:4700:4700))
        (PORT d[12] (6327:6327:6327) (6629:6629:6629))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (4354:4354:4354) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (4354:4354:4354) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (665:665:665))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3391:3391:3391) (3423:3423:3423))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (PORT datab (3261:3261:3261) (3212:3212:3212))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2226:2226:2226))
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (3356:3356:3356) (3281:3281:3281))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (2201:2201:2201) (2135:2135:2135))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1680:1680:1680))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1917:1917:1917))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (983:983:983))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1374:1374:1374))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (1783:1783:1783) (1821:1821:1821))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3637:3637:3637) (3553:3553:3553))
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2513:2513:2513))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7662:7662:7662) (7762:7762:7762))
        (PORT d[1] (6195:6195:6195) (6422:6422:6422))
        (PORT d[2] (5290:5290:5290) (5571:5571:5571))
        (PORT d[3] (5355:5355:5355) (5635:5635:5635))
        (PORT d[4] (4336:4336:4336) (4469:4469:4469))
        (PORT d[5] (6477:6477:6477) (6754:6754:6754))
        (PORT d[6] (4734:4734:4734) (4823:4823:4823))
        (PORT d[7] (5099:5099:5099) (5356:5356:5356))
        (PORT d[8] (7528:7528:7528) (7677:7677:7677))
        (PORT d[9] (6708:6708:6708) (6676:6676:6676))
        (PORT d[10] (3970:3970:3970) (4098:4098:4098))
        (PORT d[11] (3788:3788:3788) (4108:4108:4108))
        (PORT d[12] (4668:4668:4668) (4957:4957:4957))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4443:4443:4443))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (4971:4971:4971) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6606:6606:6606) (6948:6948:6948))
        (PORT d[1] (5925:5925:5925) (6228:6228:6228))
        (PORT d[2] (2447:2447:2447) (2575:2575:2575))
        (PORT d[3] (5259:5259:5259) (5355:5355:5355))
        (PORT d[4] (5060:5060:5060) (5213:5213:5213))
        (PORT d[5] (5273:5273:5273) (5377:5377:5377))
        (PORT d[6] (4387:4387:4387) (4590:4590:4590))
        (PORT d[7] (3783:3783:3783) (4010:4010:4010))
        (PORT d[8] (3902:3902:3902) (3996:3996:3996))
        (PORT d[9] (5996:5996:5996) (6040:6040:6040))
        (PORT d[10] (5258:5258:5258) (5349:5349:5349))
        (PORT d[11] (4645:4645:4645) (4816:4816:4816))
        (PORT d[12] (5826:5826:5826) (6061:6061:6061))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (5117:5117:5117) (5297:5297:5297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (5117:5117:5117) (5297:5297:5297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2574:2574:2574))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7374:7374:7374))
        (PORT d[1] (6163:6163:6163) (6401:6401:6401))
        (PORT d[2] (5521:5521:5521) (5740:5740:5740))
        (PORT d[3] (5359:5359:5359) (5639:5639:5639))
        (PORT d[4] (4669:4669:4669) (4797:4797:4797))
        (PORT d[5] (6426:6426:6426) (6697:6697:6697))
        (PORT d[6] (4742:4742:4742) (4832:4832:4832))
        (PORT d[7] (5440:5440:5440) (5652:5652:5652))
        (PORT d[8] (7195:7195:7195) (7347:7347:7347))
        (PORT d[9] (3541:3541:3541) (3721:3721:3721))
        (PORT d[10] (4051:4051:4051) (4188:4188:4188))
        (PORT d[11] (4122:4122:4122) (4430:4430:4430))
        (PORT d[12] (4422:4422:4422) (4789:4789:4789))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4243:4243:4243))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (4752:4752:4752) (4874:4874:4874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6213:6213:6213) (6518:6518:6518))
        (PORT d[1] (5617:5617:5617) (5928:5928:5928))
        (PORT d[2] (4970:4970:4970) (5237:5237:5237))
        (PORT d[3] (4953:4953:4953) (5064:5064:5064))
        (PORT d[4] (5078:5078:5078) (5232:5232:5232))
        (PORT d[5] (5192:5192:5192) (5282:5282:5282))
        (PORT d[6] (4095:4095:4095) (4310:4310:4310))
        (PORT d[7] (3941:3941:3941) (4090:4090:4090))
        (PORT d[8] (3863:3863:3863) (3947:3947:3947))
        (PORT d[9] (5688:5688:5688) (5782:5782:5782))
        (PORT d[10] (5280:5280:5280) (5373:5373:5373))
        (PORT d[11] (4949:4949:4949) (5113:5113:5113))
        (PORT d[12] (5615:5615:5615) (5871:5871:5871))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (5203:5203:5203) (5384:5384:5384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (5203:5203:5203) (5384:5384:5384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2027:2027:2027))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6643:6643:6643) (6722:6722:6722))
        (PORT d[1] (4561:4561:4561) (4533:4533:4533))
        (PORT d[2] (4249:4249:4249) (4478:4478:4478))
        (PORT d[3] (4184:4184:4184) (4379:4379:4379))
        (PORT d[4] (4097:4097:4097) (4055:4055:4055))
        (PORT d[5] (6419:6419:6419) (6709:6709:6709))
        (PORT d[6] (3259:3259:3259) (3337:3337:3337))
        (PORT d[7] (4763:4763:4763) (4966:4966:4966))
        (PORT d[8] (4620:4620:4620) (4875:4875:4875))
        (PORT d[9] (2857:2857:2857) (3016:3016:3016))
        (PORT d[10] (2926:2926:2926) (3045:3045:3045))
        (PORT d[11] (3563:3563:3563) (3822:3822:3822))
        (PORT d[12] (4560:4560:4560) (4912:4912:4912))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (3958:3958:3958))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (4754:4754:4754) (4590:4590:4590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3393:3393:3393))
        (PORT d[1] (4785:4785:4785) (5014:5014:5014))
        (PORT d[2] (2792:2792:2792) (2995:2995:2995))
        (PORT d[3] (4919:4919:4919) (4985:4985:4985))
        (PORT d[4] (3392:3392:3392) (3332:3332:3332))
        (PORT d[5] (3845:3845:3845) (3881:3881:3881))
        (PORT d[6] (3647:3647:3647) (3788:3788:3788))
        (PORT d[7] (2927:2927:2927) (3079:3079:3079))
        (PORT d[8] (3723:3723:3723) (3660:3660:3660))
        (PORT d[9] (4439:4439:4439) (4365:4365:4365))
        (PORT d[10] (5091:5091:5091) (5136:5136:5136))
        (PORT d[11] (4590:4590:4590) (4748:4748:4748))
        (PORT d[12] (4517:4517:4517) (4713:4713:4713))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT ena (4441:4441:4441) (4576:4576:4576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT d[0] (4441:4441:4441) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2074:2074:2074))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6624:6624:6624) (6742:6742:6742))
        (PORT d[1] (4562:4562:4562) (4512:4512:4512))
        (PORT d[2] (3876:3876:3876) (4105:4105:4105))
        (PORT d[3] (4172:4172:4172) (4363:4363:4363))
        (PORT d[4] (3741:3741:3741) (3698:3698:3698))
        (PORT d[5] (3708:3708:3708) (3672:3672:3672))
        (PORT d[6] (3578:3578:3578) (3649:3649:3649))
        (PORT d[7] (4378:4378:4378) (4577:4577:4577))
        (PORT d[8] (4597:4597:4597) (4849:4849:4849))
        (PORT d[9] (3645:3645:3645) (3597:3597:3597))
        (PORT d[10] (2916:2916:2916) (3038:3038:3038))
        (PORT d[11] (3606:3606:3606) (3863:3863:3863))
        (PORT d[12] (4242:4242:4242) (4608:4608:4608))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2712:2712:2712))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3283:3283:3283) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3367:3367:3367))
        (PORT d[1] (4499:4499:4499) (4723:4723:4723))
        (PORT d[2] (2693:2693:2693) (2744:2744:2744))
        (PORT d[3] (4537:4537:4537) (4605:4605:4605))
        (PORT d[4] (3013:3013:3013) (2964:2964:2964))
        (PORT d[5] (5461:5461:5461) (5484:5484:5484))
        (PORT d[6] (3671:3671:3671) (3811:3811:3811))
        (PORT d[7] (2954:2954:2954) (3099:3099:3099))
        (PORT d[8] (3380:3380:3380) (3322:3322:3322))
        (PORT d[9] (4069:4069:4069) (3996:3996:3996))
        (PORT d[10] (5112:5112:5112) (5160:5160:5160))
        (PORT d[11] (4565:4565:4565) (4719:4719:4719))
        (PORT d[12] (4798:4798:4798) (4978:4978:4978))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (4080:4080:4080) (4213:4213:4213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (4080:4080:4080) (4213:4213:4213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2127:2127:2127))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7748:7748:7748) (7900:7900:7900))
        (PORT d[1] (6023:6023:6023) (6342:6342:6342))
        (PORT d[2] (5178:5178:5178) (5399:5399:5399))
        (PORT d[3] (5102:5102:5102) (5387:5387:5387))
        (PORT d[4] (3910:3910:3910) (4042:4042:4042))
        (PORT d[5] (7236:7236:7236) (7613:7613:7613))
        (PORT d[6] (4370:4370:4370) (4458:4458:4458))
        (PORT d[7] (5073:5073:5073) (5293:5293:5293))
        (PORT d[8] (7534:7534:7534) (7717:7717:7717))
        (PORT d[9] (6319:6319:6319) (6292:6292:6292))
        (PORT d[10] (4000:4000:4000) (4107:4107:4107))
        (PORT d[11] (3682:3682:3682) (3989:3989:3989))
        (PORT d[12] (4318:4318:4318) (4615:4615:4615))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4192:4192:4192))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (4865:4865:4865) (4800:4800:4800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3716:3716:3716))
        (PORT d[1] (5225:5225:5225) (5496:5496:5496))
        (PORT d[2] (2744:2744:2744) (2869:2869:2869))
        (PORT d[3] (5527:5527:5527) (5612:5612:5612))
        (PORT d[4] (5060:5060:5060) (5208:5208:5208))
        (PORT d[5] (5191:5191:5191) (5296:5296:5296))
        (PORT d[6] (4124:4124:4124) (4337:4337:4337))
        (PORT d[7] (4348:4348:4348) (4494:4494:4494))
        (PORT d[8] (4568:4568:4568) (4646:4646:4646))
        (PORT d[9] (6056:6056:6056) (6149:6149:6149))
        (PORT d[10] (5283:5283:5283) (5369:5369:5369))
        (PORT d[11] (4296:4296:4296) (4470:4470:4470))
        (PORT d[12] (6443:6443:6443) (6747:6747:6747))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (5158:5158:5158) (5343:5343:5343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (5158:5158:5158) (5343:5343:5343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2521:2521:2521))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7271:7271:7271) (7376:7376:7376))
        (PORT d[1] (6150:6150:6150) (6389:6389:6389))
        (PORT d[2] (5336:5336:5336) (5620:5620:5620))
        (PORT d[3] (5375:5375:5375) (5657:5657:5657))
        (PORT d[4] (4680:4680:4680) (4806:4806:4806))
        (PORT d[5] (6439:6439:6439) (6712:6712:6712))
        (PORT d[6] (4741:4741:4741) (4831:4831:4831))
        (PORT d[7] (5422:5422:5422) (5632:5632:5632))
        (PORT d[8] (7513:7513:7513) (7661:7661:7661))
        (PORT d[9] (3527:3527:3527) (3705:3705:3705))
        (PORT d[10] (4043:4043:4043) (4179:4179:4179))
        (PORT d[11] (3763:3763:3763) (4081:4081:4081))
        (PORT d[12] (4419:4419:4419) (4790:4790:4790))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5615:5615:5615))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (6225:6225:6225) (6272:6272:6272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6605:6605:6605) (6947:6947:6947))
        (PORT d[1] (5562:5562:5562) (5828:5828:5828))
        (PORT d[2] (4955:4955:4955) (5221:5221:5221))
        (PORT d[3] (4922:4922:4922) (5025:5025:5025))
        (PORT d[4] (5300:5300:5300) (5432:5432:5432))
        (PORT d[5] (5239:5239:5239) (5340:5340:5340))
        (PORT d[6] (4399:4399:4399) (4603:4603:4603))
        (PORT d[7] (3782:3782:3782) (4010:4010:4010))
        (PORT d[8] (3871:3871:3871) (3955:3955:3955))
        (PORT d[9] (5395:5395:5395) (5492:5492:5492))
        (PORT d[10] (5304:5304:5304) (5401:5401:5401))
        (PORT d[11] (4906:4906:4906) (5105:5105:5105))
        (PORT d[12] (5270:5270:5270) (5541:5541:5541))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (5202:5202:5202) (5384:5384:5384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (5202:5202:5202) (5384:5384:5384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1865:1865:1865))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3598:3598:3598))
        (PORT d[1] (3701:3701:3701) (3741:3741:3741))
        (PORT d[2] (3645:3645:3645) (3678:3678:3678))
        (PORT d[3] (4488:4488:4488) (4657:4657:4657))
        (PORT d[4] (3780:3780:3780) (3825:3825:3825))
        (PORT d[5] (3550:3550:3550) (3585:3585:3585))
        (PORT d[6] (4894:4894:4894) (4925:4925:4925))
        (PORT d[7] (3556:3556:3556) (3585:3585:3585))
        (PORT d[8] (3479:3479:3479) (3510:3510:3510))
        (PORT d[9] (2710:2710:2710) (2848:2848:2848))
        (PORT d[10] (3490:3490:3490) (3519:3519:3519))
        (PORT d[11] (3924:3924:3924) (3953:3953:3953))
        (PORT d[12] (3518:3518:3518) (3544:3544:3544))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3544:3544:3544))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (PORT d[0] (4068:4068:4068) (4175:4175:4175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3156:3156:3156))
        (PORT d[1] (4421:4421:4421) (4612:4612:4612))
        (PORT d[2] (3015:3015:3015) (3050:3050:3050))
        (PORT d[3] (4301:4301:4301) (4254:4254:4254))
        (PORT d[4] (3369:3369:3369) (3354:3354:3354))
        (PORT d[5] (3847:3847:3847) (3892:3892:3892))
        (PORT d[6] (4643:4643:4643) (4731:4731:4731))
        (PORT d[7] (2864:2864:2864) (3004:3004:3004))
        (PORT d[8] (3496:3496:3496) (3472:3472:3472))
        (PORT d[9] (3313:3313:3313) (3287:3287:3287))
        (PORT d[10] (5122:5122:5122) (5123:5123:5123))
        (PORT d[11] (3861:3861:3861) (3842:3842:3842))
        (PORT d[12] (5872:5872:5872) (6026:6026:6026))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT ena (5373:5373:5373) (5481:5481:5481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (5373:5373:5373) (5481:5481:5481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2360:2360:2360))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7633:7633:7633) (7722:7722:7722))
        (PORT d[1] (5954:5954:5954) (6258:6258:6258))
        (PORT d[2] (5197:5197:5197) (5424:5424:5424))
        (PORT d[3] (5072:5072:5072) (5369:5369:5369))
        (PORT d[4] (3920:3920:3920) (4052:4052:4052))
        (PORT d[5] (7237:7237:7237) (7615:7615:7615))
        (PORT d[6] (4379:4379:4379) (4468:4468:4468))
        (PORT d[7] (5465:5465:5465) (5684:5684:5684))
        (PORT d[8] (7562:7562:7562) (7713:7713:7713))
        (PORT d[9] (3190:3190:3190) (3375:3375:3375))
        (PORT d[10] (3951:3951:3951) (4055:4055:4055))
        (PORT d[11] (3732:3732:3732) (4044:4044:4044))
        (PORT d[12] (4685:4685:4685) (4976:4976:4976))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3376:3376:3376))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (4034:4034:4034) (4007:4007:4007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (6951:6951:6951))
        (PORT d[1] (5546:5546:5546) (5806:5806:5806))
        (PORT d[2] (2466:2466:2466) (2596:2596:2596))
        (PORT d[3] (5291:5291:5291) (5391:5391:5391))
        (PORT d[4] (5337:5337:5337) (5469:5469:5469))
        (PORT d[5] (5562:5562:5562) (5653:5653:5653))
        (PORT d[6] (4119:4119:4119) (4336:4336:4336))
        (PORT d[7] (4277:4277:4277) (4419:4419:4419))
        (PORT d[8] (4247:4247:4247) (4331:4331:4331))
        (PORT d[9] (5685:5685:5685) (5778:5778:5778))
        (PORT d[10] (5667:5667:5667) (5757:5757:5757))
        (PORT d[11] (4606:4606:4606) (4773:4773:4773))
        (PORT d[12] (6419:6419:6419) (6721:6721:6721))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (5137:5137:5137) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (5137:5137:5137) (5320:5320:5320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2416:2416:2416))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6809:6809:6809) (6910:6910:6910))
        (PORT d[1] (5815:5815:5815) (6057:6057:6057))
        (PORT d[2] (5222:5222:5222) (5495:5495:5495))
        (PORT d[3] (4998:4998:4998) (5279:5279:5279))
        (PORT d[4] (4639:4639:4639) (4802:4802:4802))
        (PORT d[5] (6073:6073:6073) (6349:6349:6349))
        (PORT d[6] (5105:5105:5105) (5194:5194:5194))
        (PORT d[7] (5772:5772:5772) (5978:5978:5978))
        (PORT d[8] (7096:7096:7096) (7239:7239:7239))
        (PORT d[9] (3905:3905:3905) (4083:4083:4083))
        (PORT d[10] (4406:4406:4406) (4536:4536:4536))
        (PORT d[11] (4123:4123:4123) (4471:4471:4471))
        (PORT d[12] (4473:4473:4473) (4844:4844:4844))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4764:4764:4764))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (5295:5295:5295) (5395:5395:5395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (6175:6175:6175))
        (PORT d[1] (5226:5226:5226) (5538:5538:5538))
        (PORT d[2] (4620:4620:4620) (4892:4892:4892))
        (PORT d[3] (5330:5330:5330) (5443:5443:5443))
        (PORT d[4] (5043:5043:5043) (5190:5190:5190))
        (PORT d[5] (4811:4811:4811) (4898:4898:4898))
        (PORT d[6] (4434:4434:4434) (4645:4645:4645))
        (PORT d[7] (4482:4482:4482) (4727:4727:4727))
        (PORT d[8] (3827:3827:3827) (3904:3904:3904))
        (PORT d[9] (5683:5683:5683) (5735:5735:5735))
        (PORT d[10] (5626:5626:5626) (5716:5716:5716))
        (PORT d[11] (4985:4985:4985) (5183:5183:5183))
        (PORT d[12] (5930:5930:5930) (6171:6171:6171))
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT ena (5156:5156:5156) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT d[0] (5156:5156:5156) (5334:5334:5334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2291:2291:2291))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3631:3631:3631))
        (PORT d[1] (3720:3720:3720) (3760:3760:3760))
        (PORT d[2] (3619:3619:3619) (3650:3650:3650))
        (PORT d[3] (4448:4448:4448) (4615:4615:4615))
        (PORT d[4] (3758:3758:3758) (3802:3802:3802))
        (PORT d[5] (3552:3552:3552) (3589:3589:3589))
        (PORT d[6] (4888:4888:4888) (4918:4918:4918))
        (PORT d[7] (3587:3587:3587) (3619:3619:3619))
        (PORT d[8] (3751:3751:3751) (3767:3767:3767))
        (PORT d[9] (3804:3804:3804) (3940:3940:3940))
        (PORT d[10] (3877:3877:3877) (3893:3893:3893))
        (PORT d[11] (3940:3940:3940) (3972:3972:3972))
        (PORT d[12] (3472:3472:3472) (3494:3494:3494))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4428:4428:4428))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (PORT d[0] (4859:4859:4859) (5059:5059:5059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2776:2776:2776))
        (PORT d[1] (4458:4458:4458) (4637:4637:4637))
        (PORT d[2] (2635:2635:2635) (2672:2672:2672))
        (PORT d[3] (3700:3700:3700) (3681:3681:3681))
        (PORT d[4] (3329:3329:3329) (3311:3311:3311))
        (PORT d[5] (3877:3877:3877) (3927:3927:3927))
        (PORT d[6] (4656:4656:4656) (4745:4745:4745))
        (PORT d[7] (3992:3992:3992) (4122:4122:4122))
        (PORT d[8] (3483:3483:3483) (3462:3462:3462))
        (PORT d[9] (3312:3312:3312) (3286:3286:3286))
        (PORT d[10] (5121:5121:5121) (5122:5122:5122))
        (PORT d[11] (3796:3796:3796) (3771:3771:3771))
        (PORT d[12] (6240:6240:6240) (6387:6387:6387))
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT ena (5371:5371:5371) (5478:5478:5478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT d[0] (5371:5371:5371) (5478:5478:5478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2409:2409:2409))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6644:6644:6644) (6722:6722:6722))
        (PORT d[1] (4552:4552:4552) (4517:4517:4517))
        (PORT d[2] (4253:4253:4253) (4468:4468:4468))
        (PORT d[3] (4142:4142:4142) (4339:4339:4339))
        (PORT d[4] (4110:4110:4110) (4067:4067:4067))
        (PORT d[5] (6387:6387:6387) (6673:6673:6673))
        (PORT d[6] (3654:3654:3654) (3729:3729:3729))
        (PORT d[7] (4386:4386:4386) (4586:4586:4586))
        (PORT d[8] (4619:4619:4619) (4874:4874:4874))
        (PORT d[9] (2812:2812:2812) (2965:2965:2965))
        (PORT d[10] (2953:2953:2953) (3072:3072:3072))
        (PORT d[11] (3627:3627:3627) (3887:3887:3887))
        (PORT d[12] (4196:4196:4196) (4553:4553:4553))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3608:3608:3608))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (4175:4175:4175) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3392:3392:3392))
        (PORT d[1] (4755:4755:4755) (4969:4969:4969))
        (PORT d[2] (2857:2857:2857) (3074:3074:3074))
        (PORT d[3] (4572:4572:4572) (4642:4642:4642))
        (PORT d[4] (3360:3360:3360) (3293:3293:3293))
        (PORT d[5] (3799:3799:3799) (3828:3828:3828))
        (PORT d[6] (3330:3330:3330) (3478:3478:3478))
        (PORT d[7] (2945:2945:2945) (3088:3088:3088))
        (PORT d[8] (4260:4260:4260) (4382:4382:4382))
        (PORT d[9] (4109:4109:4109) (4040:4040:4040))
        (PORT d[10] (5471:5471:5471) (5510:5510:5510))
        (PORT d[11] (4557:4557:4557) (4711:4711:4711))
        (PORT d[12] (4820:4820:4820) (5011:5011:5011))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT ena (4722:4722:4722) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (4722:4722:4722) (4848:4848:4848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2058:2058:2058))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6648:6648:6648) (6726:6726:6726))
        (PORT d[1] (4901:4901:4901) (4872:4872:4872))
        (PORT d[2] (4599:4599:4599) (4825:4825:4825))
        (PORT d[3] (4465:4465:4465) (4656:4656:4656))
        (PORT d[4] (4159:4159:4159) (4121:4121:4121))
        (PORT d[5] (6712:6712:6712) (6991:6991:6991))
        (PORT d[6] (3609:3609:3609) (3689:3689:3689))
        (PORT d[7] (4756:4756:4756) (4957:4957:4957))
        (PORT d[8] (4917:4917:4917) (5164:5164:5164))
        (PORT d[9] (2864:2864:2864) (3023:3023:3023))
        (PORT d[10] (2903:2903:2903) (3023:3023:3023))
        (PORT d[11] (3628:3628:3628) (3886:3886:3886))
        (PORT d[12] (4587:4587:4587) (4946:4946:4946))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (4725:4725:4725))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2569:2569:2569))
        (PORT d[0] (5033:5033:5033) (4996:4996:4996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3406:3406:3406))
        (PORT d[1] (5165:5165:5165) (5392:5392:5392))
        (PORT d[2] (2938:2938:2938) (3162:3162:3162))
        (PORT d[3] (4916:4916:4916) (4985:4985:4985))
        (PORT d[4] (3745:3745:3745) (3698:3698:3698))
        (PORT d[5] (3854:3854:3854) (3890:3890:3890))
        (PORT d[6] (3697:3697:3697) (3842:3842:3842))
        (PORT d[7] (2928:2928:2928) (3027:3027:3027))
        (PORT d[8] (3433:3433:3433) (3474:3474:3474))
        (PORT d[9] (4429:4429:4429) (4354:4354:4354))
        (PORT d[10] (5453:5453:5453) (5489:5489:5489))
        (PORT d[11] (4573:4573:4573) (4728:4728:4728))
        (PORT d[12] (4870:4870:4870) (5064:5064:5064))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT ena (4778:4778:4778) (4908:4908:4908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT d[0] (4778:4778:4778) (4908:4908:4908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2873:2873:2873))
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7525:7525:7525) (7739:7739:7739))
        (PORT d[1] (6067:6067:6067) (6421:6421:6421))
        (PORT d[2] (4692:4692:4692) (5002:5002:5002))
        (PORT d[3] (4633:4633:4633) (4909:4909:4909))
        (PORT d[4] (4286:4286:4286) (4447:4447:4447))
        (PORT d[5] (6114:6114:6114) (6399:6399:6399))
        (PORT d[6] (3979:3979:3979) (4122:4122:4122))
        (PORT d[7] (5107:5107:5107) (5363:5363:5363))
        (PORT d[8] (6680:6680:6680) (6770:6770:6770))
        (PORT d[9] (3621:3621:3621) (3848:3848:3848))
        (PORT d[10] (3660:3660:3660) (3846:3846:3846))
        (PORT d[11] (6072:6072:6072) (6120:6120:6120))
        (PORT d[12] (5255:5255:5255) (5669:5669:5669))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5778:5778:5778))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (PORT d[0] (6255:6255:6255) (6409:6409:6409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3801:3801:3801))
        (PORT d[1] (5188:5188:5188) (5465:5465:5465))
        (PORT d[2] (4364:4364:4364) (4623:4623:4623))
        (PORT d[3] (5159:5159:5159) (5266:5266:5266))
        (PORT d[4] (5417:5417:5417) (5592:5592:5592))
        (PORT d[5] (5783:5783:5783) (5941:5941:5941))
        (PORT d[6] (4631:4631:4631) (4864:4864:4864))
        (PORT d[7] (3277:3277:3277) (3440:3440:3440))
        (PORT d[8] (4155:4155:4155) (4244:4244:4244))
        (PORT d[9] (4981:4981:4981) (5033:5033:5033))
        (PORT d[10] (5599:5599:5599) (5722:5722:5722))
        (PORT d[11] (4921:4921:4921) (5103:5103:5103))
        (PORT d[12] (5282:5282:5282) (5540:5540:5540))
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT ena (5465:5465:5465) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT d[0] (5465:5465:5465) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2481:2481:2481))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7304:7304:7304) (7368:7368:7368))
        (PORT d[1] (6030:6030:6030) (6382:6382:6382))
        (PORT d[2] (4605:4605:4605) (4907:4907:4907))
        (PORT d[3] (4674:4674:4674) (4959:4959:4959))
        (PORT d[4] (4269:4269:4269) (4432:4432:4432))
        (PORT d[5] (6453:6453:6453) (6769:6769:6769))
        (PORT d[6] (3646:3646:3646) (3766:3766:3766))
        (PORT d[7] (5107:5107:5107) (5369:5369:5369))
        (PORT d[8] (7505:7505:7505) (7601:7601:7601))
        (PORT d[9] (3270:3270:3270) (3467:3467:3467))
        (PORT d[10] (3636:3636:3636) (3795:3795:3795))
        (PORT d[11] (4006:4006:4006) (4303:4303:4303))
        (PORT d[12] (5650:5650:5650) (6073:6073:6073))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4375:4375:4375))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (4930:4930:4930) (5006:5006:5006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3502:3502:3502))
        (PORT d[1] (4069:4069:4069) (4299:4299:4299))
        (PORT d[2] (3317:3317:3317) (3581:3581:3581))
        (PORT d[3] (3122:3122:3122) (3170:3170:3170))
        (PORT d[4] (5388:5388:5388) (5524:5524:5524))
        (PORT d[5] (5064:5064:5064) (5222:5222:5222))
        (PORT d[6] (4074:4074:4074) (4293:4293:4293))
        (PORT d[7] (2997:2997:2997) (3143:3143:3143))
        (PORT d[8] (3837:3837:3837) (3919:3919:3919))
        (PORT d[9] (4917:4917:4917) (4933:4933:4933))
        (PORT d[10] (5602:5602:5602) (5685:5685:5685))
        (PORT d[11] (4829:4829:4829) (4889:4889:4889))
        (PORT d[12] (5272:5272:5272) (5494:5494:5494))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT ena (4897:4897:4897) (5108:5108:5108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (4897:4897:4897) (5108:5108:5108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2461:2461:2461))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6941:6941:6941) (7003:7003:7003))
        (PORT d[1] (5168:5168:5168) (5409:5409:5409))
        (PORT d[2] (4664:4664:4664) (4970:4970:4970))
        (PORT d[3] (4566:4566:4566) (4808:4808:4808))
        (PORT d[4] (4628:4628:4628) (4784:4784:4784))
        (PORT d[5] (6504:6504:6504) (6825:6825:6825))
        (PORT d[6] (3325:3325:3325) (3450:3450:3450))
        (PORT d[7] (5454:5454:5454) (5713:5713:5713))
        (PORT d[8] (7142:7142:7142) (7244:7244:7244))
        (PORT d[9] (3114:3114:3114) (3303:3303:3303))
        (PORT d[10] (3340:3340:3340) (3505:3505:3505))
        (PORT d[11] (4340:4340:4340) (4631:4631:4631))
        (PORT d[12] (5651:5651:5651) (6005:6005:6005))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5426:5426:5426) (5230:5230:5230))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (6048:6048:6048) (5861:5861:5861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3924:3924:3924))
        (PORT d[1] (4411:4411:4411) (4636:4636:4636))
        (PORT d[2] (3937:3937:3937) (4177:4177:4177))
        (PORT d[3] (4807:4807:4807) (4903:4903:4903))
        (PORT d[4] (5076:5076:5076) (5205:5205:5205))
        (PORT d[5] (4706:4706:4706) (4866:4866:4866))
        (PORT d[6] (4285:4285:4285) (4497:4497:4497))
        (PORT d[7] (3011:3011:3011) (3157:3157:3157))
        (PORT d[8] (3853:3853:3853) (3936:3936:3936))
        (PORT d[9] (4623:4623:4623) (4652:4652:4652))
        (PORT d[10] (5629:5629:5629) (5723:5723:5723))
        (PORT d[11] (5178:5178:5178) (5224:5224:5224))
        (PORT d[12] (5618:5618:5618) (5828:5828:5828))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (5278:5278:5278) (5486:5486:5486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (5278:5278:5278) (5486:5486:5486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2781:2781:2781))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7801:7801:7801) (7994:7994:7994))
        (PORT d[1] (6353:6353:6353) (6691:6691:6691))
        (PORT d[2] (4694:4694:4694) (5005:5005:5005))
        (PORT d[3] (4905:4905:4905) (5168:5168:5168))
        (PORT d[4] (4580:4580:4580) (4723:4723:4723))
        (PORT d[5] (6146:6146:6146) (6436:6436:6436))
        (PORT d[6] (4027:4027:4027) (4167:4167:4167))
        (PORT d[7] (4829:4829:4829) (5091:5091:5091))
        (PORT d[8] (6946:6946:6946) (7016:7016:7016))
        (PORT d[9] (3639:3639:3639) (3868:3868:3868))
        (PORT d[10] (3665:3665:3665) (3852:3852:3852))
        (PORT d[11] (6337:6337:6337) (6368:6368:6368))
        (PORT d[12] (5229:5229:5229) (5647:5647:5647))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5309:5309:5309) (5435:5435:5435))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (5931:5931:5931) (6066:6066:6066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4627:4627:4627))
        (PORT d[1] (5169:5169:5169) (5450:5450:5450))
        (PORT d[2] (4408:4408:4408) (4656:4656:4656))
        (PORT d[3] (3504:3504:3504) (3568:3568:3568))
        (PORT d[4] (5709:5709:5709) (5843:5843:5843))
        (PORT d[5] (6070:6070:6070) (6216:6216:6216))
        (PORT d[6] (4345:4345:4345) (4582:4582:4582))
        (PORT d[7] (3287:3287:3287) (3451:3451:3451))
        (PORT d[8] (4104:4104:4104) (4189:4189:4189))
        (PORT d[9] (5288:5288:5288) (5330:5330:5330))
        (PORT d[10] (5619:5619:5619) (5746:5746:5746))
        (PORT d[11] (4938:4938:4938) (5122:5122:5122))
        (PORT d[12] (5573:5573:5573) (5821:5821:5821))
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (PORT ena (5101:5101:5101) (5302:5302:5302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (PORT d[0] (5101:5101:5101) (5302:5302:5302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2443:2443:2443))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6889:6889:6889) (6983:6983:6983))
        (PORT d[1] (5240:5240:5240) (5517:5517:5517))
        (PORT d[2] (5549:5549:5549) (5811:5811:5811))
        (PORT d[3] (4958:4958:4958) (5238:5238:5238))
        (PORT d[4] (4263:4263:4263) (4432:4432:4432))
        (PORT d[5] (6084:6084:6084) (6361:6361:6361))
        (PORT d[6] (5457:5457:5457) (5542:5542:5542))
        (PORT d[7] (5085:5085:5085) (5340:5340:5340))
        (PORT d[8] (7154:7154:7154) (7304:7304:7304))
        (PORT d[9] (4237:4237:4237) (4409:4409:4409))
        (PORT d[10] (4701:4701:4701) (4825:4825:4825))
        (PORT d[11] (4089:4089:4089) (4435:4435:4435))
        (PORT d[12] (4728:4728:4728) (5037:5037:5037))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4174:4174:4174))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (4885:4885:4885) (4805:4805:4805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5843:5843:5843) (6137:6137:6137))
        (PORT d[1] (4918:4918:4918) (5236:5236:5236))
        (PORT d[2] (3041:3041:3041) (3158:3158:3158))
        (PORT d[3] (5329:5329:5329) (5444:5444:5444))
        (PORT d[4] (5075:5075:5075) (5224:5224:5224))
        (PORT d[5] (4799:4799:4799) (4887:4887:4887))
        (PORT d[6] (5053:5053:5053) (5247:5247:5247))
        (PORT d[7] (4474:4474:4474) (4719:4719:4719))
        (PORT d[8] (3866:3866:3866) (3949:3949:3949))
        (PORT d[9] (5371:5371:5371) (5432:5432:5432))
        (PORT d[10] (6023:6023:6023) (6113:6113:6113))
        (PORT d[11] (4992:4992:4992) (5191:5191:5191))
        (PORT d[12] (5651:5651:5651) (5910:5910:5910))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT ena (5172:5172:5172) (5363:5363:5363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT d[0] (5172:5172:5172) (5363:5363:5363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1995:1995:1995))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3964:3964:3964))
        (PORT d[1] (3728:3728:3728) (3769:3769:3769))
        (PORT d[2] (4013:4013:4013) (4043:4043:4043))
        (PORT d[3] (4522:4522:4522) (4694:4694:4694))
        (PORT d[4] (4056:4056:4056) (4097:4097:4097))
        (PORT d[5] (3596:3596:3596) (3636:3636:3636))
        (PORT d[6] (4895:4895:4895) (4926:4926:4926))
        (PORT d[7] (3967:3967:3967) (3999:3999:3999))
        (PORT d[8] (3838:3838:3838) (3860:3860:3860))
        (PORT d[9] (3050:3050:3050) (3178:3178:3178))
        (PORT d[10] (3883:3883:3883) (3899:3899:3899))
        (PORT d[11] (3963:3963:3963) (3998:3998:3998))
        (PORT d[12] (3839:3839:3839) (3860:3860:3860))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4403:4403:4403))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (4984:4984:4984) (5034:5034:5034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3174:3174:3174))
        (PORT d[1] (3657:3657:3657) (3830:3830:3830))
        (PORT d[2] (3022:3022:3022) (3055:3055:3055))
        (PORT d[3] (4023:4023:4023) (3987:3987:3987))
        (PORT d[4] (3641:3641:3641) (3617:3617:3617))
        (PORT d[5] (4115:4115:4115) (4150:4150:4150))
        (PORT d[6] (4649:4649:4649) (4738:4738:4738))
        (PORT d[7] (3694:3694:3694) (3831:3831:3831))
        (PORT d[8] (3465:3465:3465) (3444:3444:3444))
        (PORT d[9] (3676:3676:3676) (3643:3643:3643))
        (PORT d[10] (5433:5433:5433) (5429:5429:5429))
        (PORT d[11] (3830:3830:3830) (3808:3808:3808))
        (PORT d[12] (6261:6261:6261) (6411:6411:6411))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (5402:5402:5402) (5511:5511:5511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (5402:5402:5402) (5511:5511:5511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2411:2411:2411))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6970:6970:6970) (7121:7121:7121))
        (PORT d[1] (5110:5110:5110) (5320:5320:5320))
        (PORT d[2] (5400:5400:5400) (5727:5727:5727))
        (PORT d[3] (4629:4629:4629) (4912:4912:4912))
        (PORT d[4] (4979:4979:4979) (5177:5177:5177))
        (PORT d[5] (5657:5657:5657) (5902:5902:5902))
        (PORT d[6] (6213:6213:6213) (6389:6389:6389))
        (PORT d[7] (5776:5776:5776) (5919:5919:5919))
        (PORT d[8] (5146:5146:5146) (5153:5153:5153))
        (PORT d[9] (3477:3477:3477) (3648:3648:3648))
        (PORT d[10] (4102:4102:4102) (4327:4327:4327))
        (PORT d[11] (6396:6396:6396) (6444:6444:6444))
        (PORT d[12] (5264:5264:5264) (5275:5275:5275))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4040:4040:4040))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (4531:4531:4531) (4671:4671:4671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5392:5392:5392) (5642:5642:5642))
        (PORT d[1] (4102:4102:4102) (4291:4291:4291))
        (PORT d[2] (3610:3610:3610) (3902:3902:3902))
        (PORT d[3] (3874:3874:3874) (3989:3989:3989))
        (PORT d[4] (5359:5359:5359) (5545:5545:5545))
        (PORT d[5] (5679:5679:5679) (5723:5723:5723))
        (PORT d[6] (5590:5590:5590) (5836:5836:5836))
        (PORT d[7] (3937:3937:3937) (4064:4064:4064))
        (PORT d[8] (4631:4631:4631) (4762:4762:4762))
        (PORT d[9] (5278:5278:5278) (5312:5312:5312))
        (PORT d[10] (5319:5319:5319) (5440:5440:5440))
        (PORT d[11] (5110:5110:5110) (5168:5168:5168))
        (PORT d[12] (5997:5997:5997) (6294:6294:6294))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT ena (5185:5185:5185) (5388:5388:5388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT d[0] (5185:5185:5185) (5388:5388:5388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2385:2385:2385))
        (PORT clk (2555:2555:2555) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5674:5674:5674) (5688:5688:5688))
        (PORT d[1] (5049:5049:5049) (5272:5272:5272))
        (PORT d[2] (5667:5667:5667) (5991:5991:5991))
        (PORT d[3] (4520:4520:4520) (4795:4795:4795))
        (PORT d[4] (5336:5336:5336) (5533:5533:5533))
        (PORT d[5] (5700:5700:5700) (5947:5947:5947))
        (PORT d[6] (6566:6566:6566) (6737:6737:6737))
        (PORT d[7] (6141:6141:6141) (6281:6281:6281))
        (PORT d[8] (5487:5487:5487) (5488:5488:5488))
        (PORT d[9] (3833:3833:3833) (4000:4000:4000))
        (PORT d[10] (4416:4416:4416) (4637:4637:4637))
        (PORT d[11] (6025:6025:6025) (6070:6070:6070))
        (PORT d[12] (5655:5655:5655) (5659:5659:5659))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5858:5858:5858))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2579:2579:2579))
        (PORT d[0] (6468:6468:6468) (6489:6489:6489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5343:5343:5343) (5600:5600:5600))
        (PORT d[1] (4430:4430:4430) (4609:4609:4609))
        (PORT d[2] (3892:3892:3892) (4175:4175:4175))
        (PORT d[3] (4247:4247:4247) (4356:4356:4356))
        (PORT d[4] (5440:5440:5440) (5639:5639:5639))
        (PORT d[5] (4429:4429:4429) (4502:4502:4502))
        (PORT d[6] (5929:5929:5929) (6170:6170:6170))
        (PORT d[7] (3982:3982:3982) (4107:4107:4107))
        (PORT d[8] (4967:4967:4967) (5089:5089:5089))
        (PORT d[9] (4984:4984:4984) (5040:5040:5040))
        (PORT d[10] (5667:5667:5667) (5778:5778:5778))
        (PORT d[11] (5495:5495:5495) (5543:5543:5543))
        (PORT d[12] (5942:5942:5942) (6238:6238:6238))
        (PORT clk (2509:2509:2509) (2497:2497:2497))
        (PORT ena (5512:5512:5512) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2497:2497:2497))
        (PORT d[0] (5512:5512:5512) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2195:2195:2195))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4302:4302:4302))
        (PORT d[1] (4761:4761:4761) (4945:4945:4945))
        (PORT d[2] (4377:4377:4377) (4408:4408:4408))
        (PORT d[3] (4292:4292:4292) (4555:4555:4555))
        (PORT d[4] (4418:4418:4418) (4443:4443:4443))
        (PORT d[5] (5326:5326:5326) (5543:5543:5543))
        (PORT d[6] (4537:4537:4537) (4528:4528:4528))
        (PORT d[7] (4320:4320:4320) (4350:4350:4350))
        (PORT d[8] (4427:4427:4427) (4431:4431:4431))
        (PORT d[9] (3083:3083:3083) (3215:3215:3215))
        (PORT d[10] (4552:4552:4552) (4568:4568:4568))
        (PORT d[11] (4655:4655:4655) (4686:4686:4686))
        (PORT d[12] (4503:4503:4503) (4506:4506:4506))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5454:5454:5454))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT d[0] (5573:5573:5573) (5820:5820:5820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (5223:5223:5223))
        (PORT d[1] (4036:4036:4036) (4206:4206:4206))
        (PORT d[2] (3330:3330:3330) (3364:3364:3364))
        (PORT d[3] (3399:3399:3399) (3394:3394:3394))
        (PORT d[4] (3632:3632:3632) (3600:3600:3600))
        (PORT d[5] (4613:4613:4613) (4665:4665:4665))
        (PORT d[6] (4502:4502:4502) (4757:4757:4757))
        (PORT d[7] (2924:2924:2924) (3066:3066:3066))
        (PORT d[8] (4222:4222:4222) (4195:4195:4195))
        (PORT d[9] (4595:4595:4595) (4618:4618:4618))
        (PORT d[10] (5839:5839:5839) (5842:5842:5842))
        (PORT d[11] (3812:3812:3812) (3908:3908:3908))
        (PORT d[12] (6986:6986:6986) (7125:7125:7125))
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (PORT ena (4861:4861:4861) (5055:5055:5055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (PORT d[0] (4861:4861:4861) (5055:5055:5055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2855:2855:2855))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7504:7504:7504) (7716:7716:7716))
        (PORT d[1] (6035:6035:6035) (6394:6394:6394))
        (PORT d[2] (4688:4688:4688) (4998:4998:4998))
        (PORT d[3] (4671:4671:4671) (4954:4954:4954))
        (PORT d[4] (4250:4250:4250) (4398:4398:4398))
        (PORT d[5] (6102:6102:6102) (6391:6391:6391))
        (PORT d[6] (4023:4023:4023) (4168:4168:4168))
        (PORT d[7] (5151:5151:5151) (5414:5414:5414))
        (PORT d[8] (4926:4926:4926) (5212:5212:5212))
        (PORT d[9] (3999:3999:3999) (4226:4226:4226))
        (PORT d[10] (4025:4025:4025) (4189:4189:4189))
        (PORT d[11] (6079:6079:6079) (6127:6127:6127))
        (PORT d[12] (4936:4936:4936) (5367:5367:5367))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7320:7320:7320) (7382:7382:7382))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (7942:7942:7942) (8013:8013:8013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4153:4153:4153))
        (PORT d[1] (5519:5519:5519) (5797:5797:5797))
        (PORT d[2] (4054:4054:4054) (4307:4307:4307))
        (PORT d[3] (5151:5151:5151) (5264:5264:5264))
        (PORT d[4] (5444:5444:5444) (5620:5620:5620))
        (PORT d[5] (5744:5744:5744) (5899:5899:5899))
        (PORT d[6] (4988:4988:4988) (5217:5217:5217))
        (PORT d[7] (3306:3306:3306) (3472:3472:3472))
        (PORT d[8] (3854:3854:3854) (3938:3938:3938))
        (PORT d[9] (5358:5358:5358) (5409:5409:5409))
        (PORT d[10] (5987:5987:5987) (6110:6110:6110))
        (PORT d[11] (5613:5613:5613) (5669:5669:5669))
        (PORT d[12] (5992:5992:5992) (6248:6248:6248))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT ena (5173:5173:5173) (5387:5387:5387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (5173:5173:5173) (5387:5387:5387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2486:2486:2486))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7644:7644:7644) (7706:7706:7706))
        (PORT d[1] (6371:6371:6371) (6720:6720:6720))
        (PORT d[2] (4648:4648:4648) (4950:4950:4950))
        (PORT d[3] (4959:4959:4959) (5229:5229:5229))
        (PORT d[4] (4684:4684:4684) (4844:4844:4844))
        (PORT d[5] (6421:6421:6421) (6708:6708:6708))
        (PORT d[6] (4030:4030:4030) (4152:4152:4152))
        (PORT d[7] (5709:5709:5709) (5852:5852:5852))
        (PORT d[8] (4438:4438:4438) (4763:4763:4763))
        (PORT d[9] (3990:3990:3990) (4216:4216:4216))
        (PORT d[10] (3744:3744:3744) (3917:3917:3917))
        (PORT d[11] (4375:4375:4375) (4672:4672:4672))
        (PORT d[12] (5318:5318:5318) (5746:5746:5746))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5467:5467:5467))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (5932:5932:5932) (6098:6098:6098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3928:3928:3928))
        (PORT d[1] (4452:4452:4452) (4682:4682:4682))
        (PORT d[2] (3693:3693:3693) (3947:3947:3947))
        (PORT d[3] (3506:3506:3506) (3573:3573:3573))
        (PORT d[4] (5404:5404:5404) (5578:5578:5578))
        (PORT d[5] (5424:5424:5424) (5583:5583:5583))
        (PORT d[6] (4395:4395:4395) (4606:4606:4606))
        (PORT d[7] (3338:3338:3338) (3477:3477:3477))
        (PORT d[8] (3839:3839:3839) (3925:3925:3925))
        (PORT d[9] (5224:5224:5224) (5232:5232:5232))
        (PORT d[10] (5273:5273:5273) (5382:5382:5382))
        (PORT d[11] (5238:5238:5238) (5304:5304:5304))
        (PORT d[12] (6000:6000:6000) (6254:6254:6254))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT ena (5517:5517:5517) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (5517:5517:5517) (5725:5725:5725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2405:2405:2405))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7354:7354:7354) (7500:7500:7500))
        (PORT d[1] (5415:5415:5415) (5622:5622:5622))
        (PORT d[2] (5031:5031:5031) (5379:5379:5379))
        (PORT d[3] (4627:4627:4627) (4925:4925:4925))
        (PORT d[4] (5005:5005:5005) (5206:5206:5206))
        (PORT d[5] (5672:5672:5672) (5919:5919:5919))
        (PORT d[6] (6212:6212:6212) (6388:6388:6388))
        (PORT d[7] (6017:6017:6017) (6146:6146:6146))
        (PORT d[8] (5145:5145:5145) (5152:5152:5152))
        (PORT d[9] (3541:3541:3541) (3715:3715:3715))
        (PORT d[10] (4418:4418:4418) (4636:4636:4636))
        (PORT d[11] (6714:6714:6714) (6751:6751:6751))
        (PORT d[12] (5282:5282:5282) (5294:5294:5294))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (4024:4024:4024))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (4498:4498:4498) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (5648:5648:5648))
        (PORT d[1] (4058:4058:4058) (4244:4244:4244))
        (PORT d[2] (3993:3993:3993) (4280:4280:4280))
        (PORT d[3] (4201:4201:4201) (4309:4309:4309))
        (PORT d[4] (5434:5434:5434) (5618:5618:5618))
        (PORT d[5] (5111:5111:5111) (5175:5175:5175))
        (PORT d[6] (5589:5589:5589) (5836:5836:5836))
        (PORT d[7] (3899:3899:3899) (4023:4023:4023))
        (PORT d[8] (4585:4585:4585) (4710:4710:4710))
        (PORT d[9] (5241:5241:5241) (5274:5274:5274))
        (PORT d[10] (5304:5304:5304) (5422:5422:5422))
        (PORT d[11] (5476:5476:5476) (5527:5527:5527))
        (PORT d[12] (6040:6040:6040) (6340:6340:6340))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT ena (5180:5180:5180) (5382:5382:5382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (5180:5180:5180) (5382:5382:5382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2094:2094:2094))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6088:6088:6088) (6114:6114:6114))
        (PORT d[1] (3648:3648:3648) (3754:3754:3754))
        (PORT d[2] (3700:3700:3700) (3859:3859:3859))
        (PORT d[3] (3413:3413:3413) (3578:3578:3578))
        (PORT d[4] (4592:4592:4592) (4696:4696:4696))
        (PORT d[5] (4494:4494:4494) (4629:4629:4629))
        (PORT d[6] (5381:5381:5381) (5468:5468:5468))
        (PORT d[7] (4332:4332:4332) (4517:4517:4517))
        (PORT d[8] (5444:5444:5444) (5578:5578:5578))
        (PORT d[9] (4519:4519:4519) (4526:4526:4526))
        (PORT d[10] (7182:7182:7182) (7210:7210:7210))
        (PORT d[11] (4064:4064:4064) (4395:4395:4395))
        (PORT d[12] (3946:3946:3946) (4183:4183:4183))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4010:4010:4010))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (4570:4570:4570) (4641:4641:4641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3556:3556:3556))
        (PORT d[1] (3263:3263:3263) (3401:3401:3401))
        (PORT d[2] (2775:2775:2775) (2935:2935:2935))
        (PORT d[3] (3617:3617:3617) (3618:3618:3618))
        (PORT d[4] (4955:4955:4955) (5069:5069:5069))
        (PORT d[5] (3005:3005:3005) (2994:2994:2994))
        (PORT d[6] (3751:3751:3751) (3942:3942:3942))
        (PORT d[7] (2325:2325:2325) (2349:2349:2349))
        (PORT d[8] (3288:3288:3288) (3273:3273:3273))
        (PORT d[9] (5327:5327:5327) (5424:5424:5424))
        (PORT d[10] (3385:3385:3385) (3375:3375:3375))
        (PORT d[11] (3073:3073:3073) (3061:3061:3061))
        (PORT d[12] (3089:3089:3089) (3111:3111:3111))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT ena (4073:4073:4073) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (4073:4073:4073) (4203:4203:4203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2091:2091:2091))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5818:5818:5818) (5843:5843:5843))
        (PORT d[1] (4002:4002:4002) (4091:4091:4091))
        (PORT d[2] (3387:3387:3387) (3546:3546:3546))
        (PORT d[3] (3406:3406:3406) (3565:3565:3565))
        (PORT d[4] (4237:4237:4237) (4344:4344:4344))
        (PORT d[5] (4513:4513:4513) (4648:4648:4648))
        (PORT d[6] (6089:6089:6089) (6173:6173:6173))
        (PORT d[7] (4673:4673:4673) (4853:4853:4853))
        (PORT d[8] (5096:5096:5096) (5231:5231:5231))
        (PORT d[9] (3845:3845:3845) (3861:3861:3861))
        (PORT d[10] (4163:4163:4163) (4180:4180:4180))
        (PORT d[11] (4139:4139:4139) (4147:4147:4147))
        (PORT d[12] (3537:3537:3537) (3740:3740:3740))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4406:4406:4406))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (PORT d[0] (4843:4843:4843) (5037:5037:5037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3830:3830:3830))
        (PORT d[1] (3269:3269:3269) (3400:3400:3400))
        (PORT d[2] (3123:3123:3123) (3276:3276:3276))
        (PORT d[3] (3979:3979:3979) (3976:3976:3976))
        (PORT d[4] (5335:5335:5335) (5445:5445:5445))
        (PORT d[5] (3088:3088:3088) (3071:3071:3071))
        (PORT d[6] (3721:3721:3721) (3906:3906:3906))
        (PORT d[7] (2857:2857:2857) (2920:2920:2920))
        (PORT d[8] (3655:3655:3655) (3638:3638:3638))
        (PORT d[9] (2756:2756:2756) (2766:2766:2766))
        (PORT d[10] (3729:3729:3729) (3718:3718:3718))
        (PORT d[11] (3386:3386:3386) (3370:3370:3370))
        (PORT d[12] (2741:2741:2741) (2766:2766:2766))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT ena (4402:4402:4402) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (4402:4402:4402) (4526:4526:4526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2056:2056:2056))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6205:6205:6205) (6196:6196:6196))
        (PORT d[1] (4977:4977:4977) (5111:5111:5111))
        (PORT d[2] (3781:3781:3781) (3981:3981:3981))
        (PORT d[3] (3809:3809:3809) (4013:4013:4013))
        (PORT d[4] (5991:5991:5991) (6093:6093:6093))
        (PORT d[5] (5214:5214:5214) (5339:5339:5339))
        (PORT d[6] (5356:5356:5356) (5441:5441:5441))
        (PORT d[7] (4012:4012:4012) (4206:4206:4206))
        (PORT d[8] (5625:5625:5625) (5609:5609:5609))
        (PORT d[9] (4908:4908:4908) (4916:4916:4916))
        (PORT d[10] (6751:6751:6751) (6780:6780:6780))
        (PORT d[11] (4112:4112:4112) (4447:4447:4447))
        (PORT d[12] (3266:3266:3266) (3521:3521:3521))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5399:5399:5399))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (5796:5796:5796) (6030:6030:6030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4289:4289:4289))
        (PORT d[1] (3637:3637:3637) (3772:3772:3772))
        (PORT d[2] (3438:3438:3438) (3586:3586:3586))
        (PORT d[3] (3551:3551:3551) (3543:3543:3543))
        (PORT d[4] (4587:4587:4587) (4687:4687:4687))
        (PORT d[5] (3668:3668:3668) (3650:3650:3650))
        (PORT d[6] (4118:4118:4118) (4306:4306:4306))
        (PORT d[7] (2814:2814:2814) (2875:2875:2875))
        (PORT d[8] (3308:3308:3308) (3300:3300:3300))
        (PORT d[9] (4598:4598:4598) (4570:4570:4570))
        (PORT d[10] (4877:4877:4877) (4926:4926:4926))
        (PORT d[11] (4082:4082:4082) (4054:4054:4054))
        (PORT d[12] (3412:3412:3412) (3430:3430:3430))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (4050:4050:4050) (4184:4184:4184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (4050:4050:4050) (4184:4184:4184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2059:2059:2059))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6174:6174:6174))
        (PORT d[1] (3942:3942:3942) (4040:4040:4040))
        (PORT d[2] (3759:3759:3759) (3927:3927:3927))
        (PORT d[3] (3763:3763:3763) (3964:3964:3964))
        (PORT d[4] (6286:6286:6286) (6380:6380:6380))
        (PORT d[5] (4514:4514:4514) (4649:4649:4649))
        (PORT d[6] (5359:5359:5359) (5443:5443:5443))
        (PORT d[7] (4352:4352:4352) (4535:4535:4535))
        (PORT d[8] (7023:7023:7023) (7107:7107:7107))
        (PORT d[9] (4570:4570:4570) (4580:4580:4580))
        (PORT d[10] (6799:6799:6799) (6833:6833:6833))
        (PORT d[11] (4135:4135:4135) (4474:4474:4474))
        (PORT d[12] (3628:3628:3628) (3875:3875:3875))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4472:4472:4472))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (5207:5207:5207) (5103:5103:5103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4235:4235:4235))
        (PORT d[1] (3917:3917:3917) (4036:4036:4036))
        (PORT d[2] (3139:3139:3139) (3297:3297:3297))
        (PORT d[3] (3950:3950:3950) (3939:3939:3939))
        (PORT d[4] (4624:4624:4624) (4740:4740:4740))
        (PORT d[5] (3370:3370:3370) (3360:3360:3360))
        (PORT d[6] (4053:4053:4053) (4238:4238:4238))
        (PORT d[7] (2627:2627:2627) (2650:2650:2650))
        (PORT d[8] (3290:3290:3290) (3282:3282:3282))
        (PORT d[9] (5309:5309:5309) (5405:5405:5405))
        (PORT d[10] (5244:5244:5244) (5288:5288:5288))
        (PORT d[11] (3422:3422:3422) (3402:3402:3402))
        (PORT d[12] (3391:3391:3391) (3406:3406:3406))
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT ena (4063:4063:4063) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT d[0] (4063:4063:4063) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2540:2540:2540))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6540:6540:6540) (6529:6529:6529))
        (PORT d[1] (5007:5007:5007) (5171:5171:5171))
        (PORT d[2] (4499:4499:4499) (4734:4734:4734))
        (PORT d[3] (4157:4157:4157) (4395:4395:4395))
        (PORT d[4] (5987:5987:5987) (6101:6101:6101))
        (PORT d[5] (5617:5617:5617) (5800:5800:5800))
        (PORT d[6] (6492:6492:6492) (6678:6678:6678))
        (PORT d[7] (5573:5573:5573) (5657:5657:5657))
        (PORT d[8] (7263:7263:7263) (7312:7312:7312))
        (PORT d[9] (3977:3977:3977) (4202:4202:4202))
        (PORT d[10] (7731:7731:7731) (7766:7766:7766))
        (PORT d[11] (6290:6290:6290) (6292:6292:6292))
        (PORT d[12] (4006:4006:4006) (4281:4281:4281))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5362:5362:5362))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (5877:5877:5877) (5993:5993:5993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5607:5607:5607))
        (PORT d[1] (4028:4028:4028) (4233:4233:4233))
        (PORT d[2] (3597:3597:3597) (3846:3846:3846))
        (PORT d[3] (5394:5394:5394) (5400:5400:5400))
        (PORT d[4] (5053:5053:5053) (5216:5216:5216))
        (PORT d[5] (4785:4785:4785) (4871:4871:4871))
        (PORT d[6] (4402:4402:4402) (4642:4642:4642))
        (PORT d[7] (3241:3241:3241) (3365:3365:3365))
        (PORT d[8] (5035:5035:5035) (5002:5002:5002))
        (PORT d[9] (5720:5720:5720) (5811:5811:5811))
        (PORT d[10] (4934:4934:4934) (5018:5018:5018))
        (PORT d[11] (4972:4972:4972) (4963:4963:4963))
        (PORT d[12] (5132:5132:5132) (5149:5149:5149))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT ena (5134:5134:5134) (5304:5304:5304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (5134:5134:5134) (5304:5304:5304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2083:2083:2083))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5818:5818:5818) (5860:5860:5860))
        (PORT d[1] (3966:3966:3966) (4066:4066:4066))
        (PORT d[2] (3403:3403:3403) (3573:3573:3573))
        (PORT d[3] (3412:3412:3412) (3577:3577:3577))
        (PORT d[4] (4605:4605:4605) (4705:4705:4705))
        (PORT d[5] (4433:4433:4433) (4574:4574:4574))
        (PORT d[6] (5719:5719:5719) (5803:5803:5803))
        (PORT d[7] (4339:4339:4339) (4525:4525:4525))
        (PORT d[8] (5475:5475:5475) (5612:5612:5612))
        (PORT d[9] (4459:4459:4459) (4472:4472:4472))
        (PORT d[10] (7152:7152:7152) (7175:7175:7175))
        (PORT d[11] (4502:4502:4502) (4505:4505:4505))
        (PORT d[12] (3659:3659:3659) (3914:3914:3914))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (4546:4546:4546))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (4706:4706:4706) (4842:4842:4842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4231:4231:4231))
        (PORT d[1] (3535:3535:3535) (3664:3664:3664))
        (PORT d[2] (3060:3060:3060) (3196:3196:3196))
        (PORT d[3] (3600:3600:3600) (3600:3600:3600))
        (PORT d[4] (4990:4990:4990) (5107:5107:5107))
        (PORT d[5] (3019:3019:3019) (3008:3008:3008))
        (PORT d[6] (3709:3709:3709) (3896:3896:3896))
        (PORT d[7] (2440:2440:2440) (2500:2500:2500))
        (PORT d[8] (3328:3328:3328) (3318:3318:3318))
        (PORT d[9] (3093:3093:3093) (3098:3098:3098))
        (PORT d[10] (3713:3713:3713) (3701:3701:3701))
        (PORT d[11] (3391:3391:3391) (3374:3374:3374))
        (PORT d[12] (3043:3043:3043) (3061:3061:3061))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (4439:4439:4439) (4571:4571:4571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (4439:4439:4439) (4571:4571:4571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1963:1963:1963))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5788:5788:5788) (5826:5826:5826))
        (PORT d[1] (4008:4008:4008) (4112:4112:4112))
        (PORT d[2] (3736:3736:3736) (3902:3902:3902))
        (PORT d[3] (3735:3735:3735) (3874:3874:3874))
        (PORT d[4] (4584:4584:4584) (4687:4687:4687))
        (PORT d[5] (4491:4491:4491) (4624:4624:4624))
        (PORT d[6] (5733:5733:5733) (5820:5820:5820))
        (PORT d[7] (4340:4340:4340) (4526:4526:4526))
        (PORT d[8] (5467:5467:5467) (5604:5604:5604))
        (PORT d[9] (4164:4164:4164) (4176:4176:4176))
        (PORT d[10] (4139:4139:4139) (4154:4154:4154))
        (PORT d[11] (4491:4491:4491) (4492:4492:4492))
        (PORT d[12] (3629:3629:3629) (3879:3879:3879))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3258:3258:3258))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (PORT d[0] (3864:3864:3864) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3947:3947:3947))
        (PORT d[1] (3190:3190:3190) (3314:3314:3314))
        (PORT d[2] (2429:2429:2429) (2614:2614:2614))
        (PORT d[3] (3628:3628:3628) (3631:3631:3631))
        (PORT d[4] (5017:5017:5017) (5135:5135:5135))
        (PORT d[5] (2709:2709:2709) (2708:2708:2708))
        (PORT d[6] (3711:3711:3711) (3904:3904:3904))
        (PORT d[7] (2455:2455:2455) (2517:2517:2517))
        (PORT d[8] (3297:3297:3297) (3283:3283:3283))
        (PORT d[9] (3119:3119:3119) (3124:3124:3124))
        (PORT d[10] (3097:3097:3097) (3102:3102:3102))
        (PORT d[11] (3378:3378:3378) (3362:3362:3362))
        (PORT d[12] (2717:2717:2717) (2739:2739:2739))
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT ena (4412:4412:4412) (4544:4544:4544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT d[0] (4412:4412:4412) (4544:4544:4544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2547:2547:2547))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6544:6544:6544) (6549:6549:6549))
        (PORT d[1] (4726:4726:4726) (4892:4892:4892))
        (PORT d[2] (4490:4490:4490) (4725:4725:4725))
        (PORT d[3] (4181:4181:4181) (4423:4423:4423))
        (PORT d[4] (5592:5592:5592) (5711:5711:5711))
        (PORT d[5] (5585:5585:5585) (5766:5766:5766))
        (PORT d[6] (6510:6510:6510) (6697:6697:6697))
        (PORT d[7] (5908:5908:5908) (5994:5994:5994))
        (PORT d[8] (6894:6894:6894) (6949:6949:6949))
        (PORT d[9] (3925:3925:3925) (4126:4126:4126))
        (PORT d[10] (4830:4830:4830) (5067:5067:5067))
        (PORT d[11] (6627:6627:6627) (6619:6619:6619))
        (PORT d[12] (7383:7383:7383) (7338:7338:7338))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4935:4935:4935))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (5467:5467:5467) (5566:5566:5566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (5584:5584:5584))
        (PORT d[1] (4031:4031:4031) (4237:4237:4237))
        (PORT d[2] (3271:3271:3271) (3526:3526:3526))
        (PORT d[3] (5435:5435:5435) (5443:5443:5443))
        (PORT d[4] (5352:5352:5352) (5509:5509:5509))
        (PORT d[5] (4766:4766:4766) (4851:4851:4851))
        (PORT d[6] (4740:4740:4740) (4961:4961:4961))
        (PORT d[7] (3228:3228:3228) (3348:3348:3348))
        (PORT d[8] (5017:5017:5017) (4982:4982:4982))
        (PORT d[9] (5396:5396:5396) (5495:5495:5495))
        (PORT d[10] (4902:4902:4902) (4983:4983:4983))
        (PORT d[11] (5011:5011:5011) (4997:4997:4997))
        (PORT d[12] (5133:5133:5133) (5150:5150:5150))
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (PORT ena (5127:5127:5127) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (PORT d[0] (5127:5127:5127) (5296:5296:5296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1400:1400:1400))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3794:3794:3794))
        (PORT d[1] (3850:3850:3850) (3906:3906:3906))
        (PORT d[2] (3381:3381:3381) (3387:3387:3387))
        (PORT d[3] (4061:4061:4061) (4069:4069:4069))
        (PORT d[4] (3843:3843:3843) (3943:3943:3943))
        (PORT d[5] (4896:4896:4896) (5064:5064:5064))
        (PORT d[6] (6468:6468:6468) (6555:6555:6555))
        (PORT d[7] (3605:3605:3605) (3768:3768:3768))
        (PORT d[8] (4756:4756:4756) (4892:4892:4892))
        (PORT d[9] (3430:3430:3430) (3438:3438:3438))
        (PORT d[10] (3398:3398:3398) (3414:3414:3414))
        (PORT d[11] (3384:3384:3384) (3396:3396:3396))
        (PORT d[12] (3220:3220:3220) (3427:3427:3427))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2693:2693:2693))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (3269:3269:3269) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3119:3119:3119))
        (PORT d[1] (2432:2432:2432) (2431:2431:2431))
        (PORT d[2] (3176:3176:3176) (3365:3365:3365))
        (PORT d[3] (3854:3854:3854) (3876:3876:3876))
        (PORT d[4] (2013:2013:2013) (2034:2034:2034))
        (PORT d[5] (2336:2336:2336) (2319:2319:2319))
        (PORT d[6] (2006:2006:2006) (2027:2027:2027))
        (PORT d[7] (2107:2107:2107) (2118:2118:2118))
        (PORT d[8] (2048:2048:2048) (2071:2071:2071))
        (PORT d[9] (1980:1980:1980) (1983:1983:1983))
        (PORT d[10] (2351:2351:2351) (2364:2364:2364))
        (PORT d[11] (2355:2355:2355) (2348:2348:2348))
        (PORT d[12] (2004:2004:2004) (2026:2026:2026))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (PORT ena (3983:3983:3983) (4054:4054:4054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (PORT d[0] (3983:3983:3983) (4054:4054:4054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2517:2517:2517))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6183:6183:6183) (6188:6188:6188))
        (PORT d[1] (4376:4376:4376) (4546:4546:4546))
        (PORT d[2] (4903:4903:4903) (5139:5139:5139))
        (PORT d[3] (4236:4236:4236) (4480:4480:4480))
        (PORT d[4] (5929:5929:5929) (6040:6040:6040))
        (PORT d[5] (6316:6316:6316) (6453:6453:6453))
        (PORT d[6] (6165:6165:6165) (6334:6334:6334))
        (PORT d[7] (5579:5579:5579) (5658:5658:5658))
        (PORT d[8] (6944:6944:6944) (7003:7003:7003))
        (PORT d[9] (3928:3928:3928) (4149:4149:4149))
        (PORT d[10] (7438:7438:7438) (7484:7484:7484))
        (PORT d[11] (6963:6963:6963) (6953:6953:6953))
        (PORT d[12] (7050:7050:7050) (7009:7009:7009))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5874:5874:5874) (5919:5919:5919))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (6496:6496:6496) (6550:6550:6550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5723:5723:5723))
        (PORT d[1] (4050:4050:4050) (4226:4226:4226))
        (PORT d[2] (3622:3622:3622) (3869:3869:3869))
        (PORT d[3] (5755:5755:5755) (5757:5757:5757))
        (PORT d[4] (5008:5008:5008) (5159:5159:5159))
        (PORT d[5] (4833:4833:4833) (4923:4923:4923))
        (PORT d[6] (4379:4379:4379) (4615:4615:4615))
        (PORT d[7] (3576:3576:3576) (3689:3689:3689))
        (PORT d[8] (4676:4676:4676) (4648:4648:4648))
        (PORT d[9] (4862:4862:4862) (4833:4833:4833))
        (PORT d[10] (4872:4872:4872) (4949:4949:4949))
        (PORT d[11] (5026:5026:5026) (5026:5026:5026))
        (PORT d[12] (5147:5147:5147) (5159:5159:5159))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT ena (5468:5468:5468) (5631:5631:5631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (5468:5468:5468) (5631:5631:5631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2100:2100:2100))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5823:5823:5823))
        (PORT d[1] (3919:3919:3919) (4017:4017:4017))
        (PORT d[2] (3702:3702:3702) (3864:3864:3864))
        (PORT d[3] (3725:3725:3725) (3882:3882:3882))
        (PORT d[4] (4970:4970:4970) (5063:5063:5063))
        (PORT d[5] (4869:4869:4869) (4999:4999:4999))
        (PORT d[6] (5380:5380:5380) (5467:5467:5467))
        (PORT d[7] (4318:4318:4318) (4501:4501:4501))
        (PORT d[8] (5827:5827:5827) (5958:5958:5958))
        (PORT d[9] (4497:4497:4497) (4505:4505:4505))
        (PORT d[10] (7149:7149:7149) (7174:7174:7174))
        (PORT d[11] (4252:4252:4252) (4554:4554:4554))
        (PORT d[12] (3636:3636:3636) (3883:3883:3883))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2968:2968:2968))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (3552:3552:3552) (3599:3599:3599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3799:3799:3799))
        (PORT d[1] (3271:3271:3271) (3410:3410:3410))
        (PORT d[2] (3089:3089:3089) (3243:3243:3243))
        (PORT d[3] (3904:3904:3904) (3891:3891:3891))
        (PORT d[4] (4951:4951:4951) (5050:5050:5050))
        (PORT d[5] (3373:3373:3373) (3351:3351:3351))
        (PORT d[6] (3734:3734:3734) (3924:3924:3924))
        (PORT d[7] (2463:2463:2463) (2524:2524:2524))
        (PORT d[8] (2937:2937:2937) (2925:2925:2925))
        (PORT d[9] (3080:3080:3080) (3086:3086:3086))
        (PORT d[10] (3319:3319:3319) (3310:3310:3310))
        (PORT d[11] (3432:3432:3432) (3414:3414:3414))
        (PORT d[12] (3064:3064:3064) (3084:3084:3084))
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT ena (4390:4390:4390) (4521:4521:4521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT d[0] (4390:4390:4390) (4521:4521:4521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2489:2489:2489))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (6152:6152:6152))
        (PORT d[1] (4712:4712:4712) (4863:4863:4863))
        (PORT d[2] (4886:4886:4886) (5122:5122:5122))
        (PORT d[3] (4244:4244:4244) (4489:4489:4489))
        (PORT d[4] (5961:5961:5961) (6077:6077:6077))
        (PORT d[5] (5220:5220:5220) (5409:5409:5409))
        (PORT d[6] (6864:6864:6864) (7047:7047:7047))
        (PORT d[7] (5886:5886:5886) (5953:5953:5953))
        (PORT d[8] (7271:7271:7271) (7326:7326:7326))
        (PORT d[9] (4262:4262:4262) (4480:4480:4480))
        (PORT d[10] (7399:7399:7399) (7440:7440:7440))
        (PORT d[11] (6668:6668:6668) (6670:6670:6670))
        (PORT d[12] (3961:3961:3961) (4235:4235:4235))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (6658:6658:6658))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (7263:7263:7263) (7315:7315:7315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5553:5553:5553) (5743:5743:5743))
        (PORT d[1] (4022:4022:4022) (4196:4196:4196))
        (PORT d[2] (3622:3622:3622) (3840:3840:3840))
        (PORT d[3] (5768:5768:5768) (5769:5769:5769))
        (PORT d[4] (5023:5023:5023) (5179:5179:5179))
        (PORT d[5] (4844:4844:4844) (4932:4932:4932))
        (PORT d[6] (5110:5110:5110) (5316:5316:5316))
        (PORT d[7] (3609:3609:3609) (3723:3723:3723))
        (PORT d[8] (4671:4671:4671) (4647:4647:4647))
        (PORT d[9] (4913:4913:4913) (4880:4880:4880))
        (PORT d[10] (4871:4871:4871) (4948:4948:4948))
        (PORT d[11] (5037:5037:5037) (5035:5035:5035))
        (PORT d[12] (5104:5104:5104) (5114:5114:5114))
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT ena (5473:5473:5473) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT d[0] (5473:5473:5473) (5637:5637:5637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2051:2051:2051))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (6197:6197:6197))
        (PORT d[1] (3989:3989:3989) (4091:4091:4091))
        (PORT d[2] (3390:3390:3390) (3562:3562:3562))
        (PORT d[3] (3389:3389:3389) (3551:3551:3551))
        (PORT d[4] (4624:4624:4624) (4725:4725:4725))
        (PORT d[5] (4501:4501:4501) (4632:4632:4632))
        (PORT d[6] (5740:5740:5740) (5828:5828:5828))
        (PORT d[7] (4661:4661:4661) (4840:4840:4840))
        (PORT d[8] (5476:5476:5476) (5598:5598:5598))
        (PORT d[9] (4149:4149:4149) (4159:4159:4159))
        (PORT d[10] (4139:4139:4139) (4153:4153:4153))
        (PORT d[11] (4096:4096:4096) (4102:4102:4102))
        (PORT d[12] (3966:3966:3966) (4211:4211:4211))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3424:3424:3424))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (4036:4036:4036) (4055:4055:4055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3954:3954:3954))
        (PORT d[1] (3283:3283:3283) (3414:3414:3414))
        (PORT d[2] (2817:2817:2817) (3002:3002:3002))
        (PORT d[3] (3939:3939:3939) (3933:3933:3933))
        (PORT d[4] (5306:5306:5306) (5401:5401:5401))
        (PORT d[5] (3001:3001:3001) (2989:2989:2989))
        (PORT d[6] (3706:3706:3706) (3889:3889:3889))
        (PORT d[7] (2745:2745:2745) (2810:2810:2810))
        (PORT d[8] (3640:3640:3640) (3621:3621:3621))
        (PORT d[9] (2757:2757:2757) (2767:2767:2767))
        (PORT d[10] (3760:3760:3760) (3752:3752:3752))
        (PORT d[11] (3417:3417:3417) (3404:3404:3404))
        (PORT d[12] (2717:2717:2717) (2739:2739:2739))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (PORT ena (4403:4403:4403) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (PORT d[0] (4403:4403:4403) (4526:4526:4526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2102:2102:2102))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6509:6509:6509) (6490:6490:6490))
        (PORT d[1] (4637:4637:4637) (4763:4763:4763))
        (PORT d[2] (4105:4105:4105) (4305:4305:4305))
        (PORT d[3] (3782:3782:3782) (3988:3988:3988))
        (PORT d[4] (5975:5975:5975) (6071:6071:6071))
        (PORT d[5] (5216:5216:5216) (5371:5371:5371))
        (PORT d[6] (5410:5410:5410) (5502:5502:5502))
        (PORT d[7] (5014:5014:5014) (5085:5085:5085))
        (PORT d[8] (5639:5639:5639) (5623:5623:5623))
        (PORT d[9] (5215:5215:5215) (5213:5213:5213))
        (PORT d[10] (5183:5183:5183) (5151:5151:5151))
        (PORT d[11] (5325:5325:5325) (5297:5297:5297))
        (PORT d[12] (3602:3602:3602) (3848:3848:3848))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4138:4138:4138))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (4693:4693:4693) (4769:4769:4769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4604:4604:4604))
        (PORT d[1] (4076:4076:4076) (4248:4248:4248))
        (PORT d[2] (3149:3149:3149) (3343:3343:3343))
        (PORT d[3] (4420:4420:4420) (4413:4413:4413))
        (PORT d[4] (4004:4004:4004) (4008:4008:4008))
        (PORT d[5] (3687:3687:3687) (3668:3668:3668))
        (PORT d[6] (4772:4772:4772) (4987:4987:4987))
        (PORT d[7] (2797:2797:2797) (2857:2857:2857))
        (PORT d[8] (3684:3684:3684) (3673:3673:3673))
        (PORT d[9] (4219:4219:4219) (4193:4193:4193))
        (PORT d[10] (4524:4524:4524) (4572:4572:4572))
        (PORT d[11] (3741:3741:3741) (3715:3715:3715))
        (PORT d[12] (3792:3792:3792) (3814:3814:3814))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (4827:4827:4827) (4998:4998:4998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (4827:4827:4827) (4998:4998:4998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2337:2337:2337))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4172:4172:4172))
        (PORT d[1] (3561:3561:3561) (3672:3672:3672))
        (PORT d[2] (3762:3762:3762) (3931:3931:3931))
        (PORT d[3] (3696:3696:3696) (3839:3839:3839))
        (PORT d[4] (4201:4201:4201) (4295:4295:4295))
        (PORT d[5] (4483:4483:4483) (4613:4613:4613))
        (PORT d[6] (6074:6074:6074) (6157:6157:6157))
        (PORT d[7] (4678:4678:4678) (4859:4859:4859))
        (PORT d[8] (5126:5126:5126) (5266:5266:5266))
        (PORT d[9] (3813:3813:3813) (3824:3824:3824))
        (PORT d[10] (3770:3770:3770) (3783:3783:3783))
        (PORT d[11] (4164:4164:4164) (4175:4175:4175))
        (PORT d[12] (4013:4013:4013) (4262:4262:4262))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4151:4151:4151))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (4746:4746:4746) (4782:4782:4782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3447:3447:3447))
        (PORT d[1] (3276:3276:3276) (3407:3407:3407))
        (PORT d[2] (2815:2815:2815) (3002:3002:3002))
        (PORT d[3] (3961:3961:3961) (3957:3957:3957))
        (PORT d[4] (5343:5343:5343) (5454:5454:5454))
        (PORT d[5] (2376:2376:2376) (2372:2372:2372))
        (PORT d[6] (3754:3754:3754) (3941:3941:3941))
        (PORT d[7] (2839:2839:2839) (2901:2901:2901))
        (PORT d[8] (3689:3689:3689) (3674:3674:3674))
        (PORT d[9] (3009:3009:3009) (3019:3019:3019))
        (PORT d[10] (2744:2744:2744) (2761:2761:2761))
        (PORT d[11] (2695:2695:2695) (2684:2684:2684))
        (PORT d[12] (2696:2696:2696) (2715:2715:2715))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (PORT ena (4051:4051:4051) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (PORT d[0] (4051:4051:4051) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2085:2085:2085))
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5855:5855:5855) (5846:5846:5846))
        (PORT d[1] (4990:4990:4990) (5123:5123:5123))
        (PORT d[2] (4063:4063:4063) (4225:4225:4225))
        (PORT d[3] (3810:3810:3810) (4014:4014:4014))
        (PORT d[4] (5989:5989:5989) (6090:6090:6090))
        (PORT d[5] (4848:4848:4848) (4981:4981:4981))
        (PORT d[6] (5371:5371:5371) (5457:5457:5457))
        (PORT d[7] (5351:5351:5351) (5415:5415:5415))
        (PORT d[8] (6156:6156:6156) (6281:6281:6281))
        (PORT d[9] (4926:4926:4926) (4932:4932:4932))
        (PORT d[10] (5482:5482:5482) (5446:5446:5446))
        (PORT d[11] (4493:4493:4493) (4823:4823:4823))
        (PORT d[12] (3584:3584:3584) (3828:3828:3828))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4581:4581:4581))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (PORT d[0] (5235:5235:5235) (5212:5212:5212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4260:4260:4260))
        (PORT d[1] (3638:3638:3638) (3775:3775:3775))
        (PORT d[2] (3477:3477:3477) (3628:3628:3628))
        (PORT d[3] (3916:3916:3916) (3898:3898:3898))
        (PORT d[4] (4298:4298:4298) (4280:4280:4280))
        (PORT d[5] (3713:3713:3713) (3696:3696:3696))
        (PORT d[6] (4072:4072:4072) (4260:4260:4260))
        (PORT d[7] (3010:3010:3010) (3029:3029:3029))
        (PORT d[8] (3309:3309:3309) (3301:3301:3301))
        (PORT d[9] (5137:5137:5137) (5078:5078:5078))
        (PORT d[10] (4908:4908:4908) (4960:4960:4960))
        (PORT d[11] (4049:4049:4049) (4020:4020:4020))
        (PORT d[12] (3413:3413:3413) (3431:3431:3431))
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT ena (4406:4406:4406) (4532:4532:4532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT d[0] (4406:4406:4406) (4532:4532:4532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2558:2558:2558))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6633:6633:6633) (6756:6756:6756))
        (PORT d[1] (4395:4395:4395) (4575:4575:4575))
        (PORT d[2] (4574:4574:4574) (4806:4806:4806))
        (PORT d[3] (3825:3825:3825) (4023:4023:4023))
        (PORT d[4] (5124:5124:5124) (5380:5380:5380))
        (PORT d[5] (5779:5779:5779) (5943:5943:5943))
        (PORT d[6] (5778:5778:5778) (5911:5911:5911))
        (PORT d[7] (5808:5808:5808) (5953:5953:5953))
        (PORT d[8] (7157:7157:7157) (7297:7297:7297))
        (PORT d[9] (3569:3569:3569) (3798:3798:3798))
        (PORT d[10] (7298:7298:7298) (7320:7320:7320))
        (PORT d[11] (4440:4440:4440) (4758:4758:4758))
        (PORT d[12] (4308:4308:4308) (4635:4635:4635))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5262:5262:5262))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (5390:5390:5390) (5552:5552:5552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4314:4314:4314) (4429:4429:4429))
        (PORT d[1] (3650:3650:3650) (3807:3807:3807))
        (PORT d[2] (3427:3427:3427) (3593:3593:3593))
        (PORT d[3] (5276:5276:5276) (5404:5404:5404))
        (PORT d[4] (5045:5045:5045) (5201:5201:5201))
        (PORT d[5] (5840:5840:5840) (6106:6106:6106))
        (PORT d[6] (5136:5136:5136) (5374:5374:5374))
        (PORT d[7] (2976:2976:2976) (3119:3119:3119))
        (PORT d[8] (5444:5444:5444) (5650:5650:5650))
        (PORT d[9] (6194:6194:6194) (6368:6368:6368))
        (PORT d[10] (5898:5898:5898) (6004:6004:6004))
        (PORT d[11] (5464:5464:5464) (5759:5759:5759))
        (PORT d[12] (4938:4938:4938) (5175:5175:5175))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (4854:4854:4854) (5018:5018:5018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (4854:4854:4854) (5018:5018:5018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2592:2592:2592))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6818:6818:6818))
        (PORT d[1] (4461:4461:4461) (4665:4665:4665))
        (PORT d[2] (4308:4308:4308) (4551:4551:4551))
        (PORT d[3] (4159:4159:4159) (4341:4341:4341))
        (PORT d[4] (5457:5457:5457) (5709:5709:5709))
        (PORT d[5] (6161:6161:6161) (6332:6332:6332))
        (PORT d[6] (6193:6193:6193) (6335:6335:6335))
        (PORT d[7] (5805:5805:5805) (5920:5920:5920))
        (PORT d[8] (7540:7540:7540) (7724:7724:7724))
        (PORT d[9] (3588:3588:3588) (3817:3817:3817))
        (PORT d[10] (7465:7465:7465) (7523:7523:7523))
        (PORT d[11] (4372:4372:4372) (4700:4700:4700))
        (PORT d[12] (4715:4715:4715) (5046:5046:5046))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (5370:5370:5370))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (5729:5729:5729) (6001:6001:6001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4514:4514:4514))
        (PORT d[1] (3993:3993:3993) (4165:4165:4165))
        (PORT d[2] (3783:3783:3783) (3948:3948:3948))
        (PORT d[3] (5659:5659:5659) (5786:5786:5786))
        (PORT d[4] (5047:5047:5047) (5203:5203:5203))
        (PORT d[5] (6226:6226:6226) (6482:6482:6482))
        (PORT d[6] (4779:4779:4779) (5000:5000:5000))
        (PORT d[7] (3333:3333:3333) (3474:3474:3474))
        (PORT d[8] (6615:6615:6615) (6480:6480:6480))
        (PORT d[9] (6461:6461:6461) (6629:6629:6629))
        (PORT d[10] (6247:6247:6247) (6347:6347:6347))
        (PORT d[11] (5512:5512:5512) (5807:5807:5807))
        (PORT d[12] (5293:5293:5293) (5530:5530:5530))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (5608:5608:5608) (5801:5801:5801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (5608:5608:5608) (5801:5801:5801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2398:2398:2398))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6657:6657:6657) (6785:6785:6785))
        (PORT d[1] (4460:4460:4460) (4661:4661:4661))
        (PORT d[2] (3490:3490:3490) (3671:3671:3671))
        (PORT d[3] (4698:4698:4698) (4988:4988:4988))
        (PORT d[4] (6550:6550:6550) (6629:6629:6629))
        (PORT d[5] (4865:4865:4865) (5040:5040:5040))
        (PORT d[6] (6047:6047:6047) (6124:6124:6124))
        (PORT d[7] (5962:5962:5962) (6008:6008:6008))
        (PORT d[8] (6735:6735:6735) (6844:6844:6844))
        (PORT d[9] (4400:4400:4400) (4706:4706:4706))
        (PORT d[10] (6337:6337:6337) (6326:6326:6326))
        (PORT d[11] (3933:3933:3933) (4204:4204:4204))
        (PORT d[12] (4043:4043:4043) (4338:4338:4338))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5541:5541:5541) (5753:5753:5753))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (6163:6163:6163) (6384:6384:6384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5539:5539:5539))
        (PORT d[1] (3171:3171:3171) (3267:3267:3267))
        (PORT d[2] (2324:2324:2324) (2450:2450:2450))
        (PORT d[3] (4887:4887:4887) (4971:4971:4971))
        (PORT d[4] (4623:4623:4623) (4728:4728:4728))
        (PORT d[5] (5763:5763:5763) (5959:5959:5959))
        (PORT d[6] (5027:5027:5027) (5182:5182:5182))
        (PORT d[7] (3036:3036:3036) (3120:3120:3120))
        (PORT d[8] (5067:5067:5067) (5009:5009:5009))
        (PORT d[9] (5675:5675:5675) (5765:5765:5765))
        (PORT d[10] (4875:4875:4875) (4943:4943:4943))
        (PORT d[11] (5053:5053:5053) (5303:5303:5303))
        (PORT d[12] (5316:5316:5316) (5486:5486:5486))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (5972:5972:5972) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (5972:5972:5972) (6182:6182:6182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2344:2344:2344))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6995:6995:6995) (7117:7117:7117))
        (PORT d[1] (4820:4820:4820) (5011:5011:5011))
        (PORT d[2] (4252:4252:4252) (4432:4432:4432))
        (PORT d[3] (4719:4719:4719) (4978:4978:4978))
        (PORT d[4] (6180:6180:6180) (6256:6256:6256))
        (PORT d[5] (5205:5205:5205) (5375:5375:5375))
        (PORT d[6] (6259:6259:6259) (6307:6307:6307))
        (PORT d[7] (5596:5596:5596) (5644:5644:5644))
        (PORT d[8] (6770:6770:6770) (6881:6881:6881))
        (PORT d[9] (4098:4098:4098) (4385:4385:4385))
        (PORT d[10] (6638:6638:6638) (6617:6617:6617))
        (PORT d[11] (3577:3577:3577) (3826:3826:3826))
        (PORT d[12] (3669:3669:3669) (3965:3965:3965))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (6199:6199:6199))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (6785:6785:6785) (6830:6830:6830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (5162:5162:5162))
        (PORT d[1] (3960:3960:3960) (4102:4102:4102))
        (PORT d[2] (2653:2653:2653) (2774:2774:2774))
        (PORT d[3] (5289:5289:5289) (5379:5379:5379))
        (PORT d[4] (4597:4597:4597) (4709:4709:4709))
        (PORT d[5] (5425:5425:5425) (5626:5626:5626))
        (PORT d[6] (4670:4670:4670) (4826:4826:4826))
        (PORT d[7] (2879:2879:2879) (2977:2977:2977))
        (PORT d[8] (4722:4722:4722) (4671:4671:4671))
        (PORT d[9] (6695:6695:6695) (6772:6772:6772))
        (PORT d[10] (4955:4955:4955) (5003:5003:5003))
        (PORT d[11] (5030:5030:5030) (5289:5289:5289))
        (PORT d[12] (5903:5903:5903) (5893:5893:5893))
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT ena (5626:5626:5626) (5839:5839:5839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT d[0] (5626:5626:5626) (5839:5839:5839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2602:2602:2602))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6723:6723:6723) (6856:6856:6856))
        (PORT d[1] (4400:4400:4400) (4597:4597:4597))
        (PORT d[2] (4239:4239:4239) (4481:4481:4481))
        (PORT d[3] (3888:3888:3888) (4084:4084:4084))
        (PORT d[4] (5460:5460:5460) (5712:5712:5712))
        (PORT d[5] (6161:6161:6161) (6332:6332:6332))
        (PORT d[6] (6488:6488:6488) (6614:6614:6614))
        (PORT d[7] (5804:5804:5804) (5919:5919:5919))
        (PORT d[8] (7526:7526:7526) (7707:7707:7707))
        (PORT d[9] (3596:3596:3596) (3827:3827:3827))
        (PORT d[10] (7165:7165:7165) (7236:7236:7236))
        (PORT d[11] (4697:4697:4697) (5022:5022:5022))
        (PORT d[12] (5047:5047:5047) (5367:5367:5367))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5274:5274:5274))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT d[0] (5830:5830:5830) (5905:5905:5905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4859:4859:4859))
        (PORT d[1] (4252:4252:4252) (4410:4410:4410))
        (PORT d[2] (3818:3818:3818) (3985:3985:3985))
        (PORT d[3] (5971:5971:5971) (6090:6090:6090))
        (PORT d[4] (5054:5054:5054) (5211:5211:5211))
        (PORT d[5] (6793:6793:6793) (7012:7012:7012))
        (PORT d[6] (5490:5490:5490) (5729:5729:5729))
        (PORT d[7] (3725:3725:3725) (3868:3868:3868))
        (PORT d[8] (5788:5788:5788) (5990:5990:5990))
        (PORT d[9] (6486:6486:6486) (6655:6655:6655))
        (PORT d[10] (6216:6216:6216) (6313:6313:6313))
        (PORT d[11] (5895:5895:5895) (5975:5975:5975))
        (PORT d[12] (5300:5300:5300) (5538:5538:5538))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT ena (5234:5234:5234) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (5234:5234:5234) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2603:2603:2603))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6682:6682:6682) (6799:6799:6799))
        (PORT d[1] (4821:4821:4821) (5019:5019:5019))
        (PORT d[2] (4615:4615:4615) (4851:4851:4851))
        (PORT d[3] (3863:3863:3863) (4068:4068:4068))
        (PORT d[4] (5463:5463:5463) (5715:5715:5715))
        (PORT d[5] (6154:6154:6154) (6325:6325:6325))
        (PORT d[6] (6475:6475:6475) (6603:6603:6603))
        (PORT d[7] (6111:6111:6111) (6218:6218:6218))
        (PORT d[8] (7896:7896:7896) (8079:8079:8079))
        (PORT d[9] (3609:3609:3609) (3840:3840:3840))
        (PORT d[10] (8029:8029:8029) (8035:8035:8035))
        (PORT d[11] (4769:4769:4769) (5100:5100:5100))
        (PORT d[12] (5028:5028:5028) (5347:5347:5347))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4585:4585:4585))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (PORT d[0] (5081:5081:5081) (5216:5216:5216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4875:4875:4875))
        (PORT d[1] (3957:3957:3957) (4126:4126:4126))
        (PORT d[2] (3765:3765:3765) (3930:3930:3930))
        (PORT d[3] (6004:6004:6004) (6125:6125:6125))
        (PORT d[4] (5342:5342:5342) (5477:5477:5477))
        (PORT d[5] (6811:6811:6811) (7031:7031:7031))
        (PORT d[6] (4749:4749:4749) (4966:4966:4966))
        (PORT d[7] (3714:3714:3714) (3857:3857:3857))
        (PORT d[8] (6610:6610:6610) (6476:6476:6476))
        (PORT d[9] (6485:6485:6485) (6655:6655:6655))
        (PORT d[10] (5221:5221:5221) (5286:5286:5286))
        (PORT d[11] (5840:5840:5840) (5908:5908:5908))
        (PORT d[12] (5333:5333:5333) (5574:5574:5574))
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT ena (5612:5612:5612) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT d[0] (5612:5612:5612) (5792:5792:5792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2911:2911:2911))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7059:7059:7059) (7182:7182:7182))
        (PORT d[1] (4463:4463:4463) (4670:4670:4670))
        (PORT d[2] (4588:4588:4588) (4827:4827:4827))
        (PORT d[3] (3883:3883:3883) (4094:4094:4094))
        (PORT d[4] (6029:6029:6029) (6167:6167:6167))
        (PORT d[5] (5864:5864:5864) (6035:6035:6035))
        (PORT d[6] (6533:6533:6533) (6701:6701:6701))
        (PORT d[7] (5768:5768:5768) (5882:5882:5882))
        (PORT d[8] (7547:7547:7547) (7734:7734:7734))
        (PORT d[9] (3625:3625:3625) (3860:3860:3860))
        (PORT d[10] (5715:5715:5715) (6031:6031:6031))
        (PORT d[11] (5119:5119:5119) (5447:5447:5447))
        (PORT d[12] (5381:5381:5381) (5700:5700:5700))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4495:4495:4495))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (5002:5002:5002) (5126:5126:5126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5115:5115:5115))
        (PORT d[1] (3966:3966:3966) (4116:4116:4116))
        (PORT d[2] (4533:4533:4533) (4695:4695:4695))
        (PORT d[3] (5236:5236:5236) (5327:5327:5327))
        (PORT d[4] (6174:6174:6174) (6330:6330:6330))
        (PORT d[5] (6173:6173:6173) (6432:6432:6432))
        (PORT d[6] (4123:4123:4123) (4338:4338:4338))
        (PORT d[7] (4082:4082:4082) (4228:4228:4228))
        (PORT d[8] (6339:6339:6339) (6220:6220:6220))
        (PORT d[9] (6386:6386:6386) (6511:6511:6511))
        (PORT d[10] (5003:5003:5003) (5099:5099:5099))
        (PORT d[11] (5231:5231:5231) (5320:5320:5320))
        (PORT d[12] (6658:6658:6658) (6589:6589:6589))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (5288:5288:5288) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (5288:5288:5288) (5488:5488:5488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2362:2362:2362))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6555:6555:6555) (6632:6632:6632))
        (PORT d[1] (4835:4835:4835) (5029:5029:5029))
        (PORT d[2] (4277:4277:4277) (4461:4461:4461))
        (PORT d[3] (4703:4703:4703) (4995:4995:4995))
        (PORT d[4] (6169:6169:6169) (6243:6243:6243))
        (PORT d[5] (5251:5251:5251) (5461:5461:5461))
        (PORT d[6] (6051:6051:6051) (6132:6132:6132))
        (PORT d[7] (5587:5587:5587) (5634:5634:5634))
        (PORT d[8] (6734:6734:6734) (6843:6843:6843))
        (PORT d[9] (4439:4439:4439) (4711:4711:4711))
        (PORT d[10] (6599:6599:6599) (6577:6577:6577))
        (PORT d[11] (3594:3594:3594) (3831:3831:3831))
        (PORT d[12] (4061:4061:4061) (4400:4400:4400))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4086:4086:4086))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (4691:4691:4691) (4717:4717:4717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (5354:5354:5354))
        (PORT d[1] (3616:3616:3616) (3760:3760:3760))
        (PORT d[2] (2702:2702:2702) (2858:2858:2858))
        (PORT d[3] (5564:5564:5564) (5601:5601:5601))
        (PORT d[4] (4636:4636:4636) (4754:4754:4754))
        (PORT d[5] (5461:5461:5461) (5660:5660:5660))
        (PORT d[6] (4319:4319:4319) (4476:4476:4476))
        (PORT d[7] (3383:3383:3383) (3463:3463:3463))
        (PORT d[8] (4701:4701:4701) (4646:4646:4646))
        (PORT d[9] (6299:6299:6299) (6379:6379:6379))
        (PORT d[10] (4907:4907:4907) (4952:4952:4952))
        (PORT d[11] (5515:5515:5515) (5560:5560:5560))
        (PORT d[12] (5856:5856:5856) (5842:5842:5842))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT ena (5266:5266:5266) (5484:5484:5484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT d[0] (5266:5266:5266) (5484:5484:5484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2406:2406:2406))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6648:6648:6648) (6774:6774:6774))
        (PORT d[1] (4032:4032:4032) (4187:4187:4187))
        (PORT d[2] (3470:3470:3470) (3646:3646:3646))
        (PORT d[3] (4662:4662:4662) (4948:4948:4948))
        (PORT d[4] (6909:6909:6909) (6985:6985:6985))
        (PORT d[5] (5243:5243:5243) (5407:5407:5407))
        (PORT d[6] (6410:6410:6410) (6486:6486:6486))
        (PORT d[7] (6363:6363:6363) (6412:6412:6412))
        (PORT d[8] (7091:7091:7091) (7199:7199:7199))
        (PORT d[9] (4413:4413:4413) (4730:4730:4730))
        (PORT d[10] (6632:6632:6632) (6605:6605:6605))
        (PORT d[11] (3168:3168:3168) (3387:3387:3387))
        (PORT d[12] (3962:3962:3962) (4251:4251:4251))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3676:3676:3676))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (4307:4307:4307) (4307:4307:4307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (5886:5886:5886))
        (PORT d[1] (3557:3557:3557) (3652:3652:3652))
        (PORT d[2] (1979:1979:1979) (2113:2113:2113))
        (PORT d[3] (5256:5256:5256) (5342:5342:5342))
        (PORT d[4] (4612:4612:4612) (4722:4722:4722))
        (PORT d[5] (5829:5829:5829) (6065:6065:6065))
        (PORT d[6] (5379:5379:5379) (5532:5532:5532))
        (PORT d[7] (2574:2574:2574) (2680:2680:2680))
        (PORT d[8] (3703:3703:3703) (3745:3745:3745))
        (PORT d[9] (6115:6115:6115) (6208:6208:6208))
        (PORT d[10] (3706:3706:3706) (3826:3826:3826))
        (PORT d[11] (5026:5026:5026) (5273:5273:5273))
        (PORT d[12] (4959:4959:4959) (5130:5130:5130))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT ena (4432:4432:4432) (4603:4603:4603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (4432:4432:4432) (4603:4603:4603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1976:1976:1976))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (6754:6754:6754))
        (PORT d[1] (4435:4435:4435) (4590:4590:4590))
        (PORT d[2] (3467:3467:3467) (3641:3641:3641))
        (PORT d[3] (3183:3183:3183) (3290:3290:3290))
        (PORT d[4] (2476:2476:2476) (2618:2618:2618))
        (PORT d[5] (5323:5323:5323) (5512:5512:5512))
        (PORT d[6] (7127:7127:7127) (7200:7200:7200))
        (PORT d[7] (7116:7116:7116) (7159:7159:7159))
        (PORT d[8] (7023:7023:7023) (7158:7158:7158))
        (PORT d[9] (5143:5143:5143) (5218:5218:5218))
        (PORT d[10] (7029:7029:7029) (7016:7016:7016))
        (PORT d[11] (3105:3105:3105) (3312:3312:3312))
        (PORT d[12] (3664:3664:3664) (3915:3915:3915))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3121:3121:3121))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3750:3750:3750) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4329:4329:4329))
        (PORT d[1] (3130:3130:3130) (3225:3225:3225))
        (PORT d[2] (2368:2368:2368) (2491:2491:2491))
        (PORT d[3] (4815:4815:4815) (4887:4887:4887))
        (PORT d[4] (5411:5411:5411) (5517:5517:5517))
        (PORT d[5] (6488:6488:6488) (6698:6698:6698))
        (PORT d[6] (5744:5744:5744) (5895:5895:5895))
        (PORT d[7] (3317:3317:3317) (3428:3428:3428))
        (PORT d[8] (3025:3025:3025) (3071:3071:3071))
        (PORT d[9] (6788:6788:6788) (6876:6876:6876))
        (PORT d[10] (2967:2967:2967) (3096:3096:3096))
        (PORT d[11] (4650:4650:4650) (4858:4858:4858))
        (PORT d[12] (4199:4199:4199) (4370:4370:4370))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (4062:4062:4062) (4184:4184:4184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4062:4062:4062) (4184:4184:4184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2401:2401:2401))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6683:6683:6683) (6815:6815:6815))
        (PORT d[1] (4385:4385:4385) (4536:4536:4536))
        (PORT d[2] (3480:3480:3480) (3638:3638:3638))
        (PORT d[3] (4671:4671:4671) (4959:4959:4959))
        (PORT d[4] (2833:2833:2833) (2975:2975:2975))
        (PORT d[5] (5291:5291:5291) (5476:5476:5476))
        (PORT d[6] (6803:6803:6803) (6883:6883:6883))
        (PORT d[7] (6732:6732:6732) (6779:6779:6779))
        (PORT d[8] (7429:7429:7429) (7532:7532:7532))
        (PORT d[9] (5490:5490:5490) (5562:5562:5562))
        (PORT d[10] (6676:6676:6676) (6653:6653:6653))
        (PORT d[11] (3109:3109:3109) (3320:3320:3320))
        (PORT d[12] (3590:3590:3590) (3884:3884:3884))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3233:3233:3233))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3791:3791:3791) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4695:4695:4695))
        (PORT d[1] (3517:3517:3517) (3617:3617:3617))
        (PORT d[2] (2423:2423:2423) (2551:2551:2551))
        (PORT d[3] (5241:5241:5241) (5313:5313:5313))
        (PORT d[4] (4666:4666:4666) (4782:4782:4782))
        (PORT d[5] (6403:6403:6403) (6604:6604:6604))
        (PORT d[6] (5687:5687:5687) (5830:5830:5830))
        (PORT d[7] (2968:2968:2968) (3082:3082:3082))
        (PORT d[8] (3355:3355:3355) (3393:3393:3393))
        (PORT d[9] (6473:6473:6473) (6565:6565:6565))
        (PORT d[10] (3325:3325:3325) (3448:3448:3448))
        (PORT d[11] (5042:5042:5042) (5291:5291:5291))
        (PORT d[12] (4592:4592:4592) (4764:4764:4764))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (4472:4472:4472) (4634:4634:4634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4472:4472:4472) (4634:4634:4634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2524:2524:2524))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (5041:5041:5041))
        (PORT d[1] (4326:4326:4326) (4480:4480:4480))
        (PORT d[2] (3909:3909:3909) (4131:4131:4131))
        (PORT d[3] (3444:3444:3444) (3609:3609:3609))
        (PORT d[4] (5137:5137:5137) (5393:5393:5393))
        (PORT d[5] (4905:4905:4905) (5080:5080:5080))
        (PORT d[6] (6464:6464:6464) (6589:6589:6589))
        (PORT d[7] (6118:6118:6118) (6256:6256:6256))
        (PORT d[8] (7915:7915:7915) (8048:8048:8048))
        (PORT d[9] (3587:3587:3587) (3818:3818:3818))
        (PORT d[10] (6993:6993:6993) (7002:7002:7002))
        (PORT d[11] (4051:4051:4051) (4378:4378:4378))
        (PORT d[12] (4651:4651:4651) (4972:4972:4972))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5957:5957:5957) (5989:5989:5989))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (6579:6579:6579) (6620:6620:6620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4480:4480:4480))
        (PORT d[1] (4672:4672:4672) (4843:4843:4843))
        (PORT d[2] (2711:2711:2711) (2883:2883:2883))
        (PORT d[3] (5274:5274:5274) (5391:5391:5391))
        (PORT d[4] (5396:5396:5396) (5551:5551:5551))
        (PORT d[5] (6529:6529:6529) (6788:6788:6788))
        (PORT d[6] (5388:5388:5388) (5618:5618:5618))
        (PORT d[7] (2959:2959:2959) (3103:3103:3103))
        (PORT d[8] (5121:5121:5121) (5331:5331:5331))
        (PORT d[9] (6839:6839:6839) (7008:7008:7008))
        (PORT d[10] (5924:5924:5924) (6022:6022:6022))
        (PORT d[11] (5880:5880:5880) (6182:6182:6182))
        (PORT d[12] (4974:4974:4974) (5215:5215:5215))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (PORT ena (4739:4739:4739) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (PORT d[0] (4739:4739:4739) (4897:4897:4897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2954:2954:2954))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7099:7099:7099) (7240:7240:7240))
        (PORT d[1] (4482:4482:4482) (4685:4685:4685))
        (PORT d[2] (4614:4614:4614) (4850:4850:4850))
        (PORT d[3] (3913:3913:3913) (4122:4122:4122))
        (PORT d[4] (6015:6015:6015) (6151:6151:6151))
        (PORT d[5] (5866:5866:5866) (6037:6037:6037))
        (PORT d[6] (6491:6491:6491) (6655:6655:6655))
        (PORT d[7] (5784:5784:5784) (5900:5900:5900))
        (PORT d[8] (7548:7548:7548) (7735:7735:7735))
        (PORT d[9] (3625:3625:3625) (3860:3860:3860))
        (PORT d[10] (5672:5672:5672) (5987:5987:5987))
        (PORT d[11] (4734:4734:4734) (5063:5063:5063))
        (PORT d[12] (5399:5399:5399) (5718:5718:5718))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4259:4259:4259))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT d[0] (4762:4762:4762) (4927:4927:4927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (5072:5072:5072))
        (PORT d[1] (3953:3953:3953) (4106:4106:4106))
        (PORT d[2] (4512:4512:4512) (4667:4667:4667))
        (PORT d[3] (5187:5187:5187) (5272:5272:5272))
        (PORT d[4] (5418:5418:5418) (5574:5574:5574))
        (PORT d[5] (6439:6439:6439) (6692:6692:6692))
        (PORT d[6] (4418:4418:4418) (4640:4640:4640))
        (PORT d[7] (4092:4092:4092) (4237:4237:4237))
        (PORT d[8] (6296:6296:6296) (6173:6173:6173))
        (PORT d[9] (6361:6361:6361) (6485:6485:6485))
        (PORT d[10] (5299:5299:5299) (5388:5388:5388))
        (PORT d[11] (5554:5554:5554) (5638:5638:5638))
        (PORT d[12] (6643:6643:6643) (6572:6572:6572))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT ena (5267:5267:5267) (5467:5467:5467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (5267:5267:5267) (5467:5467:5467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2516:2516:2516))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (5024:5024:5024))
        (PORT d[1] (4047:4047:4047) (4209:4209:4209))
        (PORT d[2] (3908:3908:3908) (4130:4130:4130))
        (PORT d[3] (3464:3464:3464) (3629:3629:3629))
        (PORT d[4] (5138:5138:5138) (5394:5394:5394))
        (PORT d[5] (5254:5254:5254) (5426:5426:5426))
        (PORT d[6] (6472:6472:6472) (6597:6597:6597))
        (PORT d[7] (6060:6060:6060) (6198:6198:6198))
        (PORT d[8] (7948:7948:7948) (8083:8083:8083))
        (PORT d[9] (3602:3602:3602) (3834:3834:3834))
        (PORT d[10] (6972:6972:6972) (6985:6985:6985))
        (PORT d[11] (4354:4354:4354) (4672:4672:4672))
        (PORT d[12] (4669:4669:4669) (4995:4995:4995))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6117:6117:6117) (6068:6068:6068))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (6739:6739:6739) (6699:6699:6699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4755:4755:4755) (4873:4873:4873))
        (PORT d[1] (4368:4368:4368) (4545:4545:4545))
        (PORT d[2] (2739:2739:2739) (2913:2913:2913))
        (PORT d[3] (5321:5321:5321) (5436:5436:5436))
        (PORT d[4] (5424:5424:5424) (5582:5582:5582))
        (PORT d[5] (6549:6549:6549) (6813:6813:6813))
        (PORT d[6] (4499:4499:4499) (4761:4761:4761))
        (PORT d[7] (2975:2975:2975) (3122:3122:3122))
        (PORT d[8] (5088:5088:5088) (5303:5303:5303))
        (PORT d[9] (7447:7447:7447) (7587:7587:7587))
        (PORT d[10] (5924:5924:5924) (6027:6027:6027))
        (PORT d[11] (6225:6225:6225) (6518:6518:6518))
        (PORT d[12] (5342:5342:5342) (5582:5582:5582))
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT ena (4824:4824:4824) (4979:4979:4979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT d[0] (4824:4824:4824) (4979:4979:4979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2424:2424:2424))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3872:3872:3872))
        (PORT d[1] (3986:3986:3986) (4154:4154:4154))
        (PORT d[2] (4556:4556:4556) (4759:4759:4759))
        (PORT d[3] (3424:3424:3424) (3583:3583:3583))
        (PORT d[4] (5833:5833:5833) (6104:6104:6104))
        (PORT d[5] (6030:6030:6030) (6203:6203:6203))
        (PORT d[6] (7198:7198:7198) (7323:7323:7323))
        (PORT d[7] (5135:5135:5135) (5288:5288:5288))
        (PORT d[8] (4947:4947:4947) (5186:5186:5186))
        (PORT d[9] (3570:3570:3570) (3767:3767:3767))
        (PORT d[10] (7740:7740:7740) (7750:7750:7750))
        (PORT d[11] (4420:4420:4420) (4781:4781:4781))
        (PORT d[12] (4463:4463:4463) (4800:4800:4800))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4193:4193:4193))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (4473:4473:4473) (4546:4546:4546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5561:5561:5561))
        (PORT d[1] (3984:3984:3984) (4154:4154:4154))
        (PORT d[2] (3168:3168:3168) (3379:3379:3379))
        (PORT d[3] (6012:6012:6012) (6127:6127:6127))
        (PORT d[4] (6518:6518:6518) (6664:6664:6664))
        (PORT d[5] (7253:7253:7253) (7511:7511:7511))
        (PORT d[6] (5200:5200:5200) (5482:5482:5482))
        (PORT d[7] (3680:3680:3680) (3828:3828:3828))
        (PORT d[8] (5495:5495:5495) (5703:5703:5703))
        (PORT d[9] (7476:7476:7476) (7566:7566:7566))
        (PORT d[10] (6610:6610:6610) (6705:6705:6705))
        (PORT d[11] (4967:4967:4967) (5169:5169:5169))
        (PORT d[12] (4734:4734:4734) (4922:4922:4922))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (PORT ena (4452:4452:4452) (4579:4579:4579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (PORT d[0] (4452:4452:4452) (4579:4579:4579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2333:2333:2333))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (6801:6801:6801))
        (PORT d[1] (4373:4373:4373) (4524:4524:4524))
        (PORT d[2] (3458:3458:3458) (3633:3633:3633))
        (PORT d[3] (3587:3587:3587) (3693:3693:3693))
        (PORT d[4] (3144:3144:3144) (3273:3273:3273))
        (PORT d[5] (5310:5310:5310) (5497:5497:5497))
        (PORT d[6] (6773:6773:6773) (6848:6848:6848))
        (PORT d[7] (7078:7078:7078) (7119:7119:7119))
        (PORT d[8] (5058:5058:5058) (5267:5267:5267))
        (PORT d[9] (5531:5531:5531) (5604:5604:5604))
        (PORT d[10] (6968:6968:6968) (6941:6941:6941))
        (PORT d[11] (2797:2797:2797) (3017:3017:3017))
        (PORT d[12] (3585:3585:3585) (3839:3839:3839))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3049:3049:3049))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (3632:3632:3632) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4236:4236:4236))
        (PORT d[1] (3508:3508:3508) (3607:3607:3607))
        (PORT d[2] (2422:2422:2422) (2550:2550:2550))
        (PORT d[3] (5208:5208:5208) (5278:5278:5278))
        (PORT d[4] (4972:4972:4972) (5082:5082:5082))
        (PORT d[5] (6446:6446:6446) (6650:6650:6650))
        (PORT d[6] (5734:5734:5734) (5884:5884:5884))
        (PORT d[7] (3238:3238:3238) (3349:3349:3349))
        (PORT d[8] (3351:3351:3351) (3392:3392:3392))
        (PORT d[9] (6473:6473:6473) (6566:6566:6566))
        (PORT d[10] (3290:3290:3290) (3411:3411:3411))
        (PORT d[11] (5074:5074:5074) (5327:5327:5327))
        (PORT d[12] (4565:4565:4565) (4736:4736:4736))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (PORT ena (4473:4473:4473) (4634:4634:4634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (PORT d[0] (4473:4473:4473) (4634:4634:4634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2709:2709:2709))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3336:3336:3336))
        (PORT d[1] (3020:3020:3020) (3136:3136:3136))
        (PORT d[2] (3255:3255:3255) (3329:3329:3329))
        (PORT d[3] (3729:3729:3729) (3880:3880:3880))
        (PORT d[4] (2936:2936:2936) (3020:3020:3020))
        (PORT d[5] (5786:5786:5786) (5959:5959:5959))
        (PORT d[6] (4417:4417:4417) (4658:4658:4658))
        (PORT d[7] (3259:3259:3259) (3347:3347:3347))
        (PORT d[8] (3020:3020:3020) (3149:3149:3149))
        (PORT d[9] (4067:4067:4067) (4119:4119:4119))
        (PORT d[10] (4457:4457:4457) (4645:4645:4645))
        (PORT d[11] (2763:2763:2763) (2908:2908:2908))
        (PORT d[12] (2676:2676:2676) (2807:2807:2807))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3894:3894:3894))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (4513:4513:4513) (4497:4497:4497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4048:4048:4048))
        (PORT d[1] (4027:4027:4027) (4097:4097:4097))
        (PORT d[2] (2400:2400:2400) (2566:2566:2566))
        (PORT d[3] (4176:4176:4176) (4218:4218:4218))
        (PORT d[4] (6274:6274:6274) (6468:6468:6468))
        (PORT d[5] (5801:5801:5801) (5996:5996:5996))
        (PORT d[6] (3619:3619:3619) (3735:3735:3735))
        (PORT d[7] (4716:4716:4716) (4732:4732:4732))
        (PORT d[8] (3566:3566:3566) (3590:3590:3590))
        (PORT d[9] (5365:5365:5365) (5428:5428:5428))
        (PORT d[10] (3609:3609:3609) (3712:3712:3712))
        (PORT d[11] (4146:4146:4146) (4260:4260:4260))
        (PORT d[12] (3967:3967:3967) (3954:3954:3954))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT ena (4045:4045:4045) (4160:4160:4160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT d[0] (4045:4045:4045) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2924:2924:2924))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3087:3087:3087))
        (PORT d[1] (4356:4356:4356) (4501:4501:4501))
        (PORT d[2] (3814:3814:3814) (4018:4018:4018))
        (PORT d[3] (3705:3705:3705) (3829:3829:3829))
        (PORT d[4] (3147:3147:3147) (3279:3279:3279))
        (PORT d[5] (6516:6516:6516) (6732:6732:6732))
        (PORT d[6] (5569:5569:5569) (5874:5874:5874))
        (PORT d[7] (3665:3665:3665) (3822:3822:3822))
        (PORT d[8] (3551:3551:3551) (3796:3796:3796))
        (PORT d[9] (4146:4146:4146) (4230:4230:4230))
        (PORT d[10] (4177:4177:4177) (4424:4424:4424))
        (PORT d[11] (3270:3270:3270) (3531:3531:3531))
        (PORT d[12] (3287:3287:3287) (3544:3544:3544))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (4696:4696:4696))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (5495:5495:5495) (5327:5327:5327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4153:4153:4153))
        (PORT d[1] (3269:3269:3269) (3405:3405:3405))
        (PORT d[2] (3504:3504:3504) (3777:3777:3777))
        (PORT d[3] (4860:4860:4860) (4968:4968:4968))
        (PORT d[4] (5987:5987:5987) (6235:6235:6235))
        (PORT d[5] (5760:5760:5760) (5976:5976:5976))
        (PORT d[6] (3994:3994:3994) (4142:4142:4142))
        (PORT d[7] (4759:4759:4759) (4807:4807:4807))
        (PORT d[8] (3470:3470:3470) (3561:3561:3561))
        (PORT d[9] (5413:5413:5413) (5516:5516:5516))
        (PORT d[10] (3926:3926:3926) (4032:4032:4032))
        (PORT d[11] (4212:4212:4212) (4385:4385:4385))
        (PORT d[12] (5255:5255:5255) (5461:5461:5461))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT ena (4097:4097:4097) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (4097:4097:4097) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2811:2811:2811))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3572:3572:3572))
        (PORT d[1] (3065:3065:3065) (3184:3184:3184))
        (PORT d[2] (3208:3208:3208) (3295:3295:3295))
        (PORT d[3] (3989:3989:3989) (4108:4108:4108))
        (PORT d[4] (3197:3197:3197) (3265:3265:3265))
        (PORT d[5] (5751:5751:5751) (5906:5906:5906))
        (PORT d[6] (4984:4984:4984) (5188:5188:5188))
        (PORT d[7] (3554:3554:3554) (3630:3630:3630))
        (PORT d[8] (2545:2545:2545) (2647:2647:2647))
        (PORT d[9] (4299:4299:4299) (4326:4326:4326))
        (PORT d[10] (4719:4719:4719) (4911:4911:4911))
        (PORT d[11] (2390:2390:2390) (2536:2536:2536))
        (PORT d[12] (3323:3323:3323) (3442:3442:3442))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3957:3957:3957))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (4655:4655:4655) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4063:4063:4063))
        (PORT d[1] (4385:4385:4385) (4444:4444:4444))
        (PORT d[2] (2337:2337:2337) (2494:2494:2494))
        (PORT d[3] (4509:4509:4509) (4543:4543:4543))
        (PORT d[4] (6168:6168:6168) (6357:6357:6357))
        (PORT d[5] (6153:6153:6153) (6340:6340:6340))
        (PORT d[6] (3845:3845:3845) (3962:3962:3962))
        (PORT d[7] (5073:5073:5073) (5079:5079:5079))
        (PORT d[8] (3870:3870:3870) (3885:3885:3885))
        (PORT d[9] (5703:5703:5703) (5760:5760:5760))
        (PORT d[10] (3866:3866:3866) (3956:3956:3956))
        (PORT d[11] (4399:4399:4399) (4498:4498:4498))
        (PORT d[12] (4296:4296:4296) (4267:4267:4267))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT ena (4065:4065:4065) (4183:4183:4183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (4065:4065:4065) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2917:2917:2917))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3643:3643:3643))
        (PORT d[1] (4049:4049:4049) (4207:4207:4207))
        (PORT d[2] (4156:4156:4156) (4360:4360:4360))
        (PORT d[3] (3706:3706:3706) (3837:3837:3837))
        (PORT d[4] (3170:3170:3170) (3306:3306:3306))
        (PORT d[5] (6534:6534:6534) (6753:6753:6753))
        (PORT d[6] (5529:5529:5529) (5830:5830:5830))
        (PORT d[7] (3663:3663:3663) (3822:3822:3822))
        (PORT d[8] (3528:3528:3528) (3770:3770:3770))
        (PORT d[9] (4108:4108:4108) (4187:4187:4187))
        (PORT d[10] (4190:4190:4190) (4426:4426:4426))
        (PORT d[11] (3293:3293:3293) (3556:3556:3556))
        (PORT d[12] (3536:3536:3536) (3791:3791:3791))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3784:3784:3784))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4324:4324:4324) (4415:4415:4415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4174:4174:4174))
        (PORT d[1] (3596:3596:3596) (3733:3733:3733))
        (PORT d[2] (3586:3586:3586) (3873:3873:3873))
        (PORT d[3] (5252:5252:5252) (5365:5365:5365))
        (PORT d[4] (6681:6681:6681) (6922:6922:6922))
        (PORT d[5] (6410:6410:6410) (6609:6609:6609))
        (PORT d[6] (5675:5675:5675) (6005:6005:6005))
        (PORT d[7] (4739:4739:4739) (4785:4785:4785))
        (PORT d[8] (3476:3476:3476) (3569:3569:3569))
        (PORT d[9] (5425:5425:5425) (5528:5528:5528))
        (PORT d[10] (3978:3978:3978) (4090:4090:4090))
        (PORT d[11] (4264:4264:4264) (4444:4444:4444))
        (PORT d[12] (5597:5597:5597) (5803:5803:5803))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (4077:4077:4077) (4170:4170:4170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (4077:4077:4077) (4170:4170:4170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2915:2915:2915))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3705:3705:3705))
        (PORT d[1] (4962:4962:4962) (5083:5083:5083))
        (PORT d[2] (4791:4791:4791) (4978:4978:4978))
        (PORT d[3] (4077:4077:4077) (4207:4207:4207))
        (PORT d[4] (3859:3859:3859) (3989:3989:3989))
        (PORT d[5] (6939:6939:6939) (7157:7157:7157))
        (PORT d[6] (4911:4911:4911) (5186:5186:5186))
        (PORT d[7] (4378:4378:4378) (4535:4535:4535))
        (PORT d[8] (4280:4280:4280) (4514:4514:4514))
        (PORT d[9] (4137:4137:4137) (4213:4213:4213))
        (PORT d[10] (4470:4470:4470) (4706:4706:4706))
        (PORT d[11] (2539:2539:2539) (2721:2721:2721))
        (PORT d[12] (3981:3981:3981) (4237:4237:4237))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3591:3591:3591))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (4182:4182:4182) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4123:4123:4123))
        (PORT d[1] (3969:3969:3969) (4106:4106:4106))
        (PORT d[2] (4292:4292:4292) (4571:4571:4571))
        (PORT d[3] (5597:5597:5597) (5707:5707:5707))
        (PORT d[4] (6720:6720:6720) (6973:6973:6973))
        (PORT d[5] (6408:6408:6408) (6607:6607:6607))
        (PORT d[6] (6689:6689:6689) (7003:7003:7003))
        (PORT d[7] (5074:5074:5074) (5118:5118:5118))
        (PORT d[8] (3850:3850:3850) (3935:3935:3935))
        (PORT d[9] (5735:5735:5735) (5830:5830:5830))
        (PORT d[10] (4683:4683:4683) (4789:4789:4789))
        (PORT d[11] (4915:4915:4915) (5081:5081:5081))
        (PORT d[12] (6310:6310:6310) (6514:6514:6514))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (4810:4810:4810) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (4810:4810:4810) (4897:4897:4897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2683:2683:2683))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3343:3343:3343))
        (PORT d[1] (3316:3316:3316) (3412:3412:3412))
        (PORT d[2] (3562:3562:3562) (3629:3629:3629))
        (PORT d[3] (3738:3738:3738) (3889:3889:3889))
        (PORT d[4] (3221:3221:3221) (3288:3288:3288))
        (PORT d[5] (5723:5723:5723) (5882:5882:5882))
        (PORT d[6] (4980:4980:4980) (5184:5184:5184))
        (PORT d[7] (3580:3580:3580) (3659:3659:3659))
        (PORT d[8] (2273:2273:2273) (2408:2408:2408))
        (PORT d[9] (4076:4076:4076) (4129:4129:4129))
        (PORT d[10] (4421:4421:4421) (4615:4615:4615))
        (PORT d[11] (3002:3002:3002) (3131:3131:3131))
        (PORT d[12] (2980:2980:2980) (3103:3103:3103))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (4966:4966:4966) (4975:4975:4975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4320:4320:4320))
        (PORT d[1] (4350:4350:4350) (4412:4412:4412))
        (PORT d[2] (2448:2448:2448) (2613:2613:2613))
        (PORT d[3] (4504:4504:4504) (4538:4538:4538))
        (PORT d[4] (5975:5975:5975) (6194:6194:6194))
        (PORT d[5] (6180:6180:6180) (6369:6369:6369))
        (PORT d[6] (3850:3850:3850) (3958:3958:3958))
        (PORT d[7] (5253:5253:5253) (5239:5239:5239))
        (PORT d[8] (3923:3923:3923) (3941:3941:3941))
        (PORT d[9] (5702:5702:5702) (5759:5759:5759))
        (PORT d[10] (3622:3622:3622) (3717:3717:3717))
        (PORT d[11] (4395:4395:4395) (4493:4493:4493))
        (PORT d[12] (4282:4282:4282) (4256:4256:4256))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT ena (4329:4329:4329) (4433:4433:4433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (4329:4329:4329) (4433:4433:4433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1984:1984:1984))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3428:3428:3428))
        (PORT d[1] (3155:3155:3155) (3223:3223:3223))
        (PORT d[2] (3347:3347:3347) (3473:3473:3473))
        (PORT d[3] (3394:3394:3394) (3405:3405:3405))
        (PORT d[4] (3103:3103:3103) (3211:3211:3211))
        (PORT d[5] (4852:4852:4852) (5015:5015:5015))
        (PORT d[6] (3277:3277:3277) (3260:3260:3260))
        (PORT d[7] (4631:4631:4631) (4735:4735:4735))
        (PORT d[8] (4048:4048:4048) (4185:4185:4185))
        (PORT d[9] (2753:2753:2753) (2768:2768:2768))
        (PORT d[10] (3102:3102:3102) (3119:3119:3119))
        (PORT d[11] (2999:2999:2999) (3008:3008:3008))
        (PORT d[12] (3515:3515:3515) (3717:3717:3717))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2658:2658:2658))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (3270:3270:3270) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2675:2675:2675))
        (PORT d[1] (1432:1432:1432) (1455:1455:1455))
        (PORT d[2] (3853:3853:3853) (4034:4034:4034))
        (PORT d[3] (3471:3471:3471) (3475:3475:3475))
        (PORT d[4] (5965:5965:5965) (6209:6209:6209))
        (PORT d[5] (1610:1610:1610) (1617:1617:1617))
        (PORT d[6] (2808:2808:2808) (2875:2875:2875))
        (PORT d[7] (1399:1399:1399) (1413:1413:1413))
        (PORT d[8] (1683:1683:1683) (1705:1705:1705))
        (PORT d[9] (1976:1976:1976) (1987:1987:1987))
        (PORT d[10] (1949:1949:1949) (1965:1965:1965))
        (PORT d[11] (1694:1694:1694) (1717:1717:1717))
        (PORT d[12] (1631:1631:1631) (1649:1649:1649))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT ena (4344:4344:4344) (4392:4392:4392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT d[0] (4344:4344:4344) (4392:4392:4392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2008:2008:2008))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4001:4001:4001))
        (PORT d[1] (3484:3484:3484) (3542:3542:3542))
        (PORT d[2] (3451:3451:3451) (3625:3625:3625))
        (PORT d[3] (3191:3191:3191) (3286:3286:3286))
        (PORT d[4] (2437:2437:2437) (2566:2566:2566))
        (PORT d[5] (6062:6062:6062) (6334:6334:6334))
        (PORT d[6] (6731:6731:6731) (7062:7062:7062))
        (PORT d[7] (4279:4279:4279) (4374:4374:4374))
        (PORT d[8] (4317:4317:4317) (4532:4532:4532))
        (PORT d[9] (4805:4805:4805) (4879:4879:4879))
        (PORT d[10] (7377:7377:7377) (7356:7356:7356))
        (PORT d[11] (3037:3037:3037) (3242:3242:3242))
        (PORT d[12] (3273:3273:3273) (3527:3527:3527))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5113:5113:5113))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (5752:5752:5752) (5744:5744:5744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (4020:4020:4020))
        (PORT d[1] (3585:3585:3585) (3676:3676:3676))
        (PORT d[2] (2352:2352:2352) (2475:2475:2475))
        (PORT d[3] (5166:5166:5166) (5209:5209:5209))
        (PORT d[4] (5792:5792:5792) (5898:5898:5898))
        (PORT d[5] (5862:5862:5862) (6102:6102:6102))
        (PORT d[6] (3550:3550:3550) (3652:3652:3652))
        (PORT d[7] (3662:3662:3662) (3779:3779:3779))
        (PORT d[8] (2519:2519:2519) (2513:2513:2513))
        (PORT d[9] (6432:6432:6432) (6557:6557:6557))
        (PORT d[10] (2922:2922:2922) (3047:3047:3047))
        (PORT d[11] (4607:4607:4607) (4812:4812:4812))
        (PORT d[12] (4188:4188:4188) (4361:4361:4361))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT ena (4079:4079:4079) (4206:4206:4206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (4079:4079:4079) (4206:4206:4206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2301:2301:2301))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4031:4031:4031))
        (PORT d[1] (3525:3525:3525) (3589:3589:3589))
        (PORT d[2] (3422:3422:3422) (3594:3594:3594))
        (PORT d[3] (3542:3542:3542) (3644:3644:3644))
        (PORT d[4] (2408:2408:2408) (2542:2542:2542))
        (PORT d[5] (5658:5658:5658) (5834:5834:5834))
        (PORT d[6] (7504:7504:7504) (7574:7574:7574))
        (PORT d[7] (4580:4580:4580) (4666:4666:4666))
        (PORT d[8] (7028:7028:7028) (7163:7163:7163))
        (PORT d[9] (4787:4787:4787) (4861:4861:4861))
        (PORT d[10] (7338:7338:7338) (7313:7313:7313))
        (PORT d[11] (3067:3067:3067) (3235:3235:3235))
        (PORT d[12] (3213:3213:3213) (3468:3468:3468))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6208:6208:6208) (6215:6215:6215))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (6830:6830:6830) (6846:6846:6846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4280:4280:4280))
        (PORT d[1] (3930:3930:3930) (4015:4015:4015))
        (PORT d[2] (2319:2319:2319) (2440:2440:2440))
        (PORT d[3] (5518:5518:5518) (5556:5556:5556))
        (PORT d[4] (5434:5434:5434) (5543:5543:5543))
        (PORT d[5] (5884:5884:5884) (6128:6128:6128))
        (PORT d[6] (3910:3910:3910) (4005:4005:4005))
        (PORT d[7] (3347:3347:3347) (3465:3465:3465))
        (PORT d[8] (2874:2874:2874) (2852:2852:2852))
        (PORT d[9] (6092:6092:6092) (6220:6220:6220))
        (PORT d[10] (3306:3306:3306) (3429:3429:3429))
        (PORT d[11] (4656:4656:4656) (4863:4863:4863))
        (PORT d[12] (4150:4150:4150) (4317:4317:4317))
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT ena (4057:4057:4057) (4181:4181:4181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT d[0] (4057:4057:4057) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1679:1679:1679))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3839:3839:3839))
        (PORT d[1] (3531:3531:3531) (3635:3635:3635))
        (PORT d[2] (3438:3438:3438) (3433:3433:3433))
        (PORT d[3] (4109:4109:4109) (4120:4120:4120))
        (PORT d[4] (3851:3851:3851) (3951:3951:3951))
        (PORT d[5] (4876:4876:4876) (5042:5042:5042))
        (PORT d[6] (6478:6478:6478) (6568:6568:6568))
        (PORT d[7] (3960:3960:3960) (4113:4113:4113))
        (PORT d[8] (4733:4733:4733) (4866:4866:4866))
        (PORT d[9] (3470:3470:3470) (3483:3483:3483))
        (PORT d[10] (3804:3804:3804) (3820:3820:3820))
        (PORT d[11] (3714:3714:3714) (3723:3723:3723))
        (PORT d[12] (3229:3229:3229) (3439:3439:3439))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4155:4155:4155))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (4751:4751:4751) (4786:4786:4786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3727:3727:3727))
        (PORT d[1] (2182:2182:2182) (2203:2203:2203))
        (PORT d[2] (3174:3174:3174) (3364:3364:3364))
        (PORT d[3] (4204:4204:4204) (4210:4210:4210))
        (PORT d[4] (1994:1994:1994) (2014:2014:2014))
        (PORT d[5] (2018:2018:2018) (2020:2020:2020))
        (PORT d[6] (2381:2381:2381) (2393:2393:2393))
        (PORT d[7] (3181:3181:3181) (3239:3239:3239))
        (PORT d[8] (4073:4073:4073) (4056:4056:4056))
        (PORT d[9] (2362:2362:2362) (2367:2367:2367))
        (PORT d[10] (2329:2329:2329) (2338:2338:2338))
        (PORT d[11] (2333:2333:2333) (2322:2322:2322))
        (PORT d[12] (2342:2342:2342) (2360:2360:2360))
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (PORT ena (5133:5133:5133) (5256:5256:5256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (PORT d[0] (5133:5133:5133) (5256:5256:5256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1605:1605:1605))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3506:3506:3506))
        (PORT d[1] (3783:3783:3783) (3833:3833:3833))
        (PORT d[2] (3372:3372:3372) (3381:3381:3381))
        (PORT d[3] (3786:3786:3786) (3801:3801:3801))
        (PORT d[4] (3855:3855:3855) (3953:3953:3953))
        (PORT d[5] (4871:4871:4871) (5038:5038:5038))
        (PORT d[6] (6469:6469:6469) (6556:6556:6556))
        (PORT d[7] (3983:3983:3983) (4141:4141:4141))
        (PORT d[8] (4768:4768:4768) (4900:4900:4900))
        (PORT d[9] (3416:3416:3416) (3422:3422:3422))
        (PORT d[10] (3443:3443:3443) (3452:3452:3452))
        (PORT d[11] (3407:3407:3407) (3423:3423:3423))
        (PORT d[12] (3241:3241:3241) (3449:3449:3449))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3504:3504:3504))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT d[0] (4165:4165:4165) (4135:4135:4135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3134:3134:3134))
        (PORT d[1] (2186:2186:2186) (2206:2206:2206))
        (PORT d[2] (3516:3516:3516) (3703:3703:3703))
        (PORT d[3] (3847:3847:3847) (3870:3870:3870))
        (PORT d[4] (2326:2326:2326) (2349:2349:2349))
        (PORT d[5] (2022:2022:2022) (2022:2022:2022))
        (PORT d[6] (3184:3184:3184) (3248:3248:3248))
        (PORT d[7] (3230:3230:3230) (3293:3293:3293))
        (PORT d[8] (2079:2079:2079) (2105:2105:2105))
        (PORT d[9] (1979:1979:1979) (1982:1982:1982))
        (PORT d[10] (2598:2598:2598) (2603:2603:2603))
        (PORT d[11] (2341:2341:2341) (2331:2331:2331))
        (PORT d[12] (1969:1969:1969) (1988:1988:1988))
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (PORT ena (4015:4015:4015) (4101:4101:4101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (PORT d[0] (4015:4015:4015) (4101:4101:4101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2558:2558:2558))
        (PORT clk (2539:2539:2539) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3953:3953:3953))
        (PORT d[1] (4628:4628:4628) (4780:4780:4780))
        (PORT d[2] (4411:4411:4411) (4592:4592:4592))
        (PORT d[3] (3035:3035:3035) (3156:3156:3156))
        (PORT d[4] (2814:2814:2814) (2958:2958:2958))
        (PORT d[5] (7102:7102:7102) (7271:7271:7271))
        (PORT d[6] (5941:5941:5941) (6239:6239:6239))
        (PORT d[7] (4050:4050:4050) (4211:4211:4211))
        (PORT d[8] (3915:3915:3915) (4158:4158:4158))
        (PORT d[9] (3918:3918:3918) (4140:4140:4140))
        (PORT d[10] (5194:5194:5194) (5430:5430:5430))
        (PORT d[11] (3693:3693:3693) (3962:3962:3962))
        (PORT d[12] (3956:3956:3956) (4195:4195:4195))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4826:4826:4826))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2565:2565:2565))
        (PORT d[0] (5316:5316:5316) (5457:5457:5457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4111:4111:4111))
        (PORT d[1] (3254:3254:3254) (3387:3387:3387))
        (PORT d[2] (4209:4209:4209) (4480:4480:4480))
        (PORT d[3] (5039:5039:5039) (5198:5198:5198))
        (PORT d[4] (6329:6329:6329) (6575:6575:6575))
        (PORT d[5] (6791:6791:6791) (7009:7009:7009))
        (PORT d[6] (5901:5901:5901) (6202:6202:6202))
        (PORT d[7] (5838:5838:5838) (5889:5889:5889))
        (PORT d[8] (3979:3979:3979) (4068:4068:4068))
        (PORT d[9] (6466:6466:6466) (6566:6566:6566))
        (PORT d[10] (3666:3666:3666) (3767:3767:3767))
        (PORT d[11] (4954:4954:4954) (5151:5151:5151))
        (PORT d[12] (4957:4957:4957) (5165:5165:5165))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT ena (3711:3711:3711) (3803:3803:3803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT d[0] (3711:3711:3711) (3803:3803:3803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2177:2177:2177))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3482:3482:3482))
        (PORT d[1] (3843:3843:3843) (3937:3937:3937))
        (PORT d[2] (3849:3849:3849) (4058:4058:4058))
        (PORT d[3] (3452:3452:3452) (3612:3612:3612))
        (PORT d[4] (5493:5493:5493) (5772:5772:5772))
        (PORT d[5] (6435:6435:6435) (6610:6610:6610))
        (PORT d[6] (7549:7549:7549) (7670:7670:7670))
        (PORT d[7] (4785:4785:4785) (4944:4944:4944))
        (PORT d[8] (4613:4613:4613) (4857:4857:4857))
        (PORT d[9] (3929:3929:3929) (4124:4124:4124))
        (PORT d[10] (4542:4542:4542) (4817:4817:4817))
        (PORT d[11] (4409:4409:4409) (4771:4771:4771))
        (PORT d[12] (4733:4733:4733) (4970:4970:4970))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3807:3807:3807))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (4471:4471:4471) (4438:4438:4438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4802:4802:4802))
        (PORT d[1] (3606:3606:3606) (3779:3779:3779))
        (PORT d[2] (2818:2818:2818) (3033:3033:3033))
        (PORT d[3] (5332:5332:5332) (5473:5473:5473))
        (PORT d[4] (6505:6505:6505) (6664:6664:6664))
        (PORT d[5] (7166:7166:7166) (7385:7385:7385))
        (PORT d[6] (3335:3335:3335) (3474:3474:3474))
        (PORT d[7] (4033:4033:4033) (4178:4178:4178))
        (PORT d[8] (4381:4381:4381) (4458:4458:4458))
        (PORT d[9] (7128:7128:7128) (7220:7220:7220))
        (PORT d[10] (4437:4437:4437) (4534:4534:4534))
        (PORT d[11] (4949:4949:4949) (5147:5147:5147))
        (PORT d[12] (4975:4975:4975) (5181:5181:5181))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT ena (4080:4080:4080) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (4080:4080:4080) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2155:2155:2155))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3674:3674:3674))
        (PORT d[1] (3467:3467:3467) (3518:3518:3518))
        (PORT d[2] (3043:3043:3043) (3171:3171:3171))
        (PORT d[3] (2625:2625:2625) (2706:2706:2706))
        (PORT d[4] (2689:2689:2689) (2776:2776:2776))
        (PORT d[5] (6062:6062:6062) (6332:6332:6332))
        (PORT d[6] (6392:6392:6392) (6729:6729:6729))
        (PORT d[7] (3946:3946:3946) (4045:4045:4045))
        (PORT d[8] (3943:3943:3943) (4155:4155:4155))
        (PORT d[9] (4411:4411:4411) (4486:4486:4486))
        (PORT d[10] (4075:4075:4075) (4270:4270:4270))
        (PORT d[11] (2697:2697:2697) (2856:2856:2856))
        (PORT d[12] (3065:3065:3065) (3223:3223:3223))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4200:4200:4200))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (4701:4701:4701) (4831:4831:4831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3985:3985:3985))
        (PORT d[1] (3224:3224:3224) (3315:3315:3315))
        (PORT d[2] (1607:1607:1607) (1700:1700:1700))
        (PORT d[3] (4800:4800:4800) (4841:4841:4841))
        (PORT d[4] (5988:5988:5988) (6222:6222:6222))
        (PORT d[5] (6202:6202:6202) (6437:6437:6437))
        (PORT d[6] (3532:3532:3532) (3636:3636:3636))
        (PORT d[7] (4312:4312:4312) (4421:4421:4421))
        (PORT d[8] (2679:2679:2679) (2723:2723:2723))
        (PORT d[9] (6786:6786:6786) (6910:6910:6910))
        (PORT d[10] (3257:3257:3257) (3376:3376:3376))
        (PORT d[11] (4238:4238:4238) (4407:4407:4407))
        (PORT d[12] (4573:4573:4573) (4742:4742:4742))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT ena (4439:4439:4439) (4564:4564:4564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (4439:4439:4439) (4564:4564:4564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2507:2507:2507))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3552:3552:3552))
        (PORT d[1] (5023:5023:5023) (5179:5179:5179))
        (PORT d[2] (3863:3863:3863) (4075:4075:4075))
        (PORT d[3] (3421:3421:3421) (3581:3581:3581))
        (PORT d[4] (5790:5790:5790) (6056:6056:6056))
        (PORT d[5] (6404:6404:6404) (6575:6575:6575))
        (PORT d[6] (6593:6593:6593) (6883:6883:6883))
        (PORT d[7] (4784:4784:4784) (4943:4943:4943))
        (PORT d[8] (4581:4581:4581) (4820:4820:4820))
        (PORT d[9] (3826:3826:3826) (4040:4040:4040))
        (PORT d[10] (4560:4560:4560) (4836:4836:4836))
        (PORT d[11] (4389:4389:4389) (4750:4750:4750))
        (PORT d[12] (4675:4675:4675) (4907:4907:4907))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6091:6091:6091) (5900:5900:5900))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (6723:6723:6723) (6529:6529:6529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4811:4811:4811) (4858:4858:4858))
        (PORT d[1] (3970:3970:3970) (4140:4140:4140))
        (PORT d[2] (3205:3205:3205) (3418:3418:3418))
        (PORT d[3] (5177:5177:5177) (5310:5310:5310))
        (PORT d[4] (6698:6698:6698) (6941:6941:6941))
        (PORT d[5] (7166:7166:7166) (7384:7384:7384))
        (PORT d[6] (3671:3671:3671) (3802:3802:3802))
        (PORT d[7] (4040:4040:4040) (4187:4187:4187))
        (PORT d[8] (4418:4418:4418) (4503:4503:4503))
        (PORT d[9] (7468:7468:7468) (7563:7563:7563))
        (PORT d[10] (4430:4430:4430) (4527:4527:4527))
        (PORT d[11] (4961:4961:4961) (5160:5160:5160))
        (PORT d[12] (4572:4572:4572) (4780:4780:4780))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT ena (4457:4457:4457) (4580:4580:4580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (4457:4457:4457) (4580:4580:4580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2531:2531:2531))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3472:3472:3472))
        (PORT d[1] (4993:4993:4993) (5138:5138:5138))
        (PORT d[2] (4465:4465:4465) (4657:4657:4657))
        (PORT d[3] (3417:3417:3417) (3578:3578:3578))
        (PORT d[4] (3139:3139:3139) (3276:3276:3276))
        (PORT d[5] (6792:6792:6792) (6964:6964:6964))
        (PORT d[6] (6257:6257:6257) (6552:6552:6552))
        (PORT d[7] (4427:4427:4427) (4586:4586:4586))
        (PORT d[8] (4255:4255:4255) (4496:4496:4496))
        (PORT d[9] (3852:3852:3852) (4062:4062:4062))
        (PORT d[10] (4534:4534:4534) (4815:4815:4815))
        (PORT d[11] (4396:4396:4396) (4757:4757:4757))
        (PORT d[12] (4324:4324:4324) (4561:4561:4561))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4102:4102:4102))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (4748:4748:4748) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4483:4483:4483))
        (PORT d[1] (3967:3967:3967) (4138:4138:4138))
        (PORT d[2] (3200:3200:3200) (3414:3414:3414))
        (PORT d[3] (5350:5350:5350) (5506:5506:5506))
        (PORT d[4] (6353:6353:6353) (6602:6602:6602))
        (PORT d[5] (6821:6821:6821) (7047:7047:7047))
        (PORT d[6] (3726:3726:3726) (3866:3866:3866))
        (PORT d[7] (4364:4364:4364) (4503:4503:4503))
        (PORT d[8] (4786:4786:4786) (4876:4876:4876))
        (PORT d[9] (6803:6803:6803) (6898:6898:6898))
        (PORT d[10] (4064:4064:4064) (4165:4165:4165))
        (PORT d[11] (5280:5280:5280) (5473:5473:5473))
        (PORT d[12] (4906:4906:4906) (5105:5105:5105))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (4448:4448:4448) (4571:4571:4571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (4448:4448:4448) (4571:4571:4571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2578:2578:2578))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3479:3479:3479))
        (PORT d[1] (4689:4689:4689) (4845:4845:4845))
        (PORT d[2] (4143:4143:4143) (4343:4343:4343))
        (PORT d[3] (2974:2974:2974) (3100:3100:3100))
        (PORT d[4] (3120:3120:3120) (3254:3254:3254))
        (PORT d[5] (7102:7102:7102) (7270:7270:7270))
        (PORT d[6] (5946:5946:5946) (6234:6234:6234))
        (PORT d[7] (4424:4424:4424) (4585:4585:4585))
        (PORT d[8] (4216:4216:4216) (4453:4453:4453))
        (PORT d[9] (3900:3900:3900) (4113:4113:4113))
        (PORT d[10] (4557:4557:4557) (4830:4830:4830))
        (PORT d[11] (3986:3986:3986) (4242:4242:4242))
        (PORT d[12] (3934:3934:3934) (4179:4179:4179))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3752:3752:3752))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (4291:4291:4291) (4383:4383:4383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4056:4056:4056))
        (PORT d[1] (3269:3269:3269) (3405:3405:3405))
        (PORT d[2] (4240:4240:4240) (4512:4512:4512))
        (PORT d[3] (5609:5609:5609) (5735:5735:5735))
        (PORT d[4] (6318:6318:6318) (6565:6565:6565))
        (PORT d[5] (6781:6781:6781) (7000:7000:7000))
        (PORT d[6] (5906:5906:5906) (6208:6208:6208))
        (PORT d[7] (5845:5845:5845) (5896:5896:5896))
        (PORT d[8] (3994:3994:3994) (4084:4084:4084))
        (PORT d[9] (6467:6467:6467) (6567:6567:6567))
        (PORT d[10] (3673:3673:3673) (3775:3775:3775))
        (PORT d[11] (4988:4988:4988) (5187:5187:5187))
        (PORT d[12] (4957:4957:4957) (5165:5165:5165))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT ena (4043:4043:4043) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (4043:4043:4043) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2530:2530:2530))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3451:3451:3451))
        (PORT d[1] (4988:4988:4988) (5142:5142:5142))
        (PORT d[2] (3845:3845:3845) (4056:4056:4056))
        (PORT d[3] (3416:3416:3416) (3577:3577:3577))
        (PORT d[4] (5861:5861:5861) (6131:6131:6131))
        (PORT d[5] (6785:6785:6785) (6957:6957:6957))
        (PORT d[6] (6289:6289:6289) (6588:6588:6588))
        (PORT d[7] (4736:4736:4736) (4890:4890:4890))
        (PORT d[8] (4558:4558:4558) (4794:4794:4794))
        (PORT d[9] (3911:3911:3911) (4127:4127:4127))
        (PORT d[10] (4499:4499:4499) (4770:4770:4770))
        (PORT d[11] (4396:4396:4396) (4758:4758:4758))
        (PORT d[12] (4299:4299:4299) (4532:4532:4532))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3349:3349:3349))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3911:3911:3911) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4427:4427:4427))
        (PORT d[1] (3994:3994:3994) (4166:4166:4166))
        (PORT d[2] (3173:3173:3173) (3386:3386:3386))
        (PORT d[3] (5325:5325:5325) (5479:5479:5479))
        (PORT d[4] (6744:6744:6744) (6989:6989:6989))
        (PORT d[5] (7141:7141:7141) (7358:7358:7358))
        (PORT d[6] (3726:3726:3726) (3865:3865:3865))
        (PORT d[7] (4353:4353:4353) (4491:4491:4491))
        (PORT d[8] (4754:4754:4754) (4842:4842:4842))
        (PORT d[9] (6804:6804:6804) (6899:6899:6899))
        (PORT d[10] (4073:4073:4073) (4175:4175:4175))
        (PORT d[11] (5311:5311:5311) (5502:5502:5502))
        (PORT d[12] (4582:4582:4582) (4791:4791:4791))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (4475:4475:4475) (4599:4599:4599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4475:4475:4475) (4599:4599:4599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2525:2525:2525))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3479:3479:3479))
        (PORT d[1] (4996:4996:4996) (5151:5151:5151))
        (PORT d[2] (4191:4191:4191) (4375:4375:4375))
        (PORT d[3] (3435:3435:3435) (3596:3596:3596))
        (PORT d[4] (5840:5840:5840) (6096:6096:6096))
        (PORT d[5] (6802:6802:6802) (6976:6976:6976))
        (PORT d[6] (6598:6598:6598) (6882:6882:6882))
        (PORT d[7] (4776:4776:4776) (4934:4934:4934))
        (PORT d[8] (4573:4573:4573) (4811:4811:4811))
        (PORT d[9] (3916:3916:3916) (4133:4133:4133))
        (PORT d[10] (5496:5496:5496) (5727:5727:5727))
        (PORT d[11] (4706:4706:4706) (5060:5060:5060))
        (PORT d[12] (4667:4667:4667) (4899:4899:4899))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4409:4409:4409))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (5020:5020:5020) (5040:5040:5040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4820:4820:4820))
        (PORT d[1] (3986:3986:3986) (4159:4159:4159))
        (PORT d[2] (3192:3192:3192) (3405:3405:3405))
        (PORT d[3] (4979:4979:4979) (5119:5119:5119))
        (PORT d[4] (6697:6697:6697) (6940:6940:6940))
        (PORT d[5] (7154:7154:7154) (7374:7374:7374))
        (PORT d[6] (3686:3686:3686) (3820:3820:3820))
        (PORT d[7] (4041:4041:4041) (4187:4187:4187))
        (PORT d[8] (4740:4740:4740) (4826:4826:4826))
        (PORT d[9] (7354:7354:7354) (7412:7412:7412))
        (PORT d[10] (4105:4105:4105) (4212:4212:4212))
        (PORT d[11] (5331:5331:5331) (5527:5527:5527))
        (PORT d[12] (4606:4606:4606) (4817:4817:4817))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (4369:4369:4369) (4448:4448:4448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (4369:4369:4369) (4448:4448:4448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2110:2110:2110))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3683:3683:3683))
        (PORT d[1] (3465:3465:3465) (3516:3516:3516))
        (PORT d[2] (3758:3758:3758) (3910:3910:3910))
        (PORT d[3] (2630:2630:2630) (2712:2712:2712))
        (PORT d[4] (2403:2403:2403) (2531:2531:2531))
        (PORT d[5] (6042:6042:6042) (6311:6311:6311))
        (PORT d[6] (6424:6424:6424) (6765:6765:6765))
        (PORT d[7] (4301:4301:4301) (4399:4399:4399))
        (PORT d[8] (3918:3918:3918) (4128:4128:4128))
        (PORT d[9] (4455:4455:4455) (4533:4533:4533))
        (PORT d[10] (4397:4397:4397) (4588:4588:4588))
        (PORT d[11] (3146:3146:3146) (3358:3358:3358))
        (PORT d[12] (3097:3097:3097) (3258:3258:3258))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2351:2351:2351))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (2942:2942:2942) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3654:3654:3654))
        (PORT d[1] (3535:3535:3535) (3621:3621:3621))
        (PORT d[2] (1620:1620:1620) (1711:1711:1711))
        (PORT d[3] (4799:4799:4799) (4840:4840:4840))
        (PORT d[4] (6179:6179:6179) (6281:6281:6281))
        (PORT d[5] (6201:6201:6201) (6436:6436:6436))
        (PORT d[6] (3220:3220:3220) (3326:3326:3326))
        (PORT d[7] (3988:3988:3988) (4097:4097:4097))
        (PORT d[8] (2644:2644:2644) (2677:2677:2677))
        (PORT d[9] (6779:6779:6779) (6902:6902:6902))
        (PORT d[10] (3287:3287:3287) (3411:3411:3411))
        (PORT d[11] (4239:4239:4239) (4408:4408:4408))
        (PORT d[12] (4181:4181:4181) (4352:4352:4352))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT ena (4432:4432:4432) (4556:4556:4556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (4432:4432:4432) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2101:2101:2101))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (4006:4006:4006))
        (PORT d[1] (3841:3841:3841) (3895:3895:3895))
        (PORT d[2] (3440:3440:3440) (3614:3614:3614))
        (PORT d[3] (2960:2960:2960) (3032:3032:3032))
        (PORT d[4] (2748:2748:2748) (2876:2876:2876))
        (PORT d[5] (6055:6055:6055) (6327:6327:6327))
        (PORT d[6] (6757:6757:6757) (7089:7089:7089))
        (PORT d[7] (4246:4246:4246) (4340:4340:4340))
        (PORT d[8] (4282:4282:4282) (4495:4495:4495))
        (PORT d[9] (4764:4764:4764) (4835:4835:4835))
        (PORT d[10] (4416:4416:4416) (4607:4607:4607))
        (PORT d[11] (2821:2821:2821) (3036:3036:3036))
        (PORT d[12] (3219:3219:3219) (3471:3471:3471))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5104:5104:5104))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (5753:5753:5753) (5734:5734:5734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4225:4225:4225))
        (PORT d[1] (3503:3503:3503) (3596:3596:3596))
        (PORT d[2] (1609:1609:1609) (1695:1695:1695))
        (PORT d[3] (5471:5471:5471) (5502:5502:5502))
        (PORT d[4] (6133:6133:6133) (6232:6232:6232))
        (PORT d[5] (6195:6195:6195) (6433:6433:6433))
        (PORT d[6] (3543:3543:3543) (3645:3645:3645))
        (PORT d[7] (3695:3695:3695) (3815:3815:3815))
        (PORT d[8] (2637:2637:2637) (2678:2678:2678))
        (PORT d[9] (6464:6464:6464) (6593:6593:6593))
        (PORT d[10] (3264:3264:3264) (3384:3384:3384))
        (PORT d[11] (4628:4628:4628) (4833:4833:4833))
        (PORT d[12] (4172:4172:4172) (4342:4342:4342))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT ena (4107:4107:4107) (4235:4235:4235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT d[0] (4107:4107:4107) (4235:4235:4235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2042:2042:2042))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3110:3110:3110))
        (PORT d[1] (3509:3509:3509) (3563:3563:3563))
        (PORT d[2] (3341:3341:3341) (3470:3470:3470))
        (PORT d[3] (3422:3422:3422) (3435:3435:3435))
        (PORT d[4] (3493:3493:3493) (3592:3592:3592))
        (PORT d[5] (4839:4839:4839) (5003:5003:5003))
        (PORT d[6] (3295:3295:3295) (3276:3276:3276))
        (PORT d[7] (4388:4388:4388) (4541:4541:4541))
        (PORT d[8] (4447:4447:4447) (4581:4581:4581))
        (PORT d[9] (3057:3057:3057) (3064:3064:3064))
        (PORT d[10] (3110:3110:3110) (3128:3128:3128))
        (PORT d[11] (3045:3045:3045) (3061:3061:3061))
        (PORT d[12] (3888:3888:3888) (4037:4037:4037))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2507:2507:2507))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (3134:3134:3134) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
        (PORT d[1] (1824:1824:1824) (1845:1845:1845))
        (PORT d[2] (3852:3852:3852) (4034:4034:4034))
        (PORT d[3] (3476:3476:3476) (3497:3497:3497))
        (PORT d[4] (2666:2666:2666) (2684:2684:2684))
        (PORT d[5] (1663:1663:1663) (1663:1663:1663))
        (PORT d[6] (2809:2809:2809) (2876:2876:2876))
        (PORT d[7] (2096:2096:2096) (2107:2107:2107))
        (PORT d[8] (1698:1698:1698) (1723:1723:1723))
        (PORT d[9] (1935:1935:1935) (1942:1942:1942))
        (PORT d[10] (1983:1983:1983) (2001:2001:2001))
        (PORT d[11] (1734:1734:1734) (1760:1760:1760))
        (PORT d[12] (1677:1677:1677) (1703:1703:1703))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT ena (4351:4351:4351) (4400:4400:4400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (4351:4351:4351) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2564:2564:2564))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3447:3447:3447))
        (PORT d[1] (4662:4662:4662) (4817:4817:4817))
        (PORT d[2] (4454:4454:4454) (4645:4645:4645))
        (PORT d[3] (3626:3626:3626) (3736:3736:3736))
        (PORT d[4] (3186:3186:3186) (3325:3325:3325))
        (PORT d[5] (6767:6767:6767) (6938:6938:6938))
        (PORT d[6] (6244:6244:6244) (6534:6534:6534))
        (PORT d[7] (4400:4400:4400) (4558:4558:4558))
        (PORT d[8] (4223:4223:4223) (4461:4461:4461))
        (PORT d[9] (3627:3627:3627) (3853:3853:3853))
        (PORT d[10] (4513:4513:4513) (4784:4784:4784))
        (PORT d[11] (4756:4756:4756) (5113:5113:5113))
        (PORT d[12] (3915:3915:3915) (4159:4159:4159))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5432:5432:5432) (5377:5377:5377))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (6054:6054:6054) (6008:6008:6008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4447:4447:4447))
        (PORT d[1] (3276:3276:3276) (3412:3412:3412))
        (PORT d[2] (3546:3546:3546) (3751:3751:3751))
        (PORT d[3] (5544:5544:5544) (5674:5674:5674))
        (PORT d[4] (6352:6352:6352) (6601:6601:6601))
        (PORT d[5] (6820:6820:6820) (7046:7046:7046))
        (PORT d[6] (4009:4009:4009) (4137:4137:4137))
        (PORT d[7] (5903:5903:5903) (5960:5960:5960))
        (PORT d[8] (4756:4756:4756) (4843:4843:4843))
        (PORT d[9] (7129:7129:7129) (7227:7227:7227))
        (PORT d[10] (4080:4080:4080) (4183:4183:4183))
        (PORT d[11] (4989:4989:4989) (5188:5188:5188))
        (PORT d[12] (4924:4924:4924) (5130:5130:5130))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT ena (4049:4049:4049) (4138:4138:4138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (4049:4049:4049) (4138:4138:4138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2458:2458:2458))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3321:3321:3321))
        (PORT d[1] (3835:3835:3835) (3920:3920:3920))
        (PORT d[2] (3036:3036:3036) (3165:3165:3165))
        (PORT d[3] (2551:2551:2551) (2623:2623:2623))
        (PORT d[4] (2673:2673:2673) (2758:2758:2758))
        (PORT d[5] (6053:6053:6053) (6321:6321:6321))
        (PORT d[6] (6370:6370:6370) (6703:6703:6703))
        (PORT d[7] (3967:3967:3967) (4071:4071:4071))
        (PORT d[8] (3893:3893:3893) (4100:4100:4100))
        (PORT d[9] (3807:3807:3807) (3887:3887:3887))
        (PORT d[10] (4086:4086:4086) (4282:4282:4282))
        (PORT d[11] (2663:2663:2663) (2830:2830:2830))
        (PORT d[12] (3229:3229:3229) (3480:3480:3480))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3243:3243:3243))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (3630:3630:3630) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3602:3602:3602))
        (PORT d[1] (3215:3215:3215) (3305:3305:3305))
        (PORT d[2] (2007:2007:2007) (2138:2138:2138))
        (PORT d[3] (4803:4803:4803) (4842:4842:4842))
        (PORT d[4] (5934:5934:5934) (6143:6143:6143))
        (PORT d[5] (5007:5007:5007) (5172:5172:5172))
        (PORT d[6] (3554:3554:3554) (3661:3661:3661))
        (PORT d[7] (4355:4355:4355) (4466:4466:4466))
        (PORT d[8] (2671:2671:2671) (2711:2711:2711))
        (PORT d[9] (7131:7131:7131) (7253:7253:7253))
        (PORT d[10] (3648:3648:3648) (3765:3765:3765))
        (PORT d[11] (4284:4284:4284) (4453:4453:4453))
        (PORT d[12] (4550:4550:4550) (4716:4716:4716))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (4757:4757:4757) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (4757:4757:4757) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2080:2080:2080))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3684:3684:3684))
        (PORT d[1] (3842:3842:3842) (3895:3895:3895))
        (PORT d[2] (3751:3751:3751) (3915:3915:3915))
        (PORT d[3] (2631:2631:2631) (2712:2712:2712))
        (PORT d[4] (2748:2748:2748) (2877:2877:2877))
        (PORT d[5] (6040:6040:6040) (6311:6311:6311))
        (PORT d[6] (7832:7832:7832) (7895:7895:7895))
        (PORT d[7] (4307:4307:4307) (4406:4406:4406))
        (PORT d[8] (4266:4266:4266) (4476:4476:4476))
        (PORT d[9] (4401:4401:4401) (4447:4447:4447))
        (PORT d[10] (4646:4646:4646) (4809:4809:4809))
        (PORT d[11] (2725:2725:2725) (2890:2890:2890))
        (PORT d[12] (3256:3256:3256) (3510:3510:3510))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3164:3164:3164))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (3826:3826:3826) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3982:3982:3982))
        (PORT d[1] (3577:3577:3577) (3667:3667:3667))
        (PORT d[2] (1554:1554:1554) (1638:1638:1638))
        (PORT d[3] (5445:5445:5445) (5476:5476:5476))
        (PORT d[4] (6150:6150:6150) (6252:6252:6252))
        (PORT d[5] (2342:2342:2342) (2309:2309:2309))
        (PORT d[6] (3502:3502:3502) (3601:3601:3601))
        (PORT d[7] (4021:4021:4021) (4138:4138:4138))
        (PORT d[8] (2494:2494:2494) (2483:2483:2483))
        (PORT d[9] (6764:6764:6764) (6885:6885:6885))
        (PORT d[10] (3640:3640:3640) (3753:3753:3753))
        (PORT d[11] (4590:4590:4590) (4793:4793:4793))
        (PORT d[12] (4180:4180:4180) (4351:4351:4351))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT ena (4417:4417:4417) (4540:4540:4540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (4417:4417:4417) (4540:4540:4540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1726:1726:1726))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3447:3447:3447))
        (PORT d[1] (3406:3406:3406) (3413:3413:3413))
        (PORT d[2] (3346:3346:3346) (3476:3476:3476))
        (PORT d[3] (3749:3749:3749) (3762:3762:3762))
        (PORT d[4] (3082:3082:3082) (3187:3187:3187))
        (PORT d[5] (4867:4867:4867) (5035:5035:5035))
        (PORT d[6] (3334:3334:3334) (3318:3318:3318))
        (PORT d[7] (3987:3987:3987) (4142:4142:4142))
        (PORT d[8] (4423:4423:4423) (4554:4554:4554))
        (PORT d[9] (3367:3367:3367) (3377:3377:3377))
        (PORT d[10] (3071:3071:3071) (3088:3088:3088))
        (PORT d[11] (3054:3054:3054) (3070:3070:3070))
        (PORT d[12] (3198:3198:3198) (3408:3408:3408))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3780:3780:3780))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (4381:4381:4381) (4411:4411:4411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2751:2751:2751))
        (PORT d[1] (1846:1846:1846) (1870:1870:1870))
        (PORT d[2] (3520:3520:3520) (3707:3707:3707))
        (PORT d[3] (3484:3484:3484) (3504:3504:3504))
        (PORT d[4] (2630:2630:2630) (2646:2646:2646))
        (PORT d[5] (2014:2014:2014) (2008:2008:2008))
        (PORT d[6] (3150:3150:3150) (3213:3213:3213))
        (PORT d[7] (1764:1764:1764) (1782:1782:1782))
        (PORT d[8] (1707:1707:1707) (1734:1734:1734))
        (PORT d[9] (1956:1956:1956) (1957:1957:1957))
        (PORT d[10] (2273:2273:2273) (2282:2282:2282))
        (PORT d[11] (2056:2056:2056) (2075:2075:2075))
        (PORT d[12] (1656:1656:1656) (1677:1677:1677))
        (PORT clk (2521:2521:2521) (2513:2513:2513))
        (PORT ena (3993:3993:3993) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2513:2513:2513))
        (PORT d[0] (3993:3993:3993) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1756:1756:1756))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3114:3114:3114))
        (PORT d[1] (3376:3376:3376) (3383:3383:3383))
        (PORT d[2] (3346:3346:3346) (3475:3475:3475))
        (PORT d[3] (3708:3708:3708) (3717:3717:3717))
        (PORT d[4] (3110:3110:3110) (3218:3218:3218))
        (PORT d[5] (5147:5147:5147) (5306:5306:5306))
        (PORT d[6] (3301:3301:3301) (3283:3283:3283))
        (PORT d[7] (4324:4324:4324) (4472:4472:4472))
        (PORT d[8] (4454:4454:4454) (4588:4588:4588))
        (PORT d[9] (3072:3072:3072) (3081:3081:3081))
        (PORT d[10] (3111:3111:3111) (3129:3129:3129))
        (PORT d[11] (3022:3022:3022) (3034:3034:3034))
        (PORT d[12] (3179:3179:3179) (3387:3387:3387))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3201:3201:3201))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (4502:4502:4502) (4465:4465:4465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3031:3031:3031))
        (PORT d[1] (2107:2107:2107) (2121:2121:2121))
        (PORT d[2] (3521:3521:3521) (3708:3708:3708))
        (PORT d[3] (3483:3483:3483) (3503:3503:3503))
        (PORT d[4] (2652:2652:2652) (2655:2655:2655))
        (PORT d[5] (1963:1963:1963) (1958:1958:1958))
        (PORT d[6] (1673:1673:1673) (1687:1687:1687))
        (PORT d[7] (1755:1755:1755) (1772:1772:1772))
        (PORT d[8] (1737:1737:1737) (1769:1769:1769))
        (PORT d[9] (1591:1591:1591) (1607:1607:1607))
        (PORT d[10] (1958:1958:1958) (1975:1975:1975))
        (PORT d[11] (1746:1746:1746) (1775:1775:1775))
        (PORT d[12] (1655:1655:1655) (1676:1676:1676))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT ena (4351:4351:4351) (4400:4400:4400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4351:4351:4351) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2836:2836:2836))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2638:2638:2638))
        (PORT d[1] (3418:3418:3418) (3534:3534:3534))
        (PORT d[2] (2620:2620:2620) (2720:2720:2720))
        (PORT d[3] (3643:3643:3643) (3765:3765:3765))
        (PORT d[4] (2931:2931:2931) (3014:3014:3014))
        (PORT d[5] (5644:5644:5644) (5879:5879:5879))
        (PORT d[6] (4892:4892:4892) (5137:5137:5137))
        (PORT d[7] (3225:3225:3225) (3313:3313:3313))
        (PORT d[8] (3421:3421:3421) (3551:3551:3551))
        (PORT d[9] (3722:3722:3722) (3763:3763:3763))
        (PORT d[10] (3741:3741:3741) (3940:3940:3940))
        (PORT d[11] (2388:2388:2388) (2535:2535:2535))
        (PORT d[12] (2671:2671:2671) (2812:2812:2812))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3992:3992:3992))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (PORT d[0] (4224:4224:4224) (4316:4316:4316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4085:4085:4085))
        (PORT d[1] (4050:4050:4050) (4114:4114:4114))
        (PORT d[2] (2377:2377:2377) (2540:2540:2540))
        (PORT d[3] (4186:4186:4186) (4241:4241:4241))
        (PORT d[4] (5572:5572:5572) (5784:5784:5784))
        (PORT d[5] (5389:5389:5389) (5580:5580:5580))
        (PORT d[6] (3955:3955:3955) (4094:4094:4094))
        (PORT d[7] (4350:4350:4350) (4356:4356:4356))
        (PORT d[8] (2950:2950:2950) (2982:2982:2982))
        (PORT d[9] (4961:4961:4961) (5022:5022:5022))
        (PORT d[10] (3644:3644:3644) (3741:3741:3741))
        (PORT d[11] (3838:3838:3838) (3965:3965:3965))
        (PORT d[12] (4064:4064:4064) (4055:4055:4055))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT ena (4435:4435:4435) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (4435:4435:4435) (4558:4558:4558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2858:2858:2858))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2643:2643:2643))
        (PORT d[1] (2653:2653:2653) (2777:2777:2777))
        (PORT d[2] (2990:2990:2990) (3084:3084:3084))
        (PORT d[3] (3385:3385:3385) (3535:3535:3535))
        (PORT d[4] (2668:2668:2668) (2763:2763:2763))
        (PORT d[5] (6083:6083:6083) (6362:6362:6362))
        (PORT d[6] (5257:5257:5257) (5489:5489:5489))
        (PORT d[7] (3527:3527:3527) (3609:3609:3609))
        (PORT d[8] (3423:3423:3423) (3560:3560:3560))
        (PORT d[9] (3805:3805:3805) (3847:3847:3847))
        (PORT d[10] (4108:4108:4108) (4307:4307:4307))
        (PORT d[11] (2748:2748:2748) (2890:2890:2890))
        (PORT d[12] (3013:3013:3013) (3144:3144:3144))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3495:3495:3495))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT d[0] (4252:4252:4252) (4126:4126:4126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4109:4109:4109))
        (PORT d[1] (3166:3166:3166) (3248:3248:3248))
        (PORT d[2] (2434:2434:2434) (2567:2567:2567))
        (PORT d[3] (4566:4566:4566) (4623:4623:4623))
        (PORT d[4] (5594:5594:5594) (5809:5809:5809))
        (PORT d[5] (5702:5702:5702) (5888:5888:5888))
        (PORT d[6] (3976:3976:3976) (4118:4118:4118))
        (PORT d[7] (4947:4947:4947) (4930:4930:4930))
        (PORT d[8] (2855:2855:2855) (2887:2887:2887))
        (PORT d[9] (5283:5283:5283) (5346:5346:5346))
        (PORT d[10] (3996:3996:3996) (4088:4088:4088))
        (PORT d[11] (3817:3817:3817) (3942:3942:3942))
        (PORT d[12] (4085:4085:4085) (4079:4079:4079))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT ena (4430:4430:4430) (4554:4554:4554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT d[0] (4430:4430:4430) (4554:4554:4554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2478:2478:2478))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3169:3169:3169))
        (PORT d[1] (2673:2673:2673) (2778:2778:2778))
        (PORT d[2] (3235:3235:3235) (3304:3304:3304))
        (PORT d[3] (3438:3438:3438) (3454:3454:3454))
        (PORT d[4] (3185:3185:3185) (3264:3264:3264))
        (PORT d[5] (5607:5607:5607) (5789:5789:5789))
        (PORT d[6] (3675:3675:3675) (3664:3664:3664))
        (PORT d[7] (3192:3192:3192) (3271:3271:3271))
        (PORT d[8] (2933:2933:2933) (3047:3047:3047))
        (PORT d[9] (3282:3282:3282) (3274:3274:3274))
        (PORT d[10] (3478:3478:3478) (3503:3503:3503))
        (PORT d[11] (2750:2750:2750) (2882:2882:2882))
        (PORT d[12] (2054:2054:2054) (2197:2197:2197))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3041:3041:3041))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (3781:3781:3781) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (4267:4267:4267))
        (PORT d[1] (3964:3964:3964) (4092:4092:4092))
        (PORT d[2] (3500:3500:3500) (3698:3698:3698))
        (PORT d[3] (4133:4133:4133) (4169:4169:4169))
        (PORT d[4] (5968:5968:5968) (6182:6182:6182))
        (PORT d[5] (3881:3881:3881) (3870:3870:3870))
        (PORT d[6] (4248:4248:4248) (4303:4303:4303))
        (PORT d[7] (4348:4348:4348) (4316:4316:4316))
        (PORT d[8] (3458:3458:3458) (3579:3579:3579))
        (PORT d[9] (5228:5228:5228) (5249:5249:5249))
        (PORT d[10] (3481:3481:3481) (3503:3503:3503))
        (PORT d[11] (3697:3697:3697) (3776:3776:3776))
        (PORT d[12] (3747:3747:3747) (3722:3722:3722))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT ena (3645:3645:3645) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (3645:3645:3645) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2457:2457:2457))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2633:2633:2633))
        (PORT d[1] (3419:3419:3419) (3535:3535:3535))
        (PORT d[2] (2953:2953:2953) (3045:3045:3045))
        (PORT d[3] (3379:3379:3379) (3528:3528:3528))
        (PORT d[4] (3288:3288:3288) (3366:3366:3366))
        (PORT d[5] (6402:6402:6402) (6673:6673:6673))
        (PORT d[6] (4918:4918:4918) (5165:5165:5165))
        (PORT d[7] (3521:3521:3521) (3602:3602:3602))
        (PORT d[8] (3417:3417:3417) (3550:3550:3550))
        (PORT d[9] (3752:3752:3752) (3796:3796:3796))
        (PORT d[10] (4427:4427:4427) (4621:4621:4621))
        (PORT d[11] (2395:2395:2395) (2542:2542:2542))
        (PORT d[12] (2980:2980:2980) (3109:3109:3109))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3690:3690:3690))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (4234:4234:4234) (4321:4321:4321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4101:4101:4101))
        (PORT d[1] (2815:2815:2815) (2903:2903:2903))
        (PORT d[2] (2008:2008:2008) (2134:2134:2134))
        (PORT d[3] (4553:4553:4553) (4608:4608:4608))
        (PORT d[4] (5614:5614:5614) (5830:5830:5830))
        (PORT d[5] (5084:5084:5084) (5289:5289:5289))
        (PORT d[6] (4000:4000:4000) (4145:4145:4145))
        (PORT d[7] (4938:4938:4938) (4916:4916:4916))
        (PORT d[8] (3196:3196:3196) (3216:3216:3216))
        (PORT d[9] (5267:5267:5267) (5327:5327:5327))
        (PORT d[10] (3991:3991:3991) (4081:4081:4081))
        (PORT d[11] (3791:3791:3791) (3914:3914:3914))
        (PORT d[12] (3130:3130:3130) (3152:3152:3152))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT ena (4435:4435:4435) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT d[0] (4435:4435:4435) (4558:4558:4558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2520:2520:2520))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3347:3347:3347))
        (PORT d[1] (2720:2720:2720) (2848:2848:2848))
        (PORT d[2] (3254:3254:3254) (3328:3328:3328))
        (PORT d[3] (3742:3742:3742) (3892:3892:3892))
        (PORT d[4] (2902:2902:2902) (2985:2985:2985))
        (PORT d[5] (5825:5825:5825) (6001:6001:6001))
        (PORT d[6] (4536:4536:4536) (4781:4781:4781))
        (PORT d[7] (3194:3194:3194) (3275:3275:3275))
        (PORT d[8] (2682:2682:2682) (2820:2820:2820))
        (PORT d[9] (4052:4052:4052) (4102:4102:4102))
        (PORT d[10] (4383:4383:4383) (4582:4582:4582))
        (PORT d[11] (2723:2723:2723) (2866:2866:2866))
        (PORT d[12] (2910:2910:2910) (3034:3034:3034))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2810:2810:2810))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (3443:3443:3443) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4039:4039:4039))
        (PORT d[1] (3976:3976:3976) (4041:4041:4041))
        (PORT d[2] (2441:2441:2441) (2606:2606:2606))
        (PORT d[3] (4142:4142:4142) (4180:4180:4180))
        (PORT d[4] (6272:6272:6272) (6466:6466:6466))
        (PORT d[5] (5825:5825:5825) (6023:6023:6023))
        (PORT d[6] (3605:3605:3605) (3722:3722:3722))
        (PORT d[7] (4746:4746:4746) (4766:4766:4766))
        (PORT d[8] (3583:3583:3583) (3607:3607:3607))
        (PORT d[9] (5391:5391:5391) (5457:5457:5457))
        (PORT d[10] (3654:3654:3654) (3762:3762:3762))
        (PORT d[11] (4108:4108:4108) (4216:4216:4216))
        (PORT d[12] (3991:3991:3991) (3981:3981:3981))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT ena (3993:3993:3993) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT d[0] (3993:3993:3993) (4114:4114:4114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2538:2538:2538))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2991:2991:2991))
        (PORT d[1] (3064:3064:3064) (3185:3185:3185))
        (PORT d[2] (2985:2985:2985) (3075:3075:3075))
        (PORT d[3] (3373:3373:3373) (3525:3525:3525))
        (PORT d[4] (2887:2887:2887) (2967:2967:2967))
        (PORT d[5] (5832:5832:5832) (6007:6007:6007))
        (PORT d[6] (4738:4738:4738) (4971:4971:4971))
        (PORT d[7] (3204:3204:3204) (3285:3285:3285))
        (PORT d[8] (2688:2688:2688) (2833:2833:2833))
        (PORT d[9] (3709:3709:3709) (3762:3762:3762))
        (PORT d[10] (4083:4083:4083) (4281:4281:4281))
        (PORT d[11] (2392:2392:2392) (2540:2540:2540))
        (PORT d[12] (2655:2655:2655) (2783:2783:2783))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4087:4087:4087))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (4692:4692:4692) (4718:4718:4718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4026:4026:4026))
        (PORT d[1] (3990:3990:3990) (4053:4053:4053))
        (PORT d[2] (2380:2380:2380) (2524:2524:2524))
        (PORT d[3] (4128:4128:4128) (4164:4164:4164))
        (PORT d[4] (5622:5622:5622) (5841:5841:5841))
        (PORT d[5] (5422:5422:5422) (5620:5620:5620))
        (PORT d[6] (3291:3291:3291) (3427:3427:3427))
        (PORT d[7] (4922:4922:4922) (4915:4915:4915))
        (PORT d[8] (3540:3540:3540) (3560:3560:3560))
        (PORT d[9] (5658:5658:5658) (5719:5719:5719))
        (PORT d[10] (3656:3656:3656) (3762:3762:3762))
        (PORT d[11] (4093:4093:4093) (4200:4200:4200))
        (PORT d[12] (3946:3946:3946) (3929:3929:3929))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT ena (4060:4060:4060) (4182:4182:4182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (4060:4060:4060) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2503:2503:2503))
        (PORT clk (2491:2491:2491) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2634:2634:2634))
        (PORT d[1] (3047:3047:3047) (3163:3163:3163))
        (PORT d[2] (3004:3004:3004) (3129:3129:3129))
        (PORT d[3] (3343:3343:3343) (3415:3415:3415))
        (PORT d[4] (2374:2374:2374) (2480:2480:2480))
        (PORT d[5] (6059:6059:6059) (6335:6335:6335))
        (PORT d[6] (5257:5257:5257) (5501:5501:5501))
        (PORT d[7] (3891:3891:3891) (3985:3985:3985))
        (PORT d[8] (3772:3772:3772) (3897:3897:3897))
        (PORT d[9] (4524:4524:4524) (4597:4597:4597))
        (PORT d[10] (4112:4112:4112) (4309:4309:4309))
        (PORT d[11] (2735:2735:2735) (2877:2877:2877))
        (PORT d[12] (2831:2831:2831) (3053:3053:3053))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3755:3755:3755))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT d[0] (4382:4382:4382) (4416:4416:4416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4358:4358:4358))
        (PORT d[1] (3218:3218:3218) (3305:3305:3305))
        (PORT d[2] (2051:2051:2051) (2187:2187:2187))
        (PORT d[3] (4909:4909:4909) (4961:4961:4961))
        (PORT d[4] (5975:5975:5975) (6189:6189:6189))
        (PORT d[5] (5738:5738:5738) (5893:5893:5893))
        (PORT d[6] (4341:4341:4341) (4479:4479:4479))
        (PORT d[7] (4995:4995:4995) (5097:5097:5097))
        (PORT d[8] (3224:3224:3224) (3249:3249:3249))
        (PORT d[9] (5606:5606:5606) (5664:5664:5664))
        (PORT d[10] (2955:2955:2955) (3071:3071:3071))
        (PORT d[11] (4207:4207:4207) (4372:4372:4372))
        (PORT d[12] (4391:4391:4391) (4376:4376:4376))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT ena (4772:4772:4772) (4891:4891:4891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (4772:4772:4772) (4891:4891:4891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2458:2458:2458))
        (PORT clk (2482:2482:2482) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2642:2642:2642))
        (PORT d[1] (3359:3359:3359) (3466:3466:3466))
        (PORT d[2] (2993:2993:2993) (3103:3103:3103))
        (PORT d[3] (3251:3251:3251) (3306:3306:3306))
        (PORT d[4] (2342:2342:2342) (2445:2445:2445))
        (PORT d[5] (5971:5971:5971) (6200:6200:6200))
        (PORT d[6] (5613:5613:5613) (5849:5849:5849))
        (PORT d[7] (4231:4231:4231) (4324:4324:4324))
        (PORT d[8] (3134:3134:3134) (3338:3338:3338))
        (PORT d[9] (4109:4109:4109) (4188:4188:4188))
        (PORT d[10] (3720:3720:3720) (3917:3917:3917))
        (PORT d[11] (2983:2983:2983) (3145:3145:3145))
        (PORT d[12] (2847:2847:2847) (3071:3071:3071))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2789:2789:2789))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2508:2508:2508))
        (PORT d[0] (3438:3438:3438) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4350:4350:4350))
        (PORT d[1] (3523:3523:3523) (3601:3601:3601))
        (PORT d[2] (2050:2050:2050) (2186:2186:2186))
        (PORT d[3] (4922:4922:4922) (4974:4974:4974))
        (PORT d[4] (5954:5954:5954) (6167:6167:6167))
        (PORT d[5] (5591:5591:5591) (5733:5733:5733))
        (PORT d[6] (4315:4315:4315) (4452:4452:4452))
        (PORT d[7] (5020:5020:5020) (5125:5125:5125))
        (PORT d[8] (3225:3225:3225) (3250:3250:3250))
        (PORT d[9] (5635:5635:5635) (5695:5695:5695))
        (PORT d[10] (3195:3195:3195) (3278:3278:3278))
        (PORT d[11] (4235:4235:4235) (4401:4401:4401))
        (PORT d[12] (4429:4429:4429) (4417:4417:4417))
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (PORT ena (4774:4774:4774) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (PORT d[0] (4774:4774:4774) (4893:4893:4893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2482:2482:2482))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2870:2870:2870))
        (PORT d[1] (3040:3040:3040) (3156:3156:3156))
        (PORT d[2] (2996:2996:2996) (3090:3090:3090))
        (PORT d[3] (3319:3319:3319) (3392:3392:3392))
        (PORT d[4] (3281:3281:3281) (3359:3359:3359))
        (PORT d[5] (5678:5678:5678) (5916:5916:5916))
        (PORT d[6] (5231:5231:5231) (5473:5473:5473))
        (PORT d[7] (3892:3892:3892) (3986:3986:3986))
        (PORT d[8] (3797:3797:3797) (3924:3924:3924))
        (PORT d[9] (4445:4445:4445) (4518:4518:4518))
        (PORT d[10] (4069:4069:4069) (4263:4263:4263))
        (PORT d[11] (2735:2735:2735) (2876:2876:2876))
        (PORT d[12] (2820:2820:2820) (3037:3037:3037))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5500:5500:5500))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT d[0] (6119:6119:6119) (6131:6131:6131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4386:4386:4386))
        (PORT d[1] (3228:3228:3228) (3301:3301:3301))
        (PORT d[2] (2426:2426:2426) (2558:2558:2558))
        (PORT d[3] (4549:4549:4549) (4606:4606:4606))
        (PORT d[4] (5934:5934:5934) (6144:6144:6144))
        (PORT d[5] (5715:5715:5715) (5904:5904:5904))
        (PORT d[6] (4296:4296:4296) (4432:4432:4432))
        (PORT d[7] (5305:5305:5305) (5399:5399:5399))
        (PORT d[8] (3241:3241:3241) (3266:3266:3266))
        (PORT d[9] (5293:5293:5293) (5356:5356:5356))
        (PORT d[10] (3215:3215:3215) (3298:3298:3298))
        (PORT d[11] (4201:4201:4201) (4368:4368:4368))
        (PORT d[12] (4410:4410:4410) (4396:4396:4396))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT ena (4361:4361:4361) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (4361:4361:4361) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2061:2061:2061))
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2089:2089:2089))
        (PORT d[1] (3034:3034:3034) (3137:3137:3137))
        (PORT d[2] (3371:3371:3371) (3509:3509:3509))
        (PORT d[3] (2378:2378:2378) (2399:2399:2399))
        (PORT d[4] (2377:2377:2377) (2488:2488:2488))
        (PORT d[5] (5603:5603:5603) (5829:5829:5829))
        (PORT d[6] (2312:2312:2312) (2312:2312:2312))
        (PORT d[7] (3499:3499:3499) (3614:3614:3614))
        (PORT d[8] (3615:3615:3615) (3749:3749:3749))
        (PORT d[9] (2606:2606:2606) (2604:2604:2604))
        (PORT d[10] (2360:2360:2360) (2385:2385:2385))
        (PORT d[11] (2334:2334:2334) (2346:2346:2346))
        (PORT d[12] (3149:3149:3149) (3304:3304:3304))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2380:2380:2380))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (PORT d[0] (3036:3036:3036) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2816:2816:2816))
        (PORT d[1] (2533:2533:2533) (2544:2544:2544))
        (PORT d[2] (3104:3104:3104) (3275:3275:3275))
        (PORT d[3] (3386:3386:3386) (3377:3377:3377))
        (PORT d[4] (5941:5941:5941) (6152:6152:6152))
        (PORT d[5] (2815:2815:2815) (2811:2811:2811))
        (PORT d[6] (3141:3141:3141) (3191:3191:3191))
        (PORT d[7] (2492:2492:2492) (2502:2502:2502))
        (PORT d[8] (2367:2367:2367) (2383:2383:2383))
        (PORT d[9] (3088:3088:3088) (3109:3109:3109))
        (PORT d[10] (2459:2459:2459) (2499:2499:2499))
        (PORT d[11] (3963:3963:3963) (4029:4029:4029))
        (PORT d[12] (2760:2760:2760) (2770:2770:2770))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT ena (3573:3573:3573) (3621:3621:3621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (3573:3573:3573) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2843:2843:2843))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2995:2995:2995))
        (PORT d[1] (3083:3083:3083) (3205:3205:3205))
        (PORT d[2] (2685:2685:2685) (2782:2782:2782))
        (PORT d[3] (3378:3378:3378) (3529:3529:3529))
        (PORT d[4] (3215:3215:3215) (3277:3277:3277))
        (PORT d[5] (6427:6427:6427) (6700:6700:6700))
        (PORT d[6] (5045:5045:5045) (5269:5269:5269))
        (PORT d[7] (3185:3185:3185) (3268:3268:3268))
        (PORT d[8] (3037:3037:3037) (3173:3173:3173))
        (PORT d[9] (3712:3712:3712) (3764:3764:3764))
        (PORT d[10] (4722:4722:4722) (4904:4904:4904))
        (PORT d[11] (2415:2415:2415) (2591:2591:2591))
        (PORT d[12] (2631:2631:2631) (2766:2766:2766))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4106:4106:4106))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (4886:4886:4886) (4737:4737:4737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3753:3753:3753))
        (PORT d[1] (3996:3996:3996) (4055:4055:4055))
        (PORT d[2] (2386:2386:2386) (2549:2549:2549))
        (PORT d[3] (4202:4202:4202) (4257:4257:4257))
        (PORT d[4] (5570:5570:5570) (5783:5783:5783))
        (PORT d[5] (5398:5398:5398) (5593:5593:5593))
        (PORT d[6] (3628:3628:3628) (3772:3772:3772))
        (PORT d[7] (4352:4352:4352) (4365:4365:4365))
        (PORT d[8] (3503:3503:3503) (3513:3513:3513))
        (PORT d[9] (5044:5044:5044) (5113:5113:5113))
        (PORT d[10] (3980:3980:3980) (4077:4077:4077))
        (PORT d[11] (3831:3831:3831) (3958:3958:3958))
        (PORT d[12] (3703:3703:3703) (3701:3701:3701))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT ena (4085:4085:4085) (4212:4212:4212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (4085:4085:4085) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2483:2483:2483))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2526:2526:2526))
        (PORT d[1] (3027:3027:3027) (3141:3141:3141))
        (PORT d[2] (2995:2995:2995) (3089:3089:3089))
        (PORT d[3] (3386:3386:3386) (3535:3535:3535))
        (PORT d[4] (3282:3282:3282) (3361:3361:3361))
        (PORT d[5] (6051:6051:6051) (6325:6325:6325))
        (PORT d[6] (5281:5281:5281) (5524:5524:5524))
        (PORT d[7] (3560:3560:3560) (3643:3643:3643))
        (PORT d[8] (3764:3764:3764) (3889:3889:3889))
        (PORT d[9] (3776:3776:3776) (3818:3818:3818))
        (PORT d[10] (4076:4076:4076) (4271:4271:4271))
        (PORT d[11] (3037:3037:3037) (3193:3193:3193))
        (PORT d[12] (3019:3019:3019) (3153:3153:3153))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2617:2617:2617))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (3293:3293:3293) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4110:4110:4110))
        (PORT d[1] (3209:3209:3209) (3295:3295:3295))
        (PORT d[2] (2432:2432:2432) (2564:2564:2564))
        (PORT d[3] (4548:4548:4548) (4605:4605:4605))
        (PORT d[4] (5554:5554:5554) (5758:5758:5758))
        (PORT d[5] (5709:5709:5709) (5896:5896:5896))
        (PORT d[6] (3977:3977:3977) (4119:4119:4119))
        (PORT d[7] (4929:4929:4929) (4914:4914:4914))
        (PORT d[8] (3199:3199:3199) (3220:3220:3220))
        (PORT d[9] (5292:5292:5292) (5355:5355:5355))
        (PORT d[10] (3247:3247:3247) (3333:3333:3333))
        (PORT d[11] (4189:4189:4189) (4354:4354:4354))
        (PORT d[12] (4054:4054:4054) (4045:4045:4045))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT ena (4649:4649:4649) (4675:4675:4675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (4649:4649:4649) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2418:2418:2418))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2988:2988:2988))
        (PORT d[1] (3541:3541:3541) (3636:3636:3636))
        (PORT d[2] (3033:3033:3033) (3160:3160:3160))
        (PORT d[3] (3255:3255:3255) (3310:3310:3310))
        (PORT d[4] (2700:2700:2700) (2795:2795:2795))
        (PORT d[5] (6046:6046:6046) (6313:6313:6313))
        (PORT d[6] (6327:6327:6327) (6664:6664:6664))
        (PORT d[7] (3910:3910:3910) (4010:4010:4010))
        (PORT d[8] (3159:3159:3159) (3366:3366:3366))
        (PORT d[9] (4186:4186:4186) (4267:4267:4267))
        (PORT d[10] (3622:3622:3622) (3817:3817:3817))
        (PORT d[11] (3007:3007:3007) (3170:3170:3170))
        (PORT d[12] (3169:3169:3169) (3393:3393:3393))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3127:3127:3127))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (3800:3800:3800) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3632:3632:3632))
        (PORT d[1] (3570:3570:3570) (3652:3652:3652))
        (PORT d[2] (2003:2003:2003) (2089:2089:2089))
        (PORT d[3] (4128:4128:4128) (4186:4186:4186))
        (PORT d[4] (5582:5582:5582) (5795:5795:5795))
        (PORT d[5] (5344:5344:5344) (5507:5507:5507))
        (PORT d[6] (3906:3906:3906) (4007:4007:4007))
        (PORT d[7] (5499:5499:5499) (5615:5615:5615))
        (PORT d[8] (3616:3616:3616) (3640:3640:3640))
        (PORT d[9] (7478:7478:7478) (7595:7595:7595))
        (PORT d[10] (3176:3176:3176) (3240:3240:3240))
        (PORT d[11] (4242:4242:4242) (4409:4409:4409))
        (PORT d[12] (4206:4206:4206) (4376:4376:4376))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT ena (3972:3972:3972) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (3972:3972:3972) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2045:2045:2045))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5846:5846:5846))
        (PORT d[1] (5008:5008:5008) (5144:5144:5144))
        (PORT d[2] (4078:4078:4078) (4238:4238:4238))
        (PORT d[3] (3804:3804:3804) (4008:4008:4008))
        (PORT d[4] (6303:6303:6303) (6394:6394:6394))
        (PORT d[5] (4857:4857:4857) (4992:4992:4992))
        (PORT d[6] (5364:5364:5364) (5449:5449:5449))
        (PORT d[7] (4365:4365:4365) (4550:4550:4550))
        (PORT d[8] (5618:5618:5618) (5603:5603:5603))
        (PORT d[9] (4864:4864:4864) (4868:4868:4868))
        (PORT d[10] (5811:5811:5811) (5766:5766:5766))
        (PORT d[11] (4143:4143:4143) (4482:4482:4482))
        (PORT d[12] (3621:3621:3621) (3867:3867:3867))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4626:4626:4626))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (4890:4890:4890) (4957:4957:4957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3857:3857:3857))
        (PORT d[1] (3604:3604:3604) (3738:3738:3738))
        (PORT d[2] (3112:3112:3112) (3269:3269:3269))
        (PORT d[3] (3883:3883:3883) (3868:3868:3868))
        (PORT d[4] (4343:4343:4343) (4338:4338:4338))
        (PORT d[5] (3346:3346:3346) (3334:3334:3334))
        (PORT d[6] (4092:4092:4092) (4278:4278:4278))
        (PORT d[7] (2461:2461:2461) (2524:2524:2524))
        (PORT d[8] (3274:3274:3274) (3264:3264:3264))
        (PORT d[9] (4567:4567:4567) (4536:4536:4536))
        (PORT d[10] (5206:5206:5206) (5249:5249:5249))
        (PORT d[11] (4057:4057:4057) (4028:4028:4028))
        (PORT d[12] (3437:3437:3437) (3457:3457:3457))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT ena (4396:4396:4396) (4522:4522:4522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT d[0] (4396:4396:4396) (4522:4522:4522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2585:2585:2585))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6976:6976:6976) (7090:7090:7090))
        (PORT d[1] (4727:4727:4727) (4882:4882:4882))
        (PORT d[2] (4268:4268:4268) (4490:4490:4490))
        (PORT d[3] (3823:3823:3823) (3981:3981:3981))
        (PORT d[4] (5110:5110:5110) (5352:5352:5352))
        (PORT d[5] (5250:5250:5250) (5422:5422:5422))
        (PORT d[6] (6104:6104:6104) (6231:6231:6231))
        (PORT d[7] (6443:6443:6443) (6567:6567:6567))
        (PORT d[8] (7507:7507:7507) (7640:7640:7640))
        (PORT d[9] (3559:3559:3559) (3788:3788:3788))
        (PORT d[10] (7347:7347:7347) (7363:7363:7363))
        (PORT d[11] (4030:4030:4030) (4357:4357:4357))
        (PORT d[12] (4341:4341:4341) (4674:4674:4674))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5435:5435:5435) (5691:5691:5691))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT d[0] (6057:6057:6057) (6322:6322:6322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4860:4860:4860))
        (PORT d[1] (5001:5001:5001) (5166:5166:5166))
        (PORT d[2] (3098:3098:3098) (3273:3273:3273))
        (PORT d[3] (6255:6255:6255) (6357:6357:6357))
        (PORT d[4] (5056:5056:5056) (5214:5214:5214))
        (PORT d[5] (6197:6197:6197) (6460:6460:6460))
        (PORT d[6] (5705:5705:5705) (5926:5926:5926))
        (PORT d[7] (2994:2994:2994) (3137:3137:3137))
        (PORT d[8] (5426:5426:5426) (5627:5627:5627))
        (PORT d[9] (6814:6814:6814) (6981:6981:6981))
        (PORT d[10] (4467:4467:4467) (4619:4619:4619))
        (PORT d[11] (6564:6564:6564) (6635:6635:6635))
        (PORT d[12] (4975:4975:4975) (5214:5214:5214))
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT ena (4471:4471:4471) (4638:4638:4638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT d[0] (4471:4471:4471) (4638:4638:4638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2093:2093:2093))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7021:7021:7021) (7143:7143:7143))
        (PORT d[1] (4817:4817:4817) (5011:5011:5011))
        (PORT d[2] (3879:3879:3879) (4060:4060:4060))
        (PORT d[3] (4693:4693:4693) (4946:4946:4946))
        (PORT d[4] (6523:6523:6523) (6598:6598:6598))
        (PORT d[5] (5199:5199:5199) (5368:5368:5368))
        (PORT d[6] (6055:6055:6055) (6134:6134:6134))
        (PORT d[7] (5964:5964:5964) (6009:6009:6009))
        (PORT d[8] (6669:6669:6669) (6768:6768:6768))
        (PORT d[9] (4099:4099:4099) (4386:4386:4386))
        (PORT d[10] (6373:6373:6373) (6359:6359:6359))
        (PORT d[11] (4226:4226:4226) (4486:4486:4486))
        (PORT d[12] (3962:3962:3962) (4250:4250:4250))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (6022:6022:6022))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (6441:6441:6441) (6653:6653:6653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5291:5291:5291) (5482:5482:5482))
        (PORT d[1] (3968:3968:3968) (4110:4110:4110))
        (PORT d[2] (2407:2407:2407) (2573:2573:2573))
        (PORT d[3] (5289:5289:5289) (5380:5380:5380))
        (PORT d[4] (4941:4941:4941) (5033:5033:5033))
        (PORT d[5] (6000:6000:6000) (6167:6167:6167))
        (PORT d[6] (4647:4647:4647) (4799:4799:4799))
        (PORT d[7] (2897:2897:2897) (2997:2997:2997))
        (PORT d[8] (4723:4723:4723) (4672:4672:4672))
        (PORT d[9] (6670:6670:6670) (6745:6745:6745))
        (PORT d[10] (4955:4955:4955) (5004:5004:5004))
        (PORT d[11] (5049:5049:5049) (5296:5296:5296))
        (PORT d[12] (5878:5878:5878) (5867:5867:5867))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT ena (5639:5639:5639) (5855:5855:5855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT d[0] (5639:5639:5639) (5855:5855:5855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2490:2490:2490))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6670:6670:6670) (6797:6797:6797))
        (PORT d[1] (3997:3997:3997) (4144:4144:4144))
        (PORT d[2] (3464:3464:3464) (3643:3643:3643))
        (PORT d[3] (4690:4690:4690) (4983:4983:4983))
        (PORT d[4] (6880:6880:6880) (6955:6955:6955))
        (PORT d[5] (4907:4907:4907) (5082:5082:5082))
        (PORT d[6] (6440:6440:6440) (6521:6521:6521))
        (PORT d[7] (6366:6366:6366) (6421:6421:6421))
        (PORT d[8] (7115:7115:7115) (7226:7226:7226))
        (PORT d[9] (4418:4418:4418) (4726:4726:4726))
        (PORT d[10] (6638:6638:6638) (6620:6620:6620))
        (PORT d[11] (3521:3521:3521) (3735:3735:3735))
        (PORT d[12] (3639:3639:3639) (3934:3934:3934))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6011:6011:6011) (6107:6107:6107))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (6633:6633:6633) (6738:6738:6738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5858:5858:5858))
        (PORT d[1] (3529:3529:3529) (3622:3622:3622))
        (PORT d[2] (2608:2608:2608) (2716:2716:2716))
        (PORT d[3] (4901:4901:4901) (4991:4991:4991))
        (PORT d[4] (4618:4618:4618) (4734:4734:4734))
        (PORT d[5] (5808:5808:5808) (6007:6007:6007))
        (PORT d[6] (5334:5334:5334) (5481:5481:5481))
        (PORT d[7] (2598:2598:2598) (2707:2707:2707))
        (PORT d[8] (3710:3710:3710) (3753:3753:3753))
        (PORT d[9] (6114:6114:6114) (6207:6207:6207))
        (PORT d[10] (3681:3681:3681) (3800:3800:3800))
        (PORT d[11] (5046:5046:5046) (5294:5294:5294))
        (PORT d[12] (5262:5262:5262) (5426:5426:5426))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (PORT ena (5964:5964:5964) (6175:6175:6175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (PORT d[0] (5964:5964:5964) (6175:6175:6175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2785:2785:2785))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6645:6645:6645) (6767:6767:6767))
        (PORT d[1] (5067:5067:5067) (5216:5216:5216))
        (PORT d[2] (4570:4570:4570) (4785:4785:4785))
        (PORT d[3] (3853:3853:3853) (4055:4055:4055))
        (PORT d[4] (5464:5464:5464) (5697:5697:5697))
        (PORT d[5] (5593:5593:5593) (5763:5763:5763))
        (PORT d[6] (6111:6111:6111) (6239:6239:6239))
        (PORT d[7] (6148:6148:6148) (6256:6256:6256))
        (PORT d[8] (7853:7853:7853) (8030:8030:8030))
        (PORT d[9] (3604:3604:3604) (3835:3835:3835))
        (PORT d[10] (7457:7457:7457) (7517:7517:7517))
        (PORT d[11] (4027:4027:4027) (4355:4355:4355))
        (PORT d[12] (4643:4643:4643) (4966:4966:4966))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4499:4499:4499))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (5071:5071:5071) (5130:5130:5130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (5186:5186:5186))
        (PORT d[1] (4374:4374:4374) (4543:4543:4543))
        (PORT d[2] (3408:3408:3408) (3576:3576:3576))
        (PORT d[3] (5974:5974:5974) (6082:6082:6082))
        (PORT d[4] (5032:5032:5032) (5187:5187:5187))
        (PORT d[5] (7193:7193:7193) (7406:7406:7406))
        (PORT d[6] (5165:5165:5165) (5414:5414:5414))
        (PORT d[7] (3368:3368:3368) (3511:3511:3511))
        (PORT d[8] (5794:5794:5794) (5998:5998:5998))
        (PORT d[9] (6462:6462:6462) (6632:6632:6632))
        (PORT d[10] (5867:5867:5867) (5970:5970:5970))
        (PORT d[11] (6239:6239:6239) (6316:6316:6316))
        (PORT d[12] (5268:5268:5268) (5504:5504:5504))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (4901:4901:4901) (5053:5053:5053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (4901:4901:4901) (5053:5053:5053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2247:2247:2247))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3900:3900:3900))
        (PORT d[1] (4171:4171:4171) (4257:4257:4257))
        (PORT d[2] (3894:3894:3894) (4114:4114:4114))
        (PORT d[3] (3388:3388:3388) (3541:3541:3541))
        (PORT d[4] (5483:5483:5483) (5754:5754:5754))
        (PORT d[5] (6045:6045:6045) (6215:6215:6215))
        (PORT d[6] (7198:7198:7198) (7322:7322:7322))
        (PORT d[7] (6482:6482:6482) (6613:6613:6613))
        (PORT d[8] (5256:5256:5256) (5491:5491:5491))
        (PORT d[9] (3595:3595:3595) (3793:3793:3793))
        (PORT d[10] (7769:7769:7769) (7786:7786:7786))
        (PORT d[11] (4453:4453:4453) (4816:4816:4816))
        (PORT d[12] (4591:4591:4591) (4826:4826:4826))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (4101:4101:4101))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (4639:4639:4639) (4732:4732:4732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5219:5219:5219))
        (PORT d[1] (3638:3638:3638) (3812:3812:3812))
        (PORT d[2] (3458:3458:3458) (3628:3628:3628))
        (PORT d[3] (6039:6039:6039) (6158:6158:6158))
        (PORT d[4] (6432:6432:6432) (6590:6590:6590))
        (PORT d[5] (7240:7240:7240) (7496:7496:7496))
        (PORT d[6] (5222:5222:5222) (5473:5473:5473))
        (PORT d[7] (3666:3666:3666) (3812:3812:3812))
        (PORT d[8] (5494:5494:5494) (5702:5702:5702))
        (PORT d[9] (7477:7477:7477) (7568:7568:7568))
        (PORT d[10] (3386:3386:3386) (3548:3548:3548))
        (PORT d[11] (4999:4999:4999) (5206:5206:5206))
        (PORT d[12] (5199:5199:5199) (5396:5396:5396))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT ena (4799:4799:4799) (4910:4910:4910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (4799:4799:4799) (4910:4910:4910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2287:2287:2287))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4293:4293:4293))
        (PORT d[1] (4019:4019:4019) (4176:4176:4176))
        (PORT d[2] (3865:3865:3865) (4087:4087:4087))
        (PORT d[3] (3463:3463:3463) (3627:3627:3627))
        (PORT d[4] (5478:5478:5478) (5733:5733:5733))
        (PORT d[5] (5246:5246:5246) (5416:5416:5416))
        (PORT d[6] (6817:6817:6817) (6940:6940:6940))
        (PORT d[7] (6395:6395:6395) (6519:6519:6519))
        (PORT d[8] (5595:5595:5595) (5827:5827:5827))
        (PORT d[9] (3938:3938:3938) (4166:4166:4166))
        (PORT d[10] (7396:7396:7396) (7411:7411:7411))
        (PORT d[11] (3985:3985:3985) (4308:4308:4308))
        (PORT d[12] (5025:5025:5025) (5344:5344:5344))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4844:4844:4844))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5257:5257:5257) (5475:5475:5475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4750:4750:4750) (4869:4869:4869))
        (PORT d[1] (4322:4322:4322) (4494:4494:4494))
        (PORT d[2] (3099:3099:3099) (3272:3272:3272))
        (PORT d[3] (5622:5622:5622) (5728:5728:5728))
        (PORT d[4] (5761:5761:5761) (5918:5918:5918))
        (PORT d[5] (6889:6889:6889) (7150:7150:7150))
        (PORT d[6] (4857:4857:4857) (5111:5111:5111))
        (PORT d[7] (3304:3304:3304) (3446:3446:3446))
        (PORT d[8] (5116:5116:5116) (5322:5322:5322))
        (PORT d[9] (7781:7781:7781) (7916:7916:7916))
        (PORT d[10] (6229:6229:6229) (6325:6325:6325))
        (PORT d[11] (5657:5657:5657) (5852:5852:5852))
        (PORT d[12] (5333:5333:5333) (5571:5571:5571))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (5146:5146:5146) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (5146:5146:5146) (5269:5269:5269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1750:1750:1750))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3847:3847:3847))
        (PORT d[1] (4144:4144:4144) (4192:4192:4192))
        (PORT d[2] (3743:3743:3743) (3910:3910:3910))
        (PORT d[3] (4139:4139:4139) (4153:4153:4153))
        (PORT d[4] (4239:4239:4239) (4344:4344:4344))
        (PORT d[5] (4820:4820:4820) (4945:4945:4945))
        (PORT d[6] (6388:6388:6388) (6463:6463:6463))
        (PORT d[7] (3997:3997:3997) (4152:4152:4152))
        (PORT d[8] (5116:5116:5116) (5247:5247:5247))
        (PORT d[9] (3791:3791:3791) (3800:3800:3800))
        (PORT d[10] (3816:3816:3816) (3833:3833:3833))
        (PORT d[11] (3765:3765:3765) (3780:3780:3780))
        (PORT d[12] (3217:3217:3217) (3426:3426:3426))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5463:5463:5463))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (5854:5854:5854) (6094:6094:6094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3480:3480:3480))
        (PORT d[1] (2543:2543:2543) (2560:2560:2560))
        (PORT d[2] (3174:3174:3174) (3361:3361:3361))
        (PORT d[3] (4214:4214:4214) (4236:4236:4236))
        (PORT d[4] (2340:2340:2340) (2356:2356:2356))
        (PORT d[5] (2389:2389:2389) (2391:2391:2391))
        (PORT d[6] (2396:2396:2396) (2412:2412:2412))
        (PORT d[7] (3225:3225:3225) (3281:3281:3281))
        (PORT d[8] (4032:4032:4032) (4011:4011:4011))
        (PORT d[9] (2367:2367:2367) (2371:2371:2371))
        (PORT d[10] (2759:2759:2759) (2777:2777:2777))
        (PORT d[11] (2708:2708:2708) (2699:2699:2699))
        (PORT d[12] (2394:2394:2394) (2420:2420:2420))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT ena (5124:5124:5124) (5246:5246:5246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT d[0] (5124:5124:5124) (5246:5246:5246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2227:2227:2227))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4225:4225:4225))
        (PORT d[1] (4047:4047:4047) (4218:4218:4218))
        (PORT d[2] (4242:4242:4242) (4438:4438:4438))
        (PORT d[3] (3430:3430:3430) (3589:3589:3589))
        (PORT d[4] (5810:5810:5810) (6058:6058:6058))
        (PORT d[5] (5658:5658:5658) (5831:5831:5831))
        (PORT d[6] (7190:7190:7190) (7313:7313:7313))
        (PORT d[7] (6790:6790:6790) (6918:6918:6918))
        (PORT d[8] (5263:5263:5263) (5498:5498:5498))
        (PORT d[9] (3616:3616:3616) (3823:3823:3823))
        (PORT d[10] (7705:7705:7705) (7714:7714:7714))
        (PORT d[11] (4317:4317:4317) (4638:4638:4638))
        (PORT d[12] (4065:4065:4065) (4408:4408:4408))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6840:6840:6840) (6626:6626:6626))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (7462:7462:7462) (7257:7257:7257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5464:5464:5464) (5582:5582:5582))
        (PORT d[1] (3632:3632:3632) (3802:3802:3802))
        (PORT d[2] (3452:3452:3452) (3622:3622:3622))
        (PORT d[3] (6003:6003:6003) (6117:6117:6117))
        (PORT d[4] (6158:6158:6158) (6323:6323:6323))
        (PORT d[5] (6885:6885:6885) (7145:7145:7145))
        (PORT d[6] (5224:5224:5224) (5508:5508:5508))
        (PORT d[7] (3336:3336:3336) (3486:3486:3486))
        (PORT d[8] (5486:5486:5486) (5694:5694:5694))
        (PORT d[9] (7620:7620:7620) (7797:7797:7797))
        (PORT d[10] (3672:3672:3672) (3824:3824:3824))
        (PORT d[11] (5334:5334:5334) (5536:5536:5536))
        (PORT d[12] (4893:4893:4893) (5095:5095:5095))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (4470:4470:4470) (4599:4599:4599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (4470:4470:4470) (4599:4599:4599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2271:2271:2271))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3845:3845:3845))
        (PORT d[1] (5402:5402:5402) (5555:5555:5555))
        (PORT d[2] (4538:4538:4538) (4740:4740:4740))
        (PORT d[3] (3405:3405:3405) (3560:3560:3560))
        (PORT d[4] (5515:5515:5515) (5796:5796:5796))
        (PORT d[5] (6437:6437:6437) (6611:6611:6611))
        (PORT d[6] (7541:7541:7541) (7662:7662:7662))
        (PORT d[7] (5127:5127:5127) (5280:5280:5280))
        (PORT d[8] (4907:4907:4907) (5140:5140:5140))
        (PORT d[9] (3977:3977:3977) (4178:4178:4178))
        (PORT d[10] (5828:5828:5828) (6051:6051:6051))
        (PORT d[11] (4391:4391:4391) (4750:4750:4750))
        (PORT d[12] (4435:4435:4435) (4773:4773:4773))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4067:4067:4067))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (4669:4669:4669) (4698:4698:4698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5217:5217:5217))
        (PORT d[1] (3912:3912:3912) (4071:4071:4071))
        (PORT d[2] (3519:3519:3519) (3703:3703:3703))
        (PORT d[3] (6402:6402:6402) (6512:6512:6512))
        (PORT d[4] (6529:6529:6529) (6690:6690:6690))
        (PORT d[5] (7229:7229:7229) (7485:7485:7485))
        (PORT d[6] (5214:5214:5214) (5496:5496:5496))
        (PORT d[7] (3688:3688:3688) (3837:3837:3837))
        (PORT d[8] (5817:5817:5817) (6020:6020:6020))
        (PORT d[9] (7935:7935:7935) (8101:8101:8101))
        (PORT d[10] (3705:3705:3705) (3859:3859:3859))
        (PORT d[11] (4975:4975:4975) (5179:5179:5179))
        (PORT d[12] (4536:4536:4536) (4739:4739:4739))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT ena (4100:4100:4100) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (4100:4100:4100) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2621:2621:2621))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3534:3534:3534))
        (PORT d[1] (5342:5342:5342) (5491:5491:5491))
        (PORT d[2] (3825:3825:3825) (4040:4040:4040))
        (PORT d[3] (3413:3413:3413) (3572:3572:3572))
        (PORT d[4] (5829:5829:5829) (6093:6093:6093))
        (PORT d[5] (6421:6421:6421) (6592:6592:6592))
        (PORT d[6] (7548:7548:7548) (7669:7669:7669))
        (PORT d[7] (5087:5087:5087) (5238:5238:5238))
        (PORT d[8] (4901:4901:4901) (5134:5134:5134))
        (PORT d[9] (3954:3954:3954) (4151:4151:4151))
        (PORT d[10] (5848:5848:5848) (6073:6073:6073))
        (PORT d[11] (4417:4417:4417) (4778:4778:4778))
        (PORT d[12] (4261:4261:4261) (4502:4502:4502))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5788:5788:5788) (5749:5749:5749))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (6410:6410:6410) (6380:6380:6380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (5182:5182:5182))
        (PORT d[1] (3876:3876:3876) (4040:4040:4040))
        (PORT d[2] (2791:2791:2791) (2999:2999:2999))
        (PORT d[3] (6376:6376:6376) (6491:6491:6491))
        (PORT d[4] (6557:6557:6557) (6720:6720:6720))
        (PORT d[5] (7437:7437:7437) (7649:7649:7649))
        (PORT d[6] (5194:5194:5194) (5476:5476:5476))
        (PORT d[7] (4019:4019:4019) (4162:4162:4162))
        (PORT d[8] (4709:4709:4709) (4782:4782:4782))
        (PORT d[9] (7144:7144:7144) (7240:7240:7240))
        (PORT d[10] (3674:3674:3674) (3825:3825:3825))
        (PORT d[11] (5648:5648:5648) (5834:5834:5834))
        (PORT d[12] (4451:4451:4451) (4648:4648:4648))
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (PORT ena (4431:4431:4431) (4555:4555:4555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (PORT d[0] (4431:4431:4431) (4555:4555:4555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2108:2108:2108))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6822:6822:6822))
        (PORT d[1] (4019:4019:4019) (4174:4174:4174))
        (PORT d[2] (3451:3451:3451) (3623:3623:3623))
        (PORT d[3] (3926:3926:3926) (4022:4022:4022))
        (PORT d[4] (3436:3436:3436) (3552:3552:3552))
        (PORT d[5] (4904:4904:4904) (5081:5081:5081))
        (PORT d[6] (6781:6781:6781) (6858:6858:6858))
        (PORT d[7] (6673:6673:6673) (6716:6716:6716))
        (PORT d[8] (7092:7092:7092) (7200:7200:7200))
        (PORT d[9] (5490:5490:5490) (5561:5561:5561))
        (PORT d[10] (6996:6996:6996) (6973:6973:6973))
        (PORT d[11] (3571:3571:3571) (3788:3788:3788))
        (PORT d[12] (3931:3931:3931) (4181:4181:4181))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4327:4327:4327))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (4873:4873:4873) (4958:4958:4958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4579:4579:4579))
        (PORT d[1] (3844:3844:3844) (3937:3937:3937))
        (PORT d[2] (2287:2287:2287) (2405:2405:2405))
        (PORT d[3] (4920:4920:4920) (5011:5011:5011))
        (PORT d[4] (4965:4965:4965) (5075:5075:5075))
        (PORT d[5] (5839:5839:5839) (6073:6073:6073))
        (PORT d[6] (3932:3932:3932) (4024:4024:4024))
        (PORT d[7] (2606:2606:2606) (2716:2716:2716))
        (PORT d[8] (3690:3690:3690) (3730:3730:3730))
        (PORT d[9] (6418:6418:6418) (6503:6503:6503))
        (PORT d[10] (3704:3704:3704) (3826:3826:3826))
        (PORT d[11] (5046:5046:5046) (5295:5295:5295))
        (PORT d[12] (4959:4959:4959) (5129:5129:5129))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (PORT ena (4452:4452:4452) (4612:4612:4612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (PORT d[0] (4452:4452:4452) (4612:4612:4612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1805:1805:1805))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4333:4333:4333))
        (PORT d[1] (3803:3803:3803) (3854:3854:3854))
        (PORT d[2] (3460:3460:3460) (3633:3633:3633))
        (PORT d[3] (3535:3535:3535) (3636:3636:3636))
        (PORT d[4] (2792:2792:2792) (2924:2924:2924))
        (PORT d[5] (5657:5657:5657) (5833:5833:5833))
        (PORT d[6] (7522:7522:7522) (7594:7594:7594))
        (PORT d[7] (4587:4587:4587) (4673:4673:4673))
        (PORT d[8] (4637:4637:4637) (4849:4849:4849))
        (PORT d[9] (5179:5179:5179) (5256:5256:5256))
        (PORT d[10] (4738:4738:4738) (4922:4922:4922))
        (PORT d[11] (3403:3403:3403) (3604:3604:3604))
        (PORT d[12] (3226:3226:3226) (3480:3480:3480))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3376:3376:3376))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (3960:3960:3960) (4007:4007:4007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4357:4357:4357))
        (PORT d[1] (3142:3142:3142) (3241:3241:3241))
        (PORT d[2] (2358:2358:2358) (2480:2480:2480))
        (PORT d[3] (5908:5908:5908) (5934:5934:5934))
        (PORT d[4] (5406:5406:5406) (5513:5513:5513))
        (PORT d[5] (5866:5866:5866) (6108:6108:6108))
        (PORT d[6] (3916:3916:3916) (4012:4012:4012))
        (PORT d[7] (3315:3315:3315) (3428:3428:3428))
        (PORT d[8] (2986:2986:2986) (3026:3026:3026))
        (PORT d[9] (6822:6822:6822) (6911:6911:6911))
        (PORT d[10] (3267:3267:3267) (3385:3385:3385))
        (PORT d[11] (4612:4612:4612) (4816:4816:4816))
        (PORT d[12] (4196:4196:4196) (4370:4370:4370))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT ena (4031:4031:4031) (4161:4161:4161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (4031:4031:4031) (4161:4161:4161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1984:1984:1984))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6881:6881:6881) (6940:6940:6940))
        (PORT d[1] (5284:5284:5284) (5255:5255:5255))
        (PORT d[2] (4256:4256:4256) (4513:4513:4513))
        (PORT d[3] (4828:4828:4828) (5017:5017:5017))
        (PORT d[4] (4796:4796:4796) (4748:4748:4748))
        (PORT d[5] (6458:6458:6458) (6774:6774:6774))
        (PORT d[6] (5306:5306:5306) (5378:5378:5378))
        (PORT d[7] (4449:4449:4449) (4687:4687:4687))
        (PORT d[8] (5308:5308:5308) (5552:5552:5552))
        (PORT d[9] (3545:3545:3545) (3691:3691:3691))
        (PORT d[10] (3349:3349:3349) (3521:3521:3521))
        (PORT d[11] (3920:3920:3920) (4213:4213:4213))
        (PORT d[12] (4525:4525:4525) (4920:4920:4920))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4037:4037:4037))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (4589:4589:4589) (4668:4668:4668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4109:4109:4109))
        (PORT d[1] (5583:5583:5583) (5809:5809:5809))
        (PORT d[2] (3307:3307:3307) (3531:3531:3531))
        (PORT d[3] (3083:3083:3083) (3126:3126:3126))
        (PORT d[4] (4118:4118:4118) (4058:4058:4058))
        (PORT d[5] (4699:4699:4699) (4855:4855:4855))
        (PORT d[6] (4025:4025:4025) (4160:4160:4160))
        (PORT d[7] (3339:3339:3339) (3445:3445:3445))
        (PORT d[8] (3433:3433:3433) (3475:3475:3475))
        (PORT d[9] (5285:5285:5285) (5303:5303:5303))
        (PORT d[10] (5743:5743:5743) (5782:5782:5782))
        (PORT d[11] (4911:4911:4911) (5066:5066:5066))
        (PORT d[12] (5220:5220:5220) (5397:5397:5397))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT ena (5200:5200:5200) (5329:5329:5329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (5200:5200:5200) (5329:5329:5329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2540:2540:2540))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7811:7811:7811) (8017:8017:8017))
        (PORT d[1] (6356:6356:6356) (6707:6707:6707))
        (PORT d[2] (4696:4696:4696) (4993:4993:4993))
        (PORT d[3] (4963:4963:4963) (5232:5232:5232))
        (PORT d[4] (4618:4618:4618) (4756:4756:4756))
        (PORT d[5] (6138:6138:6138) (6427:6427:6427))
        (PORT d[6] (4675:4675:4675) (4779:4779:4779))
        (PORT d[7] (4801:4801:4801) (5067:5067:5067))
        (PORT d[8] (6946:6946:6946) (7025:7025:7025))
        (PORT d[9] (3637:3637:3637) (3854:3854:3854))
        (PORT d[10] (3717:3717:3717) (3902:3902:3902))
        (PORT d[11] (6061:6061:6061) (6109:6109:6109))
        (PORT d[12] (5266:5266:5266) (5683:5683:5683))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (6028:6028:6028))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (6517:6517:6517) (6659:6659:6659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4159:4159:4159))
        (PORT d[1] (5458:5458:5458) (5733:5733:5733))
        (PORT d[2] (4351:4351:4351) (4609:4609:4609))
        (PORT d[3] (3464:3464:3464) (3531:3531:3531))
        (PORT d[4] (5756:5756:5756) (5925:5925:5925))
        (PORT d[5] (5814:5814:5814) (5975:5975:5975))
        (PORT d[6] (4998:4998:4998) (5228:5228:5228))
        (PORT d[7] (3327:3327:3327) (3494:3494:3494))
        (PORT d[8] (4154:4154:4154) (4241:4241:4241))
        (PORT d[9] (5011:5011:5011) (5069:5069:5069))
        (PORT d[10] (5947:5947:5947) (6065:6065:6065))
        (PORT d[11] (5274:5274:5274) (5450:5450:5450))
        (PORT d[12] (5652:5652:5652) (5909:5909:5909))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT ena (5193:5193:5193) (5407:5407:5407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (5193:5193:5193) (5407:5407:5407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2881:2881:2881))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6943:6943:6943) (7082:7082:7082))
        (PORT d[1] (6256:6256:6256) (6532:6532:6532))
        (PORT d[2] (5342:5342:5342) (5665:5665:5665))
        (PORT d[3] (5744:5744:5744) (6023:6023:6023))
        (PORT d[4] (5020:5020:5020) (5183:5183:5183))
        (PORT d[5] (6900:6900:6900) (7187:7187:7187))
        (PORT d[6] (6455:6455:6455) (6531:6531:6531))
        (PORT d[7] (6840:6840:6840) (7044:7044:7044))
        (PORT d[8] (8209:8209:8209) (8348:8348:8348))
        (PORT d[9] (4940:4940:4940) (5104:5104:5104))
        (PORT d[10] (4396:4396:4396) (4566:4566:4566))
        (PORT d[11] (4492:4492:4492) (4840:4840:4840))
        (PORT d[12] (5487:5487:5487) (5798:5798:5798))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4650:4650:4650))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (5136:5136:5136) (5281:5281:5281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3849:3849:3849))
        (PORT d[1] (5975:5975:5975) (6281:6281:6281))
        (PORT d[2] (3989:3989:3989) (4277:4277:4277))
        (PORT d[3] (5644:5644:5644) (5784:5784:5784))
        (PORT d[4] (5825:5825:5825) (6005:6005:6005))
        (PORT d[5] (5550:5550:5550) (5636:5636:5636))
        (PORT d[6] (5140:5140:5140) (5376:5376:5376))
        (PORT d[7] (4755:4755:4755) (5003:5003:5003))
        (PORT d[8] (4926:4926:4926) (4999:4999:4999))
        (PORT d[9] (5728:5728:5728) (5777:5777:5777))
        (PORT d[10] (7077:7077:7077) (7152:7152:7152))
        (PORT d[11] (6016:6016:6016) (6201:6201:6201))
        (PORT d[12] (5721:5721:5721) (6027:6027:6027))
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT ena (5926:5926:5926) (6116:6116:6116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT d[0] (5926:5926:5926) (6116:6116:6116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2144:2144:2144))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6877:6877:6877) (6934:6934:6934))
        (PORT d[1] (5121:5121:5121) (5350:5350:5350))
        (PORT d[2] (4629:4629:4629) (4934:4934:4934))
        (PORT d[3] (4250:4250:4250) (4499:4499:4499))
        (PORT d[4] (3877:3877:3877) (3998:3998:3998))
        (PORT d[5] (6452:6452:6452) (6767:6767:6767))
        (PORT d[6] (5605:5605:5605) (5670:5670:5670))
        (PORT d[7] (5500:5500:5500) (5761:5761:5761))
        (PORT d[8] (4366:4366:4366) (4686:4686:4686))
        (PORT d[9] (3472:3472:3472) (3654:3654:3654))
        (PORT d[10] (3305:3305:3305) (3471:3471:3471))
        (PORT d[11] (3652:3652:3652) (3953:3953:3953))
        (PORT d[12] (5669:5669:5669) (6024:6024:6024))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5422:5422:5422) (5220:5220:5220))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (6044:6044:6044) (5851:5851:5851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4236:4236:4236))
        (PORT d[1] (4800:4800:4800) (5024:5024:5024))
        (PORT d[2] (3658:3658:3658) (3876:3876:3876))
        (PORT d[3] (3428:3428:3428) (3460:3460:3460))
        (PORT d[4] (4485:4485:4485) (4428:4428:4428))
        (PORT d[5] (4664:4664:4664) (4812:4812:4812))
        (PORT d[6] (4365:4365:4365) (4493:4493:4493))
        (PORT d[7] (4001:4001:4001) (4092:4092:4092))
        (PORT d[8] (3831:3831:3831) (3869:3869:3869))
        (PORT d[9] (4942:4942:4942) (4964:4964:4964))
        (PORT d[10] (6002:6002:6002) (6093:6093:6093))
        (PORT d[11] (5270:5270:5270) (5451:5451:5451))
        (PORT d[12] (5336:5336:5336) (5563:5563:5563))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (5165:5165:5165) (5351:5351:5351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (5165:5165:5165) (5351:5351:5351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2318:2318:2318))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (5813:5813:5813))
        (PORT d[1] (4694:4694:4694) (4858:4858:4858))
        (PORT d[2] (5263:5263:5263) (5498:5498:5498))
        (PORT d[3] (4184:4184:4184) (4423:4423:4423))
        (PORT d[4] (5968:5968:5968) (6089:6089:6089))
        (PORT d[5] (5980:5980:5980) (6126:6126:6126))
        (PORT d[6] (6853:6853:6853) (7035:7035:7035))
        (PORT d[7] (5623:5623:5623) (5716:5716:5716))
        (PORT d[8] (5642:5642:5642) (5628:5628:5628))
        (PORT d[9] (4598:4598:4598) (4810:4810:4810))
        (PORT d[10] (5532:5532:5532) (5504:5504:5504))
        (PORT d[11] (6989:6989:6989) (6985:6985:6985))
        (PORT d[12] (6680:6680:6680) (6641:6641:6641))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5210:5210:5210))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (5780:5780:5780) (5867:5867:5867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6071:6071:6071))
        (PORT d[1] (3709:3709:3709) (3891:3891:3891))
        (PORT d[2] (3254:3254:3254) (3480:3480:3480))
        (PORT d[3] (4849:4849:4849) (4844:4844:4844))
        (PORT d[4] (5005:5005:5005) (5161:5161:5161))
        (PORT d[5] (5257:5257:5257) (5348:5348:5348))
        (PORT d[6] (5084:5084:5084) (5289:5289:5289))
        (PORT d[7] (3827:3827:3827) (3876:3876:3876))
        (PORT d[8] (4329:4329:4329) (4302:4302:4302))
        (PORT d[9] (4568:4568:4568) (4547:4547:4547))
        (PORT d[10] (4885:4885:4885) (4967:4967:4967))
        (PORT d[11] (5381:5381:5381) (5373:5373:5373))
        (PORT d[12] (4801:4801:4801) (4809:4809:4809))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT ena (4802:4802:4802) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT d[0] (4802:4802:4802) (4972:4972:4972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2474:2474:2474))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7667:7667:7667) (7742:7742:7742))
        (PORT d[1] (6362:6362:6362) (6698:6698:6698))
        (PORT d[2] (4655:4655:4655) (4963:4963:4963))
        (PORT d[3] (4957:4957:4957) (5227:5227:5227))
        (PORT d[4] (5313:5313:5313) (5452:5452:5452))
        (PORT d[5] (6400:6400:6400) (6683:6683:6683))
        (PORT d[6] (3653:3653:3653) (3802:3802:3802))
        (PORT d[7] (5158:5158:5158) (5422:5422:5422))
        (PORT d[8] (7290:7290:7290) (7370:7370:7370))
        (PORT d[9] (3982:3982:3982) (4207:4207:4207))
        (PORT d[10] (4058:4058:4058) (4221:4221:4221))
        (PORT d[11] (4715:4715:4715) (5003:5003:5003))
        (PORT d[12] (5267:5267:5267) (5690:5690:5690))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4380:4380:4380))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (4830:4830:4830) (5011:5011:5011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4183:4183:4183))
        (PORT d[1] (4783:4783:4783) (5006:5006:5006))
        (PORT d[2] (4019:4019:4019) (4270:4270:4270))
        (PORT d[3] (3441:3441:3441) (3503:3503:3503))
        (PORT d[4] (5501:5501:5501) (5443:5443:5443))
        (PORT d[5] (5433:5433:5433) (5594:5594:5594))
        (PORT d[6] (4989:4989:4989) (5218:5218:5218))
        (PORT d[7] (3291:3291:3291) (3454:3454:3454))
        (PORT d[8] (3874:3874:3874) (3959:3959:3959))
        (PORT d[9] (5365:5365:5365) (5416:5416:5416))
        (PORT d[10] (6305:6305:6305) (6417:6417:6417))
        (PORT d[11] (5287:5287:5287) (5464:5464:5464))
        (PORT d[12] (5677:5677:5677) (5938:5938:5938))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT ena (5510:5510:5510) (5718:5718:5718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (5510:5510:5510) (5718:5718:5718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2534:2534:2534))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7502:7502:7502) (7701:7701:7701))
        (PORT d[1] (6028:6028:6028) (6380:6380:6380))
        (PORT d[2] (4689:4689:4689) (4999:4999:4999))
        (PORT d[3] (4618:4618:4618) (4903:4903:4903))
        (PORT d[4] (4594:4594:4594) (4743:4743:4743))
        (PORT d[5] (6066:6066:6066) (6347:6347:6347))
        (PORT d[6] (4002:4002:4002) (4146:4146:4146))
        (PORT d[7] (5168:5168:5168) (5433:5433:5433))
        (PORT d[8] (7269:7269:7269) (7347:7347:7347))
        (PORT d[9] (3628:3628:3628) (3856:3856:3856))
        (PORT d[10] (4064:4064:4064) (4228:4228:4228))
        (PORT d[11] (6074:6074:6074) (6121:6121:6121))
        (PORT d[12] (5287:5287:5287) (5705:5705:5705))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5159:5159:5159))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (5775:5775:5775) (5790:5790:5790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4175:4175:4175))
        (PORT d[1] (4791:4791:4791) (5014:5014:5014))
        (PORT d[2] (4044:4044:4044) (4311:4311:4311))
        (PORT d[3] (3490:3490:3490) (3554:3554:3554))
        (PORT d[4] (5744:5744:5744) (5912:5912:5912))
        (PORT d[5] (5774:5774:5774) (5932:5932:5932))
        (PORT d[6] (4981:4981:4981) (5209:5209:5209))
        (PORT d[7] (3346:3346:3346) (3514:3514:3514))
        (PORT d[8] (4166:4166:4166) (4245:4245:4245))
        (PORT d[9] (5376:5376:5376) (5429:5429:5429))
        (PORT d[10] (5955:5955:5955) (6073:6073:6073))
        (PORT d[11] (5548:5548:5548) (5601:5601:5601))
        (PORT d[12] (5637:5637:5637) (5891:5891:5891))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT ena (5172:5172:5172) (5386:5386:5386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (5172:5172:5172) (5386:5386:5386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2471:2471:2471))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6911:6911:6911) (6987:6987:6987))
        (PORT d[1] (5533:5533:5533) (5766:5766:5766))
        (PORT d[2] (4645:4645:4645) (4950:4950:4950))
        (PORT d[3] (4882:4882:4882) (5115:5115:5115))
        (PORT d[4] (4627:4627:4627) (4783:4783:4783))
        (PORT d[5] (6504:6504:6504) (6826:6826:6826))
        (PORT d[6] (3994:3994:3994) (4106:4106:4106))
        (PORT d[7] (5157:5157:5157) (5423:5423:5423))
        (PORT d[8] (7143:7143:7143) (7245:7245:7245))
        (PORT d[9] (3218:3218:3218) (3409:3409:3409))
        (PORT d[10] (3385:3385:3385) (3552:3552:3552))
        (PORT d[11] (4339:4339:4339) (4630:4630:4630))
        (PORT d[12] (5207:5207:5207) (5589:5589:5589))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5721:5721:5721))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (6067:6067:6067) (6352:6352:6352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3893:3893:3893))
        (PORT d[1] (4378:4378:4378) (4597:4597:4597))
        (PORT d[2] (3932:3932:3932) (4172:4172:4172))
        (PORT d[3] (3109:3109:3109) (3153:3153:3153))
        (PORT d[4] (4819:4819:4819) (4774:4774:4774))
        (PORT d[5] (4720:4720:4720) (4882:4882:4882))
        (PORT d[6] (4020:4020:4020) (4243:4243:4243))
        (PORT d[7] (2996:2996:2996) (3140:3140:3140))
        (PORT d[8] (3880:3880:3880) (3963:3963:3963))
        (PORT d[9] (4940:4940:4940) (4962:4962:4962))
        (PORT d[10] (5621:5621:5621) (5713:5713:5713))
        (PORT d[11] (5177:5177:5177) (5223:5223:5223))
        (PORT d[12] (5215:5215:5215) (5444:5444:5444))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT ena (5250:5250:5250) (5456:5456:5456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (5250:5250:5250) (5456:5456:5456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2531:2531:2531))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7328:7328:7328) (7408:7408:7408))
        (PORT d[1] (5858:5858:5858) (6099:6099:6099))
        (PORT d[2] (4644:4644:4644) (4945:4945:4945))
        (PORT d[3] (4620:4620:4620) (4903:4903:4903))
        (PORT d[4] (4622:4622:4622) (4778:4778:4778))
        (PORT d[5] (6758:6758:6758) (7038:7038:7038))
        (PORT d[6] (4022:4022:4022) (4142:4142:4142))
        (PORT d[7] (5074:5074:5074) (5331:5331:5331))
        (PORT d[8] (4417:4417:4417) (4738:4738:4738))
        (PORT d[9] (4321:4321:4321) (4543:4543:4543))
        (PORT d[10] (3691:3691:3691) (3881:3881:3881))
        (PORT d[11] (4335:4335:4335) (4625:4625:4625))
        (PORT d[12] (5648:5648:5648) (6071:6071:6071))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7597:7597:7597) (7631:7631:7631))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (7920:7920:7920) (7990:7990:7990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3891:3891:3891))
        (PORT d[1] (4442:4442:4442) (4671:4671:4671))
        (PORT d[2] (3327:3327:3327) (3593:3593:3593))
        (PORT d[3] (3504:3504:3504) (3548:3548:3548))
        (PORT d[4] (5426:5426:5426) (5601:5601:5601))
        (PORT d[5] (5072:5072:5072) (5231:5231:5231))
        (PORT d[6] (4682:4682:4682) (4888:4888:4888))
        (PORT d[7] (2974:2974:2974) (3118:3118:3118))
        (PORT d[8] (3855:3855:3855) (3937:3937:3937))
        (PORT d[9] (5218:5218:5218) (5225:5225:5225))
        (PORT d[10] (5650:5650:5650) (5737:5737:5737))
        (PORT d[11] (5171:5171:5171) (5226:5226:5226))
        (PORT d[12] (6009:6009:6009) (6263:6263:6263))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (4887:4887:4887) (5081:5081:5081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (4887:4887:4887) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2258:2258:2258))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7184:7184:7184))
        (PORT d[1] (3157:3157:3157) (3327:3327:3327))
        (PORT d[2] (4143:4143:4143) (4362:4362:4362))
        (PORT d[3] (5244:5244:5244) (5461:5461:5461))
        (PORT d[4] (2284:2284:2284) (2242:2242:2242))
        (PORT d[5] (3250:3250:3250) (3196:3196:3196))
        (PORT d[6] (3557:3557:3557) (3671:3671:3671))
        (PORT d[7] (4356:4356:4356) (4550:4550:4550))
        (PORT d[8] (3321:3321:3321) (3444:3444:3444))
        (PORT d[9] (3228:3228:3228) (3182:3182:3182))
        (PORT d[10] (4027:4027:4027) (4149:4149:4149))
        (PORT d[11] (3178:3178:3178) (3387:3387:3387))
        (PORT d[12] (2710:2710:2710) (2874:2874:2874))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2603:2603:2603))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (3417:3417:3417) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2902:2902:2902))
        (PORT d[1] (5195:5195:5195) (5470:5470:5470))
        (PORT d[2] (3657:3657:3657) (3916:3916:3916))
        (PORT d[3] (4266:4266:4266) (4350:4350:4350))
        (PORT d[4] (5892:5892:5892) (6102:6102:6102))
        (PORT d[5] (5468:5468:5468) (5490:5490:5490))
        (PORT d[6] (3193:3193:3193) (3286:3286:3286))
        (PORT d[7] (3237:3237:3237) (3375:3375:3375))
        (PORT d[8] (4984:4984:4984) (5143:5143:5143))
        (PORT d[9] (4476:4476:4476) (4439:4439:4439))
        (PORT d[10] (5259:5259:5259) (5347:5347:5347))
        (PORT d[11] (3854:3854:3854) (3987:3987:3987))
        (PORT d[12] (4826:4826:4826) (4981:4981:4981))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT ena (3256:3256:3256) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (3256:3256:3256) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2644:2644:2644))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7423:7423:7423) (7606:7606:7606))
        (PORT d[1] (4497:4497:4497) (4663:4663:4663))
        (PORT d[2] (5247:5247:5247) (5470:5470:5470))
        (PORT d[3] (5806:5806:5806) (6104:6104:6104))
        (PORT d[4] (4548:4548:4548) (4706:4706:4706))
        (PORT d[5] (7492:7492:7492) (7822:7822:7822))
        (PORT d[6] (3631:3631:3631) (3704:3704:3704))
        (PORT d[7] (5338:5338:5338) (5572:5572:5572))
        (PORT d[8] (4117:4117:4117) (4256:4256:4256))
        (PORT d[9] (3981:3981:3981) (4212:4212:4212))
        (PORT d[10] (3253:3253:3253) (3392:3392:3392))
        (PORT d[11] (3190:3190:3190) (3360:3360:3360))
        (PORT d[12] (4848:4848:4848) (5186:5186:5186))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4173:4173:4173))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (4668:4668:4668) (4804:4804:4804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4904:4904:4904))
        (PORT d[1] (5921:5921:5921) (6221:6221:6221))
        (PORT d[2] (3375:3375:3375) (3455:3455:3455))
        (PORT d[3] (5690:5690:5690) (5833:5833:5833))
        (PORT d[4] (6862:6862:6862) (7031:7031:7031))
        (PORT d[5] (5360:5360:5360) (5497:5497:5497))
        (PORT d[6] (4831:4831:4831) (5088:5088:5088))
        (PORT d[7] (5289:5289:5289) (5455:5455:5455))
        (PORT d[8] (5363:5363:5363) (5553:5553:5553))
        (PORT d[9] (6444:6444:6444) (6573:6573:6573))
        (PORT d[10] (6970:6970:6970) (7020:7020:7020))
        (PORT d[11] (6018:6018:6018) (6233:6233:6233))
        (PORT d[12] (4618:4618:4618) (4829:4829:4829))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT ena (4699:4699:4699) (4882:4882:4882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (4699:4699:4699) (4882:4882:4882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2214:2214:2214))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3314:3314:3314))
        (PORT d[1] (3462:3462:3462) (3430:3430:3430))
        (PORT d[2] (3788:3788:3788) (4003:4003:4003))
        (PORT d[3] (4530:4530:4530) (4753:4753:4753))
        (PORT d[4] (3051:3051:3051) (3008:3008:3008))
        (PORT d[5] (3032:3032:3032) (3001:3001:3001))
        (PORT d[6] (2811:2811:2811) (2847:2847:2847))
        (PORT d[7] (4228:4228:4228) (4376:4376:4376))
        (PORT d[8] (3666:3666:3666) (3789:3789:3789))
        (PORT d[9] (2586:2586:2586) (2547:2547:2547))
        (PORT d[10] (3617:3617:3617) (3737:3737:3737))
        (PORT d[11] (2887:2887:2887) (3129:3129:3129))
        (PORT d[12] (4171:4171:4171) (4522:4522:4522))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3499:3499:3499))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (4310:4310:4310) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2210:2210:2210))
        (PORT d[1] (4919:4919:4919) (5210:5210:5210))
        (PORT d[2] (1953:1953:1953) (2003:2003:2003))
        (PORT d[3] (2248:2248:2248) (2203:2203:2203))
        (PORT d[4] (2303:2303:2303) (2260:2260:2260))
        (PORT d[5] (4788:4788:4788) (4817:4817:4817))
        (PORT d[6] (3262:3262:3262) (3358:3358:3358))
        (PORT d[7] (3272:3272:3272) (3375:3375:3375))
        (PORT d[8] (2297:2297:2297) (2259:2259:2259))
        (PORT d[9] (3736:3736:3736) (3666:3666:3666))
        (PORT d[10] (5668:5668:5668) (5723:5723:5723))
        (PORT d[11] (4239:4239:4239) (4375:4375:4375))
        (PORT d[12] (5527:5527:5527) (5706:5706:5706))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT ena (4048:4048:4048) (4167:4167:4167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (4048:4048:4048) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2263:2263:2263))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3355:3355:3355))
        (PORT d[1] (3510:3510:3510) (3674:3674:3674))
        (PORT d[2] (4188:4188:4188) (4409:4409:4409))
        (PORT d[3] (4878:4878:4878) (5099:5099:5099))
        (PORT d[4] (3428:3428:3428) (3380:3380:3380))
        (PORT d[5] (3410:3410:3410) (3374:3374:3374))
        (PORT d[6] (3605:3605:3605) (3724:3724:3724))
        (PORT d[7] (4690:4690:4690) (4876:4876:4876))
        (PORT d[8] (3304:3304:3304) (3427:3427:3427))
        (PORT d[9] (2253:2253:2253) (2216:2216:2216))
        (PORT d[10] (3979:3979:3979) (4097:4097:4097))
        (PORT d[11] (2934:2934:2934) (3166:3166:3166))
        (PORT d[12] (3063:3063:3063) (3220:3220:3220))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2001:2001:2001))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (2767:2767:2767) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2573:2573:2573))
        (PORT d[1] (5202:5202:5202) (5478:5478:5478))
        (PORT d[2] (3664:3664:3664) (3924:3924:3924))
        (PORT d[3] (4283:4283:4283) (4367:4367:4367))
        (PORT d[4] (2617:2617:2617) (2571:2571:2571))
        (PORT d[5] (5177:5177:5177) (5210:5210:5210))
        (PORT d[6] (3606:3606:3606) (3698:3698:3698))
        (PORT d[7] (3255:3255:3255) (3394:3394:3394))
        (PORT d[8] (2660:2660:2660) (2621:2621:2621))
        (PORT d[9] (4130:4130:4130) (4100:4100:4100))
        (PORT d[10] (5992:5992:5992) (6040:6040:6040))
        (PORT d[11] (3863:3863:3863) (3997:3997:3997))
        (PORT d[12] (4835:4835:4835) (4991:4991:4991))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT ena (3264:3264:3264) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (3264:3264:3264) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2191:2191:2191))
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3210:3210:3210))
        (PORT d[1] (3509:3509:3509) (3676:3676:3676))
        (PORT d[2] (3791:3791:3791) (4011:4011:4011))
        (PORT d[3] (4562:4562:4562) (4787:4787:4787))
        (PORT d[4] (3394:3394:3394) (3345:3345:3345))
        (PORT d[5] (3403:3403:3403) (3366:3366:3366))
        (PORT d[6] (3899:3899:3899) (4009:4009:4009))
        (PORT d[7] (4696:4696:4696) (4883:4883:4883))
        (PORT d[8] (3684:3684:3684) (3808:3808:3808))
        (PORT d[9] (2904:2904:2904) (2865:2865:2865))
        (PORT d[10] (3667:3667:3667) (3791:3791:3791))
        (PORT d[11] (2898:2898:2898) (3129:3129:3129))
        (PORT d[12] (3056:3056:3056) (3217:3217:3217))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3287:3287:3287))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (PORT d[0] (4104:4104:4104) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2912:2912:2912))
        (PORT d[1] (4566:4566:4566) (4859:4859:4859))
        (PORT d[2] (2313:2313:2313) (2372:2372:2372))
        (PORT d[3] (2636:2636:2636) (2591:2591:2591))
        (PORT d[4] (2610:2610:2610) (2563:2563:2563))
        (PORT d[5] (5163:5163:5163) (5191:5191:5191))
        (PORT d[6] (3615:3615:3615) (3707:3707:3707))
        (PORT d[7] (3347:3347:3347) (3486:3486:3486))
        (PORT d[8] (2695:2695:2695) (2659:2659:2659))
        (PORT d[9] (3724:3724:3724) (3653:3653:3653))
        (PORT d[10] (6036:6036:6036) (6085:6085:6085))
        (PORT d[11] (4229:4229:4229) (4364:4364:4364))
        (PORT d[12] (5566:5566:5566) (5750:5750:5750))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT ena (3892:3892:3892) (3904:3904:3904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (3892:3892:3892) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2683:2683:2683))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8037:8037:8037) (8179:8179:8179))
        (PORT d[1] (4522:4522:4522) (4689:4689:4689))
        (PORT d[2] (5148:5148:5148) (5347:5347:5347))
        (PORT d[3] (5834:5834:5834) (6134:6134:6134))
        (PORT d[4] (4614:4614:4614) (4766:4766:4766))
        (PORT d[5] (7492:7492:7492) (7823:7823:7823))
        (PORT d[6] (3605:3605:3605) (3676:3676:3676))
        (PORT d[7] (5352:5352:5352) (5583:5583:5583))
        (PORT d[8] (3723:3723:3723) (3868:3868:3868))
        (PORT d[9] (4020:4020:4020) (4284:4284:4284))
        (PORT d[10] (3193:3193:3193) (3330:3330:3330))
        (PORT d[11] (3124:3124:3124) (3294:3294:3294))
        (PORT d[12] (4880:4880:4880) (5221:5221:5221))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2497:2497:2497))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (3229:3229:3229) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4615:4615:4615))
        (PORT d[1] (5689:5689:5689) (6042:6042:6042))
        (PORT d[2] (4323:4323:4323) (4594:4594:4594))
        (PORT d[3] (6113:6113:6113) (6295:6295:6295))
        (PORT d[4] (6891:6891:6891) (7061:7061:7061))
        (PORT d[5] (5666:5666:5666) (5797:5797:5797))
        (PORT d[6] (4858:4858:4858) (5116:5116:5116))
        (PORT d[7] (5288:5288:5288) (5454:5454:5454))
        (PORT d[8] (5328:5328:5328) (5439:5439:5439))
        (PORT d[9] (6450:6450:6450) (6580:6580:6580))
        (PORT d[10] (6977:6977:6977) (7028:7028:7028))
        (PORT d[11] (5679:5679:5679) (5904:5904:5904))
        (PORT d[12] (4568:4568:4568) (4769:4769:4769))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (5058:5058:5058) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (5058:5058:5058) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2244:2244:2244))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2956:2956:2956))
        (PORT d[1] (3403:3403:3403) (3367:3367:3367))
        (PORT d[2] (3827:3827:3827) (4042:4042:4042))
        (PORT d[3] (4544:4544:4544) (4767:4767:4767))
        (PORT d[4] (3043:3043:3043) (2999:2999:2999))
        (PORT d[5] (2998:2998:2998) (2965:2965:2965))
        (PORT d[6] (3226:3226:3226) (3263:3263:3263))
        (PORT d[7] (3993:3993:3993) (4146:4146:4146))
        (PORT d[8] (3985:3985:3985) (4102:4102:4102))
        (PORT d[9] (2598:2598:2598) (2560:2560:2560))
        (PORT d[10] (3298:3298:3298) (3423:3423:3423))
        (PORT d[11] (3175:3175:3175) (3402:3402:3402))
        (PORT d[12] (4175:4175:4175) (4530:4530:4530))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2260:2260:2260))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (2864:2864:2864) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2199:2199:2199))
        (PORT d[1] (4892:4892:4892) (5178:5178:5178))
        (PORT d[2] (2325:2325:2325) (2378:2378:2378))
        (PORT d[3] (2596:2596:2596) (2542:2542:2542))
        (PORT d[4] (2241:2241:2241) (2194:2194:2194))
        (PORT d[5] (4780:4780:4780) (4808:4808:4808))
        (PORT d[6] (3281:3281:3281) (3377:3377:3377))
        (PORT d[7] (3292:3292:3292) (3394:3394:3394))
        (PORT d[8] (2289:2289:2289) (2251:2251:2251))
        (PORT d[9] (3374:3374:3374) (3307:3307:3307))
        (PORT d[10] (5667:5667:5667) (5722:5722:5722))
        (PORT d[11] (4527:4527:4527) (4651:4651:4651))
        (PORT d[12] (5512:5512:5512) (5690:5690:5690))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT ena (4016:4016:4016) (4121:4121:4121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (4016:4016:4016) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2250:2250:2250))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3244:3244:3244))
        (PORT d[1] (3488:3488:3488) (3652:3652:3652))
        (PORT d[2] (4170:4170:4170) (4390:4390:4390))
        (PORT d[3] (5243:5243:5243) (5446:5446:5446))
        (PORT d[4] (2626:2626:2626) (2576:2576:2576))
        (PORT d[5] (3597:3597:3597) (3533:3533:3533))
        (PORT d[6] (3598:3598:3598) (3716:3716:3716))
        (PORT d[7] (4646:4646:4646) (4830:4830:4830))
        (PORT d[8] (3303:3303:3303) (3426:3426:3426))
        (PORT d[9] (2923:2923:2923) (2885:2885:2885))
        (PORT d[10] (3994:3994:3994) (4114:4114:4114))
        (PORT d[11] (3213:3213:3213) (3439:3439:3439))
        (PORT d[12] (3051:3051:3051) (3207:3207:3207))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1729:1729:1729))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (2481:2481:2481) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2603:2603:2603))
        (PORT d[1] (4549:4549:4549) (4846:4846:4846))
        (PORT d[2] (3636:3636:3636) (3895:3895:3895))
        (PORT d[3] (2590:2590:2590) (2540:2540:2540))
        (PORT d[4] (2615:2615:2615) (2566:2566:2566))
        (PORT d[5] (5531:5531:5531) (5560:5560:5560))
        (PORT d[6] (3535:3535:3535) (3619:3619:3619))
        (PORT d[7] (2963:2963:2963) (3110:3110:3110))
        (PORT d[8] (2661:2661:2661) (2622:2622:2622))
        (PORT d[9] (4129:4129:4129) (4099:4099:4099))
        (PORT d[10] (5287:5287:5287) (5374:5374:5374))
        (PORT d[11] (3858:3858:3858) (3987:3987:3987))
        (PORT d[12] (4834:4834:4834) (4990:4990:4990))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT ena (3262:3262:3262) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (3262:3262:3262) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2679:2679:2679))
        (PORT clk (2485:2485:2485) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (6991:6991:6991))
        (PORT d[1] (5541:5541:5541) (5783:5783:5783))
        (PORT d[2] (4653:4653:4653) (4959:4959:4959))
        (PORT d[3] (4550:4550:4550) (4787:4787:4787))
        (PORT d[4] (4215:4215:4215) (4324:4324:4324))
        (PORT d[5] (6497:6497:6497) (6818:6818:6818))
        (PORT d[6] (3598:3598:3598) (3714:3714:3714))
        (PORT d[7] (5467:5467:5467) (5727:5727:5727))
        (PORT d[8] (7135:7135:7135) (7236:7236:7236))
        (PORT d[9] (3458:3458:3458) (3637:3637:3637))
        (PORT d[10] (3319:3319:3319) (3484:3484:3484))
        (PORT d[11] (3703:3703:3703) (4002:4002:4002))
        (PORT d[12] (5676:5676:5676) (6031:6031:6031))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (4009:4009:4009))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2512:2512:2512))
        (PORT d[0] (4572:4572:4572) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4113:4113:4113))
        (PORT d[1] (4783:4783:4783) (5004:5004:5004))
        (PORT d[2] (3937:3937:3937) (4177:4177:4177))
        (PORT d[3] (3149:3149:3149) (3193:3193:3193))
        (PORT d[4] (4476:4476:4476) (4432:4432:4432))
        (PORT d[5] (4894:4894:4894) (4921:4921:4921))
        (PORT d[6] (4378:4378:4378) (4597:4597:4597))
        (PORT d[7] (4045:4045:4045) (4142:4142:4142))
        (PORT d[8] (3800:3800:3800) (3837:3837:3837))
        (PORT d[9] (4927:4927:4927) (4948:4948:4948))
        (PORT d[10] (5630:5630:5630) (5724:5724:5724))
        (PORT d[11] (4940:4940:4940) (5128:5128:5128))
        (PORT d[12] (5259:5259:5259) (5490:5490:5490))
        (PORT clk (2439:2439:2439) (2430:2430:2430))
        (PORT ena (4808:4808:4808) (5003:5003:5003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2430:2430:2430))
        (PORT d[0] (4808:4808:4808) (5003:5003:5003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2128:2128:2128))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6228:6228:6228) (6309:6309:6309))
        (PORT d[1] (5241:5241:5241) (5201:5201:5201))
        (PORT d[2] (4623:4623:4623) (4852:4852:4852))
        (PORT d[3] (4800:4800:4800) (4979:4979:4979))
        (PORT d[4] (4469:4469:4469) (4427:4427:4427))
        (PORT d[5] (6495:6495:6495) (6815:6815:6815))
        (PORT d[6] (3632:3632:3632) (3714:3714:3714))
        (PORT d[7] (5115:5115:5115) (5312:5312:5312))
        (PORT d[8] (5287:5287:5287) (5529:5529:5529))
        (PORT d[9] (3412:3412:3412) (3546:3546:3546))
        (PORT d[10] (2971:2971:2971) (3097:3097:3097))
        (PORT d[11] (3975:3975:3975) (4231:4231:4231))
        (PORT d[12] (4974:4974:4974) (5340:5340:5340))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4462:4462:4462))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (4897:4897:4897) (5093:5093:5093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3407:3407:3407))
        (PORT d[1] (5241:5241:5241) (5473:5473:5473))
        (PORT d[2] (3257:3257:3257) (3476:3476:3476))
        (PORT d[3] (4532:4532:4532) (4602:4602:4602))
        (PORT d[4] (3740:3740:3740) (3695:3695:3695))
        (PORT d[5] (4209:4209:4209) (4244:4244:4244))
        (PORT d[6] (3972:3972:3972) (4101:4101:4101))
        (PORT d[7] (3257:3257:3257) (3353:3353:3353))
        (PORT d[8] (3739:3739:3739) (3781:3781:3781))
        (PORT d[9] (4766:4766:4766) (4687:4687:4687))
        (PORT d[10] (5690:5690:5690) (5722:5722:5722))
        (PORT d[11] (4575:4575:4575) (4734:4734:4734))
        (PORT d[12] (5277:5277:5277) (5503:5503:5503))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT ena (4800:4800:4800) (4933:4933:4933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (4800:4800:4800) (4933:4933:4933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2957:2957:2957))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7426:7426:7426) (7528:7528:7528))
        (PORT d[1] (5946:5946:5946) (6229:6229:6229))
        (PORT d[2] (5630:5630:5630) (5939:5939:5939))
        (PORT d[3] (5674:5674:5674) (5950:5950:5950))
        (PORT d[4] (5336:5336:5336) (5485:5485:5485))
        (PORT d[5] (6873:6873:6873) (7153:7153:7153))
        (PORT d[6] (6383:6383:6383) (6440:6440:6440))
        (PORT d[7] (6832:6832:6832) (7035:7035:7035))
        (PORT d[8] (7860:7860:7860) (8008:8008:8008))
        (PORT d[9] (5314:5314:5314) (5477:5477:5477))
        (PORT d[10] (4031:4031:4031) (4206:4206:4206))
        (PORT d[11] (4482:4482:4482) (4829:4829:4829))
        (PORT d[12] (5434:5434:5434) (5739:5739:5739))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4478:4478:4478))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (4972:4972:4972) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4160:4160:4160))
        (PORT d[1] (5327:5327:5327) (5648:5648:5648))
        (PORT d[2] (3981:3981:3981) (4268:4268:4268))
        (PORT d[3] (3513:3513:3513) (3573:3573:3573))
        (PORT d[4] (5831:5831:5831) (6010:6010:6010))
        (PORT d[5] (5508:5508:5508) (5591:5591:5591))
        (PORT d[6] (4800:4800:4800) (5042:5042:5042))
        (PORT d[7] (4742:4742:4742) (4987:4987:4987))
        (PORT d[8] (4583:4583:4583) (4664:4664:4664))
        (PORT d[9] (5395:5395:5395) (5452:5452:5452))
        (PORT d[10] (7045:7045:7045) (7122:7122:7122))
        (PORT d[11] (5681:5681:5681) (5875:5875:5875))
        (PORT d[12] (6637:6637:6637) (6869:6869:6869))
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT ena (5961:5961:5961) (6152:6152:6152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT d[0] (5961:5961:5961) (6152:6152:6152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2593:2593:2593))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6894:6894:6894) (7030:7030:7030))
        (PORT d[1] (5556:5556:5556) (5837:5837:5837))
        (PORT d[2] (5557:5557:5557) (5820:5820:5820))
        (PORT d[3] (4976:4976:4976) (5256:5256:5256))
        (PORT d[4] (4286:4286:4286) (4452:4452:4452))
        (PORT d[5] (6139:6139:6139) (6424:6424:6424))
        (PORT d[6] (5464:5464:5464) (5551:5551:5551))
        (PORT d[7] (6127:6127:6127) (6331:6331:6331))
        (PORT d[8] (7162:7162:7162) (7313:7313:7313))
        (PORT d[9] (4258:4258:4258) (4434:4434:4434))
        (PORT d[10] (3991:3991:3991) (4153:4153:4153))
        (PORT d[11] (4105:4105:4105) (4456:4456:4456))
        (PORT d[12] (4783:4783:4783) (5099:5099:5099))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4646:4646:4646))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (5298:5298:5298) (5276:5276:5276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5763:5763:5763) (6058:6058:6058))
        (PORT d[1] (5592:5592:5592) (5899:5899:5899))
        (PORT d[2] (3425:3425:3425) (3534:3534:3534))
        (PORT d[3] (5672:5672:5672) (5783:5783:5783))
        (PORT d[4] (5405:5405:5405) (5581:5581:5581))
        (PORT d[5] (4854:4854:4854) (4951:4951:4951))
        (PORT d[6] (4771:4771:4771) (4976:4976:4976))
        (PORT d[7] (4138:4138:4138) (4393:4393:4393))
        (PORT d[8] (4185:4185:4185) (4262:4262:4262))
        (PORT d[9] (5365:5365:5365) (5416:5416:5416))
        (PORT d[10] (5999:5999:5999) (6087:6087:6087))
        (PORT d[11] (5326:5326:5326) (5519:5519:5519))
        (PORT d[12] (5608:5608:5608) (5871:5871:5871))
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT ena (5198:5198:5198) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT d[0] (5198:5198:5198) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2307:2307:2307))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6865:6865:6865) (6924:6924:6924))
        (PORT d[1] (5263:5263:5263) (5218:5218:5218))
        (PORT d[2] (4224:4224:4224) (4482:4482:4482))
        (PORT d[3] (5139:5139:5139) (5313:5313:5313))
        (PORT d[4] (3872:3872:3872) (3992:3992:3992))
        (PORT d[5] (6488:6488:6488) (6807:6807:6807))
        (PORT d[6] (3931:3931:3931) (4008:4008:4008))
        (PORT d[7] (5086:5086:5086) (5283:5283:5283))
        (PORT d[8] (5307:5307:5307) (5551:5551:5551))
        (PORT d[9] (3501:3501:3501) (3646:3646:3646))
        (PORT d[10] (3288:3288:3288) (3449:3449:3449))
        (PORT d[11] (4378:4378:4378) (4668:4668:4668))
        (PORT d[12] (4927:4927:4927) (5287:5287:5287))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4540:4540:4540))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT d[0] (5348:5348:5348) (5171:5171:5171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3770:3770:3770))
        (PORT d[1] (5555:5555:5555) (5779:5779:5779))
        (PORT d[2] (3305:3305:3305) (3528:3528:3528))
        (PORT d[3] (4568:4568:4568) (4640:4640:4640))
        (PORT d[4] (4099:4099:4099) (4053:4053:4053))
        (PORT d[5] (4574:4574:4574) (4605:4605:4605))
        (PORT d[6] (3993:3993:3993) (4124:4124:4124))
        (PORT d[7] (3281:3281:3281) (3381:3381:3381))
        (PORT d[8] (3418:3418:3418) (3459:3459:3459))
        (PORT d[9] (5291:5291:5291) (5310:5310:5310))
        (PORT d[10] (5737:5737:5737) (5773:5773:5773))
        (PORT d[11] (4582:4582:4582) (4742:4742:4742))
        (PORT d[12] (5243:5243:5243) (5468:5468:5468))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT ena (5172:5172:5172) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (5172:5172:5172) (5299:5299:5299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2966:2966:2966))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7248:7248:7248) (7373:7373:7373))
        (PORT d[1] (5961:5961:5961) (6241:6241:6241))
        (PORT d[2] (5331:5331:5331) (5654:5654:5654))
        (PORT d[3] (5651:5651:5651) (5906:5906:5906))
        (PORT d[4] (4982:4982:4982) (5138:5138:5138))
        (PORT d[5] (6536:6536:6536) (6828:6828:6828))
        (PORT d[6] (5826:5826:5826) (5912:5912:5912))
        (PORT d[7] (6450:6450:6450) (6651:6651:6651))
        (PORT d[8] (7531:7531:7531) (7683:7683:7683))
        (PORT d[9] (4622:4622:4622) (4796:4796:4796))
        (PORT d[10] (4003:4003:4003) (4174:4174:4174))
        (PORT d[11] (4087:4087:4087) (4434:4434:4434))
        (PORT d[12] (5124:5124:5124) (5438:5438:5438))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4644:4644:4644))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (5123:5123:5123) (5275:5275:5275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (6478:6478:6478))
        (PORT d[1] (5617:5617:5617) (5934:5934:5934))
        (PORT d[2] (3999:3999:3999) (4281:4281:4281))
        (PORT d[3] (5721:5721:5721) (5836:5836:5836))
        (PORT d[4] (5721:5721:5721) (5884:5884:5884))
        (PORT d[5] (5222:5222:5222) (5315:5315:5315))
        (PORT d[6] (4438:4438:4438) (4687:4687:4687))
        (PORT d[7] (4431:4431:4431) (4682:4682:4682))
        (PORT d[8] (4529:4529:4529) (4602:4602:4602))
        (PORT d[9] (5343:5343:5343) (5394:5394:5394))
        (PORT d[10] (6350:6350:6350) (6434:6434:6434))
        (PORT d[11] (4697:4697:4697) (4903:4903:4903))
        (PORT d[12] (6533:6533:6533) (6768:6768:6768))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (5539:5539:5539) (5728:5728:5728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (5539:5539:5539) (5728:5728:5728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2381:2381:2381))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6568:6568:6568) (6648:6648:6648))
        (PORT d[1] (5562:5562:5562) (5806:5806:5806))
        (PORT d[2] (4263:4263:4263) (4511:4511:4511))
        (PORT d[3] (4580:4580:4580) (4823:4823:4823))
        (PORT d[4] (4169:4169:4169) (4281:4281:4281))
        (PORT d[5] (6439:6439:6439) (6755:6755:6755))
        (PORT d[6] (4254:4254:4254) (4321:4321:4321))
        (PORT d[7] (5501:5501:5501) (5762:5762:5762))
        (PORT d[8] (6765:6765:6765) (6871:6871:6871))
        (PORT d[9] (3510:3510:3510) (3697:3697:3697))
        (PORT d[10] (3325:3325:3325) (3490:3490:3490))
        (PORT d[11] (4254:4254:4254) (4536:4536:4536))
        (PORT d[12] (4868:4868:4868) (5254:5254:5254))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (4939:4939:4939))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (5757:5757:5757) (5570:5570:5570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4241:4241:4241))
        (PORT d[1] (4806:4806:4806) (5030:5030:5030))
        (PORT d[2] (3656:3656:3656) (3873:3873:3873))
        (PORT d[3] (3721:3721:3721) (3747:3747:3747))
        (PORT d[4] (4467:4467:4467) (4422:4422:4422))
        (PORT d[5] (4708:4708:4708) (4865:4865:4865))
        (PORT d[6] (4332:4332:4332) (4458:4458:4458))
        (PORT d[7] (3725:3725:3725) (3831:3831:3831))
        (PORT d[8] (3819:3819:3819) (3856:3856:3856))
        (PORT d[9] (4949:4949:4949) (4972:4972:4972))
        (PORT d[10] (6009:6009:6009) (6100:6100:6100))
        (PORT d[11] (5284:5284:5284) (5466:5466:5466))
        (PORT d[12] (5278:5278:5278) (5509:5509:5509))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT ena (4892:4892:4892) (5096:5096:5096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (4892:4892:4892) (5096:5096:5096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2549:2549:2549))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7666:7666:7666) (7733:7733:7733))
        (PORT d[1] (5883:5883:5883) (6112:6112:6112))
        (PORT d[2] (4701:4701:4701) (5008:5008:5008))
        (PORT d[3] (5259:5259:5259) (5489:5489:5489))
        (PORT d[4] (4635:4635:4635) (4790:4790:4790))
        (PORT d[5] (6763:6763:6763) (7043:7043:7043))
        (PORT d[6] (3907:3907:3907) (4000:4000:4000))
        (PORT d[7] (4797:4797:4797) (5066:5066:5066))
        (PORT d[8] (4358:4358:4358) (4677:4677:4677))
        (PORT d[9] (4327:4327:4327) (4549:4549:4549))
        (PORT d[10] (3372:3372:3372) (3546:3546:3546))
        (PORT d[11] (4679:4679:4679) (4960:4960:4960))
        (PORT d[12] (5650:5650:5650) (6072:6072:6072))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5279:5279:5279) (5413:5413:5413))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT d[0] (5901:5901:5901) (6044:6044:6044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3900:3900:3900))
        (PORT d[1] (4428:4428:4428) (4655:4655:4655))
        (PORT d[2] (3336:3336:3336) (3589:3589:3589))
        (PORT d[3] (3495:3495:3495) (3536:3536:3536))
        (PORT d[4] (5162:5162:5162) (5113:5113:5113))
        (PORT d[5] (5102:5102:5102) (5266:5266:5266))
        (PORT d[6] (4719:4719:4719) (4927:4927:4927))
        (PORT d[7] (2973:2973:2973) (3117:3117:3117))
        (PORT d[8] (3882:3882:3882) (3966:3966:3966))
        (PORT d[9] (5206:5206:5206) (5211:5211:5211))
        (PORT d[10] (5648:5648:5648) (5738:5738:5738))
        (PORT d[11] (5465:5465:5465) (5521:5521:5521))
        (PORT d[12] (5333:5333:5333) (5560:5560:5560))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT ena (4919:4919:4919) (5129:5129:5129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (4919:4919:4919) (5129:5129:5129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2745:2745:2745))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7159:7159:7159) (7250:7250:7250))
        (PORT d[1] (5594:5594:5594) (5878:5878:5878))
        (PORT d[2] (5365:5365:5365) (5689:5689:5689))
        (PORT d[3] (5003:5003:5003) (5284:5284:5284))
        (PORT d[4] (4590:4590:4590) (4733:4733:4733))
        (PORT d[5] (6140:6140:6140) (6425:6425:6425))
        (PORT d[6] (5803:5803:5803) (5886:5886:5886))
        (PORT d[7] (6108:6108:6108) (6312:6312:6312))
        (PORT d[8] (7507:7507:7507) (7655:7655:7655))
        (PORT d[9] (4596:4596:4596) (4765:4765:4765))
        (PORT d[10] (3683:3683:3683) (3866:3866:3866))
        (PORT d[11] (4113:4113:4113) (4460:4460:4460))
        (PORT d[12] (5103:5103:5103) (5409:5409:5409))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4454:4454:4454))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT d[0] (5173:5173:5173) (5085:5085:5085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5773:5773:5773) (6068:6068:6068))
        (PORT d[1] (5587:5587:5587) (5896:5896:5896))
        (PORT d[2] (3396:3396:3396) (3508:3508:3508))
        (PORT d[3] (5687:5687:5687) (5799:5799:5799))
        (PORT d[4] (5432:5432:5432) (5611:5611:5611))
        (PORT d[5] (4850:4850:4850) (4943:4943:4943))
        (PORT d[6] (4745:4745:4745) (4950:4950:4950))
        (PORT d[7] (4499:4499:4499) (4741:4741:4741))
        (PORT d[8] (4224:4224:4224) (4306:4306:4306))
        (PORT d[9] (5613:5613:5613) (5642:5642:5642))
        (PORT d[10] (6330:6330:6330) (6411:6411:6411))
        (PORT d[11] (4689:4689:4689) (4894:4894:4894))
        (PORT d[12] (5911:5911:5911) (6153:6153:6153))
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (PORT ena (5199:5199:5199) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (PORT d[0] (5199:5199:5199) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2912:2912:2912))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (7074:7074:7074))
        (PORT d[1] (6301:6301:6301) (6575:6575:6575))
        (PORT d[2] (5363:5363:5363) (5687:5687:5687))
        (PORT d[3] (6002:6002:6002) (6253:6253:6253))
        (PORT d[4] (5344:5344:5344) (5493:5493:5493))
        (PORT d[5] (6893:6893:6893) (7179:7179:7179))
        (PORT d[6] (6384:6384:6384) (6441:6441:6441))
        (PORT d[7] (6808:6808:6808) (7008:7008:7008))
        (PORT d[8] (7866:7866:7866) (8014:8014:8014))
        (PORT d[9] (4951:4951:4951) (5118:5118:5118))
        (PORT d[10] (4421:4421:4421) (4593:4593:4593))
        (PORT d[11] (4490:4490:4490) (4840:4840:4840))
        (PORT d[12] (5448:5448:5448) (5755:5755:5755))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3456:3456:3456))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT d[0] (4083:4083:4083) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4176:4176:4176))
        (PORT d[1] (5953:5953:5953) (6264:6264:6264))
        (PORT d[2] (3989:3989:3989) (4276:4276:4276))
        (PORT d[3] (5337:5337:5337) (5478:5478:5478))
        (PORT d[4] (5843:5843:5843) (6024:6024:6024))
        (PORT d[5] (5556:5556:5556) (5641:5641:5641))
        (PORT d[6] (4801:4801:4801) (5043:5043:5043))
        (PORT d[7] (4455:4455:4455) (4694:4694:4694))
        (PORT d[8] (4913:4913:4913) (4985:4985:4985))
        (PORT d[9] (5684:5684:5684) (5731:5731:5731))
        (PORT d[10] (7096:7096:7096) (7169:7169:7169))
        (PORT d[11] (5972:5972:5972) (6155:6155:6155))
        (PORT d[12] (6611:6611:6611) (6842:6842:6842))
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT ena (5962:5962:5962) (6153:6153:6153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT d[0] (5962:5962:5962) (6153:6153:6153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2204:2204:2204))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3942:3942:3942))
        (PORT d[1] (4385:4385:4385) (4406:4406:4406))
        (PORT d[2] (3993:3993:3993) (4022:4022:4022))
        (PORT d[3] (4259:4259:4259) (4515:4515:4515))
        (PORT d[4] (4105:4105:4105) (4149:4149:4149))
        (PORT d[5] (3868:3868:3868) (3894:3894:3894))
        (PORT d[6] (4898:4898:4898) (4886:4886:4886))
        (PORT d[7] (3950:3950:3950) (3982:3982:3982))
        (PORT d[8] (3839:3839:3839) (3861:3861:3861))
        (PORT d[9] (3093:3093:3093) (3223:3223:3223))
        (PORT d[10] (3850:3850:3850) (3874:3874:3874))
        (PORT d[11] (3964:3964:3964) (3999:3999:3999))
        (PORT d[12] (3844:3844:3844) (3862:3862:3862))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3635:3635:3635))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (4148:4148:4148) (4266:4266:4266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3180:3180:3180))
        (PORT d[1] (3927:3927:3927) (4088:4088:4088))
        (PORT d[2] (3009:3009:3009) (3046:3046:3046))
        (PORT d[3] (3051:3051:3051) (3053:3053:3053))
        (PORT d[4] (3377:3377:3377) (3363:3363:3363))
        (PORT d[5] (4231:4231:4231) (4281:4281:4281))
        (PORT d[6] (4650:4650:4650) (4738:4738:4738))
        (PORT d[7] (3661:3661:3661) (3796:3796:3796))
        (PORT d[8] (3812:3812:3812) (3783:3783:3783))
        (PORT d[9] (3653:3653:3653) (3624:3624:3624))
        (PORT d[10] (5449:5449:5449) (5447:5447:5447))
        (PORT d[11] (3790:3790:3790) (3771:3771:3771))
        (PORT d[12] (6293:6293:6293) (6447:6447:6447))
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT ena (5399:5399:5399) (5504:5504:5504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT d[0] (5399:5399:5399) (5504:5504:5504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2928:2928:2928))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6903:6903:6903) (7047:7047:7047))
        (PORT d[1] (5593:5593:5593) (5876:5876:5876))
        (PORT d[2] (5376:5376:5376) (5687:5687:5687))
        (PORT d[3] (5319:5319:5319) (5597:5597:5597))
        (PORT d[4] (4559:4559:4559) (4715:4715:4715))
        (PORT d[5] (6463:6463:6463) (6743:6743:6743))
        (PORT d[6] (6423:6423:6423) (6475:6475:6475))
        (PORT d[7] (6140:6140:6140) (6348:6348:6348))
        (PORT d[8] (7523:7523:7523) (7673:7673:7673))
        (PORT d[9] (4583:4583:4583) (4755:4755:4755))
        (PORT d[10] (4072:4072:4072) (4247:4247:4247))
        (PORT d[11] (4139:4139:4139) (4492:4492:4492))
        (PORT d[12] (5148:5148:5148) (5457:5457:5457))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5300:5300:5300))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (5954:5954:5954) (5931:5931:5931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (6104:6104:6104))
        (PORT d[1] (5263:5263:5263) (5583:5583:5583))
        (PORT d[2] (3985:3985:3985) (4272:4272:4272))
        (PORT d[3] (5694:5694:5694) (5808:5808:5808))
        (PORT d[4] (5441:5441:5441) (5621:5621:5621))
        (PORT d[5] (5172:5172:5172) (5263:5263:5263))
        (PORT d[6] (4746:4746:4746) (4951:4951:4951))
        (PORT d[7] (4455:4455:4455) (4708:4708:4708))
        (PORT d[8] (4225:4225:4225) (4306:4306:4306))
        (PORT d[9] (5627:5627:5627) (5670:5670:5670))
        (PORT d[10] (6375:6375:6375) (6462:6462:6462))
        (PORT d[11] (4722:4722:4722) (4930:4930:4930))
        (PORT d[12] (6237:6237:6237) (6473:6473:6473))
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT ena (5574:5574:5574) (5768:5768:5768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT d[0] (5574:5574:5574) (5768:5768:5768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2622:2622:2622))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7272:7272:7272) (7364:7364:7364))
        (PORT d[1] (5921:5921:5921) (6197:6197:6197))
        (PORT d[2] (5584:5584:5584) (5848:5848:5848))
        (PORT d[3] (4635:4635:4635) (4897:4897:4897))
        (PORT d[4] (4658:4658:4658) (4823:4823:4823))
        (PORT d[5] (6156:6156:6156) (6442:6442:6442))
        (PORT d[6] (6441:6441:6441) (6495:6495:6495))
        (PORT d[7] (6086:6086:6086) (6287:6287:6287))
        (PORT d[8] (7162:7162:7162) (7312:7312:7312))
        (PORT d[9] (4277:4277:4277) (4453:4453:4453))
        (PORT d[10] (4005:4005:4005) (4178:4178:4178))
        (PORT d[11] (4081:4081:4081) (4427:4427:4427))
        (PORT d[12] (4775:4775:4775) (5090:5090:5090))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (6169:6169:6169))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (6451:6451:6451) (6800:6800:6800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5747:5747:5747) (6034:6034:6034))
        (PORT d[1] (5614:5614:5614) (5919:5919:5919))
        (PORT d[2] (4322:4322:4322) (4597:4597:4597))
        (PORT d[3] (5330:5330:5330) (5445:5445:5445))
        (PORT d[4] (5446:5446:5446) (5627:5627:5627))
        (PORT d[5] (4492:4492:4492) (4585:4585:4585))
        (PORT d[6] (4784:4784:4784) (4984:4984:4984))
        (PORT d[7] (4435:4435:4435) (4678:4678:4678))
        (PORT d[8] (4171:4171:4171) (4245:4245:4245))
        (PORT d[9] (5319:5319:5319) (5374:5374:5374))
        (PORT d[10] (5999:5999:5999) (6086:6086:6086))
        (PORT d[11] (5281:5281:5281) (5473:5473:5473))
        (PORT d[12] (5936:5936:5936) (6180:6180:6180))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (5189:5189:5189) (5382:5382:5382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (5189:5189:5189) (5382:5382:5382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2195:2195:2195))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (6234:6234:6234))
        (PORT d[1] (5263:5263:5263) (5232:5232:5232))
        (PORT d[2] (4273:4273:4273) (4532:4532:4532))
        (PORT d[3] (4809:4809:4809) (4996:4996:4996))
        (PORT d[4] (4523:4523:4523) (4485:4485:4485))
        (PORT d[5] (6463:6463:6463) (6780:6780:6780))
        (PORT d[6] (3925:3925:3925) (4001:4001:4001))
        (PORT d[7] (4799:4799:4799) (5029:5029:5029))
        (PORT d[8] (5269:5269:5269) (5509:5509:5509))
        (PORT d[9] (3216:3216:3216) (3372:3372:3372))
        (PORT d[10] (2945:2945:2945) (3071:3071:3071))
        (PORT d[11] (4384:4384:4384) (4675:4675:4675))
        (PORT d[12] (4952:4952:4952) (5313:5313:5313))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5254:5254:5254))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (6092:6092:6092) (5885:5885:5885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3779:3779:3779))
        (PORT d[1] (5522:5522:5522) (5745:5745:5745))
        (PORT d[2] (3297:3297:3297) (3520:3520:3520))
        (PORT d[3] (4540:4540:4540) (4610:4610:4610))
        (PORT d[4] (4110:4110:4110) (4063:4063:4063))
        (PORT d[5] (4536:4536:4536) (4564:4564:4564))
        (PORT d[6] (4046:4046:4046) (4188:4188:4188))
        (PORT d[7] (3298:3298:3298) (3399:3399:3399))
        (PORT d[8] (3657:3657:3657) (3671:3671:3671))
        (PORT d[9] (4772:4772:4772) (4694:4694:4694))
        (PORT d[10] (5735:5735:5735) (5773:5773:5773))
        (PORT d[11] (4581:4581:4581) (4741:4741:4741))
        (PORT d[12] (5251:5251:5251) (5475:5475:5475))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (5175:5175:5175) (5289:5289:5289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (5175:5175:5175) (5289:5289:5289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2579:2579:2579))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7659:7659:7659) (7730:7730:7730))
        (PORT d[1] (5864:5864:5864) (6106:6106:6106))
        (PORT d[2] (4675:4675:4675) (4977:4977:4977))
        (PORT d[3] (5303:5303:5303) (5536:5536:5536))
        (PORT d[4] (4630:4630:4630) (4786:4786:4786))
        (PORT d[5] (6803:6803:6803) (7085:7085:7085))
        (PORT d[6] (4055:4055:4055) (4178:4178:4178))
        (PORT d[7] (5472:5472:5472) (5729:5729:5729))
        (PORT d[8] (7580:7580:7580) (7651:7651:7651))
        (PORT d[9] (3619:3619:3619) (3802:3802:3802))
        (PORT d[10] (3705:3705:3705) (3874:3874:3874))
        (PORT d[11] (4370:4370:4370) (4662:4662:4662))
        (PORT d[12] (5293:5293:5293) (5720:5720:5720))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5515:5515:5515))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (5987:5987:5987) (6146:6146:6146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3898:3898:3898))
        (PORT d[1] (4424:4424:4424) (4652:4652:4652))
        (PORT d[2] (3647:3647:3647) (3912:3912:3912))
        (PORT d[3] (3511:3511:3511) (3555:3555:3555))
        (PORT d[4] (5794:5794:5794) (5968:5968:5968))
        (PORT d[5] (5552:5552:5552) (5565:5565:5565))
        (PORT d[6] (5321:5321:5321) (5543:5543:5543))
        (PORT d[7] (3294:3294:3294) (3431:3431:3431))
        (PORT d[8] (3858:3858:3858) (3945:3945:3945))
        (PORT d[9] (5258:5258:5258) (5272:5272:5272))
        (PORT d[10] (5625:5625:5625) (5711:5711:5711))
        (PORT d[11] (5207:5207:5207) (5264:5264:5264))
        (PORT d[12] (6008:6008:6008) (6262:6262:6262))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT ena (4833:4833:4833) (5032:5032:5032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (4833:4833:4833) (5032:5032:5032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2350:2350:2350))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6235:6235:6235) (6318:6318:6318))
        (PORT d[1] (5563:5563:5563) (5807:5807:5807))
        (PORT d[2] (4212:4212:4212) (4470:4470:4470))
        (PORT d[3] (4869:4869:4869) (5087:5087:5087))
        (PORT d[4] (4182:4182:4182) (4294:4294:4294))
        (PORT d[5] (6483:6483:6483) (6802:6802:6802))
        (PORT d[6] (5598:5598:5598) (5663:5663:5663))
        (PORT d[7] (4774:4774:4774) (5002:5002:5002))
        (PORT d[8] (6758:6758:6758) (6864:6864:6864))
        (PORT d[9] (3815:3815:3815) (3989:3989:3989))
        (PORT d[10] (3320:3320:3320) (3443:3443:3443))
        (PORT d[11] (4019:4019:4019) (4316:4316:4316))
        (PORT d[12] (5299:5299:5299) (5659:5659:5659))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (4029:4029:4029))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (4512:4512:4512) (4660:4660:4660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4271:4271:4271))
        (PORT d[1] (4807:4807:4807) (5031:5031:5031))
        (PORT d[2] (3649:3649:3649) (3867:3867:3867))
        (PORT d[3] (3128:3128:3128) (3173:3173:3173))
        (PORT d[4] (4478:4478:4478) (4432:4432:4432))
        (PORT d[5] (4748:4748:4748) (4909:4909:4909))
        (PORT d[6] (4326:4326:4326) (4451:4451:4451))
        (PORT d[7] (3668:3668:3668) (3767:3767:3767))
        (PORT d[8] (3441:3441:3441) (3484:3484:3484))
        (PORT d[9] (5097:5097:5097) (5012:5012:5012))
        (PORT d[10] (6010:6010:6010) (6101:6101:6101))
        (PORT d[11] (5322:5322:5322) (5508:5508:5508))
        (PORT d[12] (5619:5619:5619) (5838:5838:5838))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT ena (4870:4870:4870) (5074:5074:5074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (4870:4870:4870) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2173:2173:2173))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3940:3940:3940))
        (PORT d[1] (4092:4092:4092) (4126:4126:4126))
        (PORT d[2] (4637:4637:4637) (4652:4652:4652))
        (PORT d[3] (4556:4556:4556) (4786:4786:4786))
        (PORT d[4] (4132:4132:4132) (4175:4175:4175))
        (PORT d[5] (3918:3918:3918) (3945:3945:3945))
        (PORT d[6] (4559:4559:4559) (4553:4553:4553))
        (PORT d[7] (4269:4269:4269) (4294:4294:4294))
        (PORT d[8] (4476:4476:4476) (4484:4484:4484))
        (PORT d[9] (3439:3439:3439) (3563:3563:3563))
        (PORT d[10] (4323:4323:4323) (4318:4318:4318))
        (PORT d[11] (4386:4386:4386) (4372:4372:4372))
        (PORT d[12] (3869:3869:3869) (3895:3895:3895))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3844:3844:3844))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (4445:4445:4445) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3516:3516:3516))
        (PORT d[1] (3651:3651:3651) (3826:3826:3826))
        (PORT d[2] (3362:3362:3362) (3396:3396:3396))
        (PORT d[3] (3400:3400:3400) (3386:3386:3386))
        (PORT d[4] (3729:3729:3729) (3713:3713:3713))
        (PORT d[5] (4209:4209:4209) (4255:4255:4255))
        (PORT d[6] (4463:4463:4463) (4722:4722:4722))
        (PORT d[7] (3319:3319:3319) (3461:3461:3461))
        (PORT d[8] (3847:3847:3847) (3820:3820:3820))
        (PORT d[9] (4584:4584:4584) (4606:4606:4606))
        (PORT d[10] (5489:5489:5489) (5494:5494:5494))
        (PORT d[11] (3809:3809:3809) (3909:3909:3909))
        (PORT d[12] (6613:6613:6613) (6759:6759:6759))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT ena (5181:5181:5181) (5357:5357:5357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (5181:5181:5181) (5357:5357:5357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2146:2146:2146))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3998:3998:3998))
        (PORT d[1] (4066:4066:4066) (4098:4098:4098))
        (PORT d[2] (4019:4019:4019) (4050:4050:4050))
        (PORT d[3] (4562:4562:4562) (4805:4805:4805))
        (PORT d[4] (4068:4068:4068) (4112:4112:4112))
        (PORT d[5] (3895:3895:3895) (3922:3922:3922))
        (PORT d[6] (4892:4892:4892) (4881:4881:4881))
        (PORT d[7] (3920:3920:3920) (3947:3947:3947))
        (PORT d[8] (4752:4752:4752) (4753:4753:4753))
        (PORT d[9] (3466:3466:3466) (3591:3591:3591))
        (PORT d[10] (4207:4207:4207) (4226:4226:4226))
        (PORT d[11] (4302:4302:4302) (4334:4334:4334))
        (PORT d[12] (3820:3820:3820) (3840:3840:3840))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4776:4776:4776))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (5213:5213:5213) (5407:5407:5407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3155:3155:3155))
        (PORT d[1] (3678:3678:3678) (3854:3854:3854))
        (PORT d[2] (3330:3330:3330) (3355:3355:3355))
        (PORT d[3] (3071:3071:3071) (3071:3071:3071))
        (PORT d[4] (3689:3689:3689) (3669:3669:3669))
        (PORT d[5] (4208:4208:4208) (4254:4254:4254))
        (PORT d[6] (4504:4504:4504) (4757:4757:4757))
        (PORT d[7] (3346:3346:3346) (3489:3489:3489))
        (PORT d[8] (3820:3820:3820) (3792:3792:3792))
        (PORT d[9] (3653:3653:3653) (3625:3625:3625))
        (PORT d[10] (5488:5488:5488) (5493:5493:5493))
        (PORT d[11] (4211:4211:4211) (4184:4184:4184))
        (PORT d[12] (6598:6598:6598) (6743:6743:6743))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (5145:5145:5145) (5333:5333:5333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (5145:5145:5145) (5333:5333:5333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2339:2339:2339))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (5047:5047:5047))
        (PORT d[1] (5770:5770:5770) (5975:5975:5975))
        (PORT d[2] (5126:5126:5126) (5143:5143:5143))
        (PORT d[3] (4643:4643:4643) (4903:4903:4903))
        (PORT d[4] (4995:4995:4995) (5190:5190:5190))
        (PORT d[5] (6021:6021:6021) (6263:6263:6263))
        (PORT d[6] (4573:4573:4573) (4576:4576:4576))
        (PORT d[7] (4568:4568:4568) (4593:4593:4593))
        (PORT d[8] (4466:4466:4466) (4476:4476:4476))
        (PORT d[9] (3093:3093:3093) (3266:3266:3266))
        (PORT d[10] (4821:4821:4821) (5042:5042:5042))
        (PORT d[11] (4398:4398:4398) (4391:4391:4391))
        (PORT d[12] (4577:4577:4577) (4593:4593:4593))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4846:4846:4846))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (5351:5351:5351) (5477:5477:5477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3957:3957:3957))
        (PORT d[1] (3689:3689:3689) (3865:3865:3865))
        (PORT d[2] (4054:4054:4054) (4076:4076:4076))
        (PORT d[3] (4614:4614:4614) (4724:4724:4724))
        (PORT d[4] (5837:5837:5837) (6031:6031:6031))
        (PORT d[5] (4963:4963:4963) (5014:5014:5014))
        (PORT d[6] (5234:5234:5234) (5482:5482:5482))
        (PORT d[7] (3232:3232:3232) (3369:3369:3369))
        (PORT d[8] (4583:4583:4583) (4706:4706:4706))
        (PORT d[9] (4597:4597:4597) (4624:4624:4624))
        (PORT d[10] (6198:6198:6198) (6200:6200:6200))
        (PORT d[11] (4808:4808:4808) (4856:4856:4856))
        (PORT d[12] (6453:6453:6453) (6761:6761:6761))
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT ena (5200:5200:5200) (5401:5401:5401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT d[0] (5200:5200:5200) (5401:5401:5401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2351:2351:2351))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (5029:5029:5029))
        (PORT d[1] (5414:5414:5414) (5622:5622:5622))
        (PORT d[2] (5122:5122:5122) (5153:5153:5153))
        (PORT d[3] (4642:4642:4642) (4902:4902:4902))
        (PORT d[4] (4646:4646:4646) (4848:4848:4848))
        (PORT d[5] (6010:6010:6010) (6252:6252:6252))
        (PORT d[6] (4889:4889:4889) (4884:4884:4884))
        (PORT d[7] (4893:4893:4893) (4911:4911:4911))
        (PORT d[8] (4805:4805:4805) (4815:4815:4815))
        (PORT d[9] (3849:3849:3849) (4017:4017:4017))
        (PORT d[10] (4773:4773:4773) (4990:4990:4990))
        (PORT d[11] (4746:4746:4746) (4728:4728:4728))
        (PORT d[12] (4907:4907:4907) (4919:4919:4919))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5410:5410:5410) (5408:5408:5408))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (PORT d[0] (6032:6032:6032) (6039:6039:6039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3988:3988:3988))
        (PORT d[1] (3981:3981:3981) (4159:4159:4159))
        (PORT d[2] (4014:4014:4014) (4303:4303:4303))
        (PORT d[3] (4241:4241:4241) (4352:4352:4352))
        (PORT d[4] (5471:5471:5471) (5673:5673:5673))
        (PORT d[5] (5367:5367:5367) (5420:5420:5420))
        (PORT d[6] (5242:5242:5242) (5491:5491:5491))
        (PORT d[7] (3260:3260:3260) (3397:3397:3397))
        (PORT d[8] (4962:4962:4962) (4934:4934:4934))
        (PORT d[9] (4918:4918:4918) (4941:4941:4941))
        (PORT d[10] (6503:6503:6503) (6495:6495:6495))
        (PORT d[11] (5524:5524:5524) (5579:5579:5579))
        (PORT d[12] (6372:6372:6372) (6670:6670:6670))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT ena (5169:5169:5169) (5365:5365:5365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (5169:5169:5169) (5365:5365:5365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2384:2384:2384))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5691:5691:5691) (5708:5708:5708))
        (PORT d[1] (5037:5037:5037) (5258:5258:5258))
        (PORT d[2] (5654:5654:5654) (5979:5979:5979))
        (PORT d[3] (5003:5003:5003) (5290:5290:5290))
        (PORT d[4] (5363:5363:5363) (5561:5561:5561))
        (PORT d[5] (6072:6072:6072) (6319:6319:6319))
        (PORT d[6] (6597:6597:6597) (6772:6772:6772))
        (PORT d[7] (6178:6178:6178) (6318:6318:6318))
        (PORT d[8] (5486:5486:5486) (5487:5487:5487))
        (PORT d[9] (3848:3848:3848) (4013:4013:4013))
        (PORT d[10] (4482:4482:4482) (4697:4697:4697))
        (PORT d[11] (6748:6748:6748) (6786:6786:6786))
        (PORT d[12] (5686:5686:5686) (5691:5691:5691))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5679:5679:5679))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (6189:6189:6189) (6310:6310:6310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5377:5377:5377) (5616:5616:5616))
        (PORT d[1] (4392:4392:4392) (4573:4573:4573))
        (PORT d[2] (3664:3664:3664) (3953:3953:3953))
        (PORT d[3] (4205:4205:4205) (4312:4312:4312))
        (PORT d[4] (5439:5439:5439) (5638:5638:5638))
        (PORT d[5] (4786:4786:4786) (4855:4855:4855))
        (PORT d[6] (5928:5928:5928) (6169:6169:6169))
        (PORT d[7] (3251:3251:3251) (3415:3415:3415))
        (PORT d[8] (5245:5245:5245) (5364:5364:5364))
        (PORT d[9] (5309:5309:5309) (5356:5356:5356))
        (PORT d[10] (5692:5692:5692) (5806:5806:5806))
        (PORT d[11] (5509:5509:5509) (5559:5559:5559))
        (PORT d[12] (5968:5968:5968) (6265:6265:6265))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (PORT ena (5511:5511:5511) (5711:5711:5711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (PORT d[0] (5511:5511:5511) (5711:5711:5711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2355:2355:2355))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (5055:5055:5055))
        (PORT d[1] (5758:5758:5758) (5964:5964:5964))
        (PORT d[2] (5096:5096:5096) (5125:5125:5125))
        (PORT d[3] (4669:4669:4669) (4931:4931:4931))
        (PORT d[4] (4980:4980:4980) (5174:5174:5174))
        (PORT d[5] (6020:6020:6020) (6262:6262:6262))
        (PORT d[6] (6172:6172:6172) (6343:6343:6343))
        (PORT d[7] (4960:4960:4960) (4978:4978:4978))
        (PORT d[8] (4799:4799:4799) (4808:4808:4808))
        (PORT d[9] (3744:3744:3744) (3865:3865:3865))
        (PORT d[10] (4785:4785:4785) (5003:5003:5003))
        (PORT d[11] (4772:4772:4772) (4755:4755:4755))
        (PORT d[12] (4922:4922:4922) (4937:4937:4937))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4828:4828:4828))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (5376:5376:5376) (5459:5459:5459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3940:3940:3940))
        (PORT d[1] (3708:3708:3708) (3896:3896:3896))
        (PORT d[2] (4061:4061:4061) (4084:4084:4084))
        (PORT d[3] (4556:4556:4556) (4657:4657:4657))
        (PORT d[4] (5858:5858:5858) (6053:6053:6053))
        (PORT d[5] (5317:5317:5317) (5365:5365:5365))
        (PORT d[6] (5242:5242:5242) (5490:5490:5490))
        (PORT d[7] (3583:3583:3583) (3715:3715:3715))
        (PORT d[8] (4995:4995:4995) (4967:4967:4967))
        (PORT d[9] (4969:4969:4969) (4992:4992:4992))
        (PORT d[10] (6490:6490:6490) (6482:6482:6482))
        (PORT d[11] (5830:5830:5830) (5874:5874:5874))
        (PORT d[12] (6418:6418:6418) (6725:6725:6725))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (5192:5192:5192) (5400:5400:5400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (5192:5192:5192) (5400:5400:5400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2254:2254:2254))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4662:4662:4662))
        (PORT d[1] (5082:5082:5082) (5086:5086:5086))
        (PORT d[2] (4736:4736:4736) (4769:4769:4769))
        (PORT d[3] (4318:4318:4318) (4585:4585:4585))
        (PORT d[4] (4759:4759:4759) (4791:4791:4791))
        (PORT d[5] (5668:5668:5668) (5914:5914:5914))
        (PORT d[6] (4518:4518:4518) (4512:4512:4512))
        (PORT d[7] (4687:4687:4687) (4715:4715:4715))
        (PORT d[8] (4441:4441:4441) (4447:4447:4447))
        (PORT d[9] (3424:3424:3424) (3550:3550:3550))
        (PORT d[10] (4571:4571:4571) (4587:4587:4587))
        (PORT d[11] (4663:4663:4663) (4694:4694:4694))
        (PORT d[12] (4553:4553:4553) (4566:4566:4566))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (6111:6111:6111))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (6159:6159:6159) (6382:6382:6382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3878:3878:3878))
        (PORT d[1] (3732:3732:3732) (3922:3922:3922))
        (PORT d[2] (3504:3504:3504) (3758:3758:3758))
        (PORT d[3] (4987:4987:4987) (5090:5090:5090))
        (PORT d[4] (4076:4076:4076) (4054:4054:4054))
        (PORT d[5] (4967:4967:4967) (5022:5022:5022))
        (PORT d[6] (4890:4890:4890) (5141:5141:5141))
        (PORT d[7] (3248:3248:3248) (3384:3384:3384))
        (PORT d[8] (4969:4969:4969) (4943:4943:4943))
        (PORT d[9] (4572:4572:4572) (4597:4597:4597))
        (PORT d[10] (6144:6144:6144) (6139:6139:6139))
        (PORT d[11] (5181:5181:5181) (5223:5223:5223))
        (PORT d[12] (7025:7025:7025) (7168:7168:7168))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT ena (5562:5562:5562) (5759:5759:5759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (5562:5562:5562) (5759:5759:5759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2405:2405:2405))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5711:5711:5711) (5729:5729:5729))
        (PORT d[1] (5103:5103:5103) (5311:5311:5311))
        (PORT d[2] (5412:5412:5412) (5741:5741:5741))
        (PORT d[3] (4619:4619:4619) (4909:4909:4909))
        (PORT d[4] (5617:5617:5617) (5788:5788:5788))
        (PORT d[5] (5617:5617:5617) (5853:5853:5853))
        (PORT d[6] (6544:6544:6544) (6713:6713:6713))
        (PORT d[7] (5816:5816:5816) (5965:5965:5965))
        (PORT d[8] (5467:5467:5467) (5467:5467:5467))
        (PORT d[9] (3143:3143:3143) (3312:3312:3312))
        (PORT d[10] (4435:4435:4435) (4657:4657:4657))
        (PORT d[11] (6332:6332:6332) (6379:6379:6379))
        (PORT d[12] (5328:5328:5328) (5345:5345:5345))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4231:4231:4231))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (4532:4532:4532) (4688:4688:4688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5671:5671:5671))
        (PORT d[1] (4439:4439:4439) (4620:4620:4620))
        (PORT d[2] (4261:4261:4261) (4540:4540:4540))
        (PORT d[3] (4184:4184:4184) (4288:4288:4288))
        (PORT d[4] (5743:5743:5743) (5915:5915:5915))
        (PORT d[5] (4813:4813:4813) (4887:4887:4887))
        (PORT d[6] (5909:5909:5909) (6149:6149:6149))
        (PORT d[7] (3938:3938:3938) (4065:4065:4065))
        (PORT d[8] (4607:4607:4607) (4735:4735:4735))
        (PORT d[9] (5295:5295:5295) (5341:5341:5341))
        (PORT d[10] (5327:5327:5327) (5449:5449:5449))
        (PORT d[11] (5548:5548:5548) (5602:5602:5602))
        (PORT d[12] (5646:5646:5646) (5948:5948:5948))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (PORT ena (5518:5518:5518) (5717:5717:5717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (PORT d[0] (5518:5518:5518) (5717:5717:5717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (2977:2977:2977) (2953:2953:2953))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2385:2385:2385))
        (PORT datab (500:500:500) (561:561:561))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (581:581:581))
        (PORT datab (2728:2728:2728) (2673:2673:2673))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (791:791:791))
        (PORT datab (3682:3682:3682) (3607:3607:3607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (580:580:580))
        (PORT datab (2182:2182:2182) (2178:2178:2178))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (569:569:569))
        (PORT datab (3390:3390:3390) (3432:3432:3432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (770:770:770))
        (PORT datab (3320:3320:3320) (3395:3395:3395))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2481:2481:2481) (2455:2455:2455))
        (PORT datab (837:837:837) (870:870:870))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (818:818:818))
        (PORT datab (1841:1841:1841) (1837:1837:1837))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3293:3293:3293) (3332:3332:3332))
        (PORT datab (804:804:804) (831:831:831))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2167:2167:2167))
        (PORT datab (476:476:476) (547:547:547))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2516:2516:2516))
        (PORT datab (776:776:776) (817:817:817))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (557:557:557))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (527:527:527))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (547:547:547))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (714:714:714))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (565:565:565))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (552:552:552))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (570:570:570))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (538:538:538))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (542:542:542))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (543:543:543))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (721:721:721))
        (PORT datab (1058:1058:1058) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1102:1102:1102))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (721:721:721))
        (PORT datab (740:740:740) (782:782:782))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1094:1094:1094) (1126:1126:1126))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1348:1348:1348) (1380:1380:1380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1080:1080:1080))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1073:1073:1073))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (773:773:773))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1028:1028:1028) (1043:1043:1043))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (800:800:800))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (826:826:826))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1904:1904:1904))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (585:585:585))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (567:567:567))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (578:578:578))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1133:1133:1133))
        (PORT datab (763:763:763) (805:805:805))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (793:793:793))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (783:783:783))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (427:427:427))
        (PORT datab (792:792:792) (823:823:823))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (998:998:998))
        (PORT datab (447:447:447) (450:450:450))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (649:649:649))
        (PORT datab (752:752:752) (788:788:788))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (763:763:763))
        (PORT datab (444:444:444) (446:446:446))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1578:1578:1578))
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1359:1359:1359))
        (PORT datab (676:676:676) (659:659:659))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (803:803:803))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (755:755:755) (800:800:800))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (789:789:789))
        (PORT datab (646:646:646) (639:639:639))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (431:431:431))
        (PORT datab (796:796:796) (821:821:821))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (826:826:826))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (820:820:820))
        (PORT datab (404:404:404) (423:423:423))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (803:803:803))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (769:769:769))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (423:423:423))
        (PORT datab (1354:1354:1354) (1310:1310:1310))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (693:693:693) (698:698:698))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (340:340:340))
        (PORT datab (775:775:775) (840:840:840))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (850:850:850))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (883:883:883))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1008:1008:1008) (1027:1027:1027))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (757:757:757))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1144:1144:1144) (1187:1187:1187))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (850:850:850) (915:915:915))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1173:1173:1173) (1201:1201:1201))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1141:1141:1141) (1179:1179:1179))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1206:1206:1206) (1240:1240:1240))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1097:1097:1097) (1132:1132:1132))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (876:876:876) (930:930:930))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (885:885:885) (940:940:940))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1134:1134:1134) (1153:1153:1153))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (892:892:892) (942:942:942))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (875:875:875) (929:929:929))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (673:673:673) (755:755:755))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (815:815:815))
        (PORT datac (748:748:748) (798:798:798))
        (PORT datad (302:302:302) (385:385:385))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7266:7266:7266) (6764:6764:6764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|preStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT asdata (671:671:671) (751:751:751))
        (PORT clrn (7266:7266:7266) (6764:6764:6764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (384:384:384))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|oDone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7266:7266:7266) (6764:6764:6764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (539:539:539))
        (PORT datab (293:293:293) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (618:618:618))
        (PORT datac (258:258:258) (309:309:309))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (835:835:835))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (480:480:480) (532:532:532))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ENDS_REG\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2562:2562:2562))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2101:2101:2101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2562:2562:2562))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2101:2101:2101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (559:559:559))
        (PORT datab (522:522:522) (567:567:567))
        (PORT datac (431:431:431) (484:484:484))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (346:346:346))
        (PORT datac (287:287:287) (385:385:385))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|oDone\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (756:756:756))
        (PORT datab (647:647:647) (637:637:637))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (525:525:525) (589:589:589))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4222:4222:4222) (4384:4384:4384))
        (PORT datab (2163:2163:2163) (2112:2112:2112))
        (PORT datac (3216:3216:3216) (3372:3372:3372))
        (PORT datad (2135:2135:2135) (1987:1987:1987))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3266:3266:3266) (3417:3417:3417))
        (PORT datab (1976:1976:1976) (1944:1944:1944))
        (PORT datac (1584:1584:1584) (1592:1592:1592))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3267:3267:3267) (3418:3418:3418))
        (PORT datab (4215:4215:4215) (4365:4365:4365))
        (PORT datac (1540:1540:1540) (1481:1481:1481))
        (PORT datad (2681:2681:2681) (2615:2615:2615))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4220:4220:4220) (4382:4382:4382))
        (PORT datab (1921:1921:1921) (1848:1848:1848))
        (PORT datac (3215:3215:3215) (3371:3371:3371))
        (PORT datad (1586:1586:1586) (1563:1563:1563))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3089:3089:3089) (3207:3207:3207))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2817:2817:2817) (2883:2883:2883))
        (PORT datab (3882:3882:3882) (4063:4063:4063))
        (PORT datac (2575:2575:2575) (2570:2570:2570))
        (PORT datad (2464:2464:2464) (2450:2450:2450))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2504:2504:2504))
        (PORT datab (3883:3883:3883) (4065:4065:4065))
        (PORT datac (2125:2125:2125) (2091:2091:2091))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (792:792:792))
        (PORT datab (3882:3882:3882) (4063:4063:4063))
        (PORT datac (2766:2766:2766) (2839:2839:2839))
        (PORT datad (619:619:619) (595:595:595))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2005:2005:2005))
        (PORT datab (3881:3881:3881) (4062:4062:4062))
        (PORT datac (2766:2766:2766) (2838:2838:2838))
        (PORT datad (750:750:750) (743:743:743))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (1997:1997:1997) (2044:2044:2044))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4150:4150:4150) (4387:4387:4387))
        (PORT datab (3168:3168:3168) (3276:3276:3276))
        (PORT datac (2860:2860:2860) (2747:2747:2747))
        (PORT datad (2659:2659:2659) (2643:2643:2643))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2168:2168:2168))
        (PORT datab (3882:3882:3882) (4063:4063:4063))
        (PORT datac (2725:2725:2725) (2659:2659:2659))
        (PORT datad (3085:3085:3085) (3278:3278:3278))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2554:2554:2554))
        (PORT datab (3883:3883:3883) (4064:4064:4064))
        (PORT datac (2766:2766:2766) (2839:2839:2839))
        (PORT datad (1789:1789:1789) (1834:1834:1834))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3883:3883:3883) (4064:4064:4064))
        (PORT datac (1718:1718:1718) (1762:1762:1762))
        (PORT datad (2210:2210:2210) (2076:2076:2076))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3208:3208:3208) (3126:3126:3126))
        (PORT datab (817:817:817) (807:807:807))
        (PORT datac (3761:3761:3761) (3956:3956:3956))
        (PORT datad (3438:3438:3438) (3576:3576:3576))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4224:4224:4224) (4387:4387:4387))
        (PORT datab (2435:2435:2435) (2355:2355:2355))
        (PORT datac (3217:3217:3217) (3373:3373:3373))
        (PORT datad (1572:1572:1572) (1505:1505:1505))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4218:4218:4218) (4380:4380:4380))
        (PORT datab (2958:2958:2958) (2973:2973:2973))
        (PORT datac (3215:3215:3215) (3370:3370:3370))
        (PORT datad (2515:2515:2515) (2409:2409:2409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3265:3265:3265) (3416:3416:3416))
        (PORT datab (4210:4210:4210) (4359:4359:4359))
        (PORT datac (1289:1289:1289) (1280:1280:1280))
        (PORT datad (2768:2768:2768) (2610:2610:2610))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3091:3091:3091) (3210:3210:3210))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2171:2171:2171))
        (PORT datab (1832:1832:1832) (1896:1896:1896))
        (PORT datac (1757:1757:1757) (1837:1837:1837))
        (PORT datad (2096:2096:2096) (2170:2170:2170))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1882:1882:1882))
        (PORT datab (1974:1974:1974) (1928:1928:1928))
        (PORT datac (2018:2018:2018) (2126:2126:2126))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1403:1403:1403))
        (PORT datab (3118:3118:3118) (3271:3271:3271))
        (PORT datac (1546:1546:1546) (1616:1616:1616))
        (PORT datad (1093:1093:1093) (1072:1072:1072))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1474:1474:1474))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1061:1061:1061) (1043:1043:1043))
        (PORT datad (3082:3082:3082) (3223:3223:3223))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1086:1086:1086))
        (PORT datab (3122:3122:3122) (3275:3275:3275))
        (PORT datac (1544:1544:1544) (1614:1614:1614))
        (PORT datad (1729:1729:1729) (1715:1715:1715))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1413:1413:1413))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1371:1371:1371) (1369:1369:1369))
        (PORT datad (3091:3091:3091) (3233:3233:3233))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2065:2065:2065) (2080:2080:2080))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1135:1135:1135) (1190:1190:1190))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1072:1072:1072))
        (PORT datab (3119:3119:3119) (3272:3272:3272))
        (PORT datac (1545:1545:1545) (1615:1615:1615))
        (PORT datad (1073:1073:1073) (1067:1067:1067))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (757:757:757))
        (PORT datab (3127:3127:3127) (3282:3282:3282))
        (PORT datac (1541:1541:1541) (1610:1610:1610))
        (PORT datad (1079:1079:1079) (1072:1072:1072))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2065:2065:2065) (2081:2081:2081))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1058:1058:1058))
        (PORT datab (3117:3117:3117) (3270:3270:3270))
        (PORT datac (1547:1547:1547) (1617:1617:1617))
        (PORT datad (1414:1414:1414) (1404:1404:1404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1584:1584:1584) (1657:1657:1657))
        (PORT datac (1091:1091:1091) (1093:1093:1093))
        (PORT datad (1720:1720:1720) (1708:1708:1708))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (3126:3126:3126) (3280:3280:3280))
        (PORT datac (2025:2025:2025) (2046:2046:2046))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1137:1137:1137) (1193:1193:1193))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2189:2189:2189) (2212:2212:2212))
        (PORT datab (1080:1080:1080) (1063:1063:1063))
        (PORT datac (3517:3517:3517) (3703:3703:3703))
        (PORT datad (1323:1323:1323) (1309:1309:1309))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1685:1685:1685))
        (PORT datab (1057:1057:1057) (1044:1044:1044))
        (PORT datac (3518:3518:3518) (3704:3704:3704))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2213:2213:2213))
        (PORT datab (1459:1459:1459) (1442:1442:1442))
        (PORT datac (3517:3517:3517) (3703:3703:3703))
        (PORT datad (1635:1635:1635) (1632:1632:1632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1709:1709:1709))
        (PORT datab (1682:1682:1682) (1677:1677:1677))
        (PORT datac (3517:3517:3517) (3703:3703:3703))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2600:2600:2600))
        (PORT datab (731:731:731) (698:698:698))
        (PORT datac (3975:3975:3975) (4208:4208:4208))
        (PORT datad (1084:1084:1084) (1072:1072:1072))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2600:2600:2600))
        (PORT datab (4014:4014:4014) (4249:4249:4249))
        (PORT datac (1061:1061:1061) (1048:1048:1048))
        (PORT datad (1883:1883:1883) (1849:1849:1849))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1577:1577:1577))
        (PORT datab (1349:1349:1349) (1364:1364:1364))
        (PORT datac (3969:3969:3969) (4202:4202:4202))
        (PORT datad (2429:2429:2429) (2485:2485:2485))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2600:2600:2600))
        (PORT datab (1543:1543:1543) (1504:1504:1504))
        (PORT datac (3974:3974:3974) (4207:4207:4207))
        (PORT datad (735:735:735) (727:727:727))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2540:2540:2540) (2645:2645:2645))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2271:2271:2271) (2439:2439:2439))
        (PORT datab (3433:3433:3433) (3630:3630:3630))
        (PORT datac (1315:1315:1315) (1330:1330:1330))
        (PORT datad (1333:1333:1333) (1342:1342:1342))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2236:2236:2236) (2397:2397:2397))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3475:3475:3475) (3632:3632:3632))
        (PORT datab (1995:1995:1995) (1991:1991:1991))
        (PORT datac (3762:3762:3762) (3957:3957:3957))
        (PORT datad (1062:1062:1062) (1054:1054:1054))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2570:2570:2570) (2554:2554:2554))
        (PORT datab (2452:2452:2452) (2463:2463:2463))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (3437:3437:3437) (3575:3575:3575))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2503:2503:2503))
        (PORT datab (3799:3799:3799) (3997:3997:3997))
        (PORT datac (713:713:713) (702:702:702))
        (PORT datad (3439:3439:3439) (3578:3578:3578))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (771:771:771))
        (PORT datab (1118:1118:1118) (1106:1106:1106))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3436:3436:3436) (3574:3574:3574))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3841:3841:3841) (4079:4079:4079))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3104:3104:3104) (3338:3338:3338))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2313:2313:2313))
        (PORT datab (3800:3800:3800) (3998:3998:3998))
        (PORT datac (934:934:934) (916:916:916))
        (PORT datad (3440:3440:3440) (3578:3578:3578))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3471:3471:3471) (3628:3628:3628))
        (PORT datab (2250:2250:2250) (2232:2232:2232))
        (PORT datac (3759:3759:3759) (3954:3954:3954))
        (PORT datad (395:395:395) (394:394:394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3841:3841:3841) (4080:4080:4080))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2515:2515:2515) (2488:2488:2488))
        (PORT datab (812:812:812) (801:801:801))
        (PORT datac (3758:3758:3758) (3953:3953:3953))
        (PORT datad (3434:3434:3434) (3572:3572:3572))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2450:2450:2450))
        (PORT datab (3795:3795:3795) (3992:3992:3992))
        (PORT datad (2787:2787:2787) (2692:2692:2692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3841:3841:3841) (4079:4079:4079))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3430:3430:3430) (3567:3567:3567))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3104:3104:3104) (3338:3338:3338))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2600:2600:2600))
        (PORT datab (4012:4012:4012) (4247:4247:4247))
        (PORT datac (1385:1385:1385) (1365:1365:1365))
        (PORT datad (1319:1319:1319) (1276:1276:1276))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2032:2032:2032))
        (PORT datab (2051:2051:2051) (2045:2045:2045))
        (PORT datac (3966:3966:3966) (4199:4199:4199))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2601:2601:2601))
        (PORT datab (4007:4007:4007) (4241:4241:4241))
        (PORT datac (1880:1880:1880) (1853:1853:1853))
        (PORT datad (1256:1256:1256) (1225:1225:1225))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2381:2381:2381) (2426:2426:2426))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1632:1632:1632))
        (PORT datab (3877:3877:3877) (4062:4062:4062))
        (PORT datac (4423:4423:4423) (4649:4649:4649))
        (PORT datad (2425:2425:2425) (2328:2328:2328))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2163:2163:2163))
        (PORT datab (3877:3877:3877) (4061:4061:4061))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1565:1565:1565) (1526:1526:1526))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2465:2465:2465) (2439:2439:2439))
        (PORT datab (3878:3878:3878) (4063:4063:4063))
        (PORT datac (4423:4423:4423) (4649:4649:4649))
        (PORT datad (1094:1094:1094) (1080:1080:1080))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2292:2292:2292))
        (PORT datab (4469:4469:4469) (4686:4686:4686))
        (PORT datac (3841:3841:3841) (4022:4022:4022))
        (PORT datad (2821:2821:2821) (2715:2715:2715))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2468:2468:2468) (2439:2439:2439))
        (PORT datab (3882:3882:3882) (4067:4067:4067))
        (PORT datac (4425:4425:4425) (4651:4651:4651))
        (PORT datad (993:993:993) (954:954:954))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3566:3566:3566) (3748:3748:3748))
        (PORT datab (2374:2374:2374) (2426:2426:2426))
        (PORT datac (1058:1058:1058) (1055:1055:1055))
        (PORT datad (2136:2136:2136) (2162:2162:2162))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2607:2607:2607) (2604:2604:2604))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3516:3516:3516) (3703:3703:3703))
        (PORT datad (1767:1767:1767) (1801:1801:1801))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3750:3750:3750))
        (PORT datab (1444:1444:1444) (1429:1429:1429))
        (PORT datac (1365:1365:1365) (1361:1361:1361))
        (PORT datad (2129:2129:2129) (2154:2154:2154))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1076:1076:1076))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3517:3517:3517) (3704:3704:3704))
        (PORT datad (1027:1027:1027) (1018:1018:1018))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (2624:2624:2624) (2630:2630:2630))
        (PORT datac (290:290:290) (379:379:379))
        (PORT datad (1035:1035:1035) (1028:1028:1028))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2209:2209:2209))
        (PORT datab (1338:1338:1338) (1333:1333:1333))
        (PORT datac (3517:3517:3517) (3704:3704:3704))
        (PORT datad (1400:1400:1400) (1370:1370:1370))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (756:756:756))
        (PORT datab (1084:1084:1084) (1074:1074:1074))
        (PORT datac (3516:3516:3516) (3703:3703:3703))
        (PORT datad (2136:2136:2136) (2161:2161:2161))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2186:2186:2186) (2208:2208:2208))
        (PORT datab (1457:1457:1457) (1439:1439:1439))
        (PORT datac (3517:3517:3517) (3704:3704:3704))
        (PORT datad (1074:1074:1074) (1059:1059:1059))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3403:3403:3403) (3592:3592:3592))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1739:1739:1739) (1727:1727:1727))
        (PORT datac (2241:2241:2241) (2402:2402:2402))
        (PORT datad (3403:3403:3403) (3592:3592:3592))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2240:2240:2240) (2402:2402:2402))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3944:3944:3944) (4120:4120:4120))
        (PORT datab (3256:3256:3256) (3418:3418:3418))
        (PORT datac (1499:1499:1499) (1465:1465:1465))
        (PORT datad (995:995:995) (961:961:961))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1470:1470:1470))
        (PORT datab (3334:3334:3334) (3460:3460:3460))
        (PORT datac (2586:2586:2586) (2635:2635:2635))
        (PORT datad (394:394:394) (393:393:393))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3941:3941:3941) (4115:4115:4115))
        (PORT datab (3259:3259:3259) (3422:3422:3422))
        (PORT datac (1022:1022:1022) (982:982:982))
        (PORT datad (1543:1543:1543) (1499:1499:1499))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1565:1565:1565))
        (PORT datab (3259:3259:3259) (3422:3422:3422))
        (PORT datac (1167:1167:1167) (1140:1140:1140))
        (PORT datad (3885:3885:3885) (4061:4061:4061))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2887:2887:2887) (3038:3038:3038))
        (PORT datad (2124:2124:2124) (2119:2119:2119))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (2464:2464:2464) (2613:2613:2613))
        (PORT datac (2887:2887:2887) (3038:3038:3038))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2247:2247:2247) (2291:2291:2291))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3943:3943:3943) (4117:4117:4117))
        (PORT datab (3258:3258:3258) (3421:3421:3421))
        (PORT datac (1017:1017:1017) (985:985:985))
        (PORT datad (1309:1309:1309) (1268:1268:1268))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1368:1368:1368))
        (PORT datab (3257:3257:3257) (3420:3420:3420))
        (PORT datac (1028:1028:1028) (989:989:989))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3943:3943:3943) (4118:4118:4118))
        (PORT datab (3257:3257:3257) (3420:3420:3420))
        (PORT datac (625:625:625) (611:611:611))
        (PORT datad (1006:1006:1006) (970:970:970))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1765:1765:1765))
        (PORT datab (3262:3262:3262) (3425:3425:3425))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2020:2020:2020) (1973:1973:1973))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3944:3944:3944) (4119:4119:4119))
        (PORT datab (1015:1015:1015) (978:978:978))
        (PORT datac (1445:1445:1445) (1483:1483:1483))
        (PORT datad (3208:3208:3208) (3374:3374:3374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (984:984:984))
        (PORT datab (3259:3259:3259) (3422:3422:3422))
        (PORT datac (1667:1667:1667) (1624:1624:1624))
        (PORT datad (3887:3887:3887) (4064:4064:4064))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3940:3940:3940) (4114:4114:4114))
        (PORT datab (3260:3260:3260) (3423:3423:3423))
        (PORT datac (1357:1357:1357) (1313:1313:1313))
        (PORT datad (1924:1924:1924) (1897:1897:1897))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1322:1322:1322))
        (PORT datab (3258:3258:3258) (3421:3421:3421))
        (PORT datac (1436:1436:1436) (1465:1465:1465))
        (PORT datad (3888:3888:3888) (4065:4065:4065))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2887:2887:2887) (3038:3038:3038))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2465:2465:2465) (2614:2614:2614))
        (PORT datac (2887:2887:2887) (3039:3039:3039))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (424:424:424))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2435:2435:2435) (2584:2584:2584))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (2604:2604:2604) (2596:2596:2596))
        (PORT datac (291:291:291) (379:379:379))
        (PORT datad (748:748:748) (744:744:744))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1080:1080:1080))
        (PORT datab (1089:1089:1089) (1074:1074:1074))
        (PORT datac (290:290:290) (378:378:378))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (704:704:704) (740:740:740))
        (PORT datac (1194:1194:1194) (1124:1124:1124))
        (PORT datad (1018:1018:1018) (1014:1014:1014))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1507:1507:1507))
        (PORT datab (704:704:704) (741:741:741))
        (PORT datac (1040:1040:1040) (1028:1028:1028))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (674:674:674) (712:712:712))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2608:2608:2608) (2595:2595:2595))
        (PORT datab (817:817:817) (806:806:806))
        (PORT datac (3756:3756:3756) (3951:3951:3951))
        (PORT datad (3431:3431:3431) (3568:3568:3568))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (798:798:798))
        (PORT datab (974:974:974) (944:944:944))
        (PORT datac (3756:3756:3756) (3950:3950:3950))
        (PORT datad (3431:3431:3431) (3568:3568:3568))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (3808:3808:3808) (4032:4032:4032))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1474:1474:1474))
        (PORT datab (1581:1581:1581) (1653:1653:1653))
        (PORT datac (1464:1464:1464) (1383:1383:1383))
        (PORT datad (3090:3090:3090) (3232:3232:3232))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1169:1169:1169))
        (PORT datac (1543:1543:1543) (1613:1613:1613))
        (PORT datad (2475:2475:2475) (2442:2442:2442))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2066:2066:2066) (2082:2082:2082))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3086:3086:3086) (3227:3227:3227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1075:1075:1075))
        (PORT datab (1159:1159:1159) (1208:1208:1208))
        (PORT datac (1611:1611:1611) (1632:1632:1632))
        (PORT datad (703:703:703) (701:701:701))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (669:669:669) (700:700:700))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (643:643:643))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (744:744:744) (791:791:791))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (727:727:727) (729:729:729))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (899:899:899))
        (PORT datac (799:799:799) (853:853:853))
        (PORT datad (785:785:785) (841:841:841))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datad (770:770:770) (828:828:828))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (895:895:895))
        (PORT datac (797:797:797) (850:850:850))
        (PORT datad (783:783:783) (839:839:839))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (460:460:460))
        (PORT datac (731:731:731) (773:773:773))
        (PORT datad (749:749:749) (791:791:791))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (901:901:901))
        (PORT datab (792:792:792) (830:830:830))
        (PORT datac (763:763:763) (812:812:812))
        (PORT datad (771:771:771) (825:825:825))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (893:893:893))
        (PORT datab (248:248:248) (288:288:288))
        (PORT datac (790:790:790) (851:851:851))
        (PORT datad (783:783:783) (839:839:839))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (894:894:894))
        (PORT datac (214:214:214) (252:252:252))
        (PORT datad (783:783:783) (839:839:839))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (770:770:770) (829:829:829))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1355:1355:1355))
        (PORT datab (1628:1628:1628) (1675:1675:1675))
        (PORT datac (699:699:699) (748:748:748))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1891:1891:1891))
        (PORT datab (1328:1328:1328) (1349:1349:1349))
        (PORT datac (908:908:908) (875:875:875))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1891:1891:1891))
        (PORT datab (1328:1328:1328) (1349:1349:1349))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1892:1892:1892))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (623:623:623) (601:601:601))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1892:1892:1892))
        (PORT datab (1328:1328:1328) (1349:1349:1349))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (707:707:707) (705:705:705))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1718:1718:1718))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (617:617:617) (605:605:605))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1783:1783:1783))
        (PORT datab (1333:1333:1333) (1351:1351:1351))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1356:1356:1356))
        (PORT datab (1628:1628:1628) (1675:1675:1675))
        (PORT datac (700:700:700) (749:749:749))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (417:417:417))
        (PORT datab (1336:1336:1336) (1354:1354:1354))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (449:449:449))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (428:428:428))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (705:705:705) (744:744:744))
        (PORT datad (287:287:287) (373:373:373))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (312:312:312) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (741:741:741))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (451:451:451))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (605:605:605))
        (PORT datac (519:519:519) (588:588:588))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (604:604:604))
        (PORT datac (519:519:519) (588:588:588))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT asdata (918:918:918) (962:962:962))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT asdata (1097:1097:1097) (1130:1130:1130))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4150:4150:4150) (4387:4387:4387))
        (PORT datab (3169:3169:3169) (3276:3276:3276))
        (PORT datac (713:713:713) (703:703:703))
        (PORT datad (2613:2613:2613) (2495:2495:2495))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4154:4154:4154) (4391:4391:4391))
        (PORT datab (1986:1986:1986) (1992:1992:1992))
        (PORT datac (3123:3123:3123) (3238:3238:3238))
        (PORT datad (1246:1246:1246) (1215:1215:1215))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4154:4154:4154) (4392:4392:4392))
        (PORT datab (1651:1651:1651) (1640:1640:1640))
        (PORT datac (3123:3123:3123) (3237:3237:3237))
        (PORT datad (2466:2466:2466) (2365:2365:2365))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4153:4153:4153) (4391:4391:4391))
        (PORT datab (1801:1801:1801) (1721:1721:1721))
        (PORT datac (3123:3123:3123) (3238:3238:3238))
        (PORT datad (763:763:763) (753:753:753))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2879:2879:2879) (2867:2867:2867))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3123:3123:3123) (3237:3237:3237))
        (PORT datad (396:396:396) (395:395:395))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4597:4597:4597) (4877:4877:4877))
        (PORT datab (3221:3221:3221) (3374:3374:3374))
        (PORT datac (1023:1023:1023) (1014:1014:1014))
        (PORT datad (685:685:685) (684:684:684))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (1825:1825:1825) (1865:1865:1865))
        (PORT datac (3184:3184:3184) (3346:3346:3346))
        (PORT datad (1990:1990:1990) (1962:1962:1962))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4606:4606:4606) (4889:4889:4889))
        (PORT datab (2235:2235:2235) (2226:2226:2226))
        (PORT datac (3187:3187:3187) (3349:3349:3349))
        (PORT datad (1927:1927:1927) (1908:1908:1908))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4845:4845:4845) (5124:5124:5124))
        (PORT datab (1440:1440:1440) (1419:1419:1419))
        (PORT datac (3131:3131:3131) (3287:3287:3287))
        (PORT datad (1699:1699:1699) (1700:1700:1700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4848:4848:4848) (5128:5128:5128))
        (PORT datab (815:815:815) (804:804:804))
        (PORT datac (3136:3136:3136) (3293:3293:3293))
        (PORT datad (2192:2192:2192) (2147:2147:2147))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4845:4845:4845) (5124:5124:5124))
        (PORT datab (3170:3170:3170) (3329:3329:3329))
        (PORT datac (1284:1284:1284) (1236:1236:1236))
        (PORT datad (2158:2158:2158) (2086:2086:2086))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (4332:4332:4332) (4624:4624:4624))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3120:3120:3120) (3360:3360:3360))
        (PORT datab (1440:1440:1440) (1372:1372:1372))
        (PORT datac (4122:4122:4122) (4366:4366:4366))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3120:3120:3120) (3360:3360:3360))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1678:1678:1678) (1668:1668:1668))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3695:3695:3695) (3828:3828:3828))
        (PORT datab (1112:1112:1112) (1102:1102:1102))
        (PORT datac (2408:2408:2408) (2491:2491:2491))
        (PORT datad (1348:1348:1348) (1335:1335:1335))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1077:1077:1077))
        (PORT datab (1051:1051:1051) (1058:1058:1058))
        (PORT datac (2401:2401:2401) (2484:2484:2484))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3694:3694:3694) (3827:3827:3827))
        (PORT datab (1143:1143:1143) (1132:1132:1132))
        (PORT datac (2409:2409:2409) (2493:2493:2493))
        (PORT datad (1072:1072:1072) (1061:1061:1061))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2172:2172:2172))
        (PORT datab (2763:2763:2763) (2723:2723:2723))
        (PORT datac (2413:2413:2413) (2497:2497:2497))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2644:2644:2644) (2825:2825:2825))
        (PORT datac (3038:3038:3038) (3205:3205:3205))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3693:3693:3693) (3826:3826:3826))
        (PORT datab (2450:2450:2450) (2537:2537:2537))
        (PORT datac (1851:1851:1851) (1842:1842:1842))
        (PORT datad (2711:2711:2711) (2682:2682:2682))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3697:3697:3697) (3830:3830:3830))
        (PORT datab (2444:2444:2444) (2529:2529:2529))
        (PORT datac (698:698:698) (693:693:693))
        (PORT datad (2300:2300:2300) (2264:2264:2264))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3085:3085:3085) (3247:3247:3247))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3692:3692:3692) (3825:3825:3825))
        (PORT datab (2451:2451:2451) (2538:2538:2538))
        (PORT datac (1056:1056:1056) (1059:1059:1059))
        (PORT datad (1343:1343:1343) (1326:1326:1326))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1382:1382:1382))
        (PORT datac (3644:3644:3644) (3783:3783:3783))
        (PORT datad (1405:1405:1405) (1388:1388:1388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3079:3079:3079) (3241:3241:3241))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2401:2401:2401) (2483:2483:2483))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2609:2609:2609) (2789:2789:2789))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4144:4144:4144) (4380:4380:4380))
        (PORT datab (3585:3585:3585) (3780:3780:3780))
        (PORT datac (2197:2197:2197) (2066:2066:2066))
        (PORT datad (741:741:741) (734:734:734))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1852:1852:1852))
        (PORT datab (956:956:956) (928:928:928))
        (PORT datac (3542:3542:3542) (3744:3744:3744))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4136:4136:4136) (4370:4370:4370))
        (PORT datab (3589:3589:3589) (3785:3785:3785))
        (PORT datac (2442:2442:2442) (2405:2405:2405))
        (PORT datad (2489:2489:2489) (2486:2486:2486))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2411:2411:2411))
        (PORT datab (783:783:783) (787:787:787))
        (PORT datac (3540:3540:3540) (3742:3742:3742))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3743:3743:3743) (3959:3959:3959))
        (PORT datab (3542:3542:3542) (3709:3709:3709))
        (PORT datac (756:756:756) (746:746:746))
        (PORT datad (948:948:948) (923:923:923))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3640:3640:3640) (3834:3834:3834))
        (PORT datab (791:791:791) (783:783:783))
        (PORT datac (3699:3699:3699) (3905:3905:3905))
        (PORT datad (2282:2282:2282) (2262:2262:2262))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3652:3652:3652) (3849:3849:3849))
        (PORT datab (3143:3143:3143) (3125:3125:3125))
        (PORT datac (3705:3705:3705) (3911:3911:3911))
        (PORT datad (2518:2518:2518) (2517:2517:2517))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3651:3651:3651) (3848:3848:3848))
        (PORT datab (1854:1854:1854) (1836:1836:1836))
        (PORT datac (3704:3704:3704) (3911:3911:3911))
        (PORT datad (1017:1017:1017) (1002:1002:1002))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2915:2915:2915) (3036:3036:3036))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3089:3089:3089) (3324:3324:3324))
        (PORT datab (2962:2962:2962) (3079:3079:3079))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1374:1374:1374) (1379:1379:1379))
        (PORT datad (2589:2589:2589) (2788:2788:2788))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2231:2231:2231))
        (PORT datab (2590:2590:2590) (2668:2668:2668))
        (PORT datac (3896:3896:3896) (4128:4128:4128))
        (PORT datad (1848:1848:1848) (1808:1808:1808))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1616:1616:1616))
        (PORT datab (1690:1690:1690) (1660:1660:1660))
        (PORT datac (3893:3893:3893) (4126:4126:4126))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1729:1729:1729))
        (PORT datab (779:779:779) (768:768:768))
        (PORT datac (2853:2853:2853) (2966:2966:2966))
        (PORT datad (3505:3505:3505) (3698:3698:3698))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3272:3272:3272) (3394:3394:3394))
        (PORT datac (687:687:687) (682:682:682))
        (PORT datad (1087:1087:1087) (1080:1080:1080))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2144:2144:2144))
        (PORT datab (3542:3542:3542) (3746:3746:3746))
        (PORT datac (2853:2853:2853) (2967:2967:2967))
        (PORT datad (734:734:734) (726:726:726))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1819:1819:1819))
        (PORT datab (3543:3543:3543) (3747:3747:3747))
        (PORT datac (1774:1774:1774) (1823:1823:1823))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2533:2533:2533) (2498:2498:2498))
        (PORT datab (3536:3536:3536) (3739:3739:3739))
        (PORT datac (2851:2851:2851) (2965:2965:2965))
        (PORT datad (2281:2281:2281) (2147:2147:2147))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2135:2135:2135))
        (PORT datab (3532:3532:3532) (3735:3735:3735))
        (PORT datac (2225:2225:2225) (2098:2098:2098))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (421:421:421))
        (PORT datab (1493:1493:1493) (1577:1577:1577))
        (PORT datac (2216:2216:2216) (2300:2300:2300))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (782:782:782))
        (PORT datab (3537:3537:3537) (3740:3740:3740))
        (PORT datac (2852:2852:2852) (2965:2965:2965))
        (PORT datad (395:395:395) (394:394:394))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2889:2889:2889) (3011:3011:3011))
        (PORT datab (3535:3535:3535) (3738:3738:3738))
        (PORT datac (2161:2161:2161) (2127:2127:2127))
        (PORT datad (1492:1492:1492) (1521:1521:1521))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2220:2220:2220) (2304:2304:2304))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (801:801:801))
        (PORT datab (3531:3531:3531) (3734:3734:3734))
        (PORT datac (2850:2850:2850) (2963:2963:2963))
        (PORT datad (1299:1299:1299) (1261:1261:1261))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2876:2876:2876) (2956:2956:2956))
        (PORT datac (1057:1057:1057) (1040:1040:1040))
        (PORT datad (1059:1059:1059) (1045:1045:1045))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1089:1089:1089) (1067:1067:1067))
        (PORT datac (2219:2219:2219) (2303:2303:2303))
        (PORT datad (3501:3501:3501) (3693:3693:3693))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1455:1455:1455) (1545:1545:1545))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1295:1295:1295))
        (PORT datab (2593:2593:2593) (2672:2672:2672))
        (PORT datac (3892:3892:3892) (4124:4124:4124))
        (PORT datad (652:652:652) (627:627:627))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1339:1339:1339))
        (PORT datab (3935:3935:3935) (4170:4170:4170))
        (PORT datac (2135:2135:2135) (2081:2081:2081))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1258:1258:1258))
        (PORT datab (2594:2594:2594) (2672:2672:2672))
        (PORT datac (3891:3891:3891) (4123:4123:4123))
        (PORT datad (759:759:759) (754:754:754))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2066:2066:2066))
        (PORT datab (2590:2590:2590) (2667:2667:2667))
        (PORT datac (3897:3897:3897) (4130:4130:4130))
        (PORT datad (733:733:733) (725:725:725))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1122:1122:1122))
        (PORT datab (2589:2589:2589) (2666:2666:2666))
        (PORT datac (3897:3897:3897) (4130:4130:4130))
        (PORT datad (745:745:745) (737:737:737))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2866:2866:2866) (2968:2968:2968))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4136:4136:4136) (4370:4370:4370))
        (PORT datab (3589:3589:3589) (3784:3784:3784))
        (PORT datac (1939:1939:1939) (1913:1913:1913))
        (PORT datad (651:651:651) (626:626:626))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1111:1111:1111))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3542:3542:3542) (3744:3744:3744))
        (PORT datad (1482:1482:1482) (1426:1426:1426))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3740:3740:3740) (3956:3956:3956))
        (PORT datab (1436:1436:1436) (1480:1480:1480))
        (PORT datac (3593:3593:3593) (3794:3794:3794))
        (PORT datad (1867:1867:1867) (1837:1837:1837))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3650:3650:3650) (3846:3846:3846))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1862:1862:1862) (1833:1833:1833))
        (PORT datad (2292:2292:2292) (2161:2161:2161))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3649:3649:3649) (3845:3845:3845))
        (PORT datab (806:806:806) (800:800:800))
        (PORT datac (3703:3703:3703) (3910:3910:3910))
        (PORT datad (762:762:762) (758:758:758))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4512:4512:4512) (4799:4799:4799))
        (PORT datab (783:783:783) (774:774:774))
        (PORT datac (3108:3108:3108) (3254:3254:3254))
        (PORT datad (2432:2432:2432) (2411:2411:2411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1766:1766:1766) (1741:1741:1741))
        (PORT datac (3106:3106:3106) (3251:3251:3251))
        (PORT datad (2528:2528:2528) (2387:2387:2387))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4513:4513:4513) (4801:4801:4801))
        (PORT datab (1355:1355:1355) (1311:1311:1311))
        (PORT datac (3109:3109:3109) (3255:3255:3255))
        (PORT datad (1622:1622:1622) (1564:1564:1564))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4510:4510:4510) (4797:4797:4797))
        (PORT datab (955:955:955) (940:940:940))
        (PORT datac (3107:3107:3107) (3253:3253:3253))
        (PORT datad (729:729:729) (721:721:721))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3919:3919:3919) (4173:4173:4173))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4408:4408:4408) (4623:4623:4623))
        (PORT datab (3459:3459:3459) (3591:3591:3591))
        (PORT datac (754:754:754) (743:743:743))
        (PORT datad (2481:2481:2481) (2388:2388:2388))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (769:769:769))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3481:3481:3481) (3622:3622:3622))
        (PORT datad (740:740:740) (733:733:733))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3530:3530:3530) (3665:3665:3665))
        (PORT datab (784:784:784) (773:773:773))
        (PORT datac (4372:4372:4372) (4581:4581:4581))
        (PORT datad (2486:2486:2486) (2405:2405:2405))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4408:4408:4408) (4623:4623:4623))
        (PORT datab (3458:3458:3458) (3590:3590:3590))
        (PORT datac (717:717:717) (707:707:707))
        (PORT datad (924:924:924) (897:897:897))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4597:4597:4597) (4878:4878:4878))
        (PORT datab (1441:1441:1441) (1481:1481:1481))
        (PORT datac (3177:3177:3177) (3337:3337:3337))
        (PORT datad (2050:2050:2050) (2076:2076:2076))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1101:1101:1101) (1089:1089:1089))
        (PORT datac (3180:3180:3180) (3341:3341:3341))
        (PORT datad (1934:1934:1934) (1916:1916:1916))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4607:4607:4607) (4890:4890:4890))
        (PORT datab (3233:3233:3233) (3386:3386:3386))
        (PORT datac (2196:2196:2196) (2179:2179:2179))
        (PORT datad (1047:1047:1047) (1041:1041:1041))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3228:3228:3228) (3381:3381:3381))
        (PORT datac (1409:1409:1409) (1385:1385:1385))
        (PORT datad (1392:1392:1392) (1377:1377:1377))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4601:4601:4601) (4883:4883:4883))
        (PORT datab (3226:3226:3226) (3378:3378:3378))
        (PORT datac (2232:2232:2232) (2243:2243:2243))
        (PORT datad (2561:2561:2561) (2543:2543:2543))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4608:4608:4608) (4891:4891:4891))
        (PORT datab (3234:3234:3234) (3388:3388:3388))
        (PORT datac (2068:2068:2068) (2061:2061:2061))
        (PORT datad (2126:2126:2126) (2021:2021:2021))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4609:4609:4609) (4892:4892:4892))
        (PORT datab (1476:1476:1476) (1462:1462:1462))
        (PORT datac (3190:3190:3190) (3353:3353:3353))
        (PORT datad (2711:2711:2711) (2678:2678:2678))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4598:4598:4598) (4879:4879:4879))
        (PORT datab (1098:1098:1098) (1085:1085:1085))
        (PORT datac (3178:3178:3178) (3338:3338:3338))
        (PORT datad (1378:1378:1378) (1367:1367:1367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (4153:4153:4153) (4398:4398:4398))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3125:3125:3125) (3366:3366:3366))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (4119:4119:4119) (4363:4363:4363))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3076:3076:3076) (3321:3321:3321))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4848:4848:4848) (5127:5127:5127))
        (PORT datab (775:775:775) (764:764:764))
        (PORT datac (3136:3136:3136) (3293:3293:3293))
        (PORT datad (1055:1055:1055) (1042:1042:1042))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1072:1072:1072))
        (PORT datab (3171:3171:3171) (3330:3330:3330))
        (PORT datac (923:923:923) (904:904:904))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4848:4848:4848) (5127:5127:5127))
        (PORT datab (3176:3176:3176) (3336:3336:3336))
        (PORT datac (717:717:717) (708:708:708))
        (PORT datad (1069:1069:1069) (1062:1062:1062))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (414:414:414))
        (PORT datad (672:672:672) (655:655:655))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (337:337:337) (417:417:417))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (471:471:471))
        (PORT datad (636:636:636) (627:627:627))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1121:1121:1121))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1110:1110:1110) (1120:1120:1120))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (777:777:777) (807:807:807))
        (PORT datad (378:378:378) (384:384:384))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (801:801:801))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (774:774:774) (804:804:804))
        (PORT datad (640:640:640) (630:630:630))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (806:806:806))
        (PORT datad (403:403:403) (407:407:407))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1117:1117:1117) (1127:1127:1127))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (395:395:395))
        (PORT datad (722:722:722) (705:705:705))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (721:721:721) (704:704:704))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (301:301:301))
        (PORT datab (422:422:422) (442:442:442))
        (PORT datac (497:497:497) (560:560:560))
        (PORT datad (1078:1078:1078) (1121:1121:1121))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (454:454:454))
        (PORT datab (499:499:499) (563:563:563))
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (1077:1077:1077) (1119:1119:1119))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1309:1309:1309))
        (PORT datab (738:738:738) (724:724:724))
        (PORT datac (441:441:441) (454:454:454))
        (PORT datad (833:833:833) (894:894:894))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2600:2600:2600))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2101:2101:2101) (2090:2090:2090))
        (PORT ena (1676:1676:1676) (1609:1609:1609))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (755:755:755))
        (PORT datab (480:480:480) (486:486:486))
        (PORT datac (645:645:645) (636:636:636))
        (PORT datad (838:838:838) (900:900:900))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2601:2601:2601))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2101:2101:2101) (2090:2090:2090))
        (PORT ena (1912:1912:1912) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (561:561:561))
        (PORT datab (267:267:267) (304:304:304))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (781:781:781) (832:832:832))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2600:2600:2600))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2101:2101:2101) (2090:2090:2090))
        (PORT ena (1676:1676:1676) (1609:1609:1609))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datac (421:421:421) (424:424:424))
        (PORT datad (803:803:803) (853:853:853))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (314:314:314))
        (PORT datab (445:445:445) (505:505:505))
        (PORT datac (423:423:423) (438:438:438))
        (PORT datad (832:832:832) (893:893:893))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1649:1649:1649))
        (PORT datab (268:268:268) (306:306:306))
        (PORT datac (424:424:424) (438:438:438))
        (PORT datad (836:836:836) (898:898:898))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2576:2576:2576))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2100:2100:2100))
        (PORT ena (1944:1944:1944) (1858:1858:1858))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (PORT datab (1317:1317:1317) (1328:1328:1328))
        (PORT datac (731:731:731) (728:728:728))
        (PORT datad (754:754:754) (752:752:752))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2601:2601:2601))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2101:2101:2101) (2090:2090:2090))
        (PORT ena (1912:1912:1912) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2603:2603:2603))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2104:2104:2104) (2092:2092:2092))
        (PORT ena (1869:1869:1869) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (305:305:305))
        (PORT datab (252:252:252) (292:292:292))
        (PORT datac (745:745:745) (796:796:796))
        (PORT datad (1078:1078:1078) (1121:1121:1121))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2600:2600:2600))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2101:2101:2101) (2090:2090:2090))
        (PORT ena (1676:1676:1676) (1609:1609:1609))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1820:1820:1820))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (291:291:291) (382:382:382))
        (PORT datad (457:457:457) (507:507:507))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1694:1694:1694) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2221:2221:2221))
        (PORT asdata (1113:1113:1113) (1128:1128:1128))
        (PORT clrn (1185:1185:1185) (1122:1122:1122))
        (PORT ena (1127:1127:1127) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2214:2214:2214))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1435:1435:1435) (1380:1380:1380))
        (PORT ena (1405:1405:1405) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2221:2221:2221))
        (PORT asdata (1480:1480:1480) (1500:1500:1500))
        (PORT clrn (1185:1185:1185) (1122:1122:1122))
        (PORT ena (1127:1127:1127) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1694:1694:1694) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2646:2646:2646))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1435:1435:1435) (1380:1380:1380))
        (PORT ena (1374:1374:1374) (1330:1330:1330))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1185:1185:1185) (1122:1122:1122))
        (PORT ena (1127:1127:1127) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2214:2214:2214))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1435:1435:1435) (1380:1380:1380))
        (PORT ena (1405:1405:1405) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1128:1128:1128))
        (PORT datad (388:388:388) (387:387:387))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (394:394:394))
        (PORT datad (1069:1069:1069) (1083:1083:1083))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (263:263:263))
        (PORT datad (397:397:397) (408:408:408))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (804:804:804) (871:871:871))
        (PORT datac (763:763:763) (813:813:813))
        (PORT datad (771:771:771) (826:826:826))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (605:605:605))
        (PORT datab (521:521:521) (585:585:585))
        (PORT datac (522:522:522) (582:582:582))
        (PORT datad (755:755:755) (796:796:796))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (395:395:395) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (606:606:606))
        (PORT datab (519:519:519) (583:583:583))
        (PORT datac (527:527:527) (587:587:587))
        (PORT datad (751:751:751) (791:791:791))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (703:703:703))
        (PORT datad (1365:1365:1365) (1345:1345:1345))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (495:495:495))
        (PORT datab (371:371:371) (474:474:474))
        (PORT datac (515:515:515) (581:581:581))
        (PORT datad (338:338:338) (432:432:432))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (619:619:619) (600:600:600))
        (PORT datad (657:657:657) (642:642:642))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (482:482:482))
        (PORT datab (374:374:374) (478:478:478))
        (PORT datac (512:512:512) (578:578:578))
        (PORT datad (507:507:507) (564:564:564))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (682:682:682))
        (PORT datac (423:423:423) (429:429:429))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (622:622:622))
        (PORT datab (520:520:520) (574:574:574))
        (PORT datac (336:336:336) (438:438:438))
        (PORT datad (512:512:512) (569:569:569))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (489:489:489))
        (PORT datad (386:386:386) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (601:601:601))
        (PORT datab (513:513:513) (572:572:572))
        (PORT datac (721:721:721) (761:761:761))
        (PORT datad (513:513:513) (565:565:565))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (431:431:431) (440:440:440))
        (PORT datad (648:648:648) (637:637:637))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (482:482:482))
        (PORT datab (347:347:347) (439:439:439))
        (PORT datac (338:338:338) (440:440:440))
        (PORT datad (509:509:509) (566:566:566))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (633:633:633))
        (PORT datad (404:404:404) (412:412:412))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (481:481:481))
        (PORT datab (347:347:347) (439:439:439))
        (PORT datac (339:339:339) (447:447:447))
        (PORT datad (497:497:497) (553:553:553))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1036:1036:1036))
        (PORT datad (1505:1505:1505) (1451:1451:1451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (485:485:485))
        (PORT datab (346:346:346) (437:437:437))
        (PORT datac (339:339:339) (441:441:441))
        (PORT datad (341:341:341) (435:435:435))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (222:222:222) (262:262:262))
        (PORT datad (220:220:220) (252:252:252))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (307:307:307))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (825:825:825))
        (PORT datab (779:779:779) (804:804:804))
        (PORT datac (787:787:787) (822:822:822))
        (PORT datad (745:745:745) (785:785:785))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (437:437:437))
        (PORT datac (384:384:384) (394:394:394))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (795:795:795))
        (PORT datab (768:768:768) (815:815:815))
        (PORT datac (1012:1012:1012) (1042:1042:1042))
        (PORT datad (1007:1007:1007) (1038:1038:1038))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (789:789:789))
        (PORT datab (1026:1026:1026) (1040:1040:1040))
        (PORT datac (732:732:732) (756:756:756))
        (PORT datad (725:725:725) (766:766:766))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (651:651:651))
        (PORT datac (655:655:655) (633:633:633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (651:651:651))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datac (655:655:655) (633:633:633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (777:777:777))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (461:461:461) (514:514:514))
        (PORT datad (1009:1009:1009) (1023:1023:1023))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (756:756:756))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datad (455:455:455) (509:509:509))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (410:410:410))
        (PORT datab (313:313:313) (401:401:401))
        (PORT datad (958:958:958) (980:980:980))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (876:876:876))
        (PORT datab (803:803:803) (854:854:854))
        (PORT datac (778:778:778) (841:841:841))
        (PORT datad (755:755:755) (804:804:804))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (813:813:813) (866:866:866))
        (PORT datac (735:735:735) (735:735:735))
        (PORT datad (660:660:660) (658:658:658))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (345:345:345))
        (PORT datab (809:809:809) (858:858:858))
        (PORT datac (741:741:741) (804:804:804))
        (PORT datad (760:760:760) (809:809:809))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (339:339:339))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (698:698:698) (735:735:735))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (777:777:777) (796:796:796))
        (PORT datac (705:705:705) (711:711:711))
        (PORT datad (1029:1029:1029) (1035:1035:1035))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (756:756:756))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (987:987:987) (1015:1015:1015))
        (PORT datad (644:644:644) (636:636:636))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2234:2234:2234))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (825:825:825))
        (PORT datab (482:482:482) (543:543:543))
        (PORT datac (1072:1072:1072) (1103:1103:1103))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (754:754:754))
        (PORT datab (1306:1306:1306) (1330:1330:1330))
        (PORT datac (625:625:625) (602:602:602))
        (PORT datad (407:407:407) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (701:701:701))
        (PORT datab (1119:1119:1119) (1143:1143:1143))
        (PORT datac (758:758:758) (773:773:773))
        (PORT datad (743:743:743) (775:775:775))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (823:823:823))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (771:771:771) (815:815:815))
        (PORT datad (394:394:394) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2674:2674:2674))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (1110:1110:1110) (1132:1132:1132))
        (PORT datac (762:762:762) (778:778:778))
        (PORT datad (451:451:451) (503:503:503))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1114:1114:1114))
        (PORT datab (668:668:668) (654:654:654))
        (PORT datac (702:702:702) (707:707:707))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (829:829:829))
        (PORT datab (1111:1111:1111) (1134:1134:1134))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (773:773:773) (821:821:821))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2674:2674:2674))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (803:803:803) (830:830:830))
        (PORT datac (758:758:758) (773:773:773))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (822:822:822))
        (PORT datab (1123:1123:1123) (1149:1149:1149))
        (PORT datac (691:691:691) (711:711:711))
        (PORT datad (1375:1375:1375) (1392:1392:1392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (750:750:750) (780:780:780))
        (PORT datac (1068:1068:1068) (1098:1098:1098))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1041:1041:1041))
        (PORT datab (1120:1120:1120) (1145:1145:1145))
        (PORT datac (757:757:757) (772:772:772))
        (PORT datad (674:674:674) (705:705:705))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (706:706:706))
        (PORT datab (778:778:778) (797:797:797))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (723:723:723) (763:763:763))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2674:2674:2674))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (1112:1112:1112) (1134:1134:1134))
        (PORT datac (761:761:761) (777:777:777))
        (PORT datad (765:765:765) (814:814:814))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (625:625:625))
        (PORT datab (777:777:777) (796:796:796))
        (PORT datac (371:371:371) (387:387:387))
        (PORT datad (777:777:777) (829:829:829))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2674:2674:2674))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (866:866:866))
        (PORT datab (1108:1108:1108) (1130:1130:1130))
        (PORT datac (763:763:763) (779:779:779))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (791:791:791))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1076:1076:1076) (1107:1107:1107))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2674:2674:2674))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1770:1770:1770) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (826:826:826))
        (PORT datab (1117:1117:1117) (1141:1141:1141))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1554:1554:1554) (1542:1542:1542))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (808:808:808))
        (PORT datab (1113:1113:1113) (1136:1136:1136))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (830:830:830))
        (PORT datab (1109:1109:1109) (1131:1131:1131))
        (PORT datac (360:360:360) (368:368:368))
        (PORT datad (765:765:765) (811:811:811))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (827:827:827))
        (PORT datab (673:673:673) (719:719:719))
        (PORT datac (471:471:471) (519:519:519))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (876:876:876))
        (PORT datab (5129:5129:5129) (5508:5508:5508))
        (PORT datac (645:645:645) (623:623:623))
        (PORT datad (456:456:456) (506:506:506))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (880:880:880))
        (PORT datab (1355:1355:1355) (1371:1371:1371))
        (PORT datac (726:726:726) (736:736:736))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (305:305:305))
        (PORT datac (1879:1879:1879) (1879:1879:1879))
        (PORT datad (390:390:390) (401:401:401))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (298:298:298))
        (PORT datac (1881:1881:1881) (1882:1882:1882))
        (PORT datad (394:394:394) (407:407:407))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (1887:1887:1887) (1890:1890:1890))
        (PORT datad (657:657:657) (649:649:649))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (1886:1886:1886) (1889:1889:1889))
        (PORT datad (401:401:401) (408:408:408))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (305:305:305))
        (PORT datac (1885:1885:1885) (1888:1888:1888))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (324:324:324))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (1880:1880:1880) (1870:1870:1870))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datac (422:422:422) (437:437:437))
        (PORT datad (1872:1872:1872) (1861:1861:1861))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (303:303:303))
        (PORT datac (423:423:423) (437:437:437))
        (PORT datad (1873:1873:1873) (1862:1862:1862))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (314:314:314))
        (PORT datac (1888:1888:1888) (1891:1891:1891))
        (PORT datad (695:695:695) (675:675:675))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (307:307:307))
        (PORT datac (1881:1881:1881) (1882:1882:1882))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (876:876:876) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (704:704:704))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (494:494:494) (556:556:556))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (737:737:737))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (738:738:738))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (486:486:486))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (751:751:751))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1918:1918:1918))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1572:1572:1572) (1644:1644:1644))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1734:1734:1734))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4748:4748:4748) (5086:5086:5086))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4604:4604:4604) (4583:4583:4583))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1594:1594:1594) (1615:1615:1615))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5921:5921:5921) (5935:5935:5935))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1032:1032:1032) (1006:1006:1006))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1312:1312:1312) (1280:1280:1280))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2631:2631:2631) (2580:2580:2580))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2596:2596:2596) (2653:2653:2653))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1974:1974:1974) (1935:1935:1935))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (990:990:990))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (711:711:711) (694:694:694))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1032:1032:1032) (1006:1006:1006))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (669:669:669) (650:650:650))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (368:368:368) (355:355:355))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (961:961:961) (1001:1001:1001))
        (IOPATH i o (4211:4211:4211) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (672:672:672) (653:653:653))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (719:719:719) (686:686:686))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (368:368:368) (354:354:354))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (365:365:365) (350:350:350))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (555:555:555))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (666:666:666) (645:645:645))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (660:660:660) (679:679:679))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1566:1566:1566) (1538:1538:1538))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2195:2195:2195) (2154:2154:2154))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1335:1335:1335) (1344:1344:1344))
        (IOPATH i o (4885:4885:4885) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1096:1096:1096) (1037:1037:1037))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (937:937:937) (912:912:912))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (985:985:985) (958:958:958))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (947:947:947) (972:972:972))
        (IOPATH i o (2676:2676:2676) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1624:1624:1624) (1640:1640:1640))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1814:1814:1814) (1803:1803:1803))
        (IOPATH i o (2851:2851:2851) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1411:1411:1411) (1355:1355:1355))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1411:1411:1411) (1355:1355:1355))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4908:4908:4908) (4558:4558:4558))
        (IOPATH i o (2676:2676:2676) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4908:4908:4908) (4558:4558:4558))
        (IOPATH i o (2656:2656:2656) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4567:4567:4567) (4915:4915:4915))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4915:4915:4915) (4567:4567:4567))
        (IOPATH i o (2676:2676:2676) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4923:4923:4923) (4575:4575:4575))
        (IOPATH i o (2716:2716:2716) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4884:4884:4884) (5232:5232:5232))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_EN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (980:980:980) (999:999:999))
        (IOPATH i o (2848:2848:2848) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_RS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (834:834:834))
        (IOPATH i o (2868:2868:2868) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6059:6059:6059) (6114:6114:6114))
        (IOPATH i o (2898:2898:2898) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_XCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1871:1871:1871) (1856:1856:1856))
        (IOPATH i o (2802:2802:2802) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5823:5823:5823) (5761:5761:5761))
        (IOPATH i o (2841:2841:2841) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (758:758:758) (794:794:794))
        (IOPATH i o (2858:2858:2858) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (751:751:751) (786:786:786))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (775:775:775) (811:811:811))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (746:746:746) (780:780:780))
        (IOPATH i o (2838:2838:2838) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1138:1138:1138) (1165:1165:1165))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1143:1143:1143) (1176:1176:1176))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (796:796:796) (836:836:836))
        (IOPATH i o (2858:2858:2858) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (649:649:649) (648:648:648))
        (IOPATH i o (4793:4793:4793) (4398:4398:4398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_ADCLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6380:6380:6380) (6285:6285:6285))
        (IOPATH i o (2888:2888:2888) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_BCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1869:1869:1869) (1851:1851:1851))
        (IOPATH i o (2802:2802:2802) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6008:6008:6008) (5917:5917:5917))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5206:5206:5206) (5202:5202:5202))
        (IOPATH i o (2726:2726:2726) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (768:768:768))
        (PORT datab (721:721:721) (753:753:753))
        (PORT datac (681:681:681) (716:716:716))
        (PORT datad (507:507:507) (570:570:570))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (603:603:603))
        (PORT datab (293:293:293) (346:346:346))
        (PORT datac (286:286:286) (384:384:384))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[6\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[7\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[11\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[13\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[15\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT sclr (1326:1326:1326) (1363:1363:1363))
        (PORT ena (1122:1122:1122) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (849:849:849))
        (PORT datab (808:808:808) (847:847:847))
        (PORT datac (770:770:770) (817:817:817))
        (PORT datad (757:757:757) (789:789:789))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7094:7094:7094) (6565:6565:6565))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT ena (1409:1409:1409) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (905:905:905))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (733:733:733) (730:730:730))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (389:389:389))
        (PORT datab (323:323:323) (422:422:422))
        (PORT datac (722:722:722) (728:728:728))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datab (543:543:543) (621:621:621))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7266:7266:7266) (6764:6764:6764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7266:7266:7266) (6764:6764:6764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (604:604:604))
        (PORT datab (294:294:294) (346:346:346))
        (PORT datac (287:287:287) (384:384:384))
        (PORT datad (503:503:503) (572:572:572))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (769:769:769))
        (PORT datab (549:549:549) (608:608:608))
        (PORT datac (474:474:474) (542:542:542))
        (PORT datad (508:508:508) (571:571:571))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7054:7054:7054) (6526:6526:6526))
        (PORT ena (1098:1098:1098) (1061:1061:1061))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (883:883:883))
        (PORT datab (821:821:821) (876:876:876))
        (PORT datac (736:736:736) (800:800:800))
        (PORT datad (735:735:735) (770:770:770))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (833:833:833))
        (PORT datab (814:814:814) (868:868:868))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (600:600:600))
        (PORT datab (293:293:293) (346:346:346))
        (PORT datac (284:284:284) (381:381:381))
        (PORT datad (506:506:506) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux47\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (800:800:800))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datac (770:770:770) (825:825:825))
        (PORT datad (728:728:728) (763:763:763))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux47\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (835:835:835))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (781:781:781) (824:824:824))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (803:803:803))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datac (777:777:777) (834:834:834))
        (PORT datad (732:732:732) (767:767:767))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux46\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (830:830:830))
        (PORT datab (811:811:811) (865:865:865))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (232:232:232) (266:266:266))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (769:769:769))
        (PORT datab (548:548:548) (607:607:607))
        (PORT datac (473:473:473) (540:540:540))
        (PORT datad (505:505:505) (567:567:567))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux45\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (832:832:832))
        (PORT datab (814:814:814) (867:867:867))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (768:768:768))
        (PORT datab (549:549:549) (609:609:609))
        (PORT datac (475:475:475) (543:543:543))
        (PORT datad (510:510:510) (573:573:573))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (714:714:714))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (836:836:836))
        (PORT datab (448:448:448) (452:452:452))
        (PORT datac (697:697:697) (756:756:756))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (804:804:804))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datac (780:780:780) (837:837:837))
        (PORT datad (734:734:734) (769:769:769))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux43\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (837:837:837))
        (PORT datab (818:818:818) (873:873:873))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux42\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (804:804:804))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datac (779:779:779) (836:836:836))
        (PORT datad (733:733:733) (768:768:768))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (828:828:828))
        (PORT datab (810:810:810) (863:863:863))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (233:233:233) (267:267:267))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (880:880:880))
        (PORT datab (767:767:767) (810:810:810))
        (PORT datac (718:718:718) (789:789:789))
        (PORT datad (784:784:784) (827:827:827))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (838:838:838))
        (PORT datac (694:694:694) (753:753:753))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (550:550:550))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (374:374:374))
        (PORT datad (1062:1062:1062) (1075:1075:1075))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (379:379:379))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (677:677:677) (675:675:675))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (986:986:986))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1663:1663:1663) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (549:549:549))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (1064:1064:1064) (1077:1077:1077))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (518:518:518))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1122:1122:1122))
        (PORT datad (364:364:364) (365:365:365))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (519:519:519))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1126:1126:1126))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (504:504:504))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (849:849:849))
        (PORT datac (412:412:412) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (569:569:569))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1115:1115:1115) (1125:1125:1125))
        (PORT datad (367:367:367) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (569:569:569))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (377:377:377))
        (PORT datad (1063:1063:1063) (1076:1076:1076))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (538:538:538))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (540:540:540))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (554:554:554))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (533:533:533))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (553:553:553))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (406:406:406))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (526:526:526))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (412:412:412))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (528:528:528))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (474:474:474))
        (PORT datac (372:372:372) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (555:555:555))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (411:411:411))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (530:530:530))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (422:422:422))
        (PORT datad (376:376:376) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (510:510:510))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (459:459:459))
        (PORT datac (407:407:407) (415:415:415))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (476:476:476))
        (PORT datac (409:409:409) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (472:472:472))
        (PORT datac (373:373:373) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (768:768:768) (748:748:748))
        (PORT datad (388:388:388) (386:386:386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (373:373:373))
        (PORT datad (717:717:717) (699:699:699))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (469:469:469))
        (PORT datac (408:408:408) (417:417:417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (823:823:823))
        (PORT datab (720:720:720) (761:761:761))
        (PORT datac (721:721:721) (768:768:768))
        (PORT datad (699:699:699) (734:734:734))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (924:924:924))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (375:375:375) (368:368:368))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|resetAdc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1165:1165:1165) (1166:1166:1166))
        (PORT clrn (2172:2172:2172) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1024:1024:1024))
        (PORT datac (785:785:785) (800:800:800))
        (PORT datad (1015:1015:1015) (1098:1098:1098))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1021:1021:1021))
        (PORT datab (832:832:832) (842:842:842))
        (PORT datad (1016:1016:1016) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2684:2684:2684))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLRSelect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2684:2684:2684))
        (PORT asdata (702:702:702) (786:786:786))
        (PORT clrn (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.resetState\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2590:2590:2590))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2243:2243:2243) (2302:2302:2302))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (514:514:514))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2082:2082:2082))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2102:2102:2102) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (570:570:570))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2082:2082:2082))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2102:2102:2102) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (496:496:496))
        (PORT datad (499:499:499) (556:556:556))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2082:2082:2082))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2102:2102:2102) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (491:491:491))
        (PORT datab (525:525:525) (579:579:579))
        (PORT datad (501:501:501) (558:558:558))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2082:2082:2082))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2102:2102:2102) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (486:486:486))
        (PORT datab (376:376:376) (481:481:481))
        (PORT datac (513:513:513) (578:578:578))
        (PORT datad (342:342:342) (437:437:437))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (533:533:533))
        (PORT datab (2108:2108:2108) (2143:2143:2143))
        (PORT datad (714:714:714) (715:715:715))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.checkAcknowledge\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2022:2022:2022) (2039:2039:2039))
        (PORT datac (290:290:290) (382:382:382))
        (PORT datad (483:483:483) (536:536:536))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (466:466:466))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (693:693:693) (692:692:692))
        (PORT datad (484:484:484) (536:536:536))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (763:763:763) (813:813:813))
        (PORT datad (771:771:771) (826:826:826))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (433:433:433))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (795:795:795) (858:858:858))
        (PORT datad (770:770:770) (829:829:829))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (271:271:271) (310:310:310))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (767:767:767) (825:825:825))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2562:2562:2562))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2101:2101:2101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (896:896:896))
        (PORT datac (758:758:758) (807:807:807))
        (PORT datad (767:767:767) (821:821:821))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (896:896:896))
        (PORT datab (801:801:801) (868:868:868))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (784:784:784) (840:840:840))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (896:896:896))
        (PORT datab (802:802:802) (868:868:868))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (785:785:785) (841:841:841))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (903:903:903))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2562:2562:2562))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2101:2101:2101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|nextState\.turnOffi2cControl\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (530:530:530))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|nextState\.turnOffi2cControl\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (563:563:563))
        (PORT datab (525:525:525) (570:570:570))
        (PORT datac (435:435:435) (487:487:487))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.turnOffi2cControl\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1761:1761:1761) (1787:1787:1787))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1651:1651:1651))
        (PORT datab (292:292:292) (377:377:377))
        (PORT datac (1493:1493:1493) (1573:1573:1573))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.transmit\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (588:588:588))
        (PORT datab (2025:2025:2025) (2041:2041:2041))
        (PORT datac (692:692:692) (691:691:691))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (423:423:423))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (839:839:839))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1142:1142:1142))
        (PORT datab (1782:1782:1782) (1811:1811:1811))
        (PORT datac (701:701:701) (751:751:751))
        (PORT datad (932:932:932) (959:959:959))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (602:602:602))
        (PORT datab (512:512:512) (570:570:570))
        (PORT datac (720:720:720) (760:760:760))
        (PORT datad (513:513:513) (566:566:566))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (296:296:296))
        (PORT datac (220:220:220) (261:261:261))
        (PORT datad (1879:1879:1879) (1869:1869:1869))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (251:251:251) (292:292:292))
        (PORT datac (220:220:220) (260:260:260))
        (PORT datad (803:803:803) (853:853:853))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1381:1381:1381))
        (PORT datac (1320:1320:1320) (1326:1326:1326))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1385:1385:1385))
        (PORT datab (1494:1494:1494) (1510:1510:1510))
        (PORT datac (1314:1314:1314) (1320:1320:1320))
        (PORT datad (799:799:799) (851:851:851))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (601:601:601))
        (PORT datab (515:515:515) (573:573:573))
        (PORT datac (722:722:722) (762:762:762))
        (PORT datad (513:513:513) (565:565:565))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (1878:1878:1878) (1867:1867:1867))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (558:558:558))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (232:232:232) (267:267:267))
        (PORT datad (802:802:802) (852:852:852))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1383:1383:1383))
        (PORT datab (690:690:690) (729:729:729))
        (PORT datac (1317:1317:1317) (1323:1323:1323))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (900:900:900))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1705:1705:1705))
        (PORT datab (746:746:746) (744:744:744))
        (PORT datac (1045:1045:1045) (1069:1069:1069))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1948:1948:1948) (1950:1950:1950))
        (PORT datad (618:618:618) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SDO_REG\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2580:2580:2580))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4114:4114:4114) (4445:4445:4445))
        (PORT datab (4039:4039:4039) (4357:4357:4357))
        (PORT datac (4070:4070:4070) (4393:4393:4393))
        (PORT datad (4199:4199:4199) (4519:4519:4519))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4501:4501:4501) (4844:4844:4844))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4115:4115:4115) (4446:4446:4446))
        (PORT datab (4046:4046:4046) (4365:4365:4365))
        (PORT datac (4063:4063:4063) (4385:4385:4385))
        (PORT datad (4198:4198:4198) (4518:4518:4518))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4497:4497:4497) (4839:4839:4839))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4115:4115:4115) (4446:4446:4446))
        (PORT datab (4048:4048:4048) (4366:4366:4366))
        (PORT datac (4061:4061:4061) (4384:4384:4384))
        (PORT datad (4198:4198:4198) (4518:4518:4518))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4503:4503:4503) (4847:4847:4847))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4115:4115:4115) (4446:4446:4446))
        (PORT datab (4045:4045:4045) (4364:4364:4364))
        (PORT datac (4064:4064:4064) (4387:4387:4387))
        (PORT datad (4198:4198:4198) (4518:4518:4518))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4498:4498:4498) (4841:4841:4841))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4115:4115:4115) (4446:4446:4446))
        (PORT datab (4049:4049:4049) (4368:4368:4368))
        (PORT datac (4060:4060:4060) (4382:4382:4382))
        (PORT datad (4198:4198:4198) (4518:4518:4518))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4496:4496:4496) (4838:4838:4838))
        (PORT datad (209:209:209) (233:233:233))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4114:4114:4114) (4445:4445:4445))
        (PORT datab (4043:4043:4043) (4361:4361:4361))
        (PORT datac (4066:4066:4066) (4389:4389:4389))
        (PORT datad (4199:4199:4199) (4519:4519:4519))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4502:4502:4502) (4845:4845:4845))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4114:4114:4114) (4445:4445:4445))
        (PORT datab (4041:4041:4041) (4358:4358:4358))
        (PORT datac (4068:4068:4068) (4392:4392:4392))
        (PORT datad (4199:4199:4199) (4519:4519:4519))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (4499:4499:4499) (4842:4842:4842))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3852:3852:3852) (4135:4135:4135))
        (PORT datab (3831:3831:3831) (4095:4095:4095))
        (PORT datac (3496:3496:3496) (3766:3766:3766))
        (PORT datad (4016:4016:4016) (4296:4296:4296))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3499:3499:3499) (3768:3768:3768))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3854:3854:3854) (4136:4136:4136))
        (PORT datab (3830:3830:3830) (4093:4093:4093))
        (PORT datac (3496:3496:3496) (3766:3766:3766))
        (PORT datad (4017:4017:4017) (4297:4297:4297))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3495:3495:3495) (3764:3764:3764))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3845:3845:3845) (4126:4126:4126))
        (PORT datab (3837:3837:3837) (4102:4102:4102))
        (PORT datac (3492:3492:3492) (3761:3761:3761))
        (PORT datad (4010:4010:4010) (4290:4290:4290))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3501:3501:3501) (3770:3770:3770))
        (PORT datad (209:209:209) (233:233:233))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3849:3849:3849) (4130:4130:4130))
        (PORT datab (3834:3834:3834) (4098:4098:4098))
        (PORT datac (3494:3494:3494) (3764:3764:3764))
        (PORT datad (4013:4013:4013) (4293:4293:4293))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3494:3494:3494) (3762:3762:3762))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3855:3855:3855) (4138:4138:4138))
        (PORT datab (3829:3829:3829) (4092:4092:4092))
        (PORT datac (3497:3497:3497) (3767:3767:3767))
        (PORT datad (4018:4018:4018) (4298:4298:4298))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3502:3502:3502) (3772:3772:3772))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3851:3851:3851) (4133:4133:4133))
        (PORT datab (3832:3832:3832) (4096:4096:4096))
        (PORT datac (3495:3495:3495) (3765:3765:3765))
        (PORT datad (4015:4015:4015) (4295:4295:4295))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3498:3498:3498) (3767:3767:3767))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3848:3848:3848) (4129:4129:4129))
        (PORT datab (3835:3835:3835) (4099:4099:4099))
        (PORT datac (3493:3493:3493) (3763:3763:3763))
        (PORT datad (4012:4012:4012) (4292:4292:4292))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (3491:3491:3491) (3759:3759:3759))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3851:3851:3851) (4147:4147:4147))
        (PORT datab (3156:3156:3156) (3442:3442:3442))
        (PORT datac (3635:3635:3635) (3910:3910:3910))
        (PORT datad (4119:4119:4119) (4365:4365:4365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3180:3180:3180) (3459:3459:3459))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3850:3850:3850) (4146:4146:4146))
        (PORT datab (3156:3156:3156) (3443:3443:3443))
        (PORT datac (3636:3636:3636) (3912:3912:3912))
        (PORT datad (4119:4119:4119) (4365:4365:4365))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3178:3178:3178) (3456:3456:3456))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3850:3850:3850) (4145:4145:4145))
        (PORT datab (3157:3157:3157) (3443:3443:3443))
        (PORT datac (3637:3637:3637) (3913:3913:3913))
        (PORT datad (4119:4119:4119) (4365:4365:4365))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3182:3182:3182) (3460:3460:3460))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3853:3853:3853) (4149:4149:4149))
        (PORT datab (3153:3153:3153) (3439:3439:3439))
        (PORT datac (3629:3629:3629) (3904:3904:3904))
        (PORT datad (4120:4120:4120) (4366:4366:4366))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3174:3174:3174) (3451:3451:3451))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3852:3852:3852) (4148:4148:4148))
        (PORT datab (3155:3155:3155) (3441:3441:3441))
        (PORT datac (3633:3633:3633) (3908:3908:3908))
        (PORT datad (4119:4119:4119) (4366:4366:4366))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3184:3184:3184) (3464:3464:3464))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3849:3849:3849) (4145:4145:4145))
        (PORT datab (3157:3157:3157) (3444:3444:3444))
        (PORT datac (3639:3639:3639) (3914:3914:3914))
        (PORT datad (4118:4118:4118) (4365:4365:4365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3176:3176:3176) (3454:3454:3454))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3852:3852:3852) (4148:4148:4148))
        (PORT datab (3154:3154:3154) (3440:3440:3440))
        (PORT datac (3631:3631:3631) (3906:3906:3906))
        (PORT datad (4119:4119:4119) (4366:4366:4366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (276:276:276))
        (PORT datac (3183:3183:3183) (3462:3462:3462))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3434:3434:3434) (3718:3718:3718))
        (PORT datab (3460:3460:3460) (3717:3717:3717))
        (PORT datac (3741:3741:3741) (3995:3995:3995))
        (PORT datad (3437:3437:3437) (3683:3683:3683))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3824:3824:3824) (4137:4137:4137))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3437:3437:3437) (3722:3722:3722))
        (PORT datab (3454:3454:3454) (3709:3709:3709))
        (PORT datac (3747:3747:3747) (4002:4002:4002))
        (PORT datad (3436:3436:3436) (3682:3682:3682))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3823:3823:3823) (4136:4136:4136))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3436:3436:3436) (3720:3720:3720))
        (PORT datab (3456:3456:3456) (3712:3712:3712))
        (PORT datac (3745:3745:3745) (4000:4000:4000))
        (PORT datad (3436:3436:3436) (3682:3682:3682))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3819:3819:3819) (4132:4132:4132))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3436:3436:3436) (3720:3720:3720))
        (PORT datab (3458:3458:3458) (3714:3714:3714))
        (PORT datac (3744:3744:3744) (3998:3998:3998))
        (PORT datad (3436:3436:3436) (3682:3682:3682))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3820:3820:3820) (4133:4133:4133))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3435:3435:3435) (3719:3719:3719))
        (PORT datab (3459:3459:3459) (3715:3715:3715))
        (PORT datac (3742:3742:3742) (3997:3997:3997))
        (PORT datad (3436:3436:3436) (3682:3682:3682))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3822:3822:3822) (4135:4135:4135))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3439:3439:3439) (3724:3724:3724))
        (PORT datab (3450:3450:3450) (3704:3704:3704))
        (PORT datac (3751:3751:3751) (4007:4007:4007))
        (PORT datad (3435:3435:3435) (3681:3681:3681))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3821:3821:3821) (4134:4134:4134))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3438:3438:3438) (3723:3723:3723))
        (PORT datab (3451:3451:3451) (3706:3706:3706))
        (PORT datac (3750:3750:3750) (4005:4005:4005))
        (PORT datad (3435:3435:3435) (3681:3681:3681))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (277:277:277))
        (PORT datac (3819:3819:3819) (4132:4132:4132))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\in_hex4\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3950:3950:3950) (4253:4253:4253))
        (PORT datad (3735:3735:3735) (4022:4022:4022))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (425:425:425))
        (PORT datad (284:284:284) (369:369:369))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datad (310:310:310) (402:402:402))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (429:429:429))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datad (291:291:291) (377:377:377))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (688:688:688))
        (PORT datab (346:346:346) (448:448:448))
        (PORT datad (286:286:286) (372:372:372))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (790:790:790))
        (PORT datad (287:287:287) (379:379:379))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|LCD_EN\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (789:789:789))
        (PORT datab (319:319:319) (413:413:413))
        (PORT datad (288:288:288) (379:379:379))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|LCD_EN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7026:7026:7026) (6528:6528:6528))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (799:799:799))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datac (769:769:769) (823:823:823))
        (PORT datad (727:727:727) (762:762:762))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux40\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (831:831:831))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (778:778:778) (820:820:820))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_RS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (7255:7255:7255) (6760:6760:6760))
        (PORT ena (1148:1148:1148) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\AUD_ADCDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adcdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (5432:5432:5432) (5819:5819:5819))
        (PORT clrn (2172:2172:2172) (2158:2158:2158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (624:624:624))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (591:591:591))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2676:2676:2676))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1596:1596:1596) (1504:1504:1504))
        (PORT sclr (1338:1338:1338) (1390:1390:1390))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2663:2663:2663))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1643:1643:1643) (1558:1558:1558))
        (PORT sclr (1334:1334:1334) (1386:1386:1386))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (985:985:985) (1063:1063:1063))
        (PORT datad (744:744:744) (789:789:789))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (760:760:760))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (990:990:990) (1055:1055:1055))
        (PORT datad (410:410:410) (427:427:427))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (259:259:259) (344:344:344))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (922:922:922))
        (PORT datac (948:948:948) (977:977:977))
        (PORT datad (1014:1014:1014) (1098:1098:1098))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (933:933:933))
        (PORT datab (1140:1140:1140) (1147:1147:1147))
        (PORT datad (714:714:714) (716:716:716))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT asdata (661:661:661) (737:737:737))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (732:732:732))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (510:510:510))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT asdata (838:838:838) (893:893:893))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (722:722:722) (745:745:745))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT asdata (843:843:843) (902:902:902))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (533:533:533))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1162:1162:1162) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1162:1162:1162) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (524:524:524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (728:728:728) (757:757:757))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (PORT ena (1134:1134:1134) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (720:720:720))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1162:1162:1162) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (898:898:898))
        (PORT datab (1144:1144:1144) (1151:1151:1151))
        (PORT datac (831:831:831) (888:888:888))
        (PORT datad (716:716:716) (718:718:718))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2520:2520:2520) (2543:2543:2543))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1089:1089:1089))
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (995:995:995) (1028:1028:1028))
        (PORT datac (294:294:294) (383:383:383))
        (PORT datad (846:846:846) (897:897:897))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|RL_DATA_OUT_VALID\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2684:2684:2684))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (745:745:745))
        (PORT datad (486:486:486) (541:541:541))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4930:4930:4930) (5289:5289:5289))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1089:1089:1089))
        (PORT datab (324:324:324) (417:417:417))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1090:1090:1090))
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1091:1091:1091))
        (PORT datab (481:481:481) (545:545:545))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1091:1091:1091))
        (PORT datab (323:323:323) (415:415:415))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1093:1093:1093))
        (PORT datab (321:321:321) (410:410:410))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1094:1094:1094))
        (PORT datab (501:501:501) (575:575:575))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (728:728:728))
        (PORT datab (321:321:321) (410:410:410))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (727:727:727))
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (726:726:726))
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (725:725:725))
        (PORT datab (324:324:324) (415:415:415))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (435:435:435))
        (PORT datab (693:693:693) (697:697:697))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1901:1901:1901))
        (PORT datab (798:798:798) (825:825:825))
        (PORT datac (696:696:696) (727:727:727))
        (PORT datad (712:712:712) (740:740:740))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4982:4982:4982) (5342:5342:5342))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4881:4881:4881) (5191:5191:5191))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (PORT datab (692:692:692) (697:697:697))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (795:795:795))
        (PORT datab (532:532:532) (585:585:585))
        (PORT datac (475:475:475) (536:536:536))
        (PORT datad (704:704:704) (740:740:740))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2544:2544:2544))
        (PORT asdata (4550:4550:4550) (4860:4860:4860))
        (PORT ena (1173:1173:1173) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (5030:5030:5030) (5398:5398:5398))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (770:770:770))
        (PORT datab (754:754:754) (798:798:798))
        (PORT datac (757:757:757) (796:796:796))
        (PORT datad (685:685:685) (731:731:731))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4955:4955:4955) (5289:5289:5289))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (5015:5015:5015) (5383:5383:5383))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4737:4737:4737) (5081:5081:5081))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (781:781:781))
        (PORT datab (1060:1060:1060) (1100:1100:1100))
        (PORT datac (694:694:694) (732:732:732))
        (PORT datad (712:712:712) (745:745:745))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (5233:5233:5233) (5557:5557:5557))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4920:4920:4920) (5266:5266:5266))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (766:766:766))
        (PORT datab (1347:1347:1347) (1379:1379:1379))
        (PORT datac (1054:1054:1054) (1092:1092:1092))
        (PORT datad (738:738:738) (763:763:763))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2544:2544:2544))
        (PORT asdata (4589:4589:4589) (4913:4913:4913))
        (PORT ena (1173:1173:1173) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4496:4496:4496) (4807:4807:4807))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2544:2544:2544))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1173:1173:1173) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (800:800:800))
        (PORT datab (1059:1059:1059) (1101:1101:1101))
        (PORT datac (718:718:718) (748:748:748))
        (PORT datad (1009:1009:1009) (1048:1048:1048))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (766:766:766))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (491:491:491) (546:546:546))
        (PORT datad (981:981:981) (961:961:961))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (637:637:637))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2589:2589:2589))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4940:4940:4940) (5304:5304:5304))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (5009:5009:5009) (5372:5372:5372))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (5229:5229:5229) (5554:5554:5554))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2545:2545:2545))
        (PORT asdata (4587:4587:4587) (4914:4914:4914))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (863:863:863))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (340:340:340))
        (PORT datab (743:743:743) (777:777:777))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (866:866:866))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (872:872:872))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (846:846:846))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (723:723:723))
        (PORT datab (326:326:326) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (863:863:863))
        (PORT datab (491:491:491) (560:560:560))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (529:529:529) (580:580:580))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (569:569:569))
        (PORT datab (395:395:395) (409:409:409))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (765:765:765))
        (PORT datab (441:441:441) (443:443:443))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (741:741:741))
        (PORT datab (395:395:395) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (779:779:779))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (446:446:446))
        (PORT datab (486:486:486) (551:551:551))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (620:620:620))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (661:661:661))
        (PORT datab (1655:1655:1655) (1626:1626:1626))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1221:1221:1221))
        (PORT datab (1155:1155:1155) (1197:1197:1197))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (598:598:598))
        (PORT datab (622:622:622) (610:610:610))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (559:559:559))
        (PORT datab (393:393:393) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (764:764:764))
        (PORT datab (628:628:628) (615:615:615))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (680:680:680))
        (PORT datab (518:518:518) (583:583:583))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (895:895:895))
        (PORT datab (531:531:531) (580:580:580))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (530:530:530) (579:579:579))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (813:813:813))
        (PORT datad (374:374:374) (366:366:366))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (626:626:626))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (686:686:686) (675:675:675))
        (PORT datad (722:722:722) (712:712:712))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2589:2589:2589))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|read_fifo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (690:690:690))
        (PORT datad (677:677:677) (710:710:710))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|read_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1228:1228:1228) (1250:1250:1250))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (720:720:720))
        (PORT datab (532:532:532) (583:583:583))
        (PORT datac (1722:1722:1722) (1779:1779:1779))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (521:521:521) (577:577:577))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (616:616:616))
        (PORT datab (500:500:500) (558:558:558))
        (PORT datac (458:458:458) (519:519:519))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (692:692:692))
        (PORT datab (699:699:699) (707:707:707))
        (PORT datac (397:397:397) (402:402:402))
        (PORT datad (392:392:392) (394:394:394))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (562:562:562))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (681:681:681) (691:691:691))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (296:296:296) (385:385:385))
        (PORT datad (1020:1020:1020) (1001:1001:1001))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (686:686:686) (675:675:675))
        (PORT datad (722:722:722) (712:712:712))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_Read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2589:2589:2589))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (644:644:644) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2589:2589:2589))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|write_fifo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (669:669:669) (703:703:703))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|write_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1228:1228:1228) (1250:1250:1250))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2043:2043:2043) (2084:2084:2084))
        (PORT datad (731:731:731) (773:773:773))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (530:530:530) (581:581:581))
        (PORT datac (398:398:398) (414:414:414))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (561:561:561))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (431:431:431))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (297:297:297) (378:378:378))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (750:750:750))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (723:723:723) (719:719:719))
        (PORT datad (363:363:363) (365:365:365))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2126:2126:2126))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (707:707:707) (745:745:745))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (2039:2039:2039) (2079:2079:2079))
        (PORT datad (727:727:727) (769:769:769))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (575:575:575))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (531:531:531))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (452:452:452))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (447:447:447))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (573:573:573) (670:670:670))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (1132:1132:1132) (1150:1150:1150))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3756w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (604:604:604))
        (PORT datac (519:519:519) (588:588:588))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (2040:2040:2040) (2081:2081:2081))
        (PORT datad (705:705:705) (741:741:741))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1783:1783:1783) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1777:1777:1777))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2215:2215:2215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2575:2575:2575))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7375:7375:7375) (7507:7507:7507))
        (PORT d[1] (5194:5194:5194) (5419:5419:5419))
        (PORT d[2] (3867:3867:3867) (4078:4078:4078))
        (PORT d[3] (4694:4694:4694) (4952:4952:4952))
        (PORT d[4] (5463:5463:5463) (5705:5705:5705))
        (PORT d[5] (5636:5636:5636) (5841:5841:5841))
        (PORT d[6] (6759:6759:6759) (6834:6834:6834))
        (PORT d[7] (5962:5962:5962) (6018:6018:6018))
        (PORT d[8] (7444:7444:7444) (7549:7549:7549))
        (PORT d[9] (4452:4452:4452) (4734:4734:4734))
        (PORT d[10] (5214:5214:5214) (5525:5525:5525))
        (PORT d[11] (3607:3607:3607) (3886:3886:3886))
        (PORT d[12] (4091:4091:4091) (4424:4424:4424))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5437:5437:5437))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (5868:5868:5868) (6068:6068:6068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5444:5444:5444))
        (PORT d[1] (3615:3615:3615) (3738:3738:3738))
        (PORT d[2] (2832:2832:2832) (2981:2981:2981))
        (PORT d[3] (4815:4815:4815) (4859:4859:4859))
        (PORT d[4] (5354:5354:5354) (5474:5474:5474))
        (PORT d[5] (5418:5418:5418) (5573:5573:5573))
        (PORT d[6] (4431:4431:4431) (4650:4650:4650))
        (PORT d[7] (3588:3588:3588) (3682:3682:3682))
        (PORT d[8] (5135:5135:5135) (5088:5088:5088))
        (PORT d[9] (6574:6574:6574) (6652:6652:6652))
        (PORT d[10] (4602:4602:4602) (4655:4655:4655))
        (PORT d[11] (5718:5718:5718) (5956:5956:5956))
        (PORT d[12] (5516:5516:5516) (5503:5503:5503))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT ena (5578:5578:5578) (5789:5789:5789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT d[0] (5578:5578:5578) (5789:5789:5789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (519:519:519))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1857:1857:1857) (1852:1852:1852))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (515:515:515))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1857:1857:1857) (1852:1852:1852))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2341:2341:2341))
        (PORT datab (994:994:994) (938:938:938))
        (PORT datac (3216:3216:3216) (3373:3373:3373))
        (PORT datad (4168:4168:4168) (4321:4321:4321))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (316:316:316))
        (PORT datab (572:572:572) (669:669:669))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (1131:1131:1131) (1149:1149:1149))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2611:2611:2611))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5480:5480:5480))
        (PORT d[1] (3996:3996:3996) (4149:4149:4149))
        (PORT d[2] (3761:3761:3761) (3967:3967:3967))
        (PORT d[3] (3828:3828:3828) (4037:4037:4037))
        (PORT d[4] (5632:5632:5632) (5735:5735:5735))
        (PORT d[5] (5215:5215:5215) (5363:5363:5363))
        (PORT d[6] (5737:5737:5737) (5823:5823:5823))
        (PORT d[7] (4990:4990:4990) (5058:5058:5058))
        (PORT d[8] (5264:5264:5264) (5251:5251:5251))
        (PORT d[9] (5268:5268:5268) (5271:5271:5271))
        (PORT d[10] (5061:5061:5061) (5022:5022:5022))
        (PORT d[11] (5308:5308:5308) (5281:5281:5281))
        (PORT d[12] (5923:5923:5923) (5887:5887:5887))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5083:5083:5083))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (5834:5834:5834) (5714:5714:5714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5184:5184:5184))
        (PORT d[1] (3709:3709:3709) (3889:3889:3889))
        (PORT d[2] (3135:3135:3135) (3352:3352:3352))
        (PORT d[3] (4409:4409:4409) (4397:4397:4397))
        (PORT d[4] (3583:3583:3583) (3580:3580:3580))
        (PORT d[5] (4010:4010:4010) (3986:3986:3986))
        (PORT d[6] (4406:4406:4406) (4626:4626:4626))
        (PORT d[7] (3135:3135:3135) (3189:3189:3189))
        (PORT d[8] (4052:4052:4052) (4041:4041:4041))
        (PORT d[9] (4196:4196:4196) (4168:4168:4168))
        (PORT d[10] (4499:4499:4499) (4543:4543:4543))
        (PORT d[11] (4086:4086:4086) (4056:4056:4056))
        (PORT d[12] (4126:4126:4126) (4144:4144:4144))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (4497:4497:4497) (4674:4674:4674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (4497:4497:4497) (4674:4674:4674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2334:2334:2334))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3215:3215:3215) (3371:3371:3371))
        (PORT datad (1593:1593:1593) (1544:1544:1544))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (490:490:490))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1857:1857:1857) (1852:1852:1852))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1862:1862:1862) (1868:1868:1868))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2203:2203:2203))
        (PORT asdata (857:857:857) (898:898:898))
        (PORT ena (1857:1857:1857) (1852:1852:1852))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3089:3089:3089) (3207:3207:3207))
        (PORT datad (2183:2183:2183) (2327:2327:2327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (320:320:320))
        (PORT datab (571:571:571) (668:668:668))
        (PORT datac (558:558:558) (644:644:644))
        (PORT datad (1126:1126:1126) (1143:1143:1143))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2369:2369:2369))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5420:5420:5420))
        (PORT d[1] (4305:4305:4305) (4449:4449:4449))
        (PORT d[2] (4523:4523:4523) (4719:4719:4719))
        (PORT d[3] (4156:4156:4156) (4353:4353:4353))
        (PORT d[4] (6309:6309:6309) (6424:6424:6424))
        (PORT d[5] (5589:5589:5589) (5732:5732:5732))
        (PORT d[6] (6087:6087:6087) (6168:6168:6168))
        (PORT d[7] (5984:5984:5984) (6076:6076:6076))
        (PORT d[8] (5220:5220:5220) (5205:5205:5205))
        (PORT d[9] (4640:4640:4640) (4860:4860:4860))
        (PORT d[10] (4463:4463:4463) (4667:4667:4667))
        (PORT d[11] (7321:7321:7321) (7312:7312:7312))
        (PORT d[12] (6307:6307:6307) (6269:6269:6269))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4559:4559:4559))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT d[0] (5120:5120:5120) (5190:5190:5190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6236:6236:6236) (6406:6406:6406))
        (PORT d[1] (3649:3649:3649) (3827:3827:3827))
        (PORT d[2] (3512:3512:3512) (3722:3722:3722))
        (PORT d[3] (4371:4371:4371) (4368:4368:4368))
        (PORT d[4] (5031:5031:5031) (5190:5190:5190))
        (PORT d[5] (5165:5165:5165) (5249:5249:5249))
        (PORT d[6] (4724:4724:4724) (4932:4932:4932))
        (PORT d[7] (2801:2801:2801) (2883:2883:2883))
        (PORT d[8] (3975:3975:3975) (3949:3949:3949))
        (PORT d[9] (4195:4195:4195) (4170:4170:4170))
        (PORT d[10] (4909:4909:4909) (4989:4989:4989))
        (PORT d[11] (4467:4467:4467) (4434:4434:4434))
        (PORT d[12] (4473:4473:4473) (4494:4494:4494))
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT ena (4866:4866:4866) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT d[0] (4866:4866:4866) (5028:5028:5028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (549:549:549))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (1049:1049:1049) (1048:1048:1048))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3846w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (454:454:454))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2339:2339:2339))
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5799:5799:5799) (5786:5786:5786))
        (PORT d[1] (4058:4058:4058) (4207:4207:4207))
        (PORT d[2] (5273:5273:5273) (5508:5508:5508))
        (PORT d[3] (3825:3825:3825) (4032:4032:4032))
        (PORT d[4] (5976:5976:5976) (6098:6098:6098))
        (PORT d[5] (5966:5966:5966) (6108:6108:6108))
        (PORT d[6] (6119:6119:6119) (6203:6203:6203))
        (PORT d[7] (5633:5633:5633) (5727:5727:5727))
        (PORT d[8] (5253:5253:5253) (5243:5243:5243))
        (PORT d[9] (4632:4632:4632) (4852:4852:4852))
        (PORT d[10] (3806:3806:3806) (4032:4032:4032))
        (PORT d[11] (6997:6997:6997) (6994:6994:6994))
        (PORT d[12] (6661:6661:6661) (6622:6622:6622))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4909:4909:4909))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (PORT d[0] (5582:5582:5582) (5540:5540:5540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5932:5932:5932) (6122:6122:6122))
        (PORT d[1] (3673:3673:3673) (3853:3853:3853))
        (PORT d[2] (3246:3246:3246) (3471:3471:3471))
        (PORT d[3] (4474:4474:4474) (4474:4474:4474))
        (PORT d[4] (4990:4990:4990) (5145:5145:5145))
        (PORT d[5] (5265:5265:5265) (5357:5357:5357))
        (PORT d[6] (4067:4067:4067) (4278:4278:4278))
        (PORT d[7] (3509:3509:3509) (3566:3566:3566))
        (PORT d[8] (4339:4339:4339) (4313:4313:4313))
        (PORT d[9] (4227:4227:4227) (4207:4207:4207))
        (PORT d[10] (4533:4533:4533) (4575:4575:4575))
        (PORT d[11] (4442:4442:4442) (4408:4408:4408))
        (PORT d[12] (4450:4450:4450) (4468:4468:4468))
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT ena (4494:4494:4494) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT d[0] (4494:4494:4494) (4665:4665:4665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4222:4222:4222) (4384:4384:4384))
        (PORT datac (1214:1214:1214) (1175:1175:1175))
        (PORT datad (1266:1266:1266) (1244:1244:1244))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3856w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (452:452:452))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (309:309:309) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2543:2543:2543))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6160:6160:6160))
        (PORT d[1] (5343:5343:5343) (5501:5501:5501))
        (PORT d[2] (4914:4914:4914) (5152:5152:5152))
        (PORT d[3] (4217:4217:4217) (4461:4461:4461))
        (PORT d[4] (5606:5606:5606) (5728:5728:5728))
        (PORT d[5] (5588:5588:5588) (5764:5764:5764))
        (PORT d[6] (6846:6846:6846) (7027:7027:7027))
        (PORT d[7] (5257:5257:5257) (5353:5353:5353))
        (PORT d[8] (5569:5569:5569) (5554:5554:5554))
        (PORT d[9] (4276:4276:4276) (4497:4497:4497))
        (PORT d[10] (5507:5507:5507) (5476:5476:5476))
        (PORT d[11] (6638:6638:6638) (6636:6636:6636))
        (PORT d[12] (3638:3638:3638) (3921:3921:3921))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3800:3800:3800))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (4308:4308:4308) (4404:4404:4404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5587:5587:5587) (5779:5779:5779))
        (PORT d[1] (4006:4006:4006) (4205:4205:4205))
        (PORT d[2] (3226:3226:3226) (3478:3478:3478))
        (PORT d[3] (5799:5799:5799) (5802:5802:5802))
        (PORT d[4] (4988:4988:4988) (5139:5139:5139))
        (PORT d[5] (4853:4853:4853) (4942:4942:4942))
        (PORT d[6] (5410:5410:5410) (5622:5622:5622))
        (PORT d[7] (3583:3583:3583) (3697:3697:3697))
        (PORT d[8] (4687:4687:4687) (4659:4659:4659))
        (PORT d[9] (6055:6055:6055) (6139:6139:6139))
        (PORT d[10] (4897:4897:4897) (4976:4976:4976))
        (PORT d[11] (5076:5076:5076) (5080:5080:5080))
        (PORT d[12] (4791:4791:4791) (4810:4810:4810))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT ena (5474:5474:5474) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (5474:5474:5474) (5638:5638:5638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (319:319:319))
        (PORT datab (571:571:571) (668:668:668))
        (PORT datac (558:558:558) (644:644:644))
        (PORT datad (1127:1127:1127) (1143:1143:1143))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3041:3041:3041))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7432:7432:7432) (7560:7560:7560))
        (PORT d[1] (4775:4775:4775) (4972:4972:4972))
        (PORT d[2] (5267:5267:5267) (5496:5496:5496))
        (PORT d[3] (4242:4242:4242) (4449:4449:4449))
        (PORT d[4] (6375:6375:6375) (6511:6511:6511))
        (PORT d[5] (6539:6539:6539) (6709:6709:6709))
        (PORT d[6] (6904:6904:6904) (7074:7074:7074))
        (PORT d[7] (6119:6119:6119) (6234:6234:6234))
        (PORT d[8] (7511:7511:7511) (7695:7695:7695))
        (PORT d[9] (4330:4330:4330) (4557:4557:4557))
        (PORT d[10] (5366:5366:5366) (5691:5691:5691))
        (PORT d[11] (5408:5408:5408) (5729:5729:5729))
        (PORT d[12] (5825:5825:5825) (6149:6149:6149))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4742:4742:4742))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (5248:5248:5248) (5373:5373:5373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5392:5392:5392) (5492:5492:5492))
        (PORT d[1] (4348:4348:4348) (4500:4500:4500))
        (PORT d[2] (4886:4886:4886) (5046:5046:5046))
        (PORT d[3] (5604:5604:5604) (5702:5702:5702))
        (PORT d[4] (6342:6342:6342) (6491:6491:6491))
        (PORT d[5] (6189:6189:6189) (6450:6450:6450))
        (PORT d[6] (4462:4462:4462) (4687:4687:4687))
        (PORT d[7] (4419:4419:4419) (4558:4558:4558))
        (PORT d[8] (6709:6709:6709) (6589:6589:6589))
        (PORT d[9] (5990:5990:5990) (6118:6118:6118))
        (PORT d[10] (5371:5371:5371) (5459:5459:5459))
        (PORT d[11] (5884:5884:5884) (5962:5962:5962))
        (PORT d[12] (7016:7016:7016) (6946:6946:6946))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (5215:5215:5215) (5413:5413:5413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (5215:5215:5215) (5413:5413:5413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3266:3266:3266) (3417:3417:3417))
        (PORT datab (4212:4212:4212) (4361:4361:4361))
        (PORT datac (1553:1553:1553) (1538:1538:1538))
        (PORT datad (2660:2660:2660) (2523:2523:2523))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3126:3126:3126) (3252:3252:3252))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3217:3217:3217) (3373:3373:3373))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2182:2182:2182) (2327:2327:2327))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT asdata (1092:1092:1092) (1122:1122:1122))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2169:2169:2169) (2236:2236:2236))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3776w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (317:317:317))
        (PORT datab (572:572:572) (669:669:669))
        (PORT datac (557:557:557) (643:643:643))
        (PORT datad (1131:1131:1131) (1148:1148:1148))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (720:720:720))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2029:2029:2029) (2097:2097:2097))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2643:2643:2643))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2984:2984:2984))
        (PORT d[1] (3800:3800:3800) (3891:3891:3891))
        (PORT d[2] (2989:2989:2989) (3065:3065:3065))
        (PORT d[3] (3365:3365:3365) (3516:3516:3516))
        (PORT d[4] (2935:2935:2935) (3017:3017:3017))
        (PORT d[5] (5672:5672:5672) (5906:5906:5906))
        (PORT d[6] (4555:4555:4555) (4800:4800:4800))
        (PORT d[7] (3171:3171:3171) (3251:3251:3251))
        (PORT d[8] (3058:3058:3058) (3193:3193:3193))
        (PORT d[9] (3701:3701:3701) (3754:3754:3754))
        (PORT d[10] (4759:4759:4759) (4944:4944:4944))
        (PORT d[11] (2405:2405:2405) (2553:2553:2553))
        (PORT d[12] (3250:3250:3250) (3367:3367:3367))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3533:3533:3533))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (4202:4202:4202) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (4050:4050:4050))
        (PORT d[1] (4006:4006:4006) (4068:4068:4068))
        (PORT d[2] (2402:2402:2402) (2567:2567:2567))
        (PORT d[3] (4188:4188:4188) (4242:4242:4242))
        (PORT d[4] (5925:5925:5925) (6118:6118:6118))
        (PORT d[5] (5445:5445:5445) (5646:5646:5646))
        (PORT d[6] (3652:3652:3652) (3799:3799:3799))
        (PORT d[7] (4390:4390:4390) (4410:4410:4410))
        (PORT d[8] (3546:3546:3546) (3559:3559:3559))
        (PORT d[9] (5020:5020:5020) (5086:5086:5086))
        (PORT d[10] (3215:3215:3215) (3320:3320:3320))
        (PORT d[11] (3850:3850:3850) (3978:3978:3978))
        (PORT d[12] (3689:3689:3689) (3685:3685:3685))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT ena (4084:4084:4084) (4211:4211:4211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (4084:4084:4084) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1464:1464:1464))
        (PORT datab (3883:3883:3883) (4065:4065:4065))
        (PORT datac (2766:2766:2766) (2839:2839:2839))
        (PORT datad (1405:1405:1405) (1385:1385:1385))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3766w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (606:606:606))
        (PORT datac (519:519:519) (589:589:589))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2684:2684:2684))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2990:2990:2990))
        (PORT d[1] (4123:4123:4123) (4200:4200:4200))
        (PORT d[2] (2964:2964:2964) (3048:3048:3048))
        (PORT d[3] (3373:3373:3373) (3525:3525:3525))
        (PORT d[4] (2910:2910:2910) (2980:2980:2980))
        (PORT d[5] (5673:5673:5673) (5906:5906:5906))
        (PORT d[6] (4528:4528:4528) (4772:4772:4772))
        (PORT d[7] (2834:2834:2834) (2926:2926:2926))
        (PORT d[8] (3051:3051:3051) (3185:3185:3185))
        (PORT d[9] (3660:3660:3660) (3710:3710:3710))
        (PORT d[10] (4095:4095:4095) (4292:4292:4292))
        (PORT d[11] (2386:2386:2386) (2533:2533:2533))
        (PORT d[12] (2361:2361:2361) (2500:2500:2500))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3883:3883:3883))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (4449:4449:4449) (4486:4486:4486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3759:3759:3759))
        (PORT d[1] (3668:3668:3668) (3740:3740:3740))
        (PORT d[2] (2364:2364:2364) (2525:2525:2525))
        (PORT d[3] (3844:3844:3844) (3899:3899:3899))
        (PORT d[4] (5594:5594:5594) (5810:5810:5810))
        (PORT d[5] (5422:5422:5422) (5619:5619:5619))
        (PORT d[6] (3607:3607:3607) (3748:3748:3748))
        (PORT d[7] (4360:4360:4360) (4375:4375:4375))
        (PORT d[8] (3188:3188:3188) (3215:3215:3215))
        (PORT d[9] (5052:5052:5052) (5122:5122:5122))
        (PORT d[10] (3271:3271:3271) (3375:3375:3375))
        (PORT d[11] (3878:3878:3878) (4015:4015:4015))
        (PORT d[12] (3357:3357:3357) (3354:3354:3354))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT ena (4048:4048:4048) (4172:4172:4172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (4048:4048:4048) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2264:2264:2264))
        (PORT datab (3882:3882:3882) (4063:4063:4063))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1618:1618:1618) (1571:1571:1571))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2747:2747:2747))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3091:3091:3091))
        (PORT d[1] (4328:4328:4328) (4482:4482:4482))
        (PORT d[2] (3766:3766:3766) (3965:3965:3965))
        (PORT d[3] (3370:3370:3370) (3488:3488:3488))
        (PORT d[4] (2720:2720:2720) (2850:2850:2850))
        (PORT d[5] (6535:6535:6535) (6751:6751:6751))
        (PORT d[6] (5857:5857:5857) (6151:6151:6151))
        (PORT d[7] (3690:3690:3690) (3851:3851:3851))
        (PORT d[8] (3419:3419:3419) (3652:3652:3652))
        (PORT d[9] (4243:4243:4243) (4457:4457:4457))
        (PORT d[10] (4558:4558:4558) (4786:4786:4786))
        (PORT d[11] (3656:3656:3656) (3915:3915:3915))
        (PORT d[12] (3240:3240:3240) (3492:3492:3492))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3048:3048:3048))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (3711:3711:3711) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4090:4090:4090))
        (PORT d[1] (3280:3280:3280) (3410:3410:3410))
        (PORT d[2] (3672:3672:3672) (3963:3963:3963))
        (PORT d[3] (4896:4896:4896) (5007:5007:5007))
        (PORT d[4] (5979:5979:5979) (6228:6228:6228))
        (PORT d[5] (6035:6035:6035) (6251:6251:6251))
        (PORT d[6] (3690:3690:3690) (3860:3860:3860))
        (PORT d[7] (6167:6167:6167) (6214:6214:6214))
        (PORT d[8] (4253:4253:4253) (4339:4339:4339))
        (PORT d[9] (5746:5746:5746) (5845:5845:5845))
        (PORT d[10] (3632:3632:3632) (3746:3746:3746))
        (PORT d[11] (5325:5325:5325) (5519:5519:5519))
        (PORT d[12] (4944:4944:4944) (5157:5157:5157))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT ena (3721:3721:3721) (3813:3813:3813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (3721:3721:3721) (3813:3813:3813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2662:2662:2662))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3302:3302:3302))
        (PORT d[1] (3818:3818:3818) (3901:3901:3901))
        (PORT d[2] (3007:3007:3007) (3133:3133:3133))
        (PORT d[3] (2912:2912:2912) (2980:2980:2980))
        (PORT d[4] (2668:2668:2668) (2762:2762:2762))
        (PORT d[5] (6046:6046:6046) (6316:6316:6316))
        (PORT d[6] (6314:6314:6314) (6651:6651:6651))
        (PORT d[7] (3594:3594:3594) (3704:3704:3704))
        (PORT d[8] (3895:3895:3895) (4097:4097:4097))
        (PORT d[9] (4128:4128:4128) (4203:4203:4203))
        (PORT d[10] (3731:3731:3731) (3929:3929:3929))
        (PORT d[11] (2785:2785:2785) (2948:2948:2948))
        (PORT d[12] (3170:3170:3170) (3393:3393:3393))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2444:2444:2444))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT d[0] (3117:3117:3117) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3636:3636:3636))
        (PORT d[1] (3513:3513:3513) (3594:3594:3594))
        (PORT d[2] (2004:2004:2004) (2137:2137:2137))
        (PORT d[3] (4772:4772:4772) (4806:4806:4806))
        (PORT d[4] (5563:5563:5563) (5774:5774:5774))
        (PORT d[5] (5284:5284:5284) (5438:5438:5438))
        (PORT d[6] (3868:3868:3868) (3965:3965:3965))
        (PORT d[7] (5537:5537:5537) (5655:5655:5655))
        (PORT d[8] (3590:3590:3590) (3614:3614:3614))
        (PORT d[9] (7503:7503:7503) (7622:7622:7622))
        (PORT d[10] (2851:2851:2851) (2939:2939:2939))
        (PORT d[11] (4280:4280:4280) (4447:4447:4447))
        (PORT d[12] (4143:4143:4143) (4306:4306:4306))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT ena (3523:3523:3523) (3558:3558:3558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT d[0] (3523:3523:3523) (3558:3558:3558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2817:2817:2817) (2883:2883:2883))
        (PORT datab (2175:2175:2175) (2136:2136:2136))
        (PORT datac (720:720:720) (711:711:711))
        (PORT datad (3832:3832:3832) (4016:4016:4016))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (548:548:548))
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (1048:1048:1048) (1047:1047:1047))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3805w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (446:446:446))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (310:310:310) (405:405:405))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2684:2684:2684))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3424:3424:3424))
        (PORT d[1] (4001:4001:4001) (4157:4157:4157))
        (PORT d[2] (4136:4136:4136) (4335:4335:4335))
        (PORT d[3] (3078:3078:3078) (3203:3203:3203))
        (PORT d[4] (2787:2787:2787) (2929:2929:2929))
        (PORT d[5] (7427:7427:7427) (7588:7588:7588))
        (PORT d[6] (5573:5573:5573) (5872:5872:5872))
        (PORT d[7] (4024:4024:4024) (4183:4183:4183))
        (PORT d[8] (3882:3882:3882) (4122:4122:4122))
        (PORT d[9] (3926:3926:3926) (4148:4148:4148))
        (PORT d[10] (4839:4839:4839) (5078:5078:5078))
        (PORT d[11] (3635:3635:3635) (3898:3898:3898))
        (PORT d[12] (3956:3956:3956) (4194:4194:4194))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5638:5638:5638) (5682:5682:5682))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (6260:6260:6260) (6313:6313:6313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3670:3670:3670))
        (PORT d[1] (3243:3243:3243) (3379:3379:3379))
        (PORT d[2] (3997:3997:3997) (4281:4281:4281))
        (PORT d[3] (5226:5226:5226) (5336:5336:5336))
        (PORT d[4] (5962:5962:5962) (6209:6209:6209))
        (PORT d[5] (6452:6452:6452) (6673:6673:6673))
        (PORT d[6] (5888:5888:5888) (6190:6190:6190))
        (PORT d[7] (5849:5849:5849) (5900:5900:5900))
        (PORT d[8] (3746:3746:3746) (3852:3852:3852))
        (PORT d[9] (6484:6484:6484) (6584:6584:6584))
        (PORT d[10] (3676:3676:3676) (3777:3777:3777))
        (PORT d[11] (4940:4940:4940) (5134:5134:5134))
        (PORT d[12] (4538:4538:4538) (4743:4743:4743))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (4008:4008:4008) (4088:4088:4088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (4008:4008:4008) (4088:4088:4088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1860:1860:1860))
        (PORT datab (3884:3884:3884) (4066:4066:4066))
        (PORT datac (2767:2767:2767) (2839:2839:2839))
        (PORT datad (2256:2256:2256) (2125:2125:2125))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (2590:2590:2590) (2701:2701:2701))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (2586:2586:2586) (2698:2698:2698))
        (PORT datac (3343:3343:3343) (3607:3607:3607))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3345:3345:3345) (3609:3609:3609))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2176:2176:2176) (2195:2195:2195))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (530:530:530))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2273:2273:2273) (2292:2292:2292))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (524:524:524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2359:2359:2359) (2406:2406:2406))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (736:736:736))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1373:1373:1373) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2031:2031:2031) (2038:2038:2038))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2520:2520:2520))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2062:2062:2062))
        (PORT d[1] (2972:2972:2972) (2964:2964:2964))
        (PORT d[2] (3354:3354:3354) (3486:3486:3486))
        (PORT d[3] (2350:2350:2350) (2364:2364:2364))
        (PORT d[4] (2398:2398:2398) (2511:2511:2511))
        (PORT d[5] (5949:5949:5949) (6172:6172:6172))
        (PORT d[6] (2661:2661:2661) (2658:2658:2658))
        (PORT d[7] (3868:3868:3868) (3981:3981:3981))
        (PORT d[8] (3973:3973:3973) (4107:4107:4107))
        (PORT d[9] (2016:2016:2016) (2035:2035:2035))
        (PORT d[10] (2354:2354:2354) (2370:2370:2370))
        (PORT d[11] (2696:2696:2696) (2702:2702:2702))
        (PORT d[12] (3188:3188:3188) (3348:3348:3348))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2171:2171:2171))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (2909:2909:2909) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2454:2454:2454))
        (PORT d[1] (3220:3220:3220) (3355:3355:3355))
        (PORT d[2] (2765:2765:2765) (2941:2941:2941))
        (PORT d[3] (2743:2743:2743) (2763:2763:2763))
        (PORT d[4] (5940:5940:5940) (6185:6185:6185))
        (PORT d[5] (2082:2082:2082) (2086:2086:2086))
        (PORT d[6] (2835:2835:2835) (2895:2895:2895))
        (PORT d[7] (2146:2146:2146) (2158:2158:2158))
        (PORT d[8] (2031:2031:2031) (2049:2049:2049))
        (PORT d[9] (2711:2711:2711) (2728:2728:2728))
        (PORT d[10] (2099:2099:2099) (2129:2129:2129))
        (PORT d[11] (3286:3286:3286) (3316:3316:3316))
        (PORT d[12] (2370:2370:2370) (2383:2383:2383))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (3585:3585:3585) (3636:3636:3636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (3585:3585:3585) (3636:3636:3636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2018:2018:2018))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2782:2782:2782))
        (PORT d[1] (3070:3070:3070) (3084:3084:3084))
        (PORT d[2] (3341:3341:3341) (3466:3466:3466))
        (PORT d[3] (2712:2712:2712) (2719:2719:2719))
        (PORT d[4] (2756:2756:2756) (2864:2864:2864))
        (PORT d[5] (4858:4858:4858) (5021:5021:5021))
        (PORT d[6] (2992:2992:2992) (2983:2983:2983))
        (PORT d[7] (4205:4205:4205) (4315:4315:4315))
        (PORT d[8] (4073:4073:4073) (4212:4212:4212))
        (PORT d[9] (2713:2713:2713) (2723:2723:2723))
        (PORT d[10] (2759:2759:2759) (2773:2773:2773))
        (PORT d[11] (2700:2700:2700) (2710:2710:2710))
        (PORT d[12] (3552:3552:3552) (3708:3708:3708))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2768:2768:2768))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (3489:3489:3489) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2393:2393:2393))
        (PORT d[1] (1830:1830:1830) (1850:1850:1850))
        (PORT d[2] (3857:3857:3857) (4037:4037:4037))
        (PORT d[3] (3119:3119:3119) (3133:3133:3133))
        (PORT d[4] (5947:5947:5947) (6184:6184:6184))
        (PORT d[5] (1662:1662:1662) (1662:1662:1662))
        (PORT d[6] (2795:2795:2795) (2859:2859:2859))
        (PORT d[7] (1742:1742:1742) (1751:1751:1751))
        (PORT d[8] (1994:1994:1994) (2017:2017:2017))
        (PORT d[9] (1960:1960:1960) (1970:1970:1970))
        (PORT d[10] (1635:1635:1635) (1648:1648:1648))
        (PORT d[11] (1734:1734:1734) (1760:1760:1760))
        (PORT d[12] (1984:1984:1984) (1993:1993:1993))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT ena (3970:3970:3970) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (3970:3970:3970) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2601:2601:2601))
        (PORT datab (4009:4009:4009) (4244:4244:4244))
        (PORT datac (1036:1036:1036) (1020:1020:1020))
        (PORT datad (1377:1377:1377) (1361:1361:1361))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3826w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (320:320:320))
        (PORT datab (571:571:571) (668:668:668))
        (PORT datac (559:559:559) (645:645:645))
        (PORT datad (1125:1125:1125) (1141:1141:1141))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2204:2204:2204))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2086:2086:2086))
        (PORT d[1] (2659:2659:2659) (2670:2670:2670))
        (PORT d[2] (3340:3340:3340) (3470:3470:3470))
        (PORT d[3] (2336:2336:2336) (2348:2348:2348))
        (PORT d[4] (2329:2329:2329) (2435:2435:2435))
        (PORT d[5] (5983:5983:5983) (6199:6199:6199))
        (PORT d[6] (2623:2623:2623) (2618:2618:2618))
        (PORT d[7] (3834:3834:3834) (3945:3945:3945))
        (PORT d[8] (3350:3350:3350) (3489:3489:3489))
        (PORT d[9] (1984:1984:1984) (1999:1999:1999))
        (PORT d[10] (2395:2395:2395) (2415:2415:2415))
        (PORT d[11] (2390:2390:2390) (2404:2404:2404))
        (PORT d[12] (3115:3115:3115) (3267:3267:3267))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2245:2245:2245))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (PORT d[0] (2875:2875:2875) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2462:2462:2462))
        (PORT d[1] (2177:2177:2177) (2194:2194:2194))
        (PORT d[2] (2748:2748:2748) (2925:2925:2925))
        (PORT d[3] (2738:2738:2738) (2741:2741:2741))
        (PORT d[4] (5517:5517:5517) (5707:5707:5707))
        (PORT d[5] (2389:2389:2389) (2383:2383:2383))
        (PORT d[6] (2814:2814:2814) (2874:2874:2874))
        (PORT d[7] (2505:2505:2505) (2513:2513:2513))
        (PORT d[8] (2372:2372:2372) (2390:2390:2390))
        (PORT d[9] (2722:2722:2722) (2737:2737:2737))
        (PORT d[10] (2137:2137:2137) (2171:2171:2171))
        (PORT d[11] (3292:3292:3292) (3323:3323:3323))
        (PORT d[12] (2379:2379:2379) (2391:2391:2391))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT ena (3569:3569:3569) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (3569:3569:3569) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (758:758:758))
        (PORT datab (4015:4015:4015) (4250:4250:4250))
        (PORT datac (2448:2448:2448) (2551:2551:2551))
        (PORT datad (987:987:987) (948:948:948))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2191:2191:2191))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2481:2481:2481))
        (PORT d[1] (2707:2707:2707) (2820:2820:2820))
        (PORT d[2] (3380:3380:3380) (3518:3518:3518))
        (PORT d[3] (2361:2361:2361) (2382:2382:2382))
        (PORT d[4] (2360:2360:2360) (2470:2470:2470))
        (PORT d[5] (6352:6352:6352) (6561:6561:6561))
        (PORT d[6] (2351:2351:2351) (2358:2358:2358))
        (PORT d[7] (3258:3258:3258) (3382:3382:3382))
        (PORT d[8] (3322:3322:3322) (3454:3454:3454))
        (PORT d[9] (2618:2618:2618) (2617:2617:2617))
        (PORT d[10] (2338:2338:2338) (2359:2359:2359))
        (PORT d[11] (2028:2028:2028) (2042:2042:2042))
        (PORT d[12] (3189:3189:3189) (3349:3349:3349))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2466:2466:2466))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (3191:3191:3191) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4479:4479:4479) (4606:4606:4606))
        (PORT d[1] (3219:3219:3219) (3353:3353:3353))
        (PORT d[2] (3128:3128:3128) (3314:3314:3314))
        (PORT d[3] (2996:2996:2996) (3003:3003:3003))
        (PORT d[4] (5543:5543:5543) (5748:5748:5748))
        (PORT d[5] (2807:2807:2807) (2801:2801:2801))
        (PORT d[6] (3150:3150:3150) (3201:3201:3201))
        (PORT d[7] (3024:3024:3024) (3014:3014:3014))
        (PORT d[8] (2399:2399:2399) (2424:2424:2424))
        (PORT d[9] (3107:3107:3107) (3127:3127:3127))
        (PORT d[10] (2464:2464:2464) (2498:2498:2498))
        (PORT d[11] (3966:3966:3966) (4032:4032:4032))
        (PORT d[12] (3055:3055:3055) (3060:3060:3060))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (3609:3609:3609) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (3609:3609:3609) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2168:2168:2168))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2735:2735:2735))
        (PORT d[1] (3016:3016:3016) (3027:3027:3027))
        (PORT d[2] (3658:3658:3658) (3755:3755:3755))
        (PORT d[3] (3070:3070:3070) (3086:3086:3086))
        (PORT d[4] (2763:2763:2763) (2878:2878:2878))
        (PORT d[5] (4853:4853:4853) (5017:5017:5017))
        (PORT d[6] (2959:2959:2959) (2948:2948:2948))
        (PORT d[7] (4584:4584:4584) (4684:4684:4684))
        (PORT d[8] (4103:4103:4103) (4243:4243:4243))
        (PORT d[9] (2698:2698:2698) (2706:2706:2706))
        (PORT d[10] (2758:2758:2758) (2772:2772:2772))
        (PORT d[11] (2980:2980:2980) (2996:2996:2996))
        (PORT d[12] (3556:3556:3556) (3715:3715:3715))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2466:2466:2466))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (3121:3121:3121) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2388:2388:2388))
        (PORT d[1] (1837:1837:1837) (1858:1858:1858))
        (PORT d[2] (2716:2716:2716) (2893:2893:2893))
        (PORT d[3] (3118:3118:3118) (3132:3132:3132))
        (PORT d[4] (5943:5943:5943) (6188:6188:6188))
        (PORT d[5] (1670:1670:1670) (1671:1671:1671))
        (PORT d[6] (2499:2499:2499) (2574:2574:2574))
        (PORT d[7] (1781:1781:1781) (1795:1795:1795))
        (PORT d[8] (1685:1685:1685) (1708:1708:1708))
        (PORT d[9] (2338:2338:2338) (2353:2353:2353))
        (PORT d[10] (1715:1715:1715) (1751:1751:1751))
        (PORT d[11] (1716:1716:1716) (1741:1741:1741))
        (PORT d[12] (1999:1999:1999) (2011:2011:2011))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (3962:3962:3962) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (3962:3962:3962) (4014:4014:4014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2602:2602:2602))
        (PORT datab (4007:4007:4007) (4241:4241:4241))
        (PORT datac (709:709:709) (697:697:697))
        (PORT datad (1562:1562:1562) (1524:1524:1524))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2540:2540:2540) (2645:2645:2645))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2700:2700:2700))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1842:1842:1842) (1956:1956:1956))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2609:2609:2609))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3147:3147:3147))
        (PORT d[1] (2730:2730:2730) (2846:2846:2846))
        (PORT d[2] (3244:3244:3244) (3313:3313:3313))
        (PORT d[3] (3450:3450:3450) (3476:3476:3476))
        (PORT d[4] (3442:3442:3442) (3545:3545:3545))
        (PORT d[5] (5276:5276:5276) (5470:5470:5470))
        (PORT d[6] (3991:3991:3991) (4184:4184:4184))
        (PORT d[7] (2870:2870:2870) (2956:2956:2956))
        (PORT d[8] (2651:2651:2651) (2762:2762:2762))
        (PORT d[9] (3290:3290:3290) (3285:3285:3285))
        (PORT d[10] (3443:3443:3443) (3473:3473:3473))
        (PORT d[11] (2761:2761:2761) (2900:2900:2900))
        (PORT d[12] (2381:2381:2381) (2518:2518:2518))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3967:3967:3967))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (4579:4579:4579) (4598:4598:4598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4275:4275:4275))
        (PORT d[1] (3962:3962:3962) (4096:4096:4096))
        (PORT d[2] (3471:3471:3471) (3681:3681:3681))
        (PORT d[3] (4165:4165:4165) (4202:4202:4202))
        (PORT d[4] (5948:5948:5948) (6161:6161:6161))
        (PORT d[5] (3894:3894:3894) (3885:3885:3885))
        (PORT d[6] (4287:4287:4287) (4348:4348:4348))
        (PORT d[7] (4387:4387:4387) (4360:4360:4360))
        (PORT d[8] (3465:3465:3465) (3586:3586:3586))
        (PORT d[9] (4105:4105:4105) (4116:4116:4116))
        (PORT d[10] (3520:3520:3520) (3549:3549:3549))
        (PORT d[11] (3705:3705:3705) (3784:3784:3784))
        (PORT d[12] (3755:3755:3755) (3730:3730:3730))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT ena (3913:3913:3913) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (3913:3913:3913) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2546:2546:2546))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2463:2463:2463))
        (PORT d[1] (2678:2678:2678) (2788:2788:2788))
        (PORT d[2] (2543:2543:2543) (2636:2636:2636))
        (PORT d[3] (2720:2720:2720) (2746:2746:2746))
        (PORT d[4] (2715:2715:2715) (2822:2822:2822))
        (PORT d[5] (6687:6687:6687) (6889:6889:6889))
        (PORT d[6] (3057:3057:3057) (3062:3062:3062))
        (PORT d[7] (3516:3516:3516) (3631:3631:3631))
        (PORT d[8] (3295:3295:3295) (3406:3406:3406))
        (PORT d[9] (2603:2603:2603) (2602:2602:2602))
        (PORT d[10] (2729:2729:2729) (2757:2757:2757))
        (PORT d[11] (2433:2433:2433) (2574:2574:2574))
        (PORT d[12] (3912:3912:3912) (4065:4065:4065))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3701:3701:3701))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (4260:4260:4260) (4332:4332:4332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (4284:4284:4284))
        (PORT d[1] (3232:3232:3232) (3356:3356:3356))
        (PORT d[2] (3820:3820:3820) (4021:4021:4021))
        (PORT d[3] (3348:3348:3348) (3349:3349:3349))
        (PORT d[4] (5552:5552:5552) (5763:5763:5763))
        (PORT d[5] (3172:3172:3172) (3167:3167:3167))
        (PORT d[6] (3519:3519:3519) (3571:3571:3571))
        (PORT d[7] (3365:3365:3365) (3348:3348:3348))
        (PORT d[8] (3044:3044:3044) (3056:3056:3056))
        (PORT d[9] (4874:4874:4874) (4898:4898:4898))
        (PORT d[10] (2737:2737:2737) (2764:2764:2764))
        (PORT d[11] (4348:4348:4348) (4413:4413:4413))
        (PORT d[12] (3491:3491:3491) (3504:3504:3504))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT ena (3595:3595:3595) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT d[0] (3595:3595:3595) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2600:2600:2600))
        (PORT datab (4017:4017:4017) (4253:4253:4253))
        (PORT datac (1616:1616:1616) (1564:1564:1564))
        (PORT datad (1306:1306:1306) (1273:1273:1273))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2508:2508:2508))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2503:2503:2503))
        (PORT d[1] (2658:2658:2658) (2762:2762:2762))
        (PORT d[2] (3746:3746:3746) (3878:3878:3878))
        (PORT d[3] (2737:2737:2737) (2764:2764:2764))
        (PORT d[4] (2734:2734:2734) (2842:2842:2842))
        (PORT d[5] (6326:6326:6326) (6531:6531:6531))
        (PORT d[6] (2664:2664:2664) (2666:2666:2666))
        (PORT d[7] (3533:3533:3533) (3649:3649:3649))
        (PORT d[8] (3338:3338:3338) (3472:3472:3472))
        (PORT d[9] (2318:2318:2318) (2325:2325:2325))
        (PORT d[10] (3100:3100:3100) (3124:3124:3124))
        (PORT d[11] (2782:2782:2782) (2913:2913:2913))
        (PORT d[12] (3545:3545:3545) (3704:3704:3704))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2495:2495:2495))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (3238:3238:3238) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3380:3380:3380))
        (PORT d[1] (3229:3229:3229) (3364:3364:3364))
        (PORT d[2] (3849:3849:3849) (4056:4056:4056))
        (PORT d[3] (3065:3065:3065) (3065:3065:3065))
        (PORT d[4] (5602:5602:5602) (5817:5817:5817))
        (PORT d[5] (3181:3181:3181) (3178:3178:3178))
        (PORT d[6] (3510:3510:3510) (3561:3561:3561))
        (PORT d[7] (3626:3626:3626) (3597:3597:3597))
        (PORT d[8] (2752:2752:2752) (2775:2775:2775))
        (PORT d[9] (3419:3419:3419) (3430:3430:3430))
        (PORT d[10] (2802:2802:2802) (2832:2832:2832))
        (PORT d[11] (4327:4327:4327) (4389:4389:4389))
        (PORT d[12] (3132:3132:3132) (3143:3143:3143))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (3939:3939:3939) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (3939:3939:3939) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1716:1716:1716))
        (PORT datab (4003:4003:4003) (4236:4236:4236))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (768:768:768) (759:759:759))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1843:1843:1843) (1957:1957:1957))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (319:319:319))
        (PORT datab (571:571:571) (668:668:668))
        (PORT datac (558:558:558) (644:644:644))
        (PORT datad (1127:1127:1127) (1144:1144:1144))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2817:2817:2817))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7412:7412:7412) (7593:7593:7593))
        (PORT d[1] (3356:3356:3356) (3459:3459:3459))
        (PORT d[2] (4080:4080:4080) (4260:4260:4260))
        (PORT d[3] (4075:4075:4075) (4294:4294:4294))
        (PORT d[4] (4173:4173:4173) (4082:4082:4082))
        (PORT d[5] (5844:5844:5844) (5895:5895:5895))
        (PORT d[6] (3688:3688:3688) (3818:3818:3818))
        (PORT d[7] (4718:4718:4718) (4909:4909:4909))
        (PORT d[8] (2582:2582:2582) (2688:2688:2688))
        (PORT d[9] (3288:3288:3288) (3237:3237:3237))
        (PORT d[10] (3212:3212:3212) (3153:3153:3153))
        (PORT d[11] (2953:2953:2953) (3071:3071:3071))
        (PORT d[12] (2331:2331:2331) (2446:2446:2446))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (2941:2941:2941))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (3712:3712:3712) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5232:5232:5232))
        (PORT d[1] (5259:5259:5259) (5569:5569:5569))
        (PORT d[2] (3244:3244:3244) (3486:3486:3486))
        (PORT d[3] (4475:4475:4475) (4511:4511:4511))
        (PORT d[4] (6218:6218:6218) (6450:6450:6450))
        (PORT d[5] (5448:5448:5448) (5643:5643:5643))
        (PORT d[6] (3629:3629:3629) (3754:3754:3754))
        (PORT d[7] (3692:3692:3692) (3863:3863:3863))
        (PORT d[8] (4241:4241:4241) (4397:4397:4397))
        (PORT d[9] (4847:4847:4847) (4815:4815:4815))
        (PORT d[10] (5967:5967:5967) (6071:6071:6071))
        (PORT d[11] (4174:4174:4174) (4298:4298:4298))
        (PORT d[12] (4127:4127:4127) (4247:4247:4247))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT ena (3995:3995:3995) (4098:4098:4098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT d[0] (3995:3995:3995) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (669:669:669))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (1132:1132:1132) (1149:1149:1149))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3726w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (608:608:608))
        (PORT datac (521:521:521) (590:590:590))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2760:2760:2760))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7359:7359:7359) (7533:7533:7533))
        (PORT d[1] (3375:3375:3375) (3465:3465:3465))
        (PORT d[2] (4057:4057:4057) (4239:4239:4239))
        (PORT d[3] (4100:4100:4100) (4309:4309:4309))
        (PORT d[4] (4157:4157:4157) (4051:4051:4051))
        (PORT d[5] (5810:5810:5810) (5861:5861:5861))
        (PORT d[6] (3877:3877:3877) (3990:3990:3990))
        (PORT d[7] (4686:4686:4686) (4877:4877:4877))
        (PORT d[8] (2320:2320:2320) (2435:2435:2435))
        (PORT d[9] (3704:3704:3704) (3661:3661:3661))
        (PORT d[10] (3191:3191:3191) (3131:3131:3131))
        (PORT d[11] (2958:2958:2958) (3077:3077:3077))
        (PORT d[12] (2518:2518:2518) (2625:2625:2625))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3712:3712:3712))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (4496:4496:4496) (4343:4343:4343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5189:5189:5189))
        (PORT d[1] (5218:5218:5218) (5533:5533:5533))
        (PORT d[2] (3510:3510:3510) (3735:3735:3735))
        (PORT d[3] (4262:4262:4262) (4310:4310:4310))
        (PORT d[4] (6250:6250:6250) (6482:6482:6482))
        (PORT d[5] (5665:5665:5665) (5833:5833:5833))
        (PORT d[6] (3570:3570:3570) (3700:3700:3700))
        (PORT d[7] (3949:3949:3949) (4087:4087:4087))
        (PORT d[8] (4245:4245:4245) (4403:4403:4403))
        (PORT d[9] (4885:4885:4885) (4854:4854:4854))
        (PORT d[10] (5935:5935:5935) (6046:6046:6046))
        (PORT d[11] (4174:4174:4174) (4299:4299:4299))
        (PORT d[12] (3983:3983:3983) (4081:4081:4081))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT ena (3969:3969:3969) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT d[0] (3969:3969:3969) (4078:4078:4078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1660:1660:1660) (1612:1612:1612))
        (PORT datac (3840:3840:3840) (4022:4022:4022))
        (PORT datad (1371:1371:1371) (1351:1351:1351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2865:2865:2865))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8401:8401:8401) (8570:8570:8570))
        (PORT d[1] (4122:4122:4122) (4290:4290:4290))
        (PORT d[2] (4783:4783:4783) (4988:4988:4988))
        (PORT d[3] (4978:4978:4978) (5276:5276:5276))
        (PORT d[4] (5005:5005:5005) (5204:5204:5204))
        (PORT d[5] (7531:7531:7531) (7891:7891:7891))
        (PORT d[6] (4331:4331:4331) (4400:4400:4400))
        (PORT d[7] (4752:4752:4752) (5011:5011:5011))
        (PORT d[8] (3414:3414:3414) (3560:3560:3560))
        (PORT d[9] (4081:4081:4081) (4353:4353:4353))
        (PORT d[10] (3275:3275:3275) (3417:3417:3417))
        (PORT d[11] (2466:2466:2466) (2644:2644:2644))
        (PORT d[12] (4075:4075:4075) (4223:4223:4223))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5304:5304:5304))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (5884:5884:5884) (5935:5935:5935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4610:4610:4610))
        (PORT d[1] (5704:5704:5704) (6061:6061:6061))
        (PORT d[2] (2413:2413:2413) (2537:2537:2537))
        (PORT d[3] (6038:6038:6038) (6210:6210:6210))
        (PORT d[4] (6719:6719:6719) (6995:6995:6995))
        (PORT d[5] (5014:5014:5014) (5187:5187:5187))
        (PORT d[6] (4876:4876:4876) (5166:5166:5166))
        (PORT d[7] (4041:4041:4041) (4244:4244:4244))
        (PORT d[8] (5217:5217:5217) (5377:5377:5377))
        (PORT d[9] (6450:6450:6450) (6606:6606:6606))
        (PORT d[10] (6401:6401:6401) (6553:6553:6553))
        (PORT d[11] (5289:5289:5289) (5508:5508:5508))
        (PORT d[12] (4552:4552:4552) (4753:4753:4753))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (3691:3691:3691) (3777:3777:3777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (3691:3691:3691) (3777:3777:3777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (795:795:795))
        (PORT datab (3879:3879:3879) (4064:4064:4064))
        (PORT datac (4424:4424:4424) (4650:4650:4650))
        (PORT datad (2475:2475:2475) (2382:2382:2382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3816w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (453:453:453))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (309:309:309) (399:399:399))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2392:2392:2392))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7396:7396:7396) (7577:7577:7577))
        (PORT d[1] (3360:3360:3360) (3466:3466:3466))
        (PORT d[2] (4093:4093:4093) (4259:4259:4259))
        (PORT d[3] (4585:4585:4585) (4824:4824:4824))
        (PORT d[4] (2631:2631:2631) (2590:2590:2590))
        (PORT d[5] (6321:6321:6321) (6392:6392:6392))
        (PORT d[6] (3365:3365:3365) (3496:3496:3496))
        (PORT d[7] (4049:4049:4049) (4246:4246:4246))
        (PORT d[8] (3263:3263:3263) (3370:3370:3370))
        (PORT d[9] (2317:2317:2317) (2290:2290:2290))
        (PORT d[10] (3562:3562:3562) (3510:3510:3510))
        (PORT d[11] (2266:2266:2266) (2391:2391:2391))
        (PORT d[12] (2701:2701:2701) (2816:2816:2816))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2009:2009:2009))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (2777:2777:2777) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5648:5648:5648))
        (PORT d[1] (5961:5961:5961) (6269:6269:6269))
        (PORT d[2] (3260:3260:3260) (3515:3515:3515))
        (PORT d[3] (4244:4244:4244) (4331:4331:4331))
        (PORT d[4] (5983:5983:5983) (6229:6229:6229))
        (PORT d[5] (4982:4982:4982) (5174:5174:5174))
        (PORT d[6] (4315:4315:4315) (4430:4430:4430))
        (PORT d[7] (3640:3640:3640) (3781:3781:3781))
        (PORT d[8] (3944:3944:3944) (4117:4117:4117))
        (PORT d[9] (4105:4105:4105) (4075:4075:4075))
        (PORT d[10] (5872:5872:5872) (5983:5983:5983))
        (PORT d[11] (3827:3827:3827) (3951:3951:3951))
        (PORT d[12] (3756:3756:3756) (3882:3882:3882))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (4397:4397:4397) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (4397:4397:4397) (4515:4515:4515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2523:2523:2523) (2435:2435:2435))
        (PORT datab (4469:4469:4469) (4687:4687:4687))
        (PORT datac (3843:3843:3843) (4025:4025:4025))
        (PORT datad (1257:1257:1257) (1221:1221:1221))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (3889:3889:3889) (4118:4118:4118))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (908:908:908))
        (PORT datab (3889:3889:3889) (4118:4118:4118))
        (PORT datac (3494:3494:3494) (3762:3762:3762))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3494:3494:3494) (3763:3763:3763))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (741:741:741) (775:775:775))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2334:2334:2334) (2368:2368:2368))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT asdata (1138:1138:1138) (1163:1163:1163))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2184:2184:2184) (2215:2215:2215))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2484:2484:2484))
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7407:7407:7407) (7570:7570:7570))
        (PORT d[1] (3131:3131:3131) (3284:3284:3284))
        (PORT d[2] (4112:4112:4112) (4278:4278:4278))
        (PORT d[3] (4911:4911:4911) (5143:5143:5143))
        (PORT d[4] (2609:2609:2609) (2555:2555:2555))
        (PORT d[5] (3261:3261:3261) (3206:3206:3206))
        (PORT d[6] (3575:3575:3575) (3691:3691:3691))
        (PORT d[7] (4377:4377:4377) (4572:4572:4572))
        (PORT d[8] (2955:2955:2955) (3062:3062:3062))
        (PORT d[9] (2316:2316:2316) (2296:2296:2296))
        (PORT d[10] (3896:3896:3896) (3989:3989:3989))
        (PORT d[11] (1951:1951:1951) (2085:2085:2085))
        (PORT d[12] (2367:2367:2367) (2533:2533:2533))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2323:2323:2323))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (PORT d[0] (2938:2938:2938) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5652:5652:5652))
        (PORT d[1] (5559:5559:5559) (5835:5835:5835))
        (PORT d[2] (3293:3293:3293) (3558:3558:3558))
        (PORT d[3] (4237:4237:4237) (4325:4325:4325))
        (PORT d[4] (6326:6326:6326) (6563:6563:6563))
        (PORT d[5] (6149:6149:6149) (6165:6165:6165))
        (PORT d[6] (4006:4006:4006) (4085:4085:4085))
        (PORT d[7] (3944:3944:3944) (4077:4077:4077))
        (PORT d[8] (3945:3945:3945) (4118:4118:4118))
        (PORT d[9] (4100:4100:4100) (4079:4079:4079))
        (PORT d[10] (5670:5670:5670) (5761:5761:5761))
        (PORT d[11] (3873:3873:3873) (4004:4004:4004))
        (PORT d[12] (5171:5171:5171) (5326:5326:5326))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT ena (4399:4399:4399) (4516:4516:4516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (4399:4399:4399) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (771:771:771))
        (PORT datab (3883:3883:3883) (4069:4069:4069))
        (PORT datac (4425:4425:4425) (4652:4652:4652))
        (PORT datad (963:963:963) (934:934:934))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2478:2478:2478))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7110:7110:7110) (7281:7281:7281))
        (PORT d[1] (3502:3502:3502) (3664:3664:3664))
        (PORT d[2] (3774:3774:3774) (3947:3947:3947))
        (PORT d[3] (4956:4956:4956) (5193:5193:5193))
        (PORT d[4] (2265:2265:2265) (2226:2226:2226))
        (PORT d[5] (3226:3226:3226) (3168:3168:3168))
        (PORT d[6] (3597:3597:3597) (3715:3715:3715))
        (PORT d[7] (4355:4355:4355) (4548:4548:4548))
        (PORT d[8] (3603:3603:3603) (3715:3715:3715))
        (PORT d[9] (1980:1980:1980) (1958:1958:1958))
        (PORT d[10] (3548:3548:3548) (3643:3643:3643))
        (PORT d[11] (2886:2886:2886) (3108:3108:3108))
        (PORT d[12] (3112:3112:3112) (3226:3226:3226))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2000:2000:2000))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (2762:2762:2762) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5832:5832:5832) (6000:6000:6000))
        (PORT d[1] (5535:5535:5535) (5804:5804:5804))
        (PORT d[2] (3245:3245:3245) (3506:3506:3506))
        (PORT d[3] (4610:4610:4610) (4693:4693:4693))
        (PORT d[4] (6202:6202:6202) (6380:6380:6380))
        (PORT d[5] (5105:5105:5105) (5301:5301:5301))
        (PORT d[6] (3651:3651:3651) (3782:3782:3782))
        (PORT d[7] (3621:3621:3621) (3761:3761:3761))
        (PORT d[8] (4307:4307:4307) (4478:4478:4478))
        (PORT d[9] (4121:4121:4121) (4091:4091:4091))
        (PORT d[10] (5662:5662:5662) (5753:5753:5753))
        (PORT d[11] (3908:3908:3908) (4041:4041:4041))
        (PORT d[12] (4837:4837:4837) (5001:5001:5001))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT ena (3863:3863:3863) (3882:3882:3882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (3863:3863:3863) (3882:3882:3882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1129:1129:1129))
        (PORT datab (3880:3880:3880) (4065:4065:4065))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2460:2460:2460))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7049:7049:7049) (7217:7217:7217))
        (PORT d[1] (3549:3549:3549) (3713:3713:3713))
        (PORT d[2] (4050:4050:4050) (4208:4208:4208))
        (PORT d[3] (4929:4929:4929) (5161:5161:5161))
        (PORT d[4] (2287:2287:2287) (2235:2235:2235))
        (PORT d[5] (3241:3241:3241) (3186:3186:3186))
        (PORT d[6] (3629:3629:3629) (3751:3751:3751))
        (PORT d[7] (4322:4322:4322) (4514:4514:4514))
        (PORT d[8] (3323:3323:3323) (3448:3448:3448))
        (PORT d[9] (2010:2010:2010) (1993:1993:1993))
        (PORT d[10] (3570:3570:3570) (3670:3670:3670))
        (PORT d[11] (2885:2885:2885) (3108:3108:3108))
        (PORT d[12] (3093:3093:3093) (3206:3206:3206))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1703:1703:1703))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (2479:2479:2479) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5849:5849:5849) (6005:6005:6005))
        (PORT d[1] (5215:5215:5215) (5497:5497:5497))
        (PORT d[2] (3236:3236:3236) (3479:3479:3479))
        (PORT d[3] (4315:4315:4315) (4405:4405:4405))
        (PORT d[4] (6201:6201:6201) (6379:6379:6379))
        (PORT d[5] (5112:5112:5112) (5310:5310:5310))
        (PORT d[6] (3622:3622:3622) (3706:3706:3706))
        (PORT d[7] (3646:3646:3646) (3788:3788:3788))
        (PORT d[8] (4308:4308:4308) (4479:4479:4479))
        (PORT d[9] (4134:4134:4134) (4105:4105:4105))
        (PORT d[10] (5617:5617:5617) (5703:5703:5703))
        (PORT d[11] (3801:3801:3801) (3923:3923:3923))
        (PORT d[12] (4837:4837:4837) (5000:5000:5000))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT ena (3574:3574:3574) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (3574:3574:3574) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3709w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (607:607:607))
        (PORT datac (521:521:521) (590:590:590))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2511:2511:2511))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7472:7472:7472) (7674:7674:7674))
        (PORT d[1] (3030:3030:3030) (3145:3145:3145))
        (PORT d[2] (4109:4109:4109) (4302:4302:4302))
        (PORT d[3] (4224:4224:4224) (4460:4460:4460))
        (PORT d[4] (2995:2995:2995) (2938:2938:2938))
        (PORT d[5] (5891:5891:5891) (5962:5962:5962))
        (PORT d[6] (3994:3994:3994) (4125:4125:4125))
        (PORT d[7] (4370:4370:4370) (4566:4566:4566))
        (PORT d[8] (2916:2916:2916) (3028:3028:3028))
        (PORT d[9] (2661:2661:2661) (2637:2637:2637))
        (PORT d[10] (4246:4246:4246) (4334:4334:4334))
        (PORT d[11] (2619:2619:2619) (2740:2740:2740))
        (PORT d[12] (2321:2321:2321) (2438:2438:2438))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (3897:3897:3897))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (4726:4726:4726) (4528:4528:4528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (5278:5278:5278))
        (PORT d[1] (5583:5583:5583) (5895:5895:5895))
        (PORT d[2] (3127:3127:3127) (3360:3360:3360))
        (PORT d[3] (4227:4227:4227) (4270:4270:4270))
        (PORT d[4] (6273:6273:6273) (6514:6514:6514))
        (PORT d[5] (5433:5433:5433) (5619:5619:5619))
        (PORT d[6] (3960:3960:3960) (4081:4081:4081))
        (PORT d[7] (3344:3344:3344) (3521:3521:3521))
        (PORT d[8] (3877:3877:3877) (4041:4041:4041))
        (PORT d[9] (4516:4516:4516) (4487:4487:4487))
        (PORT d[10] (5681:5681:5681) (5808:5808:5808))
        (PORT d[11] (3824:3824:3824) (3953:3953:3953))
        (PORT d[12] (3808:3808:3808) (3940:3940:3940))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT ena (4054:4054:4054) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (4054:4054:4054) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (982:982:982))
        (PORT datab (3878:3878:3878) (4063:4063:4063))
        (PORT datac (4423:4423:4423) (4649:4649:4649))
        (PORT datad (1305:1305:1305) (1269:1269:1269))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1314:1314:1314))
        (PORT datab (782:782:782) (773:773:773))
        (PORT datac (3842:3842:3842) (4023:4023:4023))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6119:6119:6119) (6140:6140:6140))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3497:3497:3497) (3766:3766:3766))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT asdata (904:904:904) (958:958:958))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacLIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1582:1582:1582) (1650:1650:1650))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (739:739:739))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1254:1254:1254) (1162:1162:1162))
        (PORT ena (1095:1095:1095) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2202:2202:2202))
        (PORT asdata (2294:2294:2294) (2344:2344:2344))
        (PORT clrn (2167:2167:2167) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (3830:3830:3830) (3700:3700:3700))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3638:3638:3638) (3554:3554:3554))
        (PORT datab (315:315:315) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3639:3639:3639) (3555:3555:3555))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (571:571:571) (668:668:668))
        (PORT datac (558:558:558) (643:643:643))
        (PORT datad (1128:1128:1128) (1144:1144:1144))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (899:899:899))
        (PORT datab (1139:1139:1139) (1145:1145:1145))
        (PORT datac (832:832:832) (888:888:888))
        (PORT datad (713:713:713) (715:715:715))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (1083:1083:1083) (1100:1100:1100))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1694:1694:1694) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2088:2088:2088))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6242:6242:6242) (6325:6325:6325))
        (PORT d[1] (4923:4923:4923) (4897:4897:4897))
        (PORT d[2] (4621:4621:4621) (4848:4848:4848))
        (PORT d[3] (4485:4485:4485) (4679:4679:4679))
        (PORT d[4] (4462:4462:4462) (4419:4419:4419))
        (PORT d[5] (6750:6750:6750) (7031:7031:7031))
        (PORT d[6] (3600:3600:3600) (3678:3678:3678))
        (PORT d[7] (5110:5110:5110) (5306:5306:5306))
        (PORT d[8] (3952:3952:3952) (4231:4231:4231))
        (PORT d[9] (3209:3209:3209) (3365:3365:3365))
        (PORT d[10] (2903:2903:2903) (3022:3022:3022))
        (PORT d[11] (3943:3943:3943) (4195:4195:4195))
        (PORT d[12] (4952:4952:4952) (5301:5301:5301))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5317:5317:5317))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT d[0] (5654:5654:5654) (5921:5921:5921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3406:3406:3406))
        (PORT d[1] (5213:5213:5213) (5443:5443:5443))
        (PORT d[2] (2948:2948:2948) (3173:3173:3173))
        (PORT d[3] (4517:4517:4517) (4585:4585:4585))
        (PORT d[4] (3716:3716:3716) (3662:3662:3662))
        (PORT d[5] (4208:4208:4208) (4243:4243:4243))
        (PORT d[6] (3674:3674:3674) (3810:3810:3810))
        (PORT d[7] (2968:2968:2968) (3074:3074:3074))
        (PORT d[8] (3426:3426:3426) (3466:3466:3466))
        (PORT d[9] (4785:4785:4785) (4707:4707:4707))
        (PORT d[10] (5415:5415:5415) (5455:5455:5455))
        (PORT d[11] (4591:4591:4591) (4753:4753:4753))
        (PORT d[12] (4876:4876:4876) (5059:5059:5059))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT ena (4799:4799:4799) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT d[0] (4799:4799:4799) (4932:4932:4932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1719:1719:1719))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6588:6588:6588) (6706:6706:6706))
        (PORT d[1] (4537:4537:4537) (4505:4505:4505))
        (PORT d[2] (4227:4227:4227) (4453:4453:4453))
        (PORT d[3] (3835:3835:3835) (4051:4051:4051))
        (PORT d[4] (3795:3795:3795) (3755:3755:3755))
        (PORT d[5] (6378:6378:6378) (6663:6663:6663))
        (PORT d[6] (3617:3617:3617) (3690:3690:3690))
        (PORT d[7] (4386:4386:4386) (4585:4585:4585))
        (PORT d[8] (4581:4581:4581) (4830:4830:4830))
        (PORT d[9] (2796:2796:2796) (2941:2941:2941))
        (PORT d[10] (2916:2916:2916) (3038:3038:3038))
        (PORT d[11] (3646:3646:3646) (3906:3906:3906))
        (PORT d[12] (4221:4221:4221) (4579:4579:4579))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4630:4630:4630))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (5411:5411:5411) (5238:5238:5238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3384:3384:3384))
        (PORT d[1] (4410:4410:4410) (4637:4637:4637))
        (PORT d[2] (2869:2869:2869) (3085:3085:3085))
        (PORT d[3] (4571:4571:4571) (4641:4641:4641))
        (PORT d[4] (3383:3383:3383) (3335:3335:3335))
        (PORT d[5] (3467:3467:3467) (3504:3504:3504))
        (PORT d[6] (3690:3690:3690) (3831:3831:3831))
        (PORT d[7] (2876:2876:2876) (2981:2981:2981))
        (PORT d[8] (4215:4215:4215) (4335:4335:4335))
        (PORT d[9] (4077:4077:4077) (4004:4004:4004))
        (PORT d[10] (5112:5112:5112) (5159:5159:5159))
        (PORT d[11] (4595:4595:4595) (4753:4753:4753))
        (PORT d[12] (4540:4540:4540) (4737:4737:4737))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (4446:4446:4446) (4579:4579:4579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (4446:4446:4446) (4579:4579:4579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4151:4151:4151) (4388:4388:4388))
        (PORT datab (825:825:825) (816:816:816))
        (PORT datac (3124:3124:3124) (3238:3238:3238))
        (PORT datad (768:768:768) (759:759:759))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (3480:3480:3480) (3697:3697:3697))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2567:2567:2567))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7574:7574:7574) (7668:7668:7668))
        (PORT d[1] (5839:5839:5839) (6084:6084:6084))
        (PORT d[2] (4943:4943:4943) (5226:5226:5226))
        (PORT d[3] (5006:5006:5006) (5275:5275:5275))
        (PORT d[4] (4730:4730:4730) (4862:4862:4862))
        (PORT d[5] (6128:6128:6128) (6411:6411:6411))
        (PORT d[6] (5082:5082:5082) (5168:5168:5168))
        (PORT d[7] (5082:5082:5082) (5337:5337:5337))
        (PORT d[8] (7168:7168:7168) (7319:7319:7319))
        (PORT d[9] (3548:3548:3548) (3729:3729:3729))
        (PORT d[10] (3995:3995:3995) (4126:4126:4126))
        (PORT d[11] (4161:4161:4161) (4473:4473:4473))
        (PORT d[12] (4477:4477:4477) (4848:4848:4848))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4658:4658:4658))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (5310:5310:5310) (5289:5289:5289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6239:6239:6239) (6544:6544:6544))
        (PORT d[1] (5593:5593:5593) (5890:5890:5890))
        (PORT d[2] (4641:4641:4641) (4915:4915:4915))
        (PORT d[3] (4944:4944:4944) (5055:5055:5055))
        (PORT d[4] (5049:5049:5049) (5187:5187:5187))
        (PORT d[5] (4863:4863:4863) (4955:4955:4955))
        (PORT d[6] (4392:4392:4392) (4605:4605:4605))
        (PORT d[7] (4077:4077:4077) (4296:4296:4296))
        (PORT d[8] (3845:3845:3845) (3926:3926:3926))
        (PORT d[9] (5720:5720:5720) (5816:5816:5816))
        (PORT d[10] (5621:5621:5621) (5706:5706:5706))
        (PORT d[11] (4912:4912:4912) (5111:5111:5111))
        (PORT d[12] (5957:5957:5957) (6203:6203:6203))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT ena (5168:5168:5168) (5349:5349:5349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (5168:5168:5168) (5349:5349:5349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2569:2569:2569))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7243:7243:7243) (7344:7344:7344))
        (PORT d[1] (5850:5850:5850) (6082:6082:6082))
        (PORT d[2] (4942:4942:4942) (5225:5225:5225))
        (PORT d[3] (4994:4994:4994) (5277:5277:5277))
        (PORT d[4] (4678:4678:4678) (4806:4806:4806))
        (PORT d[5] (6127:6127:6127) (6410:6410:6410))
        (PORT d[6] (5097:5097:5097) (5185:5185:5185))
        (PORT d[7] (4763:4763:4763) (5029:5029:5029))
        (PORT d[8] (7160:7160:7160) (7310:7310:7310))
        (PORT d[9] (3549:3549:3549) (3730:3730:3730))
        (PORT d[10] (4397:4397:4397) (4527:4527:4527))
        (PORT d[11] (4130:4130:4130) (4439:4439:4439))
        (PORT d[12] (4478:4478:4478) (4849:4849:4849))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3489:3489:3489))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (4078:4078:4078) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6507:6507:6507))
        (PORT d[1] (5270:5270:5270) (5581:5581:5581))
        (PORT d[2] (2702:2702:2702) (2823:2823:2823))
        (PORT d[3] (5304:5304:5304) (5392:5392:5392))
        (PORT d[4] (5033:5033:5033) (5175:5175:5175))
        (PORT d[5] (4893:4893:4893) (4991:4991:4991))
        (PORT d[6] (4073:4073:4073) (4285:4285:4285))
        (PORT d[7] (3988:3988:3988) (4183:4183:4183))
        (PORT d[8] (3765:3765:3765) (3835:3835:3835))
        (PORT d[9] (5636:5636:5636) (5686:5686:5686))
        (PORT d[10] (5606:5606:5606) (5695:5695:5695))
        (PORT d[11] (4988:4988:4988) (5156:5156:5156))
        (PORT d[12] (5857:5857:5857) (6104:6104:6104))
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT ena (4867:4867:4867) (5055:5055:5055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT d[0] (4867:4867:4867) (5055:5055:5055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2400:2400:2400))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7622:7622:7622) (7724:7724:7724))
        (PORT d[1] (5582:5582:5582) (5898:5898:5898))
        (PORT d[2] (5191:5191:5191) (5417:5417:5417))
        (PORT d[3] (5071:5071:5071) (5368:5368:5368))
        (PORT d[4] (3946:3946:3946) (4081:4081:4081))
        (PORT d[5] (7236:7236:7236) (7614:7614:7614))
        (PORT d[6] (4378:4378:4378) (4467:4467:4467))
        (PORT d[7] (5080:5080:5080) (5300:5300:5300))
        (PORT d[8] (7867:7867:7867) (8009:8009:8009))
        (PORT d[9] (3178:3178:3178) (3361:3361:3361))
        (PORT d[10] (3950:3950:3950) (4054:4054:4054))
        (PORT d[11] (3763:3763:3763) (4077:4077:4077))
        (PORT d[12] (4417:4417:4417) (4784:4784:4784))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3341:3341:3341))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (3985:3985:3985) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3749:3749:3749))
        (PORT d[1] (5226:5226:5226) (5497:5497:5497))
        (PORT d[2] (2453:2453:2453) (2580:2580:2580))
        (PORT d[3] (4957:4957:4957) (5068:5068:5068))
        (PORT d[4] (5391:5391:5391) (5535:5535:5535))
        (PORT d[5] (5608:5608:5608) (5706:5706:5706))
        (PORT d[6] (4097:4097:4097) (4309:4309:4309))
        (PORT d[7] (3979:3979:3979) (4130:4130:4130))
        (PORT d[8] (4279:4279:4279) (4367:4367:4367))
        (PORT d[9] (5699:5699:5699) (5794:5794:5794))
        (PORT d[10] (5666:5666:5666) (5756:5756:5756))
        (PORT d[11] (4593:4593:4593) (4758:4758:4758))
        (PORT d[12] (6450:6450:6450) (6755:6755:6755))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (5123:5123:5123) (5307:5307:5307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (5123:5123:5123) (5307:5307:5307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4155:4155:4155) (4394:4394:4394))
        (PORT datab (2539:2539:2539) (2450:2450:2450))
        (PORT datac (3123:3123:3123) (3237:3237:3237))
        (PORT datad (2491:2491:2491) (2460:2460:2460))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1673:1673:1673))
        (PORT datab (3169:3169:3169) (3277:3277:3277))
        (PORT datac (2185:2185:2185) (2170:2170:2170))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2116:2116:2116))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (6333:6333:6333))
        (PORT d[1] (4915:4915:4915) (4881:4881:4881))
        (PORT d[2] (4625:4625:4625) (4839:4839:4839))
        (PORT d[3] (4499:4499:4499) (4682:4682:4682))
        (PORT d[4] (4474:4474:4474) (4431:4431:4431))
        (PORT d[5] (6769:6769:6769) (7050:7050:7050))
        (PORT d[6] (3592:3592:3592) (3670:3670:3670))
        (PORT d[7] (4757:4757:4757) (4958:4958:4958))
        (PORT d[8] (3955:3955:3955) (4245:4245:4245))
        (PORT d[9] (3164:3164:3164) (3314:3314:3314))
        (PORT d[10] (2922:2922:2922) (3044:3044:3044))
        (PORT d[11] (3961:3961:3961) (4214:4214:4214))
        (PORT d[12] (4562:4562:4562) (4920:4920:4920))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4435:4435:4435))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (5218:5218:5218) (5066:5066:5066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3397:3397:3397))
        (PORT d[1] (5180:5180:5180) (5408:5408:5408))
        (PORT d[2] (2946:2946:2946) (3170:3170:3170))
        (PORT d[3] (4944:4944:4944) (5015:5015:5015))
        (PORT d[4] (3733:3733:3733) (3686:3686:3686))
        (PORT d[5] (4226:4226:4226) (4262:4262:4262))
        (PORT d[6] (3703:3703:3703) (3852:3852:3852))
        (PORT d[7] (2911:2911:2911) (3010:3010:3010))
        (PORT d[8] (3464:3464:3464) (3508:3508:3508))
        (PORT d[9] (4461:4461:4461) (4391:4391:4391))
        (PORT d[10] (5158:5158:5158) (5209:5209:5209))
        (PORT d[11] (4251:4251:4251) (4416:4416:4416))
        (PORT d[12] (4516:4516:4516) (4715:4715:4715))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT ena (5080:5080:5080) (5204:5204:5204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT d[0] (5080:5080:5080) (5204:5204:5204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2097:2097:2097))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (6687:6687:6687))
        (PORT d[1] (4879:4879:4879) (4839:4839:4839))
        (PORT d[2] (4250:4250:4250) (4479:4479:4479))
        (PORT d[3] (4183:4183:4183) (4370:4370:4370))
        (PORT d[4] (4105:4105:4105) (4064:4064:4064))
        (PORT d[5] (6054:6054:6054) (6331:6331:6331))
        (PORT d[6] (3264:3264:3264) (3347:3347:3347))
        (PORT d[7] (4747:4747:4747) (4948:4948:4948))
        (PORT d[8] (3939:3939:3939) (4220:4220:4220))
        (PORT d[9] (3038:3038:3038) (3180:3180:3180))
        (PORT d[10] (2883:2883:2883) (3003:3003:3003))
        (PORT d[11] (3587:3587:3587) (3850:3850:3850))
        (PORT d[12] (4609:4609:4609) (4973:4973:4973))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3674:3674:3674))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (4453:4453:4453) (4305:4305:4305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3036:3036:3036))
        (PORT d[1] (4859:4859:4859) (5090:5090:5090))
        (PORT d[2] (2898:2898:2898) (3118:3118:3118))
        (PORT d[3] (4908:4908:4908) (4976:4976:4976))
        (PORT d[4] (3382:3382:3382) (3337:3337:3337))
        (PORT d[5] (3853:3853:3853) (3889:3889:3889))
        (PORT d[6] (3683:3683:3683) (3810:3810:3810))
        (PORT d[7] (2886:2886:2886) (2982:2982:2982))
        (PORT d[8] (3698:3698:3698) (3633:3633:3633))
        (PORT d[9] (4422:4422:4422) (4346:4346:4346))
        (PORT d[10] (4764:4764:4764) (4819:4819:4819))
        (PORT d[11] (4246:4246:4246) (4409:4409:4409))
        (PORT d[12] (4766:4766:4766) (4944:4944:4944))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT ena (4443:4443:4443) (4577:4577:4577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (4443:4443:4443) (4577:4577:4577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (777:777:777) (767:767:767))
        (PORT datac (3125:3125:3125) (3239:3239:3239))
        (PORT datad (728:728:728) (720:720:720))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2922:2922:2922))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3485:3485:3485) (3702:3702:3702))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2470:2470:2470))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7694:7694:7694) (7842:7842:7842))
        (PORT d[1] (6050:6050:6050) (6371:6371:6371))
        (PORT d[2] (4829:4829:4829) (5060:5060:5060))
        (PORT d[3] (5341:5341:5341) (5614:5614:5614))
        (PORT d[4] (3923:3923:3923) (4054:4054:4054))
        (PORT d[5] (7243:7243:7243) (7622:7622:7622))
        (PORT d[6] (4355:4355:4355) (4441:4441:4441))
        (PORT d[7] (5473:5473:5473) (5719:5719:5719))
        (PORT d[8] (7560:7560:7560) (7745:7745:7745))
        (PORT d[9] (3556:3556:3556) (3745:3745:3745))
        (PORT d[10] (3686:3686:3686) (3798:3798:3798))
        (PORT d[11] (3703:3703:3703) (4013:4013:4013))
        (PORT d[12] (4343:4343:4343) (4641:4641:4641))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4315:4315:4315))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5107:5107:5107) (4946:4946:4946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3732:3732:3732))
        (PORT d[1] (4851:4851:4851) (5122:5122:5122))
        (PORT d[2] (2743:2743:2743) (2868:2868:2868))
        (PORT d[3] (5602:5602:5602) (5689:5689:5689))
        (PORT d[4] (5335:5335:5335) (5468:5468:5468))
        (PORT d[5] (5612:5612:5612) (5707:5707:5707))
        (PORT d[6] (4465:4465:4465) (4675:4675:4675))
        (PORT d[7] (4353:4353:4353) (4502:4502:4502))
        (PORT d[8] (4640:4640:4640) (4761:4761:4761))
        (PORT d[9] (5738:5738:5738) (5837:5837:5837))
        (PORT d[10] (5310:5310:5310) (5405:5405:5405))
        (PORT d[11] (5368:5368:5368) (5568:5568:5568))
        (PORT d[12] (6398:6398:6398) (6697:6697:6697))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (5131:5131:5131) (5315:5315:5315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (5131:5131:5131) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2565:2565:2565))
        (PORT datac (4100:4100:4100) (4344:4344:4344))
        (PORT datad (2597:2597:2597) (2578:2578:2578))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3520:3520:3520) (3731:3731:3731))
        (PORT datac (3123:3123:3123) (3237:3237:3237))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2703:2703:2703) (2919:2919:2919))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (755:755:755))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2646:2646:2646))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1435:1435:1435) (1380:1380:1380))
        (PORT ena (1374:1374:1374) (1330:1330:1330))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1623:1623:1623) (1681:1681:1681))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1763:1763:1763))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1669:1669:1669))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2562:2562:2562))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2469:2469:2469))
        (PORT d[1] (2935:2935:2935) (3024:3024:3024))
        (PORT d[2] (3746:3746:3746) (3879:3879:3879))
        (PORT d[3] (2717:2717:2717) (2733:2733:2733))
        (PORT d[4] (2742:2742:2742) (2850:2850:2850))
        (PORT d[5] (6666:6666:6666) (6863:6863:6863))
        (PORT d[6] (2697:2697:2697) (2702:2702:2702))
        (PORT d[7] (3545:3545:3545) (3663:3663:3663))
        (PORT d[8] (3328:3328:3328) (3442:3442:3442))
        (PORT d[9] (2620:2620:2620) (2621:2621:2621))
        (PORT d[10] (2753:2753:2753) (2783:2783:2783))
        (PORT d[11] (2415:2415:2415) (2554:2554:2554))
        (PORT d[12] (3899:3899:3899) (4050:4050:4050))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3665:3665:3665))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (4212:4212:4212) (4296:4296:4296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3413:3413:3413))
        (PORT d[1] (3249:3249:3249) (3394:3394:3394))
        (PORT d[2] (3817:3817:3817) (4016:4016:4016))
        (PORT d[3] (3017:3017:3017) (3027:3027:3027))
        (PORT d[4] (5578:5578:5578) (5778:5778:5778))
        (PORT d[5] (3165:3165:3165) (3159:3159:3159))
        (PORT d[6] (3549:3549:3549) (3606:3606:3606))
        (PORT d[7] (3183:3183:3183) (3182:3182:3182))
        (PORT d[8] (2753:2753:2753) (2776:2776:2776))
        (PORT d[9] (3451:3451:3451) (3470:3470:3470))
        (PORT d[10] (2840:2840:2840) (2873:2873:2873))
        (PORT d[11] (4341:4341:4341) (4405:4405:4405))
        (PORT d[12] (3074:3074:3074) (3080:3080:3080))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (3890:3890:3890) (3949:3949:3949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (3890:3890:3890) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1297:1297:1297))
        (PORT datab (2593:2593:2593) (2671:2671:2671))
        (PORT datac (3893:3893:3893) (4125:4125:4125))
        (PORT datad (1498:1498:1498) (1462:1462:1462))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2802:2802:2802))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3342:3342:3342))
        (PORT d[1] (3059:3059:3059) (3177:3177:3177))
        (PORT d[2] (2895:2895:2895) (2997:2997:2997))
        (PORT d[3] (3737:3737:3737) (3888:3888:3888))
        (PORT d[4] (2965:2965:2965) (3051:3051:3051))
        (PORT d[5] (5494:5494:5494) (5672:5672:5672))
        (PORT d[6] (4687:4687:4687) (4913:4913:4913))
        (PORT d[7] (3234:3234:3234) (3321:3321:3321))
        (PORT d[8] (3036:3036:3036) (3167:3167:3167))
        (PORT d[9] (4106:4106:4106) (4164:4164:4164))
        (PORT d[10] (4435:4435:4435) (4628:4628:4628))
        (PORT d[11] (2743:2743:2743) (2888:2888:2888))
        (PORT d[12] (2677:2677:2677) (2807:2807:2807))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4205:4205:4205))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (4837:4837:4837) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (4009:4009:4009))
        (PORT d[1] (3987:3987:3987) (4054:4054:4054))
        (PORT d[2] (2425:2425:2425) (2584:2584:2584))
        (PORT d[3] (4185:4185:4185) (4224:4224:4224))
        (PORT d[4] (5947:5947:5947) (6164:6164:6164))
        (PORT d[5] (5802:5802:5802) (5997:5997:5997))
        (PORT d[6] (3615:3615:3615) (3746:3746:3746))
        (PORT d[7] (5045:5045:5045) (5056:5056:5056))
        (PORT d[8] (3623:3623:3623) (3657:3657:3657))
        (PORT d[9] (5696:5696:5696) (5752:5752:5752))
        (PORT d[10] (3276:3276:3276) (3387:3387:3387))
        (PORT d[11] (4468:4468:4468) (4564:4564:4564))
        (PORT d[12] (3999:3999:3999) (3990:3990:3990))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT ena (4030:4030:4030) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (4030:4030:4030) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2129:2129:2129))
        (PORT datab (3937:3937:3937) (4172:4172:4172))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1631:1631:1631) (1590:1590:1590))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2869:2869:2869) (2972:2972:2972))
        (PORT datad (2252:2252:2252) (2406:2406:2406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1688:1688:1688))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4132:4132:4132))
        (PORT d[1] (4209:4209:4209) (4261:4261:4261))
        (PORT d[2] (3769:3769:3769) (3939:3939:3939))
        (PORT d[3] (3711:3711:3711) (3856:3856:3856))
        (PORT d[4] (4228:4228:4228) (4334:4334:4334))
        (PORT d[5] (4851:4851:4851) (4979:4979:4979))
        (PORT d[6] (6089:6089:6089) (6174:6174:6174))
        (PORT d[7] (3998:3998:3998) (4153:4153:4153))
        (PORT d[8] (5118:5118:5118) (5257:5257:5257))
        (PORT d[9] (3805:3805:3805) (3815:3815:3815))
        (PORT d[10] (3817:3817:3817) (3834:3834:3834))
        (PORT d[11] (3800:3800:3800) (3816:3816:3816))
        (PORT d[12] (3982:3982:3982) (4228:4228:4228))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2955:2955:2955))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (3587:3587:3587) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3474:3474:3474))
        (PORT d[1] (3304:3304:3304) (3437:3437:3437))
        (PORT d[2] (2816:2816:2816) (3003:3003:3003))
        (PORT d[3] (3989:3989:3989) (3987:3987:3987))
        (PORT d[4] (5316:5316:5316) (5426:5426:5426))
        (PORT d[5] (2376:2376:2376) (2378:2378:2378))
        (PORT d[6] (3729:3729:3729) (3915:3915:3915))
        (PORT d[7] (2797:2797:2797) (2857:2857:2857))
        (PORT d[8] (3664:3664:3664) (3647:3647:3647))
        (PORT d[9] (2706:2706:2706) (2711:2711:2711))
        (PORT d[10] (2743:2743:2743) (2760:2760:2760))
        (PORT d[11] (2719:2719:2719) (2712:2712:2712))
        (PORT d[12] (2370:2370:2370) (2391:2391:2391))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT ena (4755:4755:4755) (4881:4881:4881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT d[0] (4755:4755:4755) (4881:4881:4881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2400:2400:2400))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4262:4262:4262))
        (PORT d[1] (4407:4407:4407) (4574:4574:4574))
        (PORT d[2] (3890:3890:3890) (4108:4108:4108))
        (PORT d[3] (3421:3421:3421) (3581:3581:3581))
        (PORT d[4] (5479:5479:5479) (5758:5758:5758))
        (PORT d[5] (5670:5670:5670) (5843:5843:5843))
        (PORT d[6] (6824:6824:6824) (6947:6947:6947))
        (PORT d[7] (6095:6095:6095) (6233:6233:6233))
        (PORT d[8] (8281:8281:8281) (8410:8410:8410))
        (PORT d[9] (3213:3213:3213) (3411:3411:3411))
        (PORT d[10] (7340:7340:7340) (7349:7349:7349))
        (PORT d[11] (4316:4316:4316) (4636:4636:4636))
        (PORT d[12] (5000:5000:5000) (5318:5318:5318))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4540:4540:4540))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (4794:4794:4794) (4866:4866:4866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5227:5227:5227))
        (PORT d[1] (4027:4027:4027) (4204:4204:4204))
        (PORT d[2] (3100:3100:3100) (3273:3273:3273))
        (PORT d[3] (5650:5650:5650) (5767:5767:5767))
        (PORT d[4] (5789:5789:5789) (5948:5948:5948))
        (PORT d[5] (6905:6905:6905) (7169:7169:7169))
        (PORT d[6] (4858:4858:4858) (5112:5112:5112))
        (PORT d[7] (3574:3574:3574) (3687:3687:3687))
        (PORT d[8] (5117:5117:5117) (5323:5323:5323))
        (PORT d[9] (7756:7756:7756) (7890:7890:7890))
        (PORT d[10] (6267:6267:6267) (6366:6366:6366))
        (PORT d[11] (6230:6230:6230) (6526:6526:6526))
        (PORT d[12] (4934:4934:4934) (5140:5140:5140))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (4818:4818:4818) (4947:4947:4947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (4818:4818:4818) (4947:4947:4947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3697:3697:3697) (3831:3831:3831))
        (PORT datab (2442:2442:2442) (2527:2527:2527))
        (PORT datac (1325:1325:1325) (1309:1309:1309))
        (PORT datad (2685:2685:2685) (2594:2594:2594))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1429:1429:1429))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3034:3034:3034) (3200:3200:3200))
        (PORT datad (2325:2325:2325) (2385:2385:2385))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2184:2184:2184))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3656:3656:3656))
        (PORT d[1] (3858:3858:3858) (3942:3942:3942))
        (PORT d[2] (3083:3083:3083) (3214:3214:3214))
        (PORT d[3] (2587:2587:2587) (2665:2665:2665))
        (PORT d[4] (2380:2380:2380) (2509:2509:2509))
        (PORT d[5] (6029:6029:6029) (6297:6297:6297))
        (PORT d[6] (6410:6410:6410) (6747:6747:6747))
        (PORT d[7] (3973:3973:3973) (4080:4080:4080))
        (PORT d[8] (3909:3909:3909) (4118:4118:4118))
        (PORT d[9] (4401:4401:4401) (4472:4472:4472))
        (PORT d[10] (4068:4068:4068) (4263:4263:4263))
        (PORT d[11] (2679:2679:2679) (2847:2847:2847))
        (PORT d[12] (3058:3058:3058) (3215:3215:3215))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3201:3201:3201))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (3517:3517:3517) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3985:3985:3985))
        (PORT d[1] (3547:3547:3547) (3628:3628:3628))
        (PORT d[2] (1642:1642:1642) (1737:1737:1737))
        (PORT d[3] (5105:5105:5105) (5134:5134:5134))
        (PORT d[4] (5913:5913:5913) (6120:6120:6120))
        (PORT d[5] (5347:5347:5347) (5506:5506:5506))
        (PORT d[6] (3515:3515:3515) (3617:3617:3617))
        (PORT d[7] (4025:4025:4025) (4137:4137:4137))
        (PORT d[8] (2663:2663:2663) (2704:2704:2704))
        (PORT d[9] (6818:6818:6818) (6946:6946:6946))
        (PORT d[10] (3602:3602:3602) (3716:3716:3716))
        (PORT d[11] (4231:4231:4231) (4399:4399:4399))
        (PORT d[12] (4606:4606:4606) (4777:4777:4777))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT ena (4467:4467:4467) (4594:4594:4594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (4467:4467:4467) (4594:4594:4594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1005:1005:1005))
        (PORT datab (3539:3539:3539) (3742:3742:3742))
        (PORT datac (2853:2853:2853) (2966:2966:2966))
        (PORT datad (741:741:741) (734:734:734))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2214:2214:2214) (2297:2297:2297))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1779:1779:1779))
        (PORT datab (1412:1412:1412) (1431:1431:1431))
        (PORT datac (2146:2146:2146) (2106:2106:2106))
        (PORT datad (883:883:883) (845:845:845))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2221:2221:2221))
        (PORT asdata (1133:1133:1133) (1159:1159:1159))
        (PORT clrn (1185:1185:1185) (1122:1122:1122))
        (PORT ena (1127:1127:1127) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1736:1736:1736) (1744:1744:1744))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2154:2154:2154))
        (PORT clk (2491:2491:2491) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2643:2643:2643))
        (PORT d[1] (3370:3370:3370) (3480:3480:3480))
        (PORT d[2] (2986:2986:2986) (3110:3110:3110))
        (PORT d[3] (3250:3250:3250) (3305:3305:3305))
        (PORT d[4] (2354:2354:2354) (2457:2457:2457))
        (PORT d[5] (6004:6004:6004) (6234:6234:6234))
        (PORT d[6] (5639:5639:5639) (5877:5877:5877))
        (PORT d[7] (3872:3872:3872) (3966:3966:3966))
        (PORT d[8] (3149:3149:3149) (3356:3356:3356))
        (PORT d[9] (4109:4109:4109) (4187:4187:4187))
        (PORT d[10] (3745:3745:3745) (3945:3945:3945))
        (PORT d[11] (2720:2720:2720) (2888:2888:2888))
        (PORT d[12] (3161:3161:3161) (3390:3390:3390))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2615:2615:2615))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT d[0] (3280:3280:3280) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4333:4333:4333))
        (PORT d[1] (3563:3563:3563) (3645:3645:3645))
        (PORT d[2] (2042:2042:2042) (2177:2177:2177))
        (PORT d[3] (4903:4903:4903) (4955:4955:4955))
        (PORT d[4] (5558:5558:5558) (5773:5773:5773))
        (PORT d[5] (5721:5721:5721) (5876:5876:5876))
        (PORT d[6] (4316:4316:4316) (4452:4452:4452))
        (PORT d[7] (4975:4975:4975) (5074:5074:5074))
        (PORT d[8] (3567:3567:3567) (3588:3588:3588))
        (PORT d[9] (5624:5624:5624) (5683:5683:5683))
        (PORT d[10] (2902:2902:2902) (2995:2995:2995))
        (PORT d[11] (4241:4241:4241) (4407:4407:4407))
        (PORT d[12] (4474:4474:4474) (4631:4631:4631))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT ena (3982:3982:3982) (4021:4021:4021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (3982:3982:3982) (4021:4021:4021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1370:1370:1370))
        (PORT datab (2590:2590:2590) (2668:2668:2668))
        (PORT datac (3896:3896:3896) (4129:4129:4129))
        (PORT datad (1048:1048:1048) (1036:1036:1036))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2902:2902:2902) (3006:3006:3006))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2252:2252:2252) (2406:2406:2406))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2404:2404:2404))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3164:3164:3164))
        (PORT d[1] (2735:2735:2735) (2847:2847:2847))
        (PORT d[2] (3187:3187:3187) (3254:3254:3254))
        (PORT d[3] (3782:3782:3782) (3798:3798:3798))
        (PORT d[4] (3460:3460:3460) (3564:3564:3564))
        (PORT d[5] (5293:5293:5293) (5486:5486:5486))
        (PORT d[6] (3696:3696:3696) (3686:3686:3686))
        (PORT d[7] (2819:2819:2819) (2900:2900:2900))
        (PORT d[8] (2948:2948:2948) (3064:3064:3064))
        (PORT d[9] (3297:3297:3297) (3289:3289:3289))
        (PORT d[10] (3503:3503:3503) (3530:3530:3530))
        (PORT d[11] (2439:2439:2439) (2587:2587:2587))
        (PORT d[12] (2071:2071:2071) (2217:2217:2217))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3986:3986:3986))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (4570:4570:4570) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4563:4563:4563))
        (PORT d[1] (3856:3856:3856) (3974:3974:3974))
        (PORT d[2] (2805:2805:2805) (3025:3025:3025))
        (PORT d[3] (4120:4120:4120) (4154:4154:4154))
        (PORT d[4] (5624:5624:5624) (5841:5841:5841))
        (PORT d[5] (3575:3575:3575) (3574:3574:3574))
        (PORT d[6] (4264:4264:4264) (4321:4321:4321))
        (PORT d[7] (4333:4333:4333) (4299:4299:4299))
        (PORT d[8] (3445:3445:3445) (3564:3564:3564))
        (PORT d[9] (3776:3776:3776) (3792:3792:3792))
        (PORT d[10] (3439:3439:3439) (3458:3458:3458))
        (PORT d[11] (4693:4693:4693) (4755:4755:4755))
        (PORT d[12] (3733:3733:3733) (3706:3706:3706))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT ena (3616:3616:3616) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT d[0] (3616:3616:3616) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (775:775:775))
        (PORT datab (3939:3939:3939) (4175:4175:4175))
        (PORT datac (2183:2183:2183) (2119:2119:2119))
        (PORT datad (2540:2540:2540) (2622:2622:2622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2462:2462:2462))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2639:2639:2639))
        (PORT d[1] (3412:3412:3412) (3527:3527:3527))
        (PORT d[2] (2643:2643:2643) (2735:2735:2735))
        (PORT d[3] (3297:3297:3297) (3431:3431:3431))
        (PORT d[4] (2931:2931:2931) (3015:3015:3015))
        (PORT d[5] (5676:5676:5676) (5909:5909:5909))
        (PORT d[6] (4914:4914:4914) (5163:5163:5163))
        (PORT d[7] (3193:3193:3193) (3277:3277:3277))
        (PORT d[8] (3043:3043:3043) (3182:3182:3182))
        (PORT d[9] (3397:3397:3397) (3452:3452:3452))
        (PORT d[10] (3759:3759:3759) (3959:3959:3959))
        (PORT d[11] (2407:2407:2407) (2555:2555:2555))
        (PORT d[12] (2639:2639:2639) (2775:2775:2775))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4215:4215:4215))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (4822:4822:4822) (4846:4846:4846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3790:3790:3790))
        (PORT d[1] (4002:4002:4002) (4058:4058:4058))
        (PORT d[2] (2410:2410:2410) (2575:2575:2575))
        (PORT d[3] (4185:4185:4185) (4240:4240:4240))
        (PORT d[4] (5568:5568:5568) (5788:5788:5788))
        (PORT d[5] (5395:5395:5395) (5587:5587:5587))
        (PORT d[6] (3629:3629:3629) (3773:3773:3773))
        (PORT d[7] (4362:4362:4362) (4375:4375:4375))
        (PORT d[8] (3171:3171:3171) (3185:3185:3185))
        (PORT d[9] (4998:4998:4998) (5062:5062:5062))
        (PORT d[10] (3643:3643:3643) (3741:3741:3741))
        (PORT d[11] (3838:3838:3838) (3965:3965:3965))
        (PORT d[12] (3710:3710:3710) (3709:3709:3709))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (4691:4691:4691) (4801:4801:4801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (4691:4691:4691) (4801:4801:4801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (980:980:980))
        (PORT datab (3933:3933:3933) (4168:4168:4168))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (758:758:758) (747:747:747))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2252:2252:2252) (2406:2406:2406))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1696:1696:1696))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2370:2370:2370))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7014:7014:7014) (7136:7136:7136))
        (PORT d[1] (4866:4866:4866) (5059:5059:5059))
        (PORT d[2] (3906:3906:3906) (4089:4089:4089))
        (PORT d[3] (4674:4674:4674) (4928:4928:4928))
        (PORT d[4] (6539:6539:6539) (6616:6616:6616))
        (PORT d[5] (5259:5259:5259) (5423:5423:5423))
        (PORT d[6] (6039:6039:6039) (6115:6115:6115))
        (PORT d[7] (5953:5953:5953) (5999:5999:5999))
        (PORT d[8] (6713:6713:6713) (6819:6819:6819))
        (PORT d[9] (4777:4777:4777) (5044:5044:5044))
        (PORT d[10] (6656:6656:6656) (6637:6637:6637))
        (PORT d[11] (4194:4194:4194) (4453:4453:4453))
        (PORT d[12] (4384:4384:4384) (4716:4716:4716))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3821:3821:3821))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT d[0] (4369:4369:4369) (4452:4452:4452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5516:5516:5516))
        (PORT d[1] (3970:3970:3970) (4113:4113:4113))
        (PORT d[2] (2621:2621:2621) (2740:2740:2740))
        (PORT d[3] (5282:5282:5282) (5372:5372:5372))
        (PORT d[4] (4618:4618:4618) (4732:4732:4732))
        (PORT d[5] (5423:5423:5423) (5620:5620:5620))
        (PORT d[6] (4679:4679:4679) (4836:4836:4836))
        (PORT d[7] (3056:3056:3056) (3143:3143:3143))
        (PORT d[8] (5074:5074:5074) (5017:5017:5017))
        (PORT d[9] (6670:6670:6670) (6746:6746:6746))
        (PORT d[10] (5219:5219:5219) (5279:5279:5279))
        (PORT d[11] (5068:5068:5068) (5319:5319:5319))
        (PORT d[12] (5642:5642:5642) (5801:5801:5801))
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT ena (5619:5619:5619) (5835:5835:5835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT d[0] (5619:5619:5619) (5835:5835:5835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2570:2570:2570))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6666:6666:6666) (6791:6791:6791))
        (PORT d[1] (4685:4685:4685) (4825:4825:4825))
        (PORT d[2] (4269:4269:4269) (4491:4491:4491))
        (PORT d[3] (3851:3851:3851) (4011:4011:4011))
        (PORT d[4] (5419:5419:5419) (5649:5649:5649))
        (PORT d[5] (5251:5251:5251) (5423:5423:5423))
        (PORT d[6] (6148:6148:6148) (6278:6278:6278))
        (PORT d[7] (6475:6475:6475) (6603:6603:6603))
        (PORT d[8] (7493:7493:7493) (7623:7623:7623))
        (PORT d[9] (3609:3609:3609) (3842:3842:3842))
        (PORT d[10] (7660:7660:7660) (7661:7661:7661))
        (PORT d[11] (4056:4056:4056) (4382:4382:4382))
        (PORT d[12] (4627:4627:4627) (4948:4948:4948))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5195:5195:5195))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (5779:5779:5779) (5826:5826:5826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4716:4716:4716) (4833:4833:4833))
        (PORT d[1] (5032:5032:5032) (5199:5199:5199))
        (PORT d[2] (3045:3045:3045) (3217:3217:3217))
        (PORT d[3] (6247:6247:6247) (6348:6348:6348))
        (PORT d[4] (5028:5028:5028) (5183:5183:5183))
        (PORT d[5] (6183:6183:6183) (6444:6444:6444))
        (PORT d[6] (5763:5763:5763) (5989:5989:5989))
        (PORT d[7] (2975:2975:2975) (3118:3118:3118))
        (PORT d[8] (5463:5463:5463) (5666:5666:5666))
        (PORT d[9] (6471:6471:6471) (6641:6641:6641))
        (PORT d[10] (4944:4944:4944) (5055:5055:5055))
        (PORT d[11] (6258:6258:6258) (6336:6336:6336))
        (PORT d[12] (4847:4847:4847) (5079:5079:5079))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT ena (4839:4839:4839) (5001:5001:5001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (4839:4839:4839) (5001:5001:5001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4134:4134:4134) (4368:4368:4368))
        (PORT datab (1001:1001:1001) (968:968:968))
        (PORT datac (3545:3545:3545) (3747:3747:3747))
        (PORT datad (2246:2246:2246) (2105:2105:2105))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2593:2593:2593))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (5046:5046:5046))
        (PORT d[1] (4394:4394:4394) (4562:4562:4562))
        (PORT d[2] (4235:4235:4235) (4455:4455:4455))
        (PORT d[3] (3869:3869:3869) (4030:4030:4030))
        (PORT d[4] (5427:5427:5427) (5652:5652:5652))
        (PORT d[5] (5242:5242:5242) (5413:5413:5413))
        (PORT d[6] (6111:6111:6111) (6238:6238:6238))
        (PORT d[7] (6436:6436:6436) (6559:6559:6559))
        (PORT d[8] (7571:7571:7571) (7710:7710:7710))
        (PORT d[9] (3617:3617:3617) (3851:3851:3851))
        (PORT d[10] (7365:7365:7365) (7382:7382:7382))
        (PORT d[11] (4044:4044:4044) (4370:4370:4370))
        (PORT d[12] (4964:4964:4964) (5281:5281:5281))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6276:6276:6276))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (6870:6870:6870) (6907:6907:6907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4852:4852:4852))
        (PORT d[1] (4662:4662:4662) (4830:4830:4830))
        (PORT d[2] (3063:3063:3063) (3236:3236:3236))
        (PORT d[3] (6283:6283:6283) (6387:6387:6387))
        (PORT d[4] (5399:5399:5399) (5554:5554:5554))
        (PORT d[5] (6173:6173:6173) (6433:6433:6433))
        (PORT d[6] (4832:4832:4832) (5083:5083:5083))
        (PORT d[7] (3010:3010:3010) (3156:3156:3156))
        (PORT d[8] (5454:5454:5454) (5661:5661:5661))
        (PORT d[9] (7433:7433:7433) (7571:7571:7571))
        (PORT d[10] (5587:5587:5587) (5693:5693:5693))
        (PORT d[11] (5826:5826:5826) (6120:6120:6120))
        (PORT d[12] (4965:4965:4965) (5205:5205:5205))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT ena (5170:5170:5170) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (5170:5170:5170) (5320:5320:5320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2429:2429:2429))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6975:6975:6975) (7097:7097:7097))
        (PORT d[1] (4031:4031:4031) (4183:4183:4183))
        (PORT d[2] (3516:3516:3516) (3700:3700:3700))
        (PORT d[3] (4683:4683:4683) (4974:4974:4974))
        (PORT d[4] (6885:6885:6885) (6958:6958:6958))
        (PORT d[5] (5213:5213:5213) (5375:5375:5375))
        (PORT d[6] (6418:6418:6418) (6496:6496:6496))
        (PORT d[7] (6337:6337:6337) (6383:6383:6383))
        (PORT d[8] (6736:6736:6736) (6845:6845:6845))
        (PORT d[9] (4437:4437:4437) (4745:4745:4745))
        (PORT d[10] (6643:6643:6643) (6624:6624:6624))
        (PORT d[11] (3504:3504:3504) (3721:3721:3721))
        (PORT d[12] (3674:3674:3674) (3974:3974:3974))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3895:3895:3895))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4463:4463:4463) (4526:4526:4526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5869:5869:5869))
        (PORT d[1] (3508:3508:3508) (3599:3599:3599))
        (PORT d[2] (2929:2929:2929) (3023:3023:3023))
        (PORT d[3] (5585:5585:5585) (5666:5666:5666))
        (PORT d[4] (4644:4644:4644) (4751:4751:4751))
        (PORT d[5] (5473:5473:5473) (5672:5672:5672))
        (PORT d[6] (5004:5004:5004) (5155:5155:5155))
        (PORT d[7] (2742:2742:2742) (2830:2830:2830))
        (PORT d[8] (5068:5068:5068) (5010:5010:5010))
        (PORT d[9] (6060:6060:6060) (6145:6145:6145))
        (PORT d[10] (5248:5248:5248) (5309:5309:5309))
        (PORT d[11] (5021:5021:5021) (5270:5270:5270))
        (PORT d[12] (5284:5284:5284) (5450:5450:5450))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (5984:5984:5984) (6195:6195:6195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (5984:5984:5984) (6195:6195:6195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4143:4143:4143) (4378:4378:4378))
        (PORT datab (3585:3585:3585) (3781:3781:3781))
        (PORT datac (2143:2143:2143) (2104:2104:2104))
        (PORT datad (742:742:742) (735:735:735))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2596:2596:2596))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (7108:7108:7108))
        (PORT d[1] (4417:4417:4417) (4583:4583:4583))
        (PORT d[2] (4546:4546:4546) (4752:4752:4752))
        (PORT d[3] (3471:3471:3471) (3637:3637:3637))
        (PORT d[4] (5104:5104:5104) (5358:5358:5358))
        (PORT d[5] (5258:5258:5258) (5432:5432:5432))
        (PORT d[6] (6481:6481:6481) (6608:6608:6608))
        (PORT d[7] (6422:6422:6422) (6544:6544:6544))
        (PORT d[8] (7901:7901:7901) (8032:8032:8032))
        (PORT d[9] (3967:3967:3967) (4194:4194:4194))
        (PORT d[10] (7294:7294:7294) (7302:7302:7302))
        (PORT d[11] (4050:4050:4050) (4377:4377:4377))
        (PORT d[12] (4638:4638:4638) (4959:4959:4959))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6411:6411:6411) (6350:6350:6350))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (7033:7033:7033) (6981:6981:6981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4808:4808:4808))
        (PORT d[1] (4704:4704:4704) (4877:4877:4877))
        (PORT d[2] (2335:2335:2335) (2495:2495:2495))
        (PORT d[3] (6587:6587:6587) (6681:6681:6681))
        (PORT d[4] (5413:5413:5413) (5569:5569:5569))
        (PORT d[5] (6174:6174:6174) (6434:6434:6434))
        (PORT d[6] (4857:4857:4857) (5110:5110:5110))
        (PORT d[7] (2980:2980:2980) (3116:3116:3116))
        (PORT d[8] (5104:5104:5104) (5312:5312:5312))
        (PORT d[9] (6894:6894:6894) (7070:7070:7070))
        (PORT d[10] (5874:5874:5874) (5973:5973:5973))
        (PORT d[11] (5867:5867:5867) (6164:6164:6164))
        (PORT d[12] (4999:4999:4999) (5241:5241:5241))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT ena (5163:5163:5163) (5313:5313:5313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (5163:5163:5163) (5313:5313:5313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2417:2417:2417))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (6759:6759:6759))
        (PORT d[1] (4474:4474:4474) (4676:4676:4676))
        (PORT d[2] (3870:3870:3870) (4050:4050:4050))
        (PORT d[3] (4703:4703:4703) (4994:4994:4994))
        (PORT d[4] (6522:6522:6522) (6598:6598:6598))
        (PORT d[5] (5258:5258:5258) (5422:5422:5422))
        (PORT d[6] (6077:6077:6077) (6159:6159:6159))
        (PORT d[7] (5992:5992:5992) (6043:6043:6043))
        (PORT d[8] (6759:6759:6759) (6871:6871:6871))
        (PORT d[9] (4402:4402:4402) (4680:4680:4680))
        (PORT d[10] (6600:6600:6600) (6578:6578:6578))
        (PORT d[11] (3549:3549:3549) (3768:3768:3768))
        (PORT d[12] (3657:3657:3657) (3953:3953:3953))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4377:4377:4377))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT d[0] (4833:4833:4833) (5008:5008:5008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5511:5511:5511))
        (PORT d[1] (4309:4309:4309) (4443:4443:4443))
        (PORT d[2] (2963:2963:2963) (3060:3060:3060))
        (PORT d[3] (5294:5294:5294) (5383:5383:5383))
        (PORT d[4] (4646:4646:4646) (4762:4762:4762))
        (PORT d[5] (5853:5853:5853) (6090:6090:6090))
        (PORT d[6] (4982:4982:4982) (5130:5130:5130))
        (PORT d[7] (3081:3081:3081) (3170:3170:3170))
        (PORT d[8] (4068:4068:4068) (4103:4103:4103))
        (PORT d[9] (5687:5687:5687) (5774:5774:5774))
        (PORT d[10] (5238:5238:5238) (5300:5300:5300))
        (PORT d[11] (5061:5061:5061) (5311:5311:5311))
        (PORT d[12] (5669:5669:5669) (5828:5828:5828))
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT ena (5620:5620:5620) (5836:5836:5836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT d[0] (5620:5620:5620) (5836:5836:5836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4142:4142:4142) (4377:4377:4377))
        (PORT datab (1937:1937:1937) (1902:1902:1902))
        (PORT datac (3541:3541:3541) (3743:3743:3743))
        (PORT datad (987:987:987) (947:947:947))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2724:2724:2724))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2366:2366:2366))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6786:6786:6786))
        (PORT d[1] (3994:3994:3994) (4145:4145:4145))
        (PORT d[2] (3480:3480:3480) (3661:3661:3661))
        (PORT d[3] (4690:4690:4690) (4982:4982:4982))
        (PORT d[4] (6873:6873:6873) (6947:6947:6947))
        (PORT d[5] (4890:4890:4890) (5062:5062:5062))
        (PORT d[6] (6402:6402:6402) (6477:6477:6477))
        (PORT d[7] (6327:6327:6327) (6374:6374:6374))
        (PORT d[8] (7070:7070:7070) (7175:7175:7175))
        (PORT d[9] (4457:4457:4457) (4766:4766:4766))
        (PORT d[10] (6662:6662:6662) (6648:6648:6648))
        (PORT d[11] (3178:3178:3178) (3398:3398:3398))
        (PORT d[12] (3671:3671:3671) (3970:3970:3970))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3456:3456:3456))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (4057:4057:4057) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5876:5876:5876))
        (PORT d[1] (3496:3496:3496) (3588:3588:3588))
        (PORT d[2] (2291:2291:2291) (2415:2415:2415))
        (PORT d[3] (5580:5580:5580) (5660:5660:5660))
        (PORT d[4] (4629:4629:4629) (4733:4733:4733))
        (PORT d[5] (5802:5802:5802) (6036:6036:6036))
        (PORT d[6] (5036:5036:5036) (5192:5192:5192))
        (PORT d[7] (2553:2553:2553) (2655:2655:2655))
        (PORT d[8] (4052:4052:4052) (4084:4084:4084))
        (PORT d[9] (6075:6075:6075) (6163:6163:6163))
        (PORT d[10] (5200:5200:5200) (5259:5259:5259))
        (PORT d[11] (5014:5014:5014) (5263:5263:5263))
        (PORT d[12] (5277:5277:5277) (5442:5442:5442))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT ena (5964:5964:5964) (6174:6174:6174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT d[0] (5964:5964:5964) (6174:6174:6174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2315:2315:2315))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5831:5831:5831) (5833:5833:5833))
        (PORT d[1] (4659:4659:4659) (4801:4801:4801))
        (PORT d[2] (4090:4090:4090) (4252:4252:4252))
        (PORT d[3] (3748:3748:3748) (3935:3935:3935))
        (PORT d[4] (5957:5957:5957) (6055:6055:6055))
        (PORT d[5] (4849:4849:4849) (4982:4982:4982))
        (PORT d[6] (5378:5378:5378) (5466:5466:5466))
        (PORT d[7] (5313:5313:5313) (5376:5376:5376))
        (PORT d[8] (5619:5619:5619) (5602:5602:5602))
        (PORT d[9] (5205:5205:5205) (5199:5199:5199))
        (PORT d[10] (5476:5476:5476) (5439:5439:5439))
        (PORT d[11] (4499:4499:4499) (4829:4829:4829))
        (PORT d[12] (3597:3597:3597) (3842:3842:3842))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4233:4233:4233))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT d[0] (4823:4823:4823) (4886:4886:4886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4567:4567:4567))
        (PORT d[1] (4104:4104:4104) (4278:4278:4278))
        (PORT d[2] (3116:3116:3116) (3299:3299:3299))
        (PORT d[3] (4250:4250:4250) (4215:4215:4215))
        (PORT d[4] (4275:4275:4275) (4268:4268:4268))
        (PORT d[5] (3699:3699:3699) (3682:3682:3682))
        (PORT d[6] (4742:4742:4742) (4952:4952:4952))
        (PORT d[7] (2821:2821:2821) (2883:2883:2883))
        (PORT d[8] (3708:3708:3708) (3701:3701:3701))
        (PORT d[9] (4579:4579:4579) (4549:4549:4549))
        (PORT d[10] (4863:4863:4863) (4906:4906:4906))
        (PORT d[11] (4061:4061:4061) (4032:4032:4032))
        (PORT d[12] (3746:3746:3746) (3762:3762:3762))
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT ena (4392:4392:4392) (4518:4518:4518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT d[0] (4392:4392:4392) (4518:4518:4518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4135:4135:4135) (4368:4368:4368))
        (PORT datab (1350:1350:1350) (1313:1313:1313))
        (PORT datac (3545:3545:3545) (3747:3747:3747))
        (PORT datad (1781:1781:1781) (1720:1720:1720))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2723:2723:2723))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2587:2587:2587) (2786:2786:2786))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2531:2531:2531))
        (PORT clk (2524:2524:2524) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6564:6564:6564) (6679:6679:6679))
        (PORT d[1] (4787:4787:4787) (4976:4976:4976))
        (PORT d[2] (4238:4238:4238) (4480:4480:4480))
        (PORT d[3] (3868:3868:3868) (4071:4071:4071))
        (PORT d[4] (5132:5132:5132) (5390:5390:5390))
        (PORT d[5] (5600:5600:5600) (5770:5770:5770))
        (PORT d[6] (6153:6153:6153) (6285:6285:6285))
        (PORT d[7] (6147:6147:6147) (6256:6256:6256))
        (PORT d[8] (7579:7579:7579) (7768:7768:7768))
        (PORT d[9] (3631:3631:3631) (3862:3862:3862))
        (PORT d[10] (7694:7694:7694) (7708:7708:7708))
        (PORT d[11] (4429:4429:4429) (4747:4747:4747))
        (PORT d[12] (4674:4674:4674) (4998:4998:4998))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5173:5173:5173))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2555:2555:2555))
        (PORT d[0] (5691:5691:5691) (5804:5804:5804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5193:5193:5193))
        (PORT d[1] (4346:4346:4346) (4513:4513:4513))
        (PORT d[2] (3407:3407:3407) (3572:3572:3572))
        (PORT d[3] (5626:5626:5626) (5750:5750:5750))
        (PORT d[4] (5039:5039:5039) (5193:5193:5193))
        (PORT d[5] (7187:7187:7187) (7399:7399:7399))
        (PORT d[6] (5166:5166:5166) (5415:5415:5415))
        (PORT d[7] (3351:3351:3351) (3493:3493:3493))
        (PORT d[8] (5770:5770:5770) (5970:5970:5970))
        (PORT d[9] (6466:6466:6466) (6632:6632:6632))
        (PORT d[10] (6227:6227:6227) (6325:6325:6325))
        (PORT d[11] (5914:5914:5914) (5995:5995:5995))
        (PORT d[12] (4959:4959:4959) (5200:5200:5200))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT ena (4902:4902:4902) (5054:5054:5054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT d[0] (4902:4902:4902) (5054:5054:5054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3736w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (321:321:321))
        (PORT datab (570:570:570) (667:667:667))
        (PORT datac (559:559:559) (645:645:645))
        (PORT datad (1124:1124:1124) (1140:1140:1140))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2360:2360:2360))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6187:6187:6187) (6267:6267:6267))
        (PORT d[1] (4847:4847:4847) (5045:5045:5045))
        (PORT d[2] (4242:4242:4242) (4423:4423:4423))
        (PORT d[3] (4669:4669:4669) (4959:4959:4959))
        (PORT d[4] (6152:6152:6152) (6226:6226:6226))
        (PORT d[5] (5238:5238:5238) (5409:5409:5409))
        (PORT d[6] (6066:6066:6066) (6150:6150:6150))
        (PORT d[7] (5621:5621:5621) (5670:5670:5670))
        (PORT d[8] (6753:6753:6753) (6862:6862:6862))
        (PORT d[9] (4058:4058:4058) (4339:4339:4339))
        (PORT d[10] (6653:6653:6653) (6625:6625:6625))
        (PORT d[11] (3544:3544:3544) (3792:3792:3792))
        (PORT d[12] (3987:3987:3987) (4274:4274:4274))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3812:3812:3812))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT d[0] (4336:4336:4336) (4443:4443:4443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (5158:5158:5158))
        (PORT d[1] (3974:3974:3974) (4115:4115:4115))
        (PORT d[2] (2403:2403:2403) (2555:2555:2555))
        (PORT d[3] (4901:4901:4901) (4993:4993:4993))
        (PORT d[4] (4603:4603:4603) (4726:4726:4726))
        (PORT d[5] (5455:5455:5455) (5653:5653:5653))
        (PORT d[6] (4624:4624:4624) (4774:4774:4774))
        (PORT d[7] (2885:2885:2885) (2984:2984:2984))
        (PORT d[8] (4715:4715:4715) (4663:4663:4663))
        (PORT d[9] (6300:6300:6300) (6380:6380:6380))
        (PORT d[10] (4921:4921:4921) (4968:4968:4968))
        (PORT d[11] (5055:5055:5055) (5302:5302:5302))
        (PORT d[12] (5870:5870:5870) (5858:5858:5858))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT ena (5294:5294:5294) (5512:5512:5512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d[0] (5294:5294:5294) (5512:5512:5512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4132:4132:4132) (4365:4365:4365))
        (PORT datab (3591:3591:3591) (3787:3787:3787))
        (PORT datac (2210:2210:2210) (2079:2079:2079))
        (PORT datad (739:739:739) (731:731:731))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2564:2564:2564))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6994:6994:6994) (7096:7096:7096))
        (PORT d[1] (4782:4782:4782) (4971:4971:4971))
        (PORT d[2] (4525:4525:4525) (4759:4759:4759))
        (PORT d[3] (3808:3808:3808) (4006:4006:4006))
        (PORT d[4] (5454:5454:5454) (5706:5706:5706))
        (PORT d[5] (5658:5658:5658) (5833:5833:5833))
        (PORT d[6] (6136:6136:6136) (6268:6268:6268))
        (PORT d[7] (6109:6109:6109) (6214:6214:6214))
        (PORT d[8] (7578:7578:7578) (7767:7767:7767))
        (PORT d[9] (3583:3583:3583) (3811:3811:3811))
        (PORT d[10] (7695:7695:7695) (7708:7708:7708))
        (PORT d[11] (4461:4461:4461) (4782:4782:4782))
        (PORT d[12] (4657:4657:4657) (4981:4981:4981))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (4922:4922:4922))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT d[0] (5484:5484:5484) (5553:5553:5553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5167:5167:5167))
        (PORT d[1] (4338:4338:4338) (4505:4505:4505))
        (PORT d[2] (3388:3388:3388) (3555:3555:3555))
        (PORT d[3] (5659:5659:5659) (5786:5786:5786))
        (PORT d[4] (5031:5031:5031) (5184:5184:5184))
        (PORT d[5] (6827:6827:6827) (7047:7047:7047))
        (PORT d[6] (5535:5535:5535) (5773:5773:5773))
        (PORT d[7] (3332:3332:3332) (3474:3474:3474))
        (PORT d[8] (5814:5814:5814) (6016:6016:6016))
        (PORT d[9] (6211:6211:6211) (6387:6387:6387))
        (PORT d[10] (6209:6209:6209) (6306:6306:6306))
        (PORT d[11] (5474:5474:5474) (5768:5768:5768))
        (PORT d[12] (4991:4991:4991) (5236:5236:5236))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT ena (5226:5226:5226) (5385:5385:5385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT d[0] (5226:5226:5226) (5385:5385:5385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2125:2125:2125))
        (PORT datab (3586:3586:3586) (3782:3782:3782))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2369:2369:2369) (2311:2311:2311))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2589:2589:2589) (2788:2788:2788))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2221:2221:2221))
        (PORT asdata (899:899:899) (940:940:940))
        (PORT clrn (1185:1185:1185) (1122:1122:1122))
        (PORT ena (1127:1127:1127) (1115:1115:1115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2053:2053:2053) (2071:2071:2071))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2085:2085:2085))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6821:6821:6821))
        (PORT d[1] (4371:4371:4371) (4501:4501:4501))
        (PORT d[2] (3494:3494:3494) (3667:3667:3667))
        (PORT d[3] (3913:3913:3913) (4009:4009:4009))
        (PORT d[4] (2832:2832:2832) (2973:2973:2973))
        (PORT d[5] (4936:4936:4936) (5118:5118:5118))
        (PORT d[6] (6764:6764:6764) (6839:6839:6839))
        (PORT d[7] (6731:6731:6731) (6778:6778:6778))
        (PORT d[8] (7456:7456:7456) (7559:7559:7559))
        (PORT d[9] (5491:5491:5491) (5563:5563:5563))
        (PORT d[10] (6969:6969:6969) (6945:6945:6945))
        (PORT d[11] (2848:2848:2848) (3066:3066:3066))
        (PORT d[12] (3594:3594:3594) (3849:3849:3849))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3406:3406:3406))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (4025:4025:4025) (4037:4037:4037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4573:4573:4573))
        (PORT d[1] (3556:3556:3556) (3644:3644:3644))
        (PORT d[2] (2033:2033:2033) (2161:2161:2161))
        (PORT d[3] (5242:5242:5242) (5313:5313:5313))
        (PORT d[4] (4638:4638:4638) (4751:4751:4751))
        (PORT d[5] (5849:5849:5849) (6087:6087:6087))
        (PORT d[6] (5387:5387:5387) (5541:5541:5541))
        (PORT d[7] (2946:2946:2946) (3052:3052:3052))
        (PORT d[8] (3390:3390:3390) (3437:3437:3437))
        (PORT d[9] (6439:6439:6439) (6529:6529:6529))
        (PORT d[10] (3300:3300:3300) (3422:3422:3422))
        (PORT d[11] (5064:5064:5064) (5314:5314:5314))
        (PORT d[12] (4925:4925:4925) (5094:5094:5094))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (4466:4466:4466) (4627:4627:4627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4466:4466:4466) (4627:4627:4627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1799:1799:1799))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6696:6696:6696) (6824:6824:6824))
        (PORT d[1] (3828:3828:3828) (3873:3873:3873))
        (PORT d[2] (3465:3465:3465) (3639:3639:3639))
        (PORT d[3] (3872:3872:3872) (3959:3959:3959))
        (PORT d[4] (2807:2807:2807) (2938:2938:2938))
        (PORT d[5] (5682:5682:5682) (5860:5860:5860))
        (PORT d[6] (6068:6068:6068) (6446:6446:6446))
        (PORT d[7] (4619:4619:4619) (4708:4708:4708))
        (PORT d[8] (4670:4670:4670) (4884:4884:4884))
        (PORT d[9] (5167:5167:5167) (5245:5245:5245))
        (PORT d[10] (7030:7030:7030) (7017:7017:7017))
        (PORT d[11] (3417:3417:3417) (3619:3619:3619))
        (PORT d[12] (3657:3657:3657) (3907:3907:3907))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3092:3092:3092))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (3721:3721:3721) (3723:3723:3723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4343:4343:4343))
        (PORT d[1] (3937:3937:3937) (4022:4022:4022))
        (PORT d[2] (2054:2054:2054) (2181:2181:2181))
        (PORT d[3] (5554:5554:5554) (5594:5594:5594))
        (PORT d[4] (5027:5027:5027) (5142:5142:5142))
        (PORT d[5] (5865:5865:5865) (6107:6107:6107))
        (PORT d[6] (3287:3287:3287) (3391:3391:3391))
        (PORT d[7] (3307:3307:3307) (3419:3419:3419))
        (PORT d[8] (2880:2880:2880) (2858:2858:2858))
        (PORT d[9] (6100:6100:6100) (6229:6229:6229))
        (PORT d[10] (3252:3252:3252) (3368:3368:3368))
        (PORT d[11] (4656:4656:4656) (4865:4865:4865))
        (PORT d[12] (4198:4198:4198) (4369:4369:4369))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (PORT ena (4047:4047:4047) (4167:4167:4167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (PORT d[0] (4047:4047:4047) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3739:3739:3739) (3955:3955:3955))
        (PORT datab (3544:3544:3544) (3711:3711:3711))
        (PORT datac (766:766:766) (756:756:756))
        (PORT datad (747:747:747) (742:742:742))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2206:2206:2206))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4030:4030:4030))
        (PORT d[1] (3796:3796:3796) (3846:3846:3846))
        (PORT d[2] (3378:3378:3378) (3547:3547:3547))
        (PORT d[3] (3543:3543:3543) (3644:3644:3644))
        (PORT d[4] (2852:2852:2852) (2987:2987:2987))
        (PORT d[5] (6063:6063:6063) (6335:6335:6335))
        (PORT d[6] (7543:7543:7543) (7617:7617:7617))
        (PORT d[7] (4599:4599:4599) (4686:4686:4686))
        (PORT d[8] (4292:4292:4292) (4505:4505:4505))
        (PORT d[9] (4786:4786:4786) (4860:4860:4860))
        (PORT d[10] (7377:7377:7377) (7355:7355:7355))
        (PORT d[11] (3035:3035:3035) (3199:3199:3199))
        (PORT d[12] (3581:3581:3581) (3835:3835:3835))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3015:3015:3015))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT d[0] (3595:3595:3595) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3997:3997:3997))
        (PORT d[1] (3889:3889:3889) (3971:3971:3971))
        (PORT d[2] (2351:2351:2351) (2474:2474:2474))
        (PORT d[3] (5165:5165:5165) (5207:5207:5207))
        (PORT d[4] (5811:5811:5811) (5920:5920:5920))
        (PORT d[5] (5861:5861:5861) (6101:6101:6101))
        (PORT d[6] (3267:3267:3267) (3369:3369:3369))
        (PORT d[7] (3624:3624:3624) (3732:3732:3732))
        (PORT d[8] (2676:2676:2676) (2721:2721:2721))
        (PORT d[9] (6424:6424:6424) (6549:6549:6549))
        (PORT d[10] (3276:3276:3276) (3394:3394:3394))
        (PORT d[11] (4630:4630:4630) (4834:4834:4834))
        (PORT d[12] (4150:4150:4150) (4330:4330:4330))
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (PORT ena (4071:4071:4071) (4197:4197:4197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (PORT d[0] (4071:4071:4071) (4197:4197:4197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1854:1854:1854))
        (PORT datab (1038:1038:1038) (999:999:999))
        (PORT datac (2853:2853:2853) (2966:2966:2966))
        (PORT datad (3506:3506:3506) (3699:3699:3699))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2292:2292:2292))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4309:4309:4309))
        (PORT d[1] (4379:4379:4379) (4543:4543:4543))
        (PORT d[2] (3908:3908:3908) (4128:4128:4128))
        (PORT d[3] (3460:3460:3460) (3612:3612:3612))
        (PORT d[4] (5780:5780:5780) (6047:6047:6047))
        (PORT d[5] (5678:5678:5678) (5853:5853:5853))
        (PORT d[6] (7167:7167:7167) (7287:7287:7287))
        (PORT d[7] (6426:6426:6426) (6550:6550:6550))
        (PORT d[8] (8224:8224:8224) (8351:8351:8351))
        (PORT d[9] (3537:3537:3537) (3730:3730:3730))
        (PORT d[10] (7709:7709:7709) (7716:7716:7716))
        (PORT d[11] (4307:4307:4307) (4628:4628:4628))
        (PORT d[12] (4064:4064:4064) (4404:4404:4404))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5270:5270:5270) (5302:5302:5302))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5919:5919:5919) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5121:5121:5121) (5239:5239:5239))
        (PORT d[1] (3993:3993:3993) (4169:4169:4169))
        (PORT d[2] (3434:3434:3434) (3602:3602:3602))
        (PORT d[3] (6011:6011:6011) (6124:6124:6124))
        (PORT d[4] (6137:6137:6137) (6299:6299:6299))
        (PORT d[5] (6895:6895:6895) (7148:7148:7148))
        (PORT d[6] (5228:5228:5228) (5513:5513:5513))
        (PORT d[7] (3332:3332:3332) (3481:3481:3481))
        (PORT d[8] (5463:5463:5463) (5667:5667:5667))
        (PORT d[9] (7552:7552:7552) (7721:7721:7721))
        (PORT d[10] (3720:3720:3720) (3876:3876:3876))
        (PORT d[11] (5323:5323:5323) (5523:5523:5523))
        (PORT d[12] (4888:4888:4888) (5091:5091:5091))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (4818:4818:4818) (4946:4946:4946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (4818:4818:4818) (4946:4946:4946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1782:1782:1782))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4354:4354:4354))
        (PORT d[1] (3824:3824:3824) (3878:3878:3878))
        (PORT d[2] (3444:3444:3444) (3617:3617:3617))
        (PORT d[3] (3834:3834:3834) (3920:3920:3920))
        (PORT d[4] (2827:2827:2827) (2966:2966:2966))
        (PORT d[5] (5292:5292:5292) (5472:5472:5472))
        (PORT d[6] (7146:7146:7146) (7222:7222:7222))
        (PORT d[7] (7121:7121:7121) (7167:7167:7167))
        (PORT d[8] (5053:5053:5053) (5264:5264:5264))
        (PORT d[9] (4437:4437:4437) (4746:4746:4746))
        (PORT d[10] (6991:6991:6991) (6968:6968:6968))
        (PORT d[11] (3392:3392:3392) (3551:3551:3551))
        (PORT d[12] (3633:3633:3633) (3881:3881:3881))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3191:3191:3191))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3752:3752:3752) (3822:3822:3822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4656:4656:4656))
        (PORT d[1] (3495:3495:3495) (3578:3578:3578))
        (PORT d[2] (2010:2010:2010) (2136:2136:2136))
        (PORT d[3] (5211:5211:5211) (5279:5279:5279))
        (PORT d[4] (5022:5022:5022) (5133:5133:5133))
        (PORT d[5] (5875:5875:5875) (6120:6120:6120))
        (PORT d[6] (3594:3594:3594) (3692:3692:3692))
        (PORT d[7] (3325:3325:3325) (3431:3431:3431))
        (PORT d[8] (3330:3330:3330) (3368:3368:3368))
        (PORT d[9] (6106:6106:6106) (6233:6233:6233))
        (PORT d[10] (3266:3266:3266) (3384:3384:3384))
        (PORT d[11] (4664:4664:4664) (4873:4873:4873))
        (PORT d[12] (4578:4578:4578) (4749:4749:4749))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (4399:4399:4399) (4506:4506:4506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4399:4399:4399) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3643:3643:3643) (3838:3838:3838))
        (PORT datab (1949:1949:1949) (1837:1837:1837))
        (PORT datac (3701:3701:3701) (3907:3907:3907))
        (PORT datad (741:741:741) (735:735:735))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2916:2916:2916) (3036:3036:3036))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3094:3094:3094) (3331:3331:3331))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2914:2914:2914) (3034:3034:3034))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2271:2271:2271))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3919:3919:3919))
        (PORT d[1] (5376:5376:5376) (5527:5527:5527))
        (PORT d[2] (4510:4510:4510) (4710:4710:4710))
        (PORT d[3] (3411:3411:3411) (3571:3571:3571))
        (PORT d[4] (5454:5454:5454) (5735:5735:5735))
        (PORT d[5] (6043:6043:6043) (6220:6220:6220))
        (PORT d[6] (7528:7528:7528) (7647:7647:7647))
        (PORT d[7] (5134:5134:5134) (5288:5288:5288))
        (PORT d[8] (4914:4914:4914) (5153:5153:5153))
        (PORT d[9] (3906:3906:3906) (4099:4099:4099))
        (PORT d[10] (4892:4892:4892) (5161:5161:5161))
        (PORT d[11] (4414:4414:4414) (4774:4774:4774))
        (PORT d[12] (4116:4116:4116) (4466:4466:4466))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4090:4090:4090))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT d[0] (4633:4633:4633) (4721:4721:4721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5126:5126:5126) (5162:5162:5162))
        (PORT d[1] (3632:3632:3632) (3808:3808:3808))
        (PORT d[2] (3167:3167:3167) (3378:3378:3378))
        (PORT d[3] (6368:6368:6368) (6481:6481:6481))
        (PORT d[4] (6522:6522:6522) (6682:6682:6682))
        (PORT d[5] (7254:7254:7254) (7511:7511:7511))
        (PORT d[6] (4869:4869:4869) (5162:5162:5162))
        (PORT d[7] (3688:3688:3688) (3836:3836:3836))
        (PORT d[8] (4705:4705:4705) (4786:4786:4786))
        (PORT d[9] (7991:7991:7991) (8162:8162:8162))
        (PORT d[10] (3692:3692:3692) (3844:3844:3844))
        (PORT d[11] (4959:4959:4959) (5160:5160:5160))
        (PORT d[12] (4549:4549:4549) (4755:4755:4755))
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (PORT ena (4087:4087:4087) (4217:4217:4217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (PORT d[0] (4087:4087:4087) (4217:4217:4217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2624:2624:2624))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4651:4651:4651))
        (PORT d[1] (4018:4018:4018) (4188:4188:4188))
        (PORT d[2] (3875:3875:3875) (4095:4095:4095))
        (PORT d[3] (3498:3498:3498) (3664:3664:3664))
        (PORT d[4] (5757:5757:5757) (5998:5998:5998))
        (PORT d[5] (5237:5237:5237) (5407:5407:5407))
        (PORT d[6] (6473:6473:6473) (6598:6598:6598))
        (PORT d[7] (6377:6377:6377) (6501:6501:6501))
        (PORT d[8] (5635:5635:5635) (5868:5868:5868))
        (PORT d[9] (3542:3542:3542) (3732:3732:3732))
        (PORT d[10] (7341:7341:7341) (7347:7347:7347))
        (PORT d[11] (4315:4315:4315) (4630:4630:4630))
        (PORT d[12] (4981:4981:4981) (5293:5293:5293))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3829:3829:3829))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4328:4328:4328) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (4890:4890:4890))
        (PORT d[1] (4336:4336:4336) (4511:4511:4511))
        (PORT d[2] (3079:3079:3079) (3249:3249:3249))
        (PORT d[3] (5653:5653:5653) (5767:5767:5767))
        (PORT d[4] (5765:5765:5765) (5921:5921:5921))
        (PORT d[5] (6551:6551:6551) (6813:6813:6813))
        (PORT d[6] (5191:5191:5191) (5436:5436:5436))
        (PORT d[7] (2984:2984:2984) (3132:3132:3132))
        (PORT d[8] (5094:5094:5094) (5297:5297:5297))
        (PORT d[9] (7188:7188:7188) (7358:7358:7358))
        (PORT d[10] (5931:5931:5931) (6030:6030:6030))
        (PORT d[11] (6236:6236:6236) (6532:6532:6532))
        (PORT d[12] (5325:5325:5325) (5563:5563:5563))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (5165:5165:5165) (5291:5291:5291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (5165:5165:5165) (5291:5291:5291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3852:3852:3852))
        (PORT datab (2321:2321:2321) (2188:2188:2188))
        (PORT datac (3706:3706:3706) (3912:3912:3912))
        (PORT datad (2177:2177:2177) (2052:2052:2052))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2288:2288:2288))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4672:4672:4672))
        (PORT d[1] (4400:4400:4400) (4567:4567:4567))
        (PORT d[2] (4186:4186:4186) (4392:4392:4392))
        (PORT d[3] (3471:3471:3471) (3636:3636:3636))
        (PORT d[4] (5477:5477:5477) (5732:5732:5732))
        (PORT d[5] (5271:5271:5271) (5442:5442:5442))
        (PORT d[6] (6830:6830:6830) (6952:6952:6952))
        (PORT d[7] (6390:6390:6390) (6513:6513:6513))
        (PORT d[8] (5602:5602:5602) (5834:5834:5834))
        (PORT d[9] (3636:3636:3636) (3871:3871:3871))
        (PORT d[10] (7330:7330:7330) (7338:7338:7338))
        (PORT d[11] (4024:4024:4024) (4344:4344:4344))
        (PORT d[12] (5023:5023:5023) (5344:5344:5344))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4522:4522:4522))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (5105:5105:5105) (5155:5155:5155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4768:4768:4768))
        (PORT d[1] (4334:4334:4334) (4508:4508:4508))
        (PORT d[2] (3091:3091:3091) (3264:3264:3264))
        (PORT d[3] (5615:5615:5615) (5727:5727:5727))
        (PORT d[4] (5778:5778:5778) (5936:5936:5936))
        (PORT d[5] (6907:6907:6907) (7161:7161:7161))
        (PORT d[6] (4881:4881:4881) (5139:5139:5139))
        (PORT d[7] (2985:2985:2985) (3133:3133:3133))
        (PORT d[8] (5108:5108:5108) (5314:5314:5314))
        (PORT d[9] (7252:7252:7252) (7429:7429:7429))
        (PORT d[10] (4059:4059:4059) (4211:4211:4211))
        (PORT d[11] (6218:6218:6218) (6512:6512:6512))
        (PORT d[12] (5332:5332:5332) (5570:5570:5570))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (5187:5187:5187) (5312:5312:5312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (5187:5187:5187) (5312:5312:5312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2477:2477:2477))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (3591:3591:3591) (3791:3791:3791))
        (PORT datad (1871:1871:1871) (1841:1841:1841))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3040:3040:3040) (3278:3278:3278))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (740:740:740))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1694:1694:1694) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1583:1583:1583) (1586:1586:1586))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2531:2531:2531))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (7039:7039:7039))
        (PORT d[1] (5510:5510:5510) (5756:5756:5756))
        (PORT d[2] (4693:4693:4693) (4999:4999:4999))
        (PORT d[3] (4896:4896:4896) (5131:5131:5131))
        (PORT d[4] (4620:4620:4620) (4775:4775:4775))
        (PORT d[5] (6472:6472:6472) (6789:6789:6789))
        (PORT d[6] (3574:3574:3574) (3678:3678:3678))
        (PORT d[7] (5156:5156:5156) (5423:5423:5423))
        (PORT d[8] (7498:7498:7498) (7593:7593:7593))
        (PORT d[9] (3582:3582:3582) (3761:3761:3761))
        (PORT d[10] (3359:3359:3359) (3524:3524:3524))
        (PORT d[11] (4301:4301:4301) (4587:4587:4587))
        (PORT d[12] (5240:5240:5240) (5622:5622:5622))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5508:5508:5508))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (6119:6119:6119) (6139:6139:6139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3887:3887:3887))
        (PORT d[1] (4398:4398:4398) (4618:4618:4618))
        (PORT d[2] (3185:3185:3185) (3428:3428:3428))
        (PORT d[3] (3143:3143:3143) (3192:3192:3192))
        (PORT d[4] (5407:5407:5407) (5544:5544:5544))
        (PORT d[5] (4715:4715:4715) (4875:4875:4875))
        (PORT d[6] (4055:4055:4055) (4275:4275:4275))
        (PORT d[7] (2972:2972:2972) (3113:3113:3113))
        (PORT d[8] (3862:3862:3862) (3944:3944:3944))
        (PORT d[9] (4863:4863:4863) (4875:4875:4875))
        (PORT d[10] (5579:5579:5579) (5668:5668:5668))
        (PORT d[11] (5171:5171:5171) (5216:5216:5216))
        (PORT d[12] (4949:4949:4949) (5185:5185:5185))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT ena (5528:5528:5528) (5721:5721:5721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (5528:5528:5528) (5721:5721:5721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2868:2868:2868))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7241:7241:7241) (7365:7365:7365))
        (PORT d[1] (6317:6317:6317) (6585:6585:6585))
        (PORT d[2] (5318:5318:5318) (5638:5638:5638))
        (PORT d[3] (5337:5337:5337) (5617:5617:5617))
        (PORT d[4] (4634:4634:4634) (4797:4797:4797))
        (PORT d[5] (6545:6545:6545) (6839:6839:6839))
        (PORT d[6] (5826:5826:5826) (5913:5913:5913))
        (PORT d[7] (6458:6458:6458) (6660:6660:6660))
        (PORT d[8] (7532:7532:7532) (7684:7684:7684))
        (PORT d[9] (4615:4615:4615) (4786:4786:4786))
        (PORT d[10] (4054:4054:4054) (4232:4232:4232))
        (PORT d[11] (4141:4141:4141) (4494:4494:4494))
        (PORT d[12] (5123:5123:5123) (5430:5430:5430))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4135:4135:4135))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (4730:4730:4730) (4766:4766:4766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6464:6464:6464))
        (PORT d[1] (5279:5279:5279) (5614:5614:5614))
        (PORT d[2] (3637:3637:3637) (3927:3927:3927))
        (PORT d[3] (5330:5330:5330) (5461:5461:5461))
        (PORT d[4] (5458:5458:5458) (5645:5645:5645))
        (PORT d[5] (5217:5217:5217) (5308:5308:5308))
        (PORT d[6] (4441:4441:4441) (4687:4687:4687))
        (PORT d[7] (4432:4432:4432) (4683:4683:4683))
        (PORT d[8] (4544:4544:4544) (4619:4619:4619))
        (PORT d[9] (5388:5388:5388) (5444:5444:5444))
        (PORT d[10] (6741:6741:6741) (6823:6823:6823))
        (PORT d[11] (5673:5673:5673) (5866:5866:5866))
        (PORT d[12] (6256:6256:6256) (6494:6494:6494))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT ena (5583:5583:5583) (5778:5778:5778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT d[0] (5583:5583:5583) (5778:5778:5778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2949:2949:2949))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6880:6880:6880) (7021:7021:7021))
        (PORT d[1] (5947:5947:5947) (6230:6230:6230))
        (PORT d[2] (5022:5022:5022) (5357:5357:5357))
        (PORT d[3] (5364:5364:5364) (5645:5645:5645))
        (PORT d[4] (5000:5000:5000) (5160:5160:5160))
        (PORT d[5] (6516:6516:6516) (6801:6801:6801))
        (PORT d[6] (6166:6166:6166) (6250:6250:6250))
        (PORT d[7] (6490:6490:6490) (6696:6696:6696))
        (PORT d[8] (7886:7886:7886) (8034:8034:8034))
        (PORT d[9] (4604:4604:4604) (4777:4777:4777))
        (PORT d[10] (4030:4030:4030) (4206:4206:4206))
        (PORT d[11] (4142:4142:4142) (4495:4495:4495))
        (PORT d[12] (5100:5100:5100) (5412:5412:5412))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4419:4419:4419))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (4921:4921:4921) (5050:5050:5050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6179:6179:6179) (6473:6473:6473))
        (PORT d[1] (5621:5621:5621) (5936:5936:5936))
        (PORT d[2] (3945:3945:3945) (4229:4229:4229))
        (PORT d[3] (5306:5306:5306) (5452:5452:5452))
        (PORT d[4] (5438:5438:5438) (5623:5623:5623))
        (PORT d[5] (5192:5192:5192) (5284:5284:5284))
        (PORT d[6] (4823:4823:4823) (5069:5069:5069))
        (PORT d[7] (4145:4145:4145) (4396:4396:4396))
        (PORT d[8] (4583:4583:4583) (4663:4663:4663))
        (PORT d[9] (5989:5989:5989) (6021:6021:6021))
        (PORT d[10] (6724:6724:6724) (6804:6804:6804))
        (PORT d[11] (5649:5649:5649) (5839:5839:5839))
        (PORT d[12] (5642:5642:5642) (5945:5945:5945))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT ena (5546:5546:5546) (5736:5736:5736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (5546:5546:5546) (5736:5736:5736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4508:4508:4508) (4794:4794:4794))
        (PORT datab (2123:2123:2123) (2110:2110:2110))
        (PORT datac (3106:3106:3106) (3251:3251:3251))
        (PORT datad (2422:2422:2422) (2327:2327:2327))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1342:1342:1342))
        (PORT datab (427:427:427) (439:439:439))
        (PORT datac (3110:3110:3110) (3256:3256:3256))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (3922:3922:3922) (4176:4176:4176))
        (PORT datad (3320:3320:3320) (3545:3545:3545))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2530:2530:2530))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6944:6944:6944) (7022:7022:7022))
        (PORT d[1] (5517:5517:5517) (5764:5764:5764))
        (PORT d[2] (4719:4719:4719) (5027:5027:5027))
        (PORT d[3] (4955:4955:4955) (5195:5195:5195))
        (PORT d[4] (4606:4606:4606) (4759:4759:4759))
        (PORT d[5] (6741:6741:6741) (7023:7023:7023))
        (PORT d[6] (4006:4006:4006) (4120:4120:4120))
        (PORT d[7] (5179:5179:5179) (5449:5449:5449))
        (PORT d[8] (7505:7505:7505) (7600:7600:7600))
        (PORT d[9] (3612:3612:3612) (3835:3835:3835))
        (PORT d[10] (3320:3320:3320) (3489:3489:3489))
        (PORT d[11] (4286:4286:4286) (4571:4571:4571))
        (PORT d[12] (5667:5667:5667) (6092:6092:6092))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5070:5070:5070) (5018:5018:5018))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (5692:5692:5692) (5649:5649:5649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3869:3869:3869))
        (PORT d[1] (4439:4439:4439) (4658:4658:4658))
        (PORT d[2] (3600:3600:3600) (3850:3850:3850))
        (PORT d[3] (3478:3478:3478) (3518:3518:3518))
        (PORT d[4] (4826:4826:4826) (4782:4782:4782))
        (PORT d[5] (5023:5023:5023) (5178:5178:5178))
        (PORT d[6] (4327:4327:4327) (4539:4539:4539))
        (PORT d[7] (3004:3004:3004) (3149:3149:3149))
        (PORT d[8] (3825:3825:3825) (3908:3908:3908))
        (PORT d[9] (4965:4965:4965) (4989:4989:4989))
        (PORT d[10] (5258:5258:5258) (5354:5354:5354))
        (PORT d[11] (5189:5189:5189) (5236:5236:5236))
        (PORT d[12] (5302:5302:5302) (5525:5525:5525))
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT ena (5267:5267:5267) (5459:5459:5459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d[0] (5267:5267:5267) (5459:5459:5459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2390:2390:2390))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6561:6561:6561) (6618:6618:6618))
        (PORT d[1] (5602:5602:5602) (5559:5559:5559))
        (PORT d[2] (4221:4221:4221) (4479:4479:4479))
        (PORT d[3] (5143:5143:5143) (5318:5318:5318))
        (PORT d[4] (3840:3840:3840) (3951:3951:3951))
        (PORT d[5] (5671:5671:5671) (5921:5921:5921))
        (PORT d[6] (4235:4235:4235) (4303:4303:4303))
        (PORT d[7] (4731:4731:4731) (4957:4957:4957))
        (PORT d[8] (6745:6745:6745) (6848:6848:6848))
        (PORT d[9] (3816:3816:3816) (3990:3990:3990))
        (PORT d[10] (3326:3326:3326) (3490:3490:3490))
        (PORT d[11] (4025:4025:4025) (4324:4324:4324))
        (PORT d[12] (4577:4577:4577) (4969:4969:4969))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (5185:5185:5185))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (5738:5738:5738) (5816:5816:5816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3781:3781:3781))
        (PORT d[1] (5171:5171:5171) (5388:5388:5388))
        (PORT d[2] (3610:3610:3610) (3824:3824:3824))
        (PORT d[3] (3738:3738:3738) (3764:3764:3764))
        (PORT d[4] (4108:4108:4108) (4062:4062:4062))
        (PORT d[5] (4724:4724:4724) (4881:4881:4881))
        (PORT d[6] (4380:4380:4380) (4515:4515:4515))
        (PORT d[7] (2986:2986:2986) (3133:3133:3133))
        (PORT d[8] (3471:3471:3471) (3518:3518:3518))
        (PORT d[9] (5091:5091:5091) (5006:5006:5006))
        (PORT d[10] (5956:5956:5956) (6045:6045:6045))
        (PORT d[11] (4944:4944:4944) (5100:5100:5100))
        (PORT d[12] (4907:4907:4907) (5140:5140:5140))
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT ena (4871:4871:4871) (5075:5075:5075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d[0] (4871:4871:4871) (5075:5075:5075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4510:4510:4510) (4796:4796:4796))
        (PORT datac (754:754:754) (742:742:742))
        (PORT datad (1283:1283:1283) (1252:1252:1252))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2540:2540:2540))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7691:7691:7691) (7764:7764:7764))
        (PORT d[1] (5990:5990:5990) (6340:6340:6340))
        (PORT d[2] (4666:4666:4666) (4974:4974:4974))
        (PORT d[3] (4603:4603:4603) (4891:4891:4891))
        (PORT d[4] (4982:4982:4982) (5135:5135:5135))
        (PORT d[5] (6692:6692:6692) (6977:6977:6977))
        (PORT d[6] (4312:4312:4312) (4423:4423:4423))
        (PORT d[7] (5159:5159:5159) (5422:5422:5422))
        (PORT d[8] (7265:7265:7265) (7344:7344:7344))
        (PORT d[9] (3989:3989:3989) (4215:4215:4215))
        (PORT d[10] (3691:3691:3691) (3852:3852:3852))
        (PORT d[11] (5086:5086:5086) (5367:5367:5367))
        (PORT d[12] (5283:5283:5283) (5709:5709:5709))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4176:4176:4176))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (4685:4685:4685) (4807:4807:4807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4260:4260:4260))
        (PORT d[1] (4770:4770:4770) (4994:4994:4994))
        (PORT d[2] (3683:3683:3683) (3951:3951:3951))
        (PORT d[3] (3831:3831:3831) (3868:3868:3868))
        (PORT d[4] (5738:5738:5738) (5920:5920:5920))
        (PORT d[5] (5438:5438:5438) (5601:5601:5601))
        (PORT d[6] (5337:5337:5337) (5560:5560:5560))
        (PORT d[7] (3312:3312:3312) (3451:3451:3451))
        (PORT d[8] (3834:3834:3834) (3917:3917:3917))
        (PORT d[9] (5365:5365:5365) (5417:5417:5417))
        (PORT d[10] (6337:6337:6337) (6451:6451:6451))
        (PORT d[11] (5606:5606:5606) (5661:5661:5661))
        (PORT d[12] (6017:6017:6017) (6273:6273:6273))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT ena (5516:5516:5516) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (5516:5516:5516) (5725:5725:5725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2957:2957:2957))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7237:7237:7237) (7362:7362:7362))
        (PORT d[1] (6290:6290:6290) (6567:6567:6567))
        (PORT d[2] (5368:5368:5368) (5693:5693:5693))
        (PORT d[3] (5717:5717:5717) (5995:5995:5995))
        (PORT d[4] (5334:5334:5334) (5485:5485:5485))
        (PORT d[5] (6844:6844:6844) (7126:7126:7126))
        (PORT d[6] (6498:6498:6498) (6574:6574:6574))
        (PORT d[7] (7158:7158:7158) (7348:7348:7348))
        (PORT d[8] (8220:8220:8220) (8361:8361:8361))
        (PORT d[9] (4931:4931:4931) (5097:5097:5097))
        (PORT d[10] (4396:4396:4396) (4566:4566:4566))
        (PORT d[11] (4493:4493:4493) (4841:4841:4841))
        (PORT d[12] (5456:5456:5456) (5764:5764:5764))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (5922:5922:5922))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (6353:6353:6353) (6553:6553:6553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6508:6508:6508) (6791:6791:6791))
        (PORT d[1] (5304:5304:5304) (5629:5629:5629))
        (PORT d[2] (4371:4371:4371) (4648:4648:4648))
        (PORT d[3] (5698:5698:5698) (5842:5842:5842))
        (PORT d[4] (5826:5826:5826) (6005:6005:6005))
        (PORT d[5] (5525:5525:5525) (5611:5611:5611))
        (PORT d[6] (5147:5147:5147) (5382:5382:5382))
        (PORT d[7] (5099:5099:5099) (5334:5334:5334))
        (PORT d[8] (4926:4926:4926) (5000:5000:5000))
        (PORT d[9] (5702:5702:5702) (5749:5749:5749))
        (PORT d[10] (7056:7056:7056) (7129:7129:7129))
        (PORT d[11] (5989:5989:5989) (6173:6173:6173))
        (PORT d[12] (6209:6209:6209) (6476:6476:6476))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT ena (6283:6283:6283) (6467:6467:6467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (6283:6283:6283) (6467:6467:6467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4509:4509:4509) (4795:4795:4795))
        (PORT datab (1343:1343:1343) (1308:1308:1308))
        (PORT datac (3106:3106:3106) (3252:3252:3252))
        (PORT datad (2498:2498:2498) (2474:2474:2474))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3147:3147:3147) (3302:3302:3302))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3920:3920:3920) (4173:4173:4173))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (3323:3323:3323) (3549:3549:3549))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (732:732:732))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1455:1455:1455) (1397:1397:1397))
        (PORT ena (1694:1694:1694) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1560:1560:1560) (1578:1578:1578))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2576:2576:2576))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8056:8056:8056) (8199:8199:8199))
        (PORT d[1] (3843:3843:3843) (4051:4051:4051))
        (PORT d[2] (4913:4913:4913) (5147:5147:5147))
        (PORT d[3] (6145:6145:6145) (6430:6430:6430))
        (PORT d[4] (4261:4261:4261) (4431:4431:4431))
        (PORT d[5] (7485:7485:7485) (7815:7815:7815))
        (PORT d[6] (3618:3618:3618) (3689:3689:3689))
        (PORT d[7] (5371:5371:5371) (5605:5605:5605))
        (PORT d[8] (4092:4092:4092) (4229:4229:4229))
        (PORT d[9] (3683:3683:3683) (3919:3919:3919))
        (PORT d[10] (3265:3265:3265) (3405:3405:3405))
        (PORT d[11] (3190:3190:3190) (3361:3361:3361))
        (PORT d[12] (4803:4803:4803) (5136:5136:5136))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5532:5532:5532) (5356:5356:5356))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT d[0] (6154:6154:6154) (5987:5987:5987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3831:3831:3831))
        (PORT d[1] (5941:5941:5941) (6242:6242:6242))
        (PORT d[2] (3375:3375:3375) (3438:3438:3438))
        (PORT d[3] (6494:6494:6494) (6659:6659:6659))
        (PORT d[4] (6883:6883:6883) (7053:7053:7053))
        (PORT d[5] (5390:5390:5390) (5532:5532:5532))
        (PORT d[6] (4853:4853:4853) (5114:5114:5114))
        (PORT d[7] (4647:4647:4647) (4745:4745:4745))
        (PORT d[8] (5363:5363:5363) (5554:5554:5554))
        (PORT d[9] (6430:6430:6430) (6557:6557:6557))
        (PORT d[10] (6631:6631:6631) (6691:6691:6691))
        (PORT d[11] (6005:6005:6005) (6221:6221:6221))
        (PORT d[12] (4572:4572:4572) (4773:4773:4773))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT ena (5052:5052:5052) (5187:5187:5187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (5052:5052:5052) (5187:5187:5187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2199:2199:2199))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3225:3225:3225))
        (PORT d[1] (3510:3510:3510) (3677:3677:3677))
        (PORT d[2] (3798:3798:3798) (4019:4019:4019))
        (PORT d[3] (4877:4877:4877) (5098:5098:5098))
        (PORT d[4] (2659:2659:2659) (2610:2610:2610))
        (PORT d[5] (3604:3604:3604) (3540:3540:3540))
        (PORT d[6] (3611:3611:3611) (3733:3733:3733))
        (PORT d[7] (4260:4260:4260) (4410:4410:4410))
        (PORT d[8] (3675:3675:3675) (3800:3800:3800))
        (PORT d[9] (2264:2264:2264) (2228:2228:2228))
        (PORT d[10] (3668:3668:3668) (3792:3792:3792))
        (PORT d[11] (2907:2907:2907) (3138:3138:3138))
        (PORT d[12] (3075:3075:3075) (3237:3237:3237))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2009:2009:2009))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (2767:2767:2767) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2564:2564:2564))
        (PORT d[1] (4499:4499:4499) (4777:4777:4777))
        (PORT d[2] (2351:2351:2351) (2410:2410:2410))
        (PORT d[3] (2637:2637:2637) (2590:2590:2590))
        (PORT d[4] (2583:2583:2583) (2532:2532:2532))
        (PORT d[5] (5451:5451:5451) (5471:5471:5471))
        (PORT d[6] (3583:3583:3583) (3670:3670:3670))
        (PORT d[7] (3288:3288:3288) (3429:3429:3429))
        (PORT d[8] (2653:2653:2653) (2613:2613:2613))
        (PORT d[9] (3725:3725:3725) (3654:3654:3654))
        (PORT d[10] (6036:6036:6036) (6086:6086:6086))
        (PORT d[11] (4183:4183:4183) (4310:4310:4310))
        (PORT d[12] (5190:5190:5190) (5340:5340:5340))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT ena (3583:3583:3583) (3621:3621:3621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (3583:3583:3583) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3525:3525:3525) (3660:3660:3660))
        (PORT datab (2015:2015:2015) (2021:2021:2021))
        (PORT datac (4371:4371:4371) (4579:4579:4579))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2692:2692:2692))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7735:7735:7735) (7918:7918:7918))
        (PORT d[1] (4140:4140:4140) (4347:4347:4347))
        (PORT d[2] (4940:4940:4940) (5175:5175:5175))
        (PORT d[3] (5460:5460:5460) (5762:5762:5762))
        (PORT d[4] (5015:5015:5015) (5178:5178:5178))
        (PORT d[5] (7145:7145:7145) (7482:7482:7482))
        (PORT d[6] (3235:3235:3235) (3311:3311:3311))
        (PORT d[7] (5369:5369:5369) (5602:5602:5602))
        (PORT d[8] (4093:4093:4093) (4230:4230:4230))
        (PORT d[9] (3656:3656:3656) (3890:3890:3890))
        (PORT d[10] (3270:3270:3270) (3411:3411:3411))
        (PORT d[11] (2851:2851:2851) (3060:3060:3060))
        (PORT d[12] (4494:4494:4494) (4833:4833:4833))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5563:5563:5563) (5605:5605:5605))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT d[0] (6186:6186:6186) (6237:6237:6237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4119:4119:4119))
        (PORT d[1] (5573:5573:5573) (5875:5875:5875))
        (PORT d[2] (3051:3051:3051) (3137:3137:3137))
        (PORT d[3] (6491:6491:6491) (6669:6669:6669))
        (PORT d[4] (6513:6513:6513) (6689:6689:6689))
        (PORT d[5] (5325:5325:5325) (5460:5460:5460))
        (PORT d[6] (4832:4832:4832) (5087:5087:5087))
        (PORT d[7] (4666:4666:4666) (4765:4765:4765))
        (PORT d[8] (5006:5006:5006) (5131:5131:5131))
        (PORT d[9] (6132:6132:6132) (6268:6268:6268))
        (PORT d[10] (6054:6054:6054) (6146:6146:6146))
        (PORT d[11] (6024:6024:6024) (6244:6244:6244))
        (PORT d[12] (4907:4907:4907) (5092:5092:5092))
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT ena (5066:5066:5066) (5202:5202:5202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT d[0] (5066:5066:5066) (5202:5202:5202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2262:2262:2262))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7042:7042:7042) (7205:7205:7205))
        (PORT d[1] (3489:3489:3489) (3652:3652:3652))
        (PORT d[2] (4133:4133:4133) (4350:4350:4350))
        (PORT d[3] (5252:5252:5252) (5469:5469:5469))
        (PORT d[4] (2285:2285:2285) (2244:2244:2244))
        (PORT d[5] (3275:3275:3275) (3223:3223:3223))
        (PORT d[6] (3342:3342:3342) (3470:3470:3470))
        (PORT d[7] (4588:4588:4588) (4730:4730:4730))
        (PORT d[8] (3306:3306:3306) (3427:3427:3427))
        (PORT d[9] (1900:1900:1900) (1872:1872:1872))
        (PORT d[10] (4028:4028:4028) (4150:4150:4150))
        (PORT d[11] (3134:3134:3134) (3341:3341:3341))
        (PORT d[12] (2728:2728:2728) (2892:2892:2892))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4077:4077:4077))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (4644:4644:4644) (4708:4708:4708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2917:2917:2917))
        (PORT d[1] (5156:5156:5156) (5428:5428:5428))
        (PORT d[2] (3295:3295:3295) (3562:3562:3562))
        (PORT d[3] (2919:2919:2919) (2867:2867:2867))
        (PORT d[4] (5912:5912:5912) (6123:6123:6123))
        (PORT d[5] (5530:5530:5530) (5554:5554:5554))
        (PORT d[6] (3511:3511:3511) (3594:3594:3594))
        (PORT d[7] (3278:3278:3278) (3418:3418:3418))
        (PORT d[8] (2961:2961:2961) (2911:2911:2911))
        (PORT d[9] (4162:4162:4162) (4140:4140:4140))
        (PORT d[10] (5265:5265:5265) (5353:5353:5353))
        (PORT d[11] (3808:3808:3808) (3933:3933:3933))
        (PORT d[12] (4810:4810:4810) (4963:4963:4963))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT ena (3242:3242:3242) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (3242:3242:3242) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3526:3526:3526) (3660:3660:3660))
        (PORT datab (2481:2481:2481) (2391:2391:2391))
        (PORT datac (4371:4371:4371) (4579:4579:4579))
        (PORT datad (739:739:739) (732:732:732))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3427:3427:3427) (3623:3623:3623))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3473:3473:3473) (3666:3666:3666))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (3465:3465:3465) (3737:3737:3737))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2376:2376:2376))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7380:7380:7380) (7517:7517:7517))
        (PORT d[1] (4217:4217:4217) (4429:4429:4429))
        (PORT d[2] (4524:4524:4524) (4757:4757:4757))
        (PORT d[3] (5096:5096:5096) (5396:5396:5396))
        (PORT d[4] (4917:4917:4917) (5024:5024:5024))
        (PORT d[5] (7791:7791:7791) (8106:8106:8106))
        (PORT d[6] (3232:3232:3232) (3311:3311:3311))
        (PORT d[7] (5189:5189:5189) (5419:5419:5419))
        (PORT d[8] (5093:5093:5093) (5325:5325:5325))
        (PORT d[9] (3977:3977:3977) (4203:4203:4203))
        (PORT d[10] (2918:2918:2918) (3022:3022:3022))
        (PORT d[11] (2885:2885:2885) (3096:3096:3096))
        (PORT d[12] (4093:4093:4093) (4428:4428:4428))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3981:3981:3981))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (4544:4544:4544) (4612:4612:4612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4234:4234:4234))
        (PORT d[1] (5259:5259:5259) (5571:5571:5571))
        (PORT d[2] (2678:2678:2678) (2764:2764:2764))
        (PORT d[3] (5629:5629:5629) (5763:5763:5763))
        (PORT d[4] (6140:6140:6140) (6319:6319:6319))
        (PORT d[5] (4645:4645:4645) (4786:4786:4786))
        (PORT d[6] (4477:4477:4477) (4731:4731:4731))
        (PORT d[7] (3936:3936:3936) (4042:4042:4042))
        (PORT d[8] (4646:4646:4646) (4771:4771:4771))
        (PORT d[9] (6423:6423:6423) (6546:6546:6546))
        (PORT d[10] (5695:5695:5695) (5793:5793:5793))
        (PORT d[11] (4620:4620:4620) (4821:4821:4821))
        (PORT d[12] (5671:5671:5671) (5976:5976:5976))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT ena (4679:4679:4679) (4823:4823:4823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (4679:4679:4679) (4823:4823:4823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2234:2234:2234))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2832:2832:2832))
        (PORT d[1] (3436:3436:3436) (3402:3402:3402))
        (PORT d[2] (3829:3829:3829) (4051:4051:4051))
        (PORT d[3] (4215:4215:4215) (4446:4446:4446))
        (PORT d[4] (3052:3052:3052) (3009:3009:3009))
        (PORT d[5] (3038:3038:3038) (3010:3010:3010))
        (PORT d[6] (2864:2864:2864) (2905:2905:2905))
        (PORT d[7] (4267:4267:4267) (4413:4413:4413))
        (PORT d[8] (3598:3598:3598) (3841:3841:3841))
        (PORT d[9] (2581:2581:2581) (2547:2547:2547))
        (PORT d[10] (3633:3633:3633) (3754:3754:3754))
        (PORT d[11] (2914:2914:2914) (3147:3147:3147))
        (PORT d[12] (3057:3057:3057) (3218:3218:3218))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (2980:2980:2980))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (3762:3762:3762) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2240:2240:2240))
        (PORT d[1] (4947:4947:4947) (5239:5239:5239))
        (PORT d[2] (1968:1968:1968) (2035:2035:2035))
        (PORT d[3] (2249:2249:2249) (2204:2204:2204))
        (PORT d[4] (2276:2276:2276) (2231:2231:2231))
        (PORT d[5] (4784:4784:4784) (4809:4809:4809))
        (PORT d[6] (3231:3231:3231) (3324:3324:3324))
        (PORT d[7] (3277:3277:3277) (3381:3381:3381))
        (PORT d[8] (2619:2619:2619) (2577:2577:2577))
        (PORT d[9] (3718:3718:3718) (3646:3646:3646))
        (PORT d[10] (6029:6029:6029) (6078:6078:6078))
        (PORT d[11] (4208:4208:4208) (4338:4338:4338))
        (PORT d[12] (5560:5560:5560) (5740:5740:5740))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (4053:4053:4053) (4174:4174:4174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (4053:4053:4053) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2661:2661:2661))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7686:7686:7686) (7869:7869:7869))
        (PORT d[1] (4475:4475:4475) (4639:4639:4639))
        (PORT d[2] (5116:5116:5116) (5313:5313:5313))
        (PORT d[3] (5661:5661:5661) (5958:5958:5958))
        (PORT d[4] (4934:4934:4934) (5093:5093:5093))
        (PORT d[5] (7552:7552:7552) (7913:7913:7913))
        (PORT d[6] (3978:3978:3978) (4050:4050:4050))
        (PORT d[7] (5003:5003:5003) (5239:5239:5239))
        (PORT d[8] (3753:3753:3753) (3896:3896:3896))
        (PORT d[9] (3984:3984:3984) (4247:4247:4247))
        (PORT d[10] (3310:3310:3310) (3456:3456:3456))
        (PORT d[11] (2822:2822:2822) (2999:2999:2999))
        (PORT d[12] (3993:3993:3993) (4135:4135:4135))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2626:2626:2626))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (3717:3717:3717) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (4944:4944:4944))
        (PORT d[1] (5964:5964:5964) (6304:6304:6304))
        (PORT d[2] (4281:4281:4281) (4551:4551:4551))
        (PORT d[3] (6142:6142:6142) (6311:6311:6311))
        (PORT d[4] (7125:7125:7125) (7396:7396:7396))
        (PORT d[5] (5746:5746:5746) (5886:5886:5886))
        (PORT d[6] (5188:5188:5188) (5440:5440:5440))
        (PORT d[7] (3375:3375:3375) (3551:3551:3551))
        (PORT d[8] (5015:5015:5015) (5212:5212:5212))
        (PORT d[9] (6470:6470:6470) (6620:6620:6620))
        (PORT d[10] (6741:6741:6741) (6887:6887:6887))
        (PORT d[11] (5656:5656:5656) (5878:5878:5878))
        (PORT d[12] (4588:4588:4588) (4790:4790:4790))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (3629:3629:3629) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (3629:3629:3629) (3700:3700:3700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2652:2652:2652))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7713:7713:7713) (7862:7862:7862))
        (PORT d[1] (4184:4184:4184) (4395:4395:4395))
        (PORT d[2] (4558:4558:4558) (4793:4793:4793))
        (PORT d[3] (5132:5132:5132) (5436:5436:5436))
        (PORT d[4] (5289:5289:5289) (5392:5392:5392))
        (PORT d[5] (7124:7124:7124) (7457:7457:7457))
        (PORT d[6] (2887:2887:2887) (2962:2962:2962))
        (PORT d[7] (5169:5169:5169) (5399:5399:5399))
        (PORT d[8] (5146:5146:5146) (5378:5378:5378))
        (PORT d[9] (4011:4011:4011) (4239:4239:4239))
        (PORT d[10] (3265:3265:3265) (3359:3359:3359))
        (PORT d[11] (2909:2909:2909) (3123:3123:3123))
        (PORT d[12] (4442:4442:4442) (4777:4777:4777))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2720:2720:2720))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (3346:3346:3346) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4197:4197:4197))
        (PORT d[1] (5886:5886:5886) (6177:6177:6177))
        (PORT d[2] (3041:3041:3041) (3112:3112:3112))
        (PORT d[3] (5655:5655:5655) (5778:5778:5778))
        (PORT d[4] (6490:6490:6490) (6662:6662:6662))
        (PORT d[5] (4998:4998:4998) (5139:5139:5139))
        (PORT d[6] (4489:4489:4489) (4742:4742:4742))
        (PORT d[7] (4328:4328:4328) (4433:4433:4433))
        (PORT d[8] (4654:4654:4654) (4780:4780:4780))
        (PORT d[9] (6078:6078:6078) (6207:6207:6207))
        (PORT d[10] (6001:6001:6001) (6088:6088:6088))
        (PORT d[11] (4639:4639:4639) (4839:4839:4839))
        (PORT d[12] (6031:6031:6031) (6328:6328:6328))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT ena (5042:5042:5042) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT d[0] (5042:5042:5042) (5178:5178:5178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4410:4410:4410) (4626:4626:4626))
        (PORT datab (3464:3464:3464) (3597:3597:3597))
        (PORT datac (2219:2219:2219) (2206:2206:2206))
        (PORT datad (2434:2434:2434) (2419:2419:2419))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3530:3530:3530) (3665:3665:3665))
        (PORT datab (2860:2860:2860) (2840:2840:2840))
        (PORT datac (727:727:727) (717:717:717))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3469:3469:3469) (3742:3742:3742))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1703:1703:1703))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2209:2209:2209))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4292:4292:4292))
        (PORT d[1] (5049:5049:5049) (5227:5227:5227))
        (PORT d[2] (5002:5002:5002) (5020:5020:5020))
        (PORT d[3] (4594:4594:4594) (4835:4835:4835))
        (PORT d[4] (4480:4480:4480) (4510:4510:4510))
        (PORT d[5] (4261:4261:4261) (4283:4283:4283))
        (PORT d[6] (4198:4198:4198) (4199:4199:4199))
        (PORT d[7] (4209:4209:4209) (4233:4233:4233))
        (PORT d[8] (4128:4128:4128) (4145:4145:4145))
        (PORT d[9] (3411:3411:3411) (3535:3535:3535))
        (PORT d[10] (4019:4019:4019) (4027:4027:4027))
        (PORT d[11] (4649:4649:4649) (4618:4618:4618))
        (PORT d[12] (4214:4214:4214) (4231:4231:4231))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4330:4330:4330))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (5059:5059:5059) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5258:5258:5258))
        (PORT d[1] (3760:3760:3760) (3952:3952:3952))
        (PORT d[2] (3704:3704:3704) (3735:3735:3735))
        (PORT d[3] (4966:4966:4966) (5068:5068:5068))
        (PORT d[4] (3977:3977:3977) (3935:3935:3935))
        (PORT d[5] (4583:4583:4583) (4630:4630:4630))
        (PORT d[6] (4851:4851:4851) (5101:5101:5101))
        (PORT d[7] (2917:2917:2917) (3059:3059:3059))
        (PORT d[8] (4223:4223:4223) (4195:4195:4195))
        (PORT d[9] (4498:4498:4498) (4519:4519:4519))
        (PORT d[10] (5840:5840:5840) (5843:5843:5843))
        (PORT d[11] (5156:5156:5156) (5196:5196:5196))
        (PORT d[12] (6992:6992:6992) (7132:7132:7132))
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT ena (5535:5535:5535) (5732:5732:5732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT d[0] (5535:5535:5535) (5732:5732:5732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2347:2347:2347))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4717:4717:4717))
        (PORT d[1] (5744:5744:5744) (5948:5948:5948))
        (PORT d[2] (4743:4743:4743) (4777:4777:4777))
        (PORT d[3] (4648:4648:4648) (4908:4908:4908))
        (PORT d[4] (5004:5004:5004) (5201:5201:5201))
        (PORT d[5] (5644:5644:5644) (5856:5856:5856))
        (PORT d[6] (4567:4567:4567) (4566:4566:4566))
        (PORT d[7] (4593:4593:4593) (4618:4618:4618))
        (PORT d[8] (4465:4465:4465) (4475:4475:4475))
        (PORT d[9] (4210:4210:4210) (4370:4370:4370))
        (PORT d[10] (4827:4827:4827) (5048:5048:5048))
        (PORT d[11] (4993:4993:4993) (5015:5015:5015))
        (PORT d[12] (4602:4602:4602) (4619:4619:4619))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4334:4334:4334))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (4861:4861:4861) (4965:4965:4965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3860:3860:3860))
        (PORT d[1] (3693:3693:3693) (3865:3865:3865))
        (PORT d[2] (4042:4042:4042) (4065:4065:4065))
        (PORT d[3] (4596:4596:4596) (4705:4705:4705))
        (PORT d[4] (5837:5837:5837) (6031:6031:6031))
        (PORT d[5] (4962:4962:4962) (5013:5013:5013))
        (PORT d[6] (5221:5221:5221) (5468:5468:5468))
        (PORT d[7] (3269:3269:3269) (3407:3407:3407))
        (PORT d[8] (4626:4626:4626) (4605:4605:4605))
        (PORT d[9] (4596:4596:4596) (4623:4623:4623))
        (PORT d[10] (6197:6197:6197) (6199:6199:6199))
        (PORT d[11] (5134:5134:5134) (5172:5172:5172))
        (PORT d[12] (6423:6423:6423) (6726:6726:6726))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (5162:5162:5162) (5347:5347:5347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (5162:5162:5162) (5347:5347:5347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4846:4846:4846) (5126:5126:5126))
        (PORT datab (3173:3173:3173) (3332:3332:3332))
        (PORT datac (757:757:757) (745:745:745))
        (PORT datad (681:681:681) (648:648:648))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1919:1919:1919))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4273:4273:4273))
        (PORT d[1] (4750:4750:4750) (4764:4764:4764))
        (PORT d[2] (4350:4350:4350) (4380:4380:4380))
        (PORT d[3] (4131:4131:4131) (4378:4378:4378))
        (PORT d[4] (4435:4435:4435) (4473:4473:4473))
        (PORT d[5] (4285:4285:4285) (4309:4309:4309))
        (PORT d[6] (4551:4551:4551) (4545:4545:4545))
        (PORT d[7] (4324:4324:4324) (4358:4358:4358))
        (PORT d[8] (4473:4473:4473) (4483:4483:4483))
        (PORT d[9] (3418:3418:3418) (3540:3540:3540))
        (PORT d[10] (4229:4229:4229) (4251:4251:4251))
        (PORT d[11] (4610:4610:4610) (4635:4635:4635))
        (PORT d[12] (4185:4185:4185) (4201:4201:4201))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4827:4827:4827))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (5423:5423:5423) (5458:5458:5458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (5216:5216:5216))
        (PORT d[1] (4085:4085:4085) (4268:4268:4268))
        (PORT d[2] (3357:3357:3357) (3392:3392:3392))
        (PORT d[3] (3388:3388:3388) (3385:3385:3385))
        (PORT d[4] (3737:3737:3737) (3722:3722:3722))
        (PORT d[5] (4604:4604:4604) (4656:4656:4656))
        (PORT d[6] (4496:4496:4496) (4750:4750:4750))
        (PORT d[7] (3265:3265:3265) (3400:3400:3400))
        (PORT d[8] (4244:4244:4244) (4221:4221:4221))
        (PORT d[9] (4602:4602:4602) (4625:4625:4625))
        (PORT d[10] (5813:5813:5813) (5810:5810:5810))
        (PORT d[11] (4123:4123:4123) (4097:4097:4097))
        (PORT d[12] (6653:6653:6653) (6804:6804:6804))
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT ena (5124:5124:5124) (5310:5310:5310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT d[0] (5124:5124:5124) (5310:5310:5310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1787:1787:1787))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3133:3133:3133) (3290:3290:3290))
        (PORT datad (1333:1333:1333) (1294:1294:1294))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2157:2157:2157))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4328:4328:4328))
        (PORT d[1] (4695:4695:4695) (4706:4706:4706))
        (PORT d[2] (4370:4370:4370) (4401:4401:4401))
        (PORT d[3] (4855:4855:4855) (5017:5017:5017))
        (PORT d[4] (4435:4435:4435) (4475:4475:4475))
        (PORT d[5] (5351:5351:5351) (5570:5570:5570))
        (PORT d[6] (4558:4558:4558) (4553:4553:4553))
        (PORT d[7] (4341:4341:4341) (4376:4376:4376))
        (PORT d[8] (4449:4449:4449) (4456:4456:4456))
        (PORT d[9] (3432:3432:3432) (3556:3556:3556))
        (PORT d[10] (4228:4228:4228) (4250:4250:4250))
        (PORT d[11] (4309:4309:4309) (4342:4342:4342))
        (PORT d[12] (4153:4153:4153) (4166:4166:4166))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4517:4517:4517))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (5099:5099:5099) (5148:5148:5148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3531:3531:3531))
        (PORT d[1] (4069:4069:4069) (4253:4253:4253))
        (PORT d[2] (3560:3560:3560) (3572:3572:3572))
        (PORT d[3] (4335:4335:4335) (4289:4289:4289))
        (PORT d[4] (3736:3736:3736) (3721:3721:3721))
        (PORT d[5] (4588:4588:4588) (4637:4637:4637))
        (PORT d[6] (4483:4483:4483) (4737:4737:4737))
        (PORT d[7] (3337:3337:3337) (3480:3480:3480))
        (PORT d[8] (4171:4171:4171) (4140:4140:4140))
        (PORT d[9] (3966:3966:3966) (3932:3932:3932))
        (PORT d[10] (5786:5786:5786) (5783:5783:5783))
        (PORT d[11] (4154:4154:4154) (4129:4129:4129))
        (PORT d[12] (6621:6621:6621) (6767:6767:6767))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT ena (5136:5136:5136) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (5136:5136:5136) (5324:5324:5324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (3175:3175:3175) (3335:3335:3335))
        (PORT datac (1282:1282:1282) (1249:1249:1249))
        (PORT datad (4814:4814:4814) (5074:5074:5074))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2298:2298:2298))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (5736:5736:5736))
        (PORT d[1] (4758:4758:4758) (4990:4990:4990))
        (PORT d[2] (5410:5410:5410) (5742:5742:5742))
        (PORT d[3] (4620:4620:4620) (4913:4913:4913))
        (PORT d[4] (5355:5355:5355) (5554:5554:5554))
        (PORT d[5] (5713:5713:5713) (5961:5961:5961))
        (PORT d[6] (6590:6590:6590) (6764:6764:6764))
        (PORT d[7] (5786:5786:5786) (5930:5930:5930))
        (PORT d[8] (5511:5511:5511) (5515:5515:5515))
        (PORT d[9] (3848:3848:3848) (4013:4013:4013))
        (PORT d[10] (4753:4753:4753) (4963:4963:4963))
        (PORT d[11] (6347:6347:6347) (6381:6381:6381))
        (PORT d[12] (5298:5298:5298) (5310:5310:5310))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5502:5502:5502) (5529:5529:5529))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (6125:6125:6125) (6160:6160:6160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5654:5654:5654))
        (PORT d[1] (4451:4451:4451) (4634:4634:4634))
        (PORT d[2] (4239:4239:4239) (4504:4504:4504))
        (PORT d[3] (4203:4203:4203) (4306:4306:4306))
        (PORT d[4] (5806:5806:5806) (5993:5993:5993))
        (PORT d[5] (5121:5121:5121) (5187:5187:5187))
        (PORT d[6] (5922:5922:5922) (6162:6162:6162))
        (PORT d[7] (3976:3976:3976) (4100:4100:4100))
        (PORT d[8] (4608:4608:4608) (4735:4735:4735))
        (PORT d[9] (5289:5289:5289) (5336:5336:5336))
        (PORT d[10] (5298:5298:5298) (5414:5414:5414))
        (PORT d[11] (5547:5547:5547) (5601:5601:5601))
        (PORT d[12] (5953:5953:5953) (6246:6246:6246))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT ena (5532:5532:5532) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (5532:5532:5532) (5733:5733:5733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2601:2601:2601))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5329:5329:5329) (5348:5348:5348))
        (PORT d[1] (5438:5438:5438) (5648:5648:5648))
        (PORT d[2] (5071:5071:5071) (5099:5099:5099))
        (PORT d[3] (4989:4989:4989) (5245:5245:5245))
        (PORT d[4] (5258:5258:5258) (5432:5432:5432))
        (PORT d[5] (6002:6002:6002) (6244:6244:6244))
        (PORT d[6] (4896:4896:4896) (4892:4892:4892))
        (PORT d[7] (4936:4936:4936) (4951:4951:4951))
        (PORT d[8] (5125:5125:5125) (5130:5130:5130))
        (PORT d[9] (3420:3420:3420) (3583:3583:3583))
        (PORT d[10] (4489:4489:4489) (4718:4718:4718))
        (PORT d[11] (6733:6733:6733) (6770:6770:6770))
        (PORT d[12] (4972:4972:4972) (4992:4992:4992))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7054:7054:7054) (7133:7133:7133))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (PORT d[0] (7676:7676:7676) (7764:7764:7764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3967:3967:3967))
        (PORT d[1] (3734:3734:3734) (3926:3926:3926))
        (PORT d[2] (3986:3986:3986) (4273:4273:4273))
        (PORT d[3] (4207:4207:4207) (4314:4314:4314))
        (PORT d[4] (5471:5471:5471) (5672:5672:5672))
        (PORT d[5] (5337:5337:5337) (5386:5386:5386))
        (PORT d[6] (5568:5568:5568) (5812:5812:5812))
        (PORT d[7] (3588:3588:3588) (3721:3721:3721))
        (PORT d[8] (4969:4969:4969) (4942:4942:4942))
        (PORT d[9] (4949:4949:4949) (4972:4972:4972))
        (PORT d[10] (6541:6541:6541) (6535:6535:6535))
        (PORT d[11] (5497:5497:5497) (5551:5551:5551))
        (PORT d[12] (6049:6049:6049) (6350:6350:6350))
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT ena (4844:4844:4844) (5044:5044:5044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT d[0] (4844:4844:4844) (5044:5044:5044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4844:4844:4844) (5123:5123:5123))
        (PORT datab (1626:1626:1626) (1583:1583:1583))
        (PORT datac (3129:3129:3129) (3285:3285:3285))
        (PORT datad (983:983:983) (942:942:942))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2204:2204:2204))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (4653:4653:4653))
        (PORT d[1] (5750:5750:5750) (5954:5954:5954))
        (PORT d[2] (4717:4717:4717) (4749:4749:4749))
        (PORT d[3] (4266:4266:4266) (4529:4529:4529))
        (PORT d[4] (4977:4977:4977) (5172:5172:5172))
        (PORT d[5] (5656:5656:5656) (5900:5900:5900))
        (PORT d[6] (4533:4533:4533) (4530:4530:4530))
        (PORT d[7] (4583:4583:4583) (4608:4608:4608))
        (PORT d[8] (4456:4456:4456) (4466:4466:4466))
        (PORT d[9] (3431:3431:3431) (3557:3557:3557))
        (PORT d[10] (4572:4572:4572) (4588:4588:4588))
        (PORT d[11] (4950:4950:4950) (4969:4969:4969))
        (PORT d[12] (4537:4537:4537) (4548:4548:4548))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3993:3993:3993))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (4479:4479:4479) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3859:3859:3859))
        (PORT d[1] (4008:4008:4008) (4185:4185:4185))
        (PORT d[2] (3697:3697:3697) (3727:3727:3727))
        (PORT d[3] (4608:4608:4608) (4704:4704:4704))
        (PORT d[4] (4076:4076:4076) (4055:4055:4055))
        (PORT d[5] (4983:4983:4983) (5041:5041:5041))
        (PORT d[6] (4870:4870:4870) (5121:5121:5121))
        (PORT d[7] (3288:3288:3288) (3427:3427:3427))
        (PORT d[8] (4620:4620:4620) (4595:4595:4595))
        (PORT d[9] (4588:4588:4588) (4614:4614:4614))
        (PORT d[10] (6158:6158:6158) (6155:6155:6155))
        (PORT d[11] (5148:5148:5148) (5188:5188:5188))
        (PORT d[12] (6716:6716:6716) (7013:7013:7013))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT ena (5557:5557:5557) (5755:5755:5755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (5557:5557:5557) (5755:5755:5755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2330:2330:2330))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5369:5369:5369) (5392:5392:5392))
        (PORT d[1] (5083:5083:5083) (5308:5308:5308))
        (PORT d[2] (5446:5446:5446) (5467:5467:5467))
        (PORT d[3] (5049:5049:5049) (5308:5308:5308))
        (PORT d[4] (4997:4997:4997) (5197:5197:5197))
        (PORT d[5] (5679:5679:5679) (5927:5927:5927))
        (PORT d[6] (4928:4928:4928) (4928:4928:4928))
        (PORT d[7] (4900:4900:4900) (4917:4917:4917))
        (PORT d[8] (4792:4792:4792) (4798:4798:4798))
        (PORT d[9] (3831:3831:3831) (3998:3998:3998))
        (PORT d[10] (4481:4481:4481) (4709:4709:4709))
        (PORT d[11] (6727:6727:6727) (6764:6764:6764))
        (PORT d[12] (4942:4942:4942) (4957:4957:4957))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5501:5501:5501))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (5976:5976:5976) (6132:6132:6132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3967:3967:3967))
        (PORT d[1] (3707:3707:3707) (3897:3897:3897))
        (PORT d[2] (4033:4033:4033) (4322:4322:4322))
        (PORT d[3] (4211:4211:4211) (4316:4316:4316))
        (PORT d[4] (5491:5491:5491) (5693:5693:5693))
        (PORT d[5] (5660:5660:5660) (5703:5703:5703))
        (PORT d[6] (5582:5582:5582) (5828:5828:5828))
        (PORT d[7] (3643:3643:3643) (3775:3775:3775))
        (PORT d[8] (5355:5355:5355) (5322:5322:5322))
        (PORT d[9] (4924:4924:4924) (4948:4948:4948))
        (PORT d[10] (5272:5272:5272) (5376:5376:5376))
        (PORT d[11] (5490:5490:5490) (5544:5544:5544))
        (PORT d[12] (6079:6079:6079) (6385:6385:6385))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT ena (5499:5499:5499) (5694:5694:5694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (5499:5499:5499) (5694:5694:5694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4847:4847:4847) (5126:5126:5126))
        (PORT datab (3175:3175:3175) (3334:3334:3334))
        (PORT datac (740:740:740) (736:736:736))
        (PORT datad (1053:1053:1053) (1037:1037:1037))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (4332:4332:4332) (4623:4623:4623))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4384:4384:4384) (4675:4675:4675))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2574:2574:2574) (2764:2764:2764))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2574:2574:2574) (2764:2764:2764))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (897:897:897))
        (PORT datab (2669:2669:2669) (2660:2660:2660))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1139:1139:1139))
        (PORT datab (2669:2669:2669) (2660:2660:2660))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1140:1140:1140))
        (PORT datad (2624:2624:2624) (2618:2618:2618))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1019:1019:1019))
        (PORT datab (831:831:831) (842:842:842))
        (PORT datac (289:289:289) (377:377:377))
        (PORT datad (1014:1014:1014) (1097:1097:1097))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1473:1473:1473) (1500:1500:1500))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1287:1287:1287))
        (PORT datab (458:458:458) (524:524:524))
        (PORT datad (1053:1053:1053) (1075:1075:1075))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1565:1565:1565))
        (PORT datab (5126:5126:5126) (5505:5505:5505))
        (PORT datad (736:736:736) (769:769:769))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1473:1473:1473) (1500:1500:1500))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4715:4715:4715) (5116:5116:5116))
        (PORT datab (707:707:707) (723:723:723))
        (PORT datad (767:767:767) (819:819:819))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1718:1718:1718))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1204:1204:1204) (1258:1258:1258))
        (PORT clrn (1455:1455:1455) (1412:1412:1412))
        (PORT sload (5822:5822:5822) (6299:6299:6299))
        (PORT ena (1679:1679:1679) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (418:418:418))
        (PORT datab (993:993:993) (1031:1031:1031))
        (PORT datac (703:703:703) (708:708:708))
        (PORT datad (404:404:404) (410:410:410))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1009:1009:1009))
        (PORT datab (779:779:779) (798:798:798))
        (PORT datac (704:704:704) (709:709:709))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (755:755:755))
        (PORT datab (1107:1107:1107) (1127:1127:1127))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (373:373:373) (379:379:379))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (780:780:780))
        (PORT datab (731:731:731) (752:752:752))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1565:1565:1565))
        (PORT datab (5127:5127:5127) (5505:5505:5505))
        (PORT datac (417:417:417) (430:430:430))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (780:780:780))
        (PORT datab (730:730:730) (752:752:752))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1563:1563:1563))
        (PORT datab (5130:5130:5130) (5509:5509:5509))
        (PORT datac (421:421:421) (434:434:434))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2698:2698:2698))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1587:1587:1587) (1515:1515:1515))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (771:771:771) (820:820:820))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1545:1545:1545) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUD_DACDAT\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5055:5055:5055) (5302:5302:5302))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUD_DACDAT\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2159:2159:2159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (722:722:722) (760:760:760))
        (PORT datad (302:302:302) (385:385:385))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (725:725:725) (763:763:763))
        (PORT datad (736:736:736) (775:775:775))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (433:433:433))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2571:2571:2571))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (894:894:894))
        (PORT datac (757:757:757) (805:805:805))
        (PORT datad (766:766:766) (820:820:820))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (459:459:459))
        (PORT datac (730:730:730) (773:773:773))
        (PORT datad (749:749:749) (791:791:791))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (423:423:423))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (299:299:299) (382:382:382))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|I2C_SCLK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (796:796:796))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (1913:1913:1913) (1912:1912:1912))
        (PORT datad (371:371:371) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
