{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "36ac328aad08485b",
        "type": "tabs",
        "children": [
          {
            "id": "6b9a8733bb22597d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "07c502355b91de65",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/uarch/PRF/Multiple-Banked Register File Architectures.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "PaperReading/HLS/An Introduction to High-Level Synthesis.md"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "horizontal",
    "width": 230.50271224975586
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "6b9a8733bb22597d",
  "lastOpenFiles": [
    "EE/HLS/HLS：introduction to chip and system design.md",
    "resources/img/Pasted image 20240908004912.png",
    "resources/img/Pasted image 20240908004808.png",
    "resources/img/Pasted image 20240908004037.png",
    "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
    "EE/HLS",
    "PaperReading/overview/The Landscape of Parallel Computing Research： A View from Berkeley.md",
    "PaperReading/HLS",
    "2024-09-07.md",
    "resources/img/Pasted image 20240905003247.png",
    "resources/img/Pasted image 20240905002602.png",
    "resources/img/Pasted image 20240905001511.png",
    "resources/img/Pasted image 20240905000539.png",
    "PaperReading/overview",
    "PaperReading/uarch/PRF/PRF Brief.md",
    "PaperReading/uarch/PRF/Multiple-Banked Register File Architectures.md",
    "PaperReading/uarch/PRF/Energy Efficient Register File Design.md",
    "PaperReading/uarch/PRF/Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.md",
    "resources/img/Pasted image 20240829161750.png",
    "PaperReading/uarch/PRF/Reducing the Complexity of the Register File in Dynamic Superscalar Processor.md",
    "PaperReading/microarchitecture/PRF/Reducing the Complexity of the Register File in Dynamic Superscalar Processors.md",
    "Computer Architecture/CAQA/ILP.md",
    "Computer Architecture/Modern Processor Design/Advanced Instruction Flow Techniques.md",
    "Computer Architecture/CAQA/Warehouse-Scale Computers.md",
    "EE/Digital Circuit/大道至简fpga/chapters/FIFO.md",
    "resources/img/Pasted image 20240828183852.png",
    "resources/img/Pasted image 20240828183245.png",
    "PaperReading/uarch/IQ/Exploring Wakeup-Free Instruction Scheduling.md",
    "PaperReading/sram",
    "PaperReading/uarch/IQ/Cyclone --- A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay.md",
    "PaperReading/uarch/IQ/A Scalable Instruction Queue Design Using Dependence Chains.md",
    "PaperReading/Reading List.md",
    "PaperReading/uarch/prediction/mem prediction/Store Vulnerability Window (SVW) --- Re-Execution Filtering for Enhanced Load Optimization.md",
    "PaperReading/uarch/PRF/Cherry---Checkpointed Early Resource Recycling in Out-of-order Microprocessors.md",
    "PaperReading/uarch/PRF/Checkpoint Processing and Recovery---Towards Scalable Large Instruction Window Processors.md",
    "PaperReading/uarch/prediction/mem prediction/Store vectors for scalable memory dependence prediction and scheduling.md",
    "PaperReading/uarch/prediction/mem prediction/NoSQ： Store-Load Communication without a Store Queue.md",
    "PaperReading/uarch/prediction/mem prediction/Memory Ordering --- A Value-Based Approach.md",
    "PaperReading/uarch/prediction/mem prediction/Memory Dependence Prediction using Store Sets.md",
    "Untitled.canvas",
    "Programming/DSA",
    "Programming/程序员的自我修养",
    "PaperReading/uarch/error-resilience",
    "PaperReading/uarch/cache",
    "EE/Digital Circuit/大道至简fpga/chapters",
    "EE/Digital Circuit/大道至简fpga",
    "People/Untitled.canvas"
  ]
}