// Seed: 641767449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6, id_7;
  module_2 modCall_1 ();
  wire id_8, id_9;
endmodule
module module_1;
  always id_1 = id_1;
  logic [7:0] id_2;
  logic [7:0] id_3 = id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_4;
  assign id_1 = 1;
  assign (pull1, strong0) id_1 = 1;
  assign id_2[""] = ~id_1;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
