# Verilog-VHDL
Redo files from VHDL in Verilog
