--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25404 paths analyzed, 551 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.855ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X20Y23.F1), 1211 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<1>
                                                       vga_sync_unit/h_count_reg_1
    SLICE_X24Y5.G4       net (fanout=21)       2.306   vga_sync_unit/h_count_reg<1>
    SLICE_X24Y5.Y        Tilo                  0.660   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_cy<1>11
    SLICE_X24Y5.F1       net (fanout=1)        0.381   graph_unit/Msub_rom_col_alien_cy<1>11/O
    SLICE_X24Y5.X        Tilo                  0.660   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/rom_data_alien_not0000<2>1
    SLICE_X23Y8.BY       net (fanout=1)        0.570   graph_unit/rom_data_alien_not0000<2>
    SLICE_X23Y8.Y        Tbyy                  0.737   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X21Y18.G2      net (fanout=1)        0.842   graph_unit/rom_bit_alien
    SLICE_X21Y18.Y       Tilo                  0.612   N75
                                                       graph_unit/rd_alien_on_and0000
    SLICE_X20Y22.F1      net (fanout=4)        0.639   graph_unit/rd_alien_on
    SLICE_X20Y22.X       Tilo                  0.660   N82
                                                       rgb_next<2>_SW2
    SLICE_X20Y23.F1      net (fanout=1)        0.103   N82
    SLICE_X20Y23.CLK     Tfck                  1.116   rgb_reg<2>
                                                       rgb_next<2>_G
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (5.012ns logic, 4.841ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_x_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.748ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_x_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.567   graph_unit/alien_x_reg<1>
                                                       graph_unit/alien_x_reg_0
    SLICE_X29Y0.F2       net (fanout=4)        0.519   graph_unit/alien_x_reg<0>
    SLICE_X29Y0.COUT     Topcyf                1.011   graph_unit/alien_x_r<0>
                                                       graph_unit/alien_x_reg<0>_rt
                                                       graph_unit/Msub_alien_x_r_cy<0>
                                                       graph_unit/Msub_alien_x_r_cy<1>
    SLICE_X29Y1.CIN      net (fanout=1)        0.000   graph_unit/Msub_alien_x_r_cy<1>
    SLICE_X29Y1.COUT     Tbyp                  0.103   graph_unit/alien_x_r<2>
                                                       graph_unit/Msub_alien_x_r_cy<2>
                                                       graph_unit/Msub_alien_x_r_cy<3>
    SLICE_X29Y2.CIN      net (fanout=1)        0.000   graph_unit/Msub_alien_x_r_cy<3>
    SLICE_X29Y2.X        Tcinx                 0.402   graph_unit/alien_x_r<4>
                                                       graph_unit/Msub_alien_x_r_xor<4>
    SLICE_X27Y4.F1       net (fanout=2)        1.414   graph_unit/alien_x_r<4>
    SLICE_X27Y4.COUT     Topcyf                1.011   graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<5>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_lut<4>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<4>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<5>
    SLICE_X27Y5.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<5>
    SLICE_X27Y5.COUT     Tbyp                  0.103   graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<6>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<7>
    SLICE_X27Y6.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<7>
    SLICE_X27Y6.COUT     Tbyp                  0.103   graph_unit/sq_alien_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<9>
    SLICE_X21Y18.G1      net (fanout=1)        1.385   graph_unit/sq_alien_on_cmp_le0001
    SLICE_X21Y18.Y       Tilo                  0.612   N75
                                                       graph_unit/rd_alien_on_and0000
    SLICE_X20Y22.F1      net (fanout=4)        0.639   graph_unit/rd_alien_on
    SLICE_X20Y22.X       Tilo                  0.660   N82
                                                       rgb_next<2>_SW2
    SLICE_X20Y23.F1      net (fanout=1)        0.103   N82
    SLICE_X20Y23.CLK     Tfck                  1.116   rgb_reg<2>
                                                       rgb_next<2>_G
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.748ns (5.688ns logic, 4.060ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_x_reg_4 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.685ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_x_reg_4 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.YQ       Tcko                  0.567   graph_unit/alien_x_reg<5>
                                                       graph_unit/alien_x_reg_4
    SLICE_X28Y5.F1       net (fanout=8)        0.896   graph_unit/alien_x_reg<4>
    SLICE_X28Y5.X        Tilo                  0.660   graph_unit/alien_x_r_addsub0001<8>_bdd0
                                                       graph_unit/alien_x_r_addsub0001<8>11
    SLICE_X29Y4.F3       net (fanout=2)        0.037   graph_unit/alien_x_r_addsub0001<8>_bdd0
    SLICE_X29Y4.Y        Topy                  1.427   graph_unit/alien_x_r<8>
                                                       graph_unit/Msub_alien_x_r_lut<8>
                                                       graph_unit/Msub_alien_x_r_cy<8>
                                                       graph_unit/Msub_alien_x_r_xor<9>
    SLICE_X27Y6.G1       net (fanout=2)        0.712   graph_unit/alien_x_r<9>
    SLICE_X27Y6.COUT     Topcyg                0.871   graph_unit/sq_alien_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_alien_on_cmp_le0001_cy<9>
    SLICE_X21Y18.G1      net (fanout=1)        1.385   graph_unit/sq_alien_on_cmp_le0001
    SLICE_X21Y18.Y       Tilo                  0.612   N75
                                                       graph_unit/rd_alien_on_and0000
    SLICE_X20Y22.F1      net (fanout=4)        0.639   graph_unit/rd_alien_on
    SLICE_X20Y22.X       Tilo                  0.660   N82
                                                       rgb_next<2>_SW2
    SLICE_X20Y23.F1      net (fanout=1)        0.103   N82
    SLICE_X20Y23.CLK     Tfck                  1.116   rgb_reg<2>
                                                       rgb_next<2>_G
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.685ns (5.913ns logic, 3.772ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X20Y20.F1), 1211 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y32.G2      net (fanout=3)        0.101   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y32.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X21Y18.F1      net (fanout=5)        0.412   graph_unit/rd_heart_on
    SLICE_X21Y18.X       Tilo                  0.612   N75
                                                       rgb_next<0>316_SW1
    SLICE_X20Y20.F1      net (fanout=1)        0.356   N75
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (5.721ns logic, 4.097ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.720ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y32.G2      net (fanout=3)        0.101   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y32.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X21Y18.F1      net (fanout=5)        0.412   graph_unit/rd_heart_on
    SLICE_X21Y18.X       Tilo                  0.612   N75
                                                       rgb_next<0>316_SW1
    SLICE_X20Y20.F1      net (fanout=1)        0.356   N75
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.720ns (5.623ns logic, 4.097ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.639ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y33.F2      net (fanout=3)        0.122   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y33.Y       Topy                  1.427   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_lut<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X21Y18.F1      net (fanout=5)        0.412   graph_unit/rd_heart_on
    SLICE_X21Y18.X       Tilo                  0.612   N75
                                                       rgb_next<0>316_SW1
    SLICE_X20Y20.F1      net (fanout=1)        0.356   N75
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.639ns (5.521ns logic, 4.118ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X20Y20.F4), 1151 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.537ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y32.G2      net (fanout=3)        0.101   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y32.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y20.G2      net (fanout=5)        0.419   graph_unit/rd_heart_on
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>316_SW0
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>316_SW0/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.537ns (5.769ns logic, 3.768ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y32.G2      net (fanout=3)        0.101   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y32.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X25Y33.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y20.G2      net (fanout=5)        0.419   graph_unit/rd_heart_on
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>316_SW0
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>316_SW0/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (5.671ns logic, 3.768ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.358ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X24Y33.G1      net (fanout=9)        1.213   graph_unit/heart_x_reg<3>
    SLICE_X24Y33.Y       Tilo                  0.660   graph_unit/heart_x_reg_cmp_le0000116
                                                       graph_unit/heart_x_r_addsub0000<7>11
    SLICE_X25Y33.F2      net (fanout=3)        0.122   graph_unit/heart_x_r_addsub0000<7>_bdd0
    SLICE_X25Y33.Y       Topy                  1.427   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_lut<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X27Y35.G1      net (fanout=2)        0.712   graph_unit/heart_x_r<9>
    SLICE_X27Y35.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X20Y22.G1      net (fanout=1)        1.303   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X20Y22.Y       Tilo                  0.660   N82
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y20.G2      net (fanout=5)        0.419   graph_unit/rd_heart_on
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>316_SW0
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>316_SW0/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>1
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (5.569ns logic, 3.789ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X17Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X17Y28.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X17Y28.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X15Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.021 - 0.022)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X15Y28.BX      net (fanout=1)        0.329   keyboard_unit/ps2_code_next<7>
    SLICE_X15Y28.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X17Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X17Y28.BY      net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X17Y28.CLK     Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X29Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X29Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_2/SR
  Location pin: SLICE_X29Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.855|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25404 paths, 0 nets, and 1883 connections

Design statistics:
   Minimum period:   9.855ns{1}   (Maximum frequency: 101.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 20:07:40 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



