
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401598 <.init>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	bl	401a20 <ferror@plt+0x60>
  4015a4:	ldp	x29, x30, [sp], #16
  4015a8:	ret

Disassembly of section .plt:

00000000004015b0 <memcpy@plt-0x20>:
  4015b0:	stp	x16, x30, [sp, #-16]!
  4015b4:	adrp	x16, 417000 <ferror@plt+0x15640>
  4015b8:	ldr	x17, [x16, #4088]
  4015bc:	add	x16, x16, #0xff8
  4015c0:	br	x17
  4015c4:	nop
  4015c8:	nop
  4015cc:	nop

00000000004015d0 <memcpy@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015d4:	ldr	x17, [x16]
  4015d8:	add	x16, x16, #0x0
  4015dc:	br	x17

00000000004015e0 <memmove@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015e4:	ldr	x17, [x16, #8]
  4015e8:	add	x16, x16, #0x8
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015f4:	ldr	x17, [x16, #16]
  4015f8:	add	x16, x16, #0x10
  4015fc:	br	x17

0000000000401600 <strtoul@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16640>
  401604:	ldr	x17, [x16, #24]
  401608:	add	x16, x16, #0x18
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16640>
  401614:	ldr	x17, [x16, #32]
  401618:	add	x16, x16, #0x20
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16640>
  401624:	ldr	x17, [x16, #40]
  401628:	add	x16, x16, #0x28
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16640>
  401634:	ldr	x17, [x16, #48]
  401638:	add	x16, x16, #0x30
  40163c:	br	x17

0000000000401640 <dup@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16640>
  401644:	ldr	x17, [x16, #56]
  401648:	add	x16, x16, #0x38
  40164c:	br	x17

0000000000401650 <compress@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16640>
  401654:	ldr	x17, [x16, #64]
  401658:	add	x16, x16, #0x40
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16640>
  401664:	ldr	x17, [x16, #72]
  401668:	add	x16, x16, #0x48
  40166c:	br	x17

0000000000401670 <readlink@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16640>
  401674:	ldr	x17, [x16, #80]
  401678:	add	x16, x16, #0x50
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16640>
  401684:	ldr	x17, [x16, #88]
  401688:	add	x16, x16, #0x58
  40168c:	br	x17

0000000000401690 <fputc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16640>
  401694:	ldr	x17, [x16, #96]
  401698:	add	x16, x16, #0x60
  40169c:	br	x17

00000000004016a0 <crc32@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016a4:	ldr	x17, [x16, #104]
  4016a8:	add	x16, x16, #0x68
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016b4:	ldr	x17, [x16, #112]
  4016b8:	add	x16, x16, #0x70
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016c4:	ldr	x17, [x16, #120]
  4016c8:	add	x16, x16, #0x78
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016d4:	ldr	x17, [x16, #128]
  4016d8:	add	x16, x16, #0x80
  4016dc:	br	x17

00000000004016e0 <fsync@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016e4:	ldr	x17, [x16, #136]
  4016e8:	add	x16, x16, #0x88
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016f4:	ldr	x17, [x16, #144]
  4016f8:	add	x16, x16, #0x90
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16640>
  401704:	ldr	x17, [x16, #152]
  401708:	add	x16, x16, #0x98
  40170c:	br	x17

0000000000401710 <__strtol_internal@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16640>
  401714:	ldr	x17, [x16, #160]
  401718:	add	x16, x16, #0xa0
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16640>
  401724:	ldr	x17, [x16, #168]
  401728:	add	x16, x16, #0xa8
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16640>
  401734:	ldr	x17, [x16, #176]
  401738:	add	x16, x16, #0xb0
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16640>
  401744:	ldr	x17, [x16, #184]
  401748:	add	x16, x16, #0xb8
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16640>
  401754:	ldr	x17, [x16, #192]
  401758:	add	x16, x16, #0xc0
  40175c:	br	x17

0000000000401760 <memset@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16640>
  401764:	ldr	x17, [x16, #200]
  401768:	add	x16, x16, #0xc8
  40176c:	br	x17

0000000000401770 <getopt@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16640>
  401774:	ldr	x17, [x16, #208]
  401778:	add	x16, x16, #0xd0
  40177c:	br	x17

0000000000401780 <__strtoul_internal@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16640>
  401784:	ldr	x17, [x16, #216]
  401788:	add	x16, x16, #0xd8
  40178c:	br	x17

0000000000401790 <calloc@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16640>
  401794:	ldr	x17, [x16, #224]
  401798:	add	x16, x16, #0xe0
  40179c:	br	x17

00000000004017a0 <realloc@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017a4:	ldr	x17, [x16, #232]
  4017a8:	add	x16, x16, #0xe8
  4017ac:	br	x17

00000000004017b0 <getpagesize@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017b4:	ldr	x17, [x16, #240]
  4017b8:	add	x16, x16, #0xf0
  4017bc:	br	x17

00000000004017c0 <strdup@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017c4:	ldr	x17, [x16, #248]
  4017c8:	add	x16, x16, #0xf8
  4017cc:	br	x17

00000000004017d0 <close@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017d4:	ldr	x17, [x16, #256]
  4017d8:	add	x16, x16, #0x100
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017e4:	ldr	x17, [x16, #264]
  4017e8:	add	x16, x16, #0x108
  4017ec:	br	x17

00000000004017f0 <write@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017f4:	ldr	x17, [x16, #272]
  4017f8:	add	x16, x16, #0x110
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16640>
  401804:	ldr	x17, [x16, #280]
  401808:	add	x16, x16, #0x118
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16640>
  401814:	ldr	x17, [x16, #288]
  401818:	add	x16, x16, #0x120
  40181c:	br	x17

0000000000401820 <memcmp@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16640>
  401824:	ldr	x17, [x16, #296]
  401828:	add	x16, x16, #0x128
  40182c:	br	x17

0000000000401830 <textdomain@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16640>
  401834:	ldr	x17, [x16, #304]
  401838:	add	x16, x16, #0x130
  40183c:	br	x17

0000000000401840 <strcmp@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16640>
  401844:	ldr	x17, [x16, #312]
  401848:	add	x16, x16, #0x138
  40184c:	br	x17

0000000000401850 <warn@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16640>
  401854:	ldr	x17, [x16, #320]
  401858:	add	x16, x16, #0x140
  40185c:	br	x17

0000000000401860 <__ctype_b_loc@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16640>
  401864:	ldr	x17, [x16, #328]
  401868:	add	x16, x16, #0x148
  40186c:	br	x17

0000000000401870 <mmap@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16640>
  401874:	ldr	x17, [x16, #336]
  401878:	add	x16, x16, #0x150
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16640>
  401884:	ldr	x17, [x16, #344]
  401888:	add	x16, x16, #0x158
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16640>
  401894:	ldr	x17, [x16, #352]
  401898:	add	x16, x16, #0x160
  40189c:	br	x17

00000000004018a0 <scandir@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018a4:	ldr	x17, [x16, #360]
  4018a8:	add	x16, x16, #0x168
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018b4:	ldr	x17, [x16, #368]
  4018b8:	add	x16, x16, #0x170
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018c4:	ldr	x17, [x16, #376]
  4018c8:	add	x16, x16, #0x178
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018d4:	ldr	x17, [x16, #384]
  4018d8:	add	x16, x16, #0x180
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018e4:	ldr	x17, [x16, #392]
  4018e8:	add	x16, x16, #0x188
  4018ec:	br	x17

00000000004018f0 <munmap@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018f4:	ldr	x17, [x16, #400]
  4018f8:	add	x16, x16, #0x190
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16640>
  401904:	ldr	x17, [x16, #408]
  401908:	add	x16, x16, #0x198
  40190c:	br	x17

0000000000401910 <__lxstat@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16640>
  401914:	ldr	x17, [x16, #416]
  401918:	add	x16, x16, #0x1a0
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16640>
  401924:	ldr	x17, [x16, #424]
  401928:	add	x16, x16, #0x1a8
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16640>
  401934:	ldr	x17, [x16, #432]
  401938:	add	x16, x16, #0x1b0
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16640>
  401944:	ldr	x17, [x16, #440]
  401948:	add	x16, x16, #0x1b8
  40194c:	br	x17

0000000000401950 <strcspn@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16640>
  401954:	ldr	x17, [x16, #448]
  401958:	add	x16, x16, #0x1c0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16640>
  401964:	ldr	x17, [x16, #456]
  401968:	add	x16, x16, #0x1c8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16640>
  401974:	ldr	x17, [x16, #464]
  401978:	add	x16, x16, #0x1d0
  40197c:	br	x17

0000000000401980 <__xstat@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16640>
  401984:	ldr	x17, [x16, #472]
  401988:	add	x16, x16, #0x1d8
  40198c:	br	x17

0000000000401990 <fprintf@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16640>
  401994:	ldr	x17, [x16, #480]
  401998:	add	x16, x16, #0x1e0
  40199c:	br	x17

00000000004019a0 <err@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019a4:	ldr	x17, [x16, #488]
  4019a8:	add	x16, x16, #0x1e8
  4019ac:	br	x17

00000000004019b0 <setlocale@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019b4:	ldr	x17, [x16, #496]
  4019b8:	add	x16, x16, #0x1f0
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019c4:	ldr	x17, [x16, #504]
  4019c8:	add	x16, x16, #0x1f8
  4019cc:	br	x17

Disassembly of section .text:

00000000004019d0 <.text>:
  4019d0:	mov	x29, #0x0                   	// #0
  4019d4:	mov	x30, #0x0                   	// #0
  4019d8:	mov	x5, x0
  4019dc:	ldr	x1, [sp]
  4019e0:	add	x2, sp, #0x8
  4019e4:	mov	x6, sp
  4019e8:	movz	x0, #0x0, lsl #48
  4019ec:	movk	x0, #0x0, lsl #32
  4019f0:	movk	x0, #0x40, lsl #16
  4019f4:	movk	x0, #0x2958
  4019f8:	movz	x3, #0x0, lsl #48
  4019fc:	movk	x3, #0x0, lsl #32
  401a00:	movk	x3, #0x40, lsl #16
  401a04:	movk	x3, #0x6188
  401a08:	movz	x4, #0x0, lsl #48
  401a0c:	movk	x4, #0x0, lsl #32
  401a10:	movk	x4, #0x40, lsl #16
  401a14:	movk	x4, #0x6208
  401a18:	bl	401740 <__libc_start_main@plt>
  401a1c:	bl	401800 <abort@plt>
  401a20:	adrp	x0, 417000 <ferror@plt+0x15640>
  401a24:	ldr	x0, [x0, #4064]
  401a28:	cbz	x0, 401a30 <ferror@plt+0x70>
  401a2c:	b	4017e0 <__gmon_start__@plt>
  401a30:	ret
  401a34:	adrp	x0, 418000 <ferror@plt+0x16640>
  401a38:	add	x0, x0, #0x220
  401a3c:	adrp	x1, 418000 <ferror@plt+0x16640>
  401a40:	add	x1, x1, #0x220
  401a44:	cmp	x0, x1
  401a48:	b.eq	401a7c <ferror@plt+0xbc>  // b.none
  401a4c:	stp	x29, x30, [sp, #-32]!
  401a50:	mov	x29, sp
  401a54:	adrp	x0, 406000 <ferror@plt+0x4640>
  401a58:	ldr	x0, [x0, #568]
  401a5c:	str	x0, [sp, #24]
  401a60:	mov	x1, x0
  401a64:	cbz	x1, 401a74 <ferror@plt+0xb4>
  401a68:	adrp	x0, 418000 <ferror@plt+0x16640>
  401a6c:	add	x0, x0, #0x220
  401a70:	blr	x1
  401a74:	ldp	x29, x30, [sp], #32
  401a78:	ret
  401a7c:	ret
  401a80:	adrp	x0, 418000 <ferror@plt+0x16640>
  401a84:	add	x0, x0, #0x220
  401a88:	adrp	x1, 418000 <ferror@plt+0x16640>
  401a8c:	add	x1, x1, #0x220
  401a90:	sub	x0, x0, x1
  401a94:	lsr	x1, x0, #63
  401a98:	add	x0, x1, x0, asr #3
  401a9c:	cmp	xzr, x0, asr #1
  401aa0:	b.eq	401ad8 <ferror@plt+0x118>  // b.none
  401aa4:	stp	x29, x30, [sp, #-32]!
  401aa8:	mov	x29, sp
  401aac:	asr	x1, x0, #1
  401ab0:	adrp	x0, 406000 <ferror@plt+0x4640>
  401ab4:	ldr	x0, [x0, #576]
  401ab8:	str	x0, [sp, #24]
  401abc:	mov	x2, x0
  401ac0:	cbz	x2, 401ad0 <ferror@plt+0x110>
  401ac4:	adrp	x0, 418000 <ferror@plt+0x16640>
  401ac8:	add	x0, x0, #0x220
  401acc:	blr	x2
  401ad0:	ldp	x29, x30, [sp], #32
  401ad4:	ret
  401ad8:	ret
  401adc:	adrp	x0, 418000 <ferror@plt+0x16640>
  401ae0:	ldrb	w0, [x0, #584]
  401ae4:	cbnz	w0, 401b08 <ferror@plt+0x148>
  401ae8:	stp	x29, x30, [sp, #-16]!
  401aec:	mov	x29, sp
  401af0:	bl	401a34 <ferror@plt+0x74>
  401af4:	adrp	x0, 418000 <ferror@plt+0x16640>
  401af8:	mov	w1, #0x1                   	// #1
  401afc:	strb	w1, [x0, #584]
  401b00:	ldp	x29, x30, [sp], #16
  401b04:	ret
  401b08:	ret
  401b0c:	stp	x29, x30, [sp, #-16]!
  401b10:	mov	x29, sp
  401b14:	bl	401a80 <ferror@plt+0xc0>
  401b18:	ldp	x29, x30, [sp], #16
  401b1c:	ret
  401b20:	stp	x29, x30, [sp, #-16]!
  401b24:	mov	x29, sp
  401b28:	ldr	x1, [x1]
  401b2c:	ldr	x0, [x0]
  401b30:	add	x1, x1, #0x13
  401b34:	add	x0, x0, #0x13
  401b38:	bl	401840 <strcmp@plt>
  401b3c:	ldp	x29, x30, [sp], #16
  401b40:	ret
  401b44:	stp	x29, x30, [sp, #-32]!
  401b48:	mov	x29, sp
  401b4c:	str	x19, [sp, #16]
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	adrp	x1, 406000 <ferror@plt+0x4640>
  401b58:	add	x1, x1, #0x248
  401b5c:	mov	x0, #0x0                   	// #0
  401b60:	bl	401930 <dcgettext@plt>
  401b64:	adrp	x19, 418000 <ferror@plt+0x16640>
  401b68:	ldr	x1, [x19, #568]
  401b6c:	bl	401620 <fputs@plt>
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	adrp	x1, 406000 <ferror@plt+0x4640>
  401b78:	add	x1, x1, #0x258
  401b7c:	mov	x0, #0x0                   	// #0
  401b80:	bl	401930 <dcgettext@plt>
  401b84:	adrp	x1, 418000 <ferror@plt+0x16640>
  401b88:	ldr	x1, [x1, #576]
  401b8c:	bl	401960 <printf@plt>
  401b90:	ldr	x1, [x19, #568]
  401b94:	mov	w0, #0xa                   	// #10
  401b98:	bl	401690 <fputc@plt>
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	adrp	x1, 406000 <ferror@plt+0x4640>
  401ba4:	add	x1, x1, #0x2b8
  401ba8:	mov	x0, #0x0                   	// #0
  401bac:	bl	401930 <dcgettext@plt>
  401bb0:	bl	401810 <puts@plt>
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	adrp	x1, 406000 <ferror@plt+0x4640>
  401bbc:	add	x1, x1, #0x2e0
  401bc0:	mov	x0, #0x0                   	// #0
  401bc4:	bl	401930 <dcgettext@plt>
  401bc8:	ldr	x1, [x19, #568]
  401bcc:	bl	401620 <fputs@plt>
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	adrp	x1, 406000 <ferror@plt+0x4640>
  401bd8:	add	x1, x1, #0x2f0
  401bdc:	mov	x0, #0x0                   	// #0
  401be0:	bl	401930 <dcgettext@plt>
  401be4:	bl	401810 <puts@plt>
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	adrp	x1, 406000 <ferror@plt+0x4640>
  401bf0:	add	x1, x1, #0x310
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	bl	401930 <dcgettext@plt>
  401bfc:	bl	401810 <puts@plt>
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c08:	add	x1, x1, #0x350
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	bl	401930 <dcgettext@plt>
  401c14:	bl	401810 <puts@plt>
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c20:	add	x1, x1, #0x390
  401c24:	mov	x0, #0x0                   	// #0
  401c28:	bl	401930 <dcgettext@plt>
  401c2c:	bl	401810 <puts@plt>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c38:	add	x1, x1, #0x3c8
  401c3c:	mov	x0, #0x0                   	// #0
  401c40:	bl	401930 <dcgettext@plt>
  401c44:	adrp	x3, 406000 <ferror@plt+0x4640>
  401c48:	add	x3, x3, #0x408
  401c4c:	mov	x4, x3
  401c50:	adrp	x2, 406000 <ferror@plt+0x4640>
  401c54:	add	x2, x2, #0x410
  401c58:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c5c:	add	x1, x1, #0x418
  401c60:	bl	401960 <printf@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c6c:	add	x1, x1, #0x420
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	bl	401930 <dcgettext@plt>
  401c78:	bl	401810 <puts@plt>
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c84:	add	x1, x1, #0x458
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	bl	401930 <dcgettext@plt>
  401c90:	bl	401810 <puts@plt>
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c9c:	add	x1, x1, #0x488
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	bl	401930 <dcgettext@plt>
  401ca8:	mov	w1, #0x200                 	// #512
  401cac:	bl	401960 <printf@plt>
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	adrp	x1, 406000 <ferror@plt+0x4640>
  401cb8:	add	x1, x1, #0x4b8
  401cbc:	mov	x0, #0x0                   	// #0
  401cc0:	bl	401930 <dcgettext@plt>
  401cc4:	bl	401810 <puts@plt>
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	adrp	x1, 406000 <ferror@plt+0x4640>
  401cd0:	add	x1, x1, #0x4f8
  401cd4:	mov	x0, #0x0                   	// #0
  401cd8:	bl	401930 <dcgettext@plt>
  401cdc:	bl	401810 <puts@plt>
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 406000 <ferror@plt+0x4640>
  401ce8:	add	x1, x1, #0x520
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	bl	401930 <dcgettext@plt>
  401cf4:	bl	401810 <puts@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d00:	add	x1, x1, #0x558
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	401930 <dcgettext@plt>
  401d0c:	bl	401810 <puts@plt>
  401d10:	ldr	x1, [x19, #568]
  401d14:	mov	w0, #0xa                   	// #10
  401d18:	bl	401690 <fputc@plt>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d24:	add	x1, x1, #0x578
  401d28:	mov	x0, #0x0                   	// #0
  401d2c:	bl	401930 <dcgettext@plt>
  401d30:	mov	x19, x0
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d3c:	add	x1, x1, #0x590
  401d40:	mov	x0, #0x0                   	// #0
  401d44:	bl	401930 <dcgettext@plt>
  401d48:	mov	x4, x0
  401d4c:	adrp	x3, 406000 <ferror@plt+0x4640>
  401d50:	add	x3, x3, #0x5a0
  401d54:	mov	x2, x19
  401d58:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d5c:	add	x1, x1, #0x5b0
  401d60:	adrp	x0, 406000 <ferror@plt+0x4640>
  401d64:	add	x0, x0, #0x5c0
  401d68:	bl	401960 <printf@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d74:	add	x1, x1, #0x5d8
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	bl	401930 <dcgettext@plt>
  401d80:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d84:	add	x1, x1, #0x5f8
  401d88:	bl	401960 <printf@plt>
  401d8c:	mov	w0, #0x0                   	// #0
  401d90:	bl	401630 <exit@plt>
  401d94:	stp	x29, x30, [sp, #-16]!
  401d98:	mov	x29, sp
  401d9c:	and	w2, w2, #0xf000
  401da0:	cmp	w2, #0xa, lsl #12
  401da4:	b.eq	401db8 <ferror@plt+0x3f8>  // b.none
  401da8:	mov	w1, w1
  401dac:	bl	4018f0 <munmap@plt>
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	bl	401890 <free@plt>
  401dbc:	b	401db0 <ferror@plt+0x3f0>
  401dc0:	stp	x29, x30, [sp, #-32]!
  401dc4:	mov	x29, sp
  401dc8:	stp	x19, x20, [sp, #16]
  401dcc:	mov	x20, x2
  401dd0:	ldr	w19, [x0, #76]
  401dd4:	add	x19, x1, x19
  401dd8:	mov	x2, x19
  401ddc:	mov	x1, x19
  401de0:	adrp	x0, 418000 <ferror@plt+0x16640>
  401de4:	ldr	w0, [x0, #592]
  401de8:	bl	403840 <ferror@plt+0x1e80>
  401dec:	mov	x0, #0xfffffff             	// #268435455
  401df0:	cmp	x20, x0
  401df4:	b.hi	401e28 <ferror@plt+0x468>  // b.pmore
  401df8:	lsr	x20, x20, #2
  401dfc:	ldr	w0, [x19, #8]
  401e00:	bfi	w0, w20, #6, #26
  401e04:	str	w0, [x19, #8]
  401e08:	mov	x2, x19
  401e0c:	mov	x1, x19
  401e10:	adrp	x0, 418000 <ferror@plt+0x16640>
  401e14:	ldr	w0, [x0, #592]
  401e18:	bl	403860 <ferror@plt+0x1ea0>
  401e1c:	ldp	x19, x20, [sp, #16]
  401e20:	ldp	x29, x30, [sp], #32
  401e24:	ret
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401e30:	add	x1, x1, #0x608
  401e34:	mov	x0, #0x0                   	// #0
  401e38:	bl	401930 <dcgettext@plt>
  401e3c:	mov	x1, x0
  401e40:	mov	w0, #0x8                   	// #8
  401e44:	bl	401940 <errx@plt>
  401e48:	stp	x29, x30, [sp, #-272]!
  401e4c:	mov	x29, sp
  401e50:	stp	x19, x20, [sp, #16]
  401e54:	stp	x21, x22, [sp, #32]
  401e58:	stp	x25, x26, [sp, #64]
  401e5c:	str	x0, [sp, #112]
  401e60:	mov	x20, x1
  401e64:	str	x2, [sp, #104]
  401e68:	mov	x26, x3
  401e6c:	mov	x0, x1
  401e70:	bl	401610 <strlen@plt>
  401e74:	mov	x19, x0
  401e78:	add	x21, x0, #0x101
  401e7c:	mov	x0, x21
  401e80:	bl	4016f0 <malloc@plt>
  401e84:	cbz	x0, 401f00 <ferror@plt+0x540>
  401e88:	mov	x22, x0
  401e8c:	mov	x2, x19
  401e90:	mov	x1, x20
  401e94:	bl	4015d0 <memcpy@plt>
  401e98:	add	x25, x22, x19
  401e9c:	mov	w0, #0x2f                  	// #47
  401ea0:	strb	w0, [x22, x19]
  401ea4:	add	x25, x25, #0x1
  401ea8:	adrp	x3, 401000 <memcpy@plt-0x5d0>
  401eac:	add	x3, x3, #0xb20
  401eb0:	mov	x2, #0x0                   	// #0
  401eb4:	add	x1, sp, #0x108
  401eb8:	mov	x0, x20
  401ebc:	bl	4018a0 <scandir@plt>
  401ec0:	tbnz	w0, #31, 401f1c <ferror@plt+0x55c>
  401ec4:	stp	x27, x28, [sp, #80]
  401ec8:	mov	w28, #0x0                   	// #0
  401ecc:	cmp	w0, #0x0
  401ed0:	b.le	4021c8 <ferror@plt+0x808>
  401ed4:	stp	x23, x24, [sp, #48]
  401ed8:	sub	w20, w0, #0x1
  401edc:	add	x20, x20, #0x1
  401ee0:	lsl	x20, x20, #3
  401ee4:	mov	x24, #0x0                   	// #0
  401ee8:	mov	w28, #0x0                   	// #0
  401eec:	adrp	x27, 418000 <ferror@plt+0x16640>
  401ef0:	add	x27, x27, #0x250
  401ef4:	mov	w0, #0xffffff              	// #16777215
  401ef8:	str	w0, [sp, #124]
  401efc:	b	402048 <ferror@plt+0x688>
  401f00:	stp	x23, x24, [sp, #48]
  401f04:	stp	x27, x28, [sp, #80]
  401f08:	mov	x2, x21
  401f0c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401f10:	add	x1, x1, #0x628
  401f14:	mov	w0, #0x8                   	// #8
  401f18:	bl	4019a0 <err@plt>
  401f1c:	stp	x23, x24, [sp, #48]
  401f20:	stp	x27, x28, [sp, #80]
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 406000 <ferror@plt+0x4640>
  401f2c:	add	x1, x1, #0x648
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	401930 <dcgettext@plt>
  401f38:	mov	x2, x20
  401f3c:	mov	x1, x0
  401f40:	mov	w0, #0x8                   	// #8
  401f44:	bl	4019a0 <err@plt>
  401f48:	ldrsb	w0, [x21, #20]
  401f4c:	cbz	w0, 40203c <ferror@plt+0x67c>
  401f50:	ldrsh	w0, [x21, #20]
  401f54:	cmp	w0, #0x2e
  401f58:	b.ne	40205c <ferror@plt+0x69c>  // b.any
  401f5c:	b	40203c <ferror@plt+0x67c>
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	adrp	x1, 406000 <ferror@plt+0x4640>
  401f68:	add	x1, x1, #0x668
  401f6c:	mov	x0, #0x0                   	// #0
  401f70:	bl	401930 <dcgettext@plt>
  401f74:	mov	x1, x25
  401f78:	bl	401850 <warn@plt>
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	str	w0, [x27, #8]
  401f84:	b	40203c <ferror@plt+0x67c>
  401f88:	mov	x1, x19
  401f8c:	mov	x0, x21
  401f90:	bl	4018c0 <strndup@plt>
  401f94:	cbz	x0, 4020cc <ferror@plt+0x70c>
  401f98:	str	x0, [x23]
  401f9c:	ldr	w0, [sp, #152]
  401fa0:	str	w0, [x23, #8]
  401fa4:	ldr	x21, [sp, #184]
  401fa8:	str	w21, [x23, #12]
  401fac:	ldr	w1, [sp, #160]
  401fb0:	str	w1, [x23, #16]
  401fb4:	mov	w2, #0xffff                	// #65535
  401fb8:	cmp	w1, w2
  401fbc:	b.ls	401fc8 <ferror@plt+0x608>  // b.plast
  401fc0:	mov	w1, #0x1                   	// #1
  401fc4:	str	w1, [x27, #12]
  401fc8:	ldr	w1, [sp, #164]
  401fcc:	str	w1, [x23, #20]
  401fd0:	cmp	w1, #0xff
  401fd4:	b.ls	401fe0 <ferror@plt+0x620>  // b.plast
  401fd8:	mov	w1, #0x1                   	// #1
  401fdc:	str	w1, [x27, #16]
  401fe0:	add	w19, w19, #0x3
  401fe4:	and	w19, w19, #0xfffffffc
  401fe8:	add	w19, w19, #0xc
  401fec:	ldr	x1, [x26]
  401ff0:	add	x1, x1, w19, sxtw
  401ff4:	str	x1, [x26]
  401ff8:	and	w0, w0, #0xf000
  401ffc:	cmp	w0, #0x4, lsl #12
  402000:	b.eq	4020dc <ferror@plt+0x71c>  // b.none
  402004:	cmp	w0, #0x8, lsl #12
  402008:	b.eq	402140 <ferror@plt+0x780>  // b.none
  40200c:	cmp	w0, #0xa, lsl #12
  402010:	b.eq	402184 <ferror@plt+0x7c4>  // b.none
  402014:	cmp	w0, #0x1, lsl #12
  402018:	mov	w1, #0xc000                	// #49152
  40201c:	ccmp	w0, w1, #0x4, ne  // ne = any
  402020:	b.ne	4021a8 <ferror@plt+0x7e8>  // b.any
  402024:	str	wzr, [x23, #12]
  402028:	ldr	x0, [sp, #104]
  40202c:	str	x23, [x0]
  402030:	add	x0, x23, #0x58
  402034:	str	x0, [sp, #104]
  402038:	add	w28, w28, w19
  40203c:	add	x24, x24, #0x8
  402040:	cmp	x20, x24
  402044:	b.eq	4021c4 <ferror@plt+0x804>  // b.none
  402048:	ldr	x0, [sp, #264]
  40204c:	ldr	x21, [x0, x24]
  402050:	ldrsb	w0, [x21, #19]
  402054:	cmp	w0, #0x2e
  402058:	b.eq	401f48 <ferror@plt+0x588>  // b.none
  40205c:	add	x21, x21, #0x13
  402060:	mov	x0, x21
  402064:	bl	401610 <strlen@plt>
  402068:	mov	x19, x0
  40206c:	cmp	x0, #0xff
  402070:	b.ls	402080 <ferror@plt+0x6c0>  // b.plast
  402074:	mov	w0, #0x1                   	// #1
  402078:	str	w0, [x27, #4]
  40207c:	mov	x19, #0xff                  	// #255
  402080:	add	x2, x19, #0x1
  402084:	mov	x1, x21
  402088:	mov	x0, x25
  40208c:	bl	4015d0 <memcpy@plt>
  402090:	add	x2, sp, #0x88
  402094:	mov	x1, x22
  402098:	mov	w0, #0x0                   	// #0
  40209c:	bl	401910 <__lxstat@plt>
  4020a0:	tbnz	w0, #31, 401f60 <ferror@plt+0x5a0>
  4020a4:	mov	x1, #0x60                  	// #96
  4020a8:	mov	x0, #0x1                   	// #1
  4020ac:	bl	401790 <calloc@plt>
  4020b0:	mov	x23, x0
  4020b4:	cbnz	x0, 401f88 <ferror@plt+0x5c8>
  4020b8:	mov	x2, #0x60                  	// #96
  4020bc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4020c0:	add	x1, x1, #0x628
  4020c4:	mov	w0, #0x8                   	// #8
  4020c8:	bl	4019a0 <err@plt>
  4020cc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4020d0:	add	x1, x1, #0x680
  4020d4:	mov	w0, #0x8                   	// #8
  4020d8:	bl	4019a0 <err@plt>
  4020dc:	mov	x3, x26
  4020e0:	add	x2, x23, #0x50
  4020e4:	mov	x1, x22
  4020e8:	ldr	x0, [sp, #112]
  4020ec:	bl	401e48 <ferror@plt+0x488>
  4020f0:	str	w0, [x23, #12]
  4020f4:	ldr	w0, [sp, #152]
  4020f8:	mov	w1, #0xd000                	// #53248
  4020fc:	and	w0, w0, w1
  402100:	cmp	w0, #0x8, lsl #12
  402104:	b.ne	402028 <ferror@plt+0x668>  // b.any
  402108:	ldr	w0, [x23, #12]
  40210c:	cbz	w0, 402028 <ferror@plt+0x668>
  402110:	sub	w1, w0, #0x1
  402114:	ldr	w2, [x27, #28]
  402118:	udiv	w1, w1, w2
  40211c:	add	w1, w1, #0x1
  402120:	lsl	w2, w1, #4
  402124:	sub	w1, w2, w1
  402128:	add	w0, w0, #0x3
  40212c:	add	w0, w0, w1, lsl #1
  402130:	ldr	x1, [x26]
  402134:	add	x0, x1, x0
  402138:	str	x0, [x26]
  40213c:	b	402028 <ferror@plt+0x668>
  402140:	mov	x0, x22
  402144:	bl	4017c0 <strdup@plt>
  402148:	cbz	x0, 402174 <ferror@plt+0x7b4>
  40214c:	str	x0, [x23, #48]
  402150:	mov	w0, #0xffffff              	// #16777215
  402154:	cmp	w21, w0
  402158:	b.ls	402108 <ferror@plt+0x748>  // b.plast
  40215c:	mov	w0, #0x1                   	// #1
  402160:	str	w0, [x27, #20]
  402164:	mov	w0, #0xffffff              	// #16777215
  402168:	str	w0, [x23, #12]
  40216c:	ldr	w0, [sp, #124]
  402170:	b	402110 <ferror@plt+0x750>
  402174:	adrp	x1, 406000 <ferror@plt+0x4640>
  402178:	add	x1, x1, #0x680
  40217c:	mov	w0, #0x8                   	// #8
  402180:	bl	4019a0 <err@plt>
  402184:	mov	x0, x22
  402188:	bl	4017c0 <strdup@plt>
  40218c:	cbz	x0, 402198 <ferror@plt+0x7d8>
  402190:	str	x0, [x23, #48]
  402194:	b	402108 <ferror@plt+0x748>
  402198:	adrp	x1, 406000 <ferror@plt+0x4640>
  40219c:	add	x1, x1, #0x680
  4021a0:	mov	w0, #0x8                   	// #8
  4021a4:	bl	4019a0 <err@plt>
  4021a8:	ldr	x0, [sp, #168]
  4021ac:	str	w0, [x23, #12]
  4021b0:	tst	w0, #0xff000000
  4021b4:	b.eq	402028 <ferror@plt+0x668>  // b.none
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	str	w0, [x27, #24]
  4021c0:	b	402028 <ferror@plt+0x668>
  4021c4:	ldp	x23, x24, [sp, #48]
  4021c8:	mov	x0, x22
  4021cc:	bl	401890 <free@plt>
  4021d0:	ldr	x0, [sp, #264]
  4021d4:	bl	401890 <free@plt>
  4021d8:	mov	w0, w28
  4021dc:	ldp	x27, x28, [sp, #80]
  4021e0:	ldp	x19, x20, [sp, #16]
  4021e4:	ldp	x21, x22, [sp, #32]
  4021e8:	ldp	x25, x26, [sp, #64]
  4021ec:	ldp	x29, x30, [sp], #272
  4021f0:	ret
  4021f4:	stp	x29, x30, [sp, #-48]!
  4021f8:	mov	x29, sp
  4021fc:	stp	x19, x20, [sp, #16]
  402200:	cbz	w1, 402330 <ferror@plt+0x970>
  402204:	stp	x21, x22, [sp, #32]
  402208:	mov	x21, x0
  40220c:	mov	w19, w1
  402210:	and	w2, w2, #0xf000
  402214:	cmp	w2, #0xa, lsl #12
  402218:	b.eq	402270 <ferror@plt+0x8b0>  // b.none
  40221c:	mov	w1, #0x0                   	// #0
  402220:	bl	401700 <open@plt>
  402224:	mov	w22, w0
  402228:	tbnz	w0, #31, 4022e0 <ferror@plt+0x920>
  40222c:	mov	x5, #0x0                   	// #0
  402230:	mov	w4, w0
  402234:	mov	w3, #0x2                   	// #2
  402238:	mov	w2, #0x1                   	// #1
  40223c:	mov	w1, w19
  402240:	mov	x0, #0x0                   	// #0
  402244:	bl	401870 <mmap@plt>
  402248:	mov	x20, x0
  40224c:	mov	w0, w22
  402250:	bl	4017d0 <close@plt>
  402254:	cmn	x20, #0x1
  402258:	b.eq	402320 <ferror@plt+0x960>  // b.none
  40225c:	ldp	x21, x22, [sp, #32]
  402260:	mov	x0, x20
  402264:	ldp	x19, x20, [sp, #16]
  402268:	ldp	x29, x30, [sp], #48
  40226c:	ret
  402270:	mov	w19, w1
  402274:	mov	x0, x19
  402278:	bl	4016f0 <malloc@plt>
  40227c:	mov	x20, x0
  402280:	cbz	x0, 4022a0 <ferror@plt+0x8e0>
  402284:	mov	x2, x19
  402288:	mov	x1, x0
  40228c:	mov	x0, x21
  402290:	bl	401670 <readlink@plt>
  402294:	tbnz	x0, #63, 4022b4 <ferror@plt+0x8f4>
  402298:	ldp	x21, x22, [sp, #32]
  40229c:	b	402260 <ferror@plt+0x8a0>
  4022a0:	mov	x2, x19
  4022a4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4022a8:	add	x1, x1, #0x628
  4022ac:	mov	w0, #0x8                   	// #8
  4022b0:	bl	4019a0 <err@plt>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4022bc:	add	x1, x1, #0x698
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	bl	401930 <dcgettext@plt>
  4022c8:	mov	x1, x21
  4022cc:	bl	401850 <warn@plt>
  4022d0:	adrp	x0, 418000 <ferror@plt+0x16640>
  4022d4:	mov	w1, #0x1                   	// #1
  4022d8:	str	w1, [x0, #600]
  4022dc:	b	40230c <ferror@plt+0x94c>
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4022e8:	add	x1, x1, #0x6b0
  4022ec:	mov	x0, #0x0                   	// #0
  4022f0:	bl	401930 <dcgettext@plt>
  4022f4:	mov	x1, x21
  4022f8:	bl	401850 <warn@plt>
  4022fc:	adrp	x0, 418000 <ferror@plt+0x16640>
  402300:	mov	w1, #0x1                   	// #1
  402304:	str	w1, [x0, #600]
  402308:	mov	x20, #0x0                   	// #0
  40230c:	mov	x0, x20
  402310:	bl	401890 <free@plt>
  402314:	mov	x20, #0x0                   	// #0
  402318:	ldp	x21, x22, [sp, #32]
  40231c:	b	402260 <ferror@plt+0x8a0>
  402320:	adrp	x1, 406000 <ferror@plt+0x4640>
  402324:	add	x1, x1, #0x6c0
  402328:	mov	w0, #0x8                   	// #8
  40232c:	bl	4019a0 <err@plt>
  402330:	mov	x20, #0x0                   	// #0
  402334:	b	402260 <ferror@plt+0x8a0>
  402338:	stp	x29, x30, [sp, #-128]!
  40233c:	mov	x29, sp
  402340:	stp	x19, x20, [sp, #16]
  402344:	mov	x19, x0
  402348:	ldr	w2, [x0, #8]
  40234c:	ldr	w1, [x0, #12]
  402350:	ldr	x0, [x0, #48]
  402354:	bl	4021f4 <ferror@plt+0x834>
  402358:	cbz	x0, 4023ac <ferror@plt+0x9ec>
  40235c:	mov	x20, x0
  402360:	add	x0, sp, #0x28
  402364:	bl	403884 <ferror@plt+0x1ec4>
  402368:	ldr	w2, [x19, #12]
  40236c:	mov	x1, x20
  402370:	add	x0, sp, #0x28
  402374:	bl	4042d0 <ferror@plt+0x2910>
  402378:	add	x1, sp, #0x28
  40237c:	add	x0, x19, #0x18
  402380:	bl	4043fc <ferror@plt+0x2a3c>
  402384:	ldr	w2, [x19, #8]
  402388:	ldr	w1, [x19, #12]
  40238c:	mov	x0, x20
  402390:	bl	401d94 <ferror@plt+0x3d4>
  402394:	ldrb	w0, [x19, #40]
  402398:	orr	w0, w0, #0x1
  40239c:	strb	w0, [x19, #40]
  4023a0:	ldp	x19, x20, [sp, #16]
  4023a4:	ldp	x29, x30, [sp], #128
  4023a8:	ret
  4023ac:	ldrb	w0, [x19, #40]
  4023b0:	orr	w0, w0, #0x2
  4023b4:	strb	w0, [x19, #40]
  4023b8:	b	4023a0 <ferror@plt+0x9e0>
  4023bc:	cmp	x0, x1
  4023c0:	b.eq	40254c <ferror@plt+0xb8c>  // b.none
  4023c4:	stp	x29, x30, [sp, #-80]!
  4023c8:	mov	x29, sp
  4023cc:	stp	x19, x20, [sp, #16]
  4023d0:	stp	x21, x22, [sp, #32]
  4023d4:	mov	x19, x0
  4023d8:	mov	x20, x1
  4023dc:	mov	x21, x2
  4023e0:	cbz	x0, 402554 <ferror@plt+0xb94>
  4023e4:	ldr	w1, [x0, #12]
  4023e8:	ldr	w0, [x20, #12]
  4023ec:	cmp	w1, w0
  4023f0:	b.ne	402430 <ferror@plt+0xa70>  // b.any
  4023f4:	ldr	x0, [x19, #48]
  4023f8:	cbz	x0, 402430 <ferror@plt+0xa70>
  4023fc:	ldrb	w0, [x19, #40]
  402400:	cbz	w0, 40245c <ferror@plt+0xa9c>
  402404:	ldrb	w0, [x20, #40]
  402408:	cbz	w0, 402468 <ferror@plt+0xaa8>
  40240c:	ldrb	w0, [x19, #40]
  402410:	tbz	w0, #0, 402430 <ferror@plt+0xa70>
  402414:	ldrb	w0, [x20, #40]
  402418:	tbz	w0, #0, 402430 <ferror@plt+0xa70>
  40241c:	mov	x2, #0x10                  	// #16
  402420:	add	x1, x20, #0x18
  402424:	add	x0, x19, #0x18
  402428:	bl	401820 <memcmp@plt>
  40242c:	cbz	w0, 402474 <ferror@plt+0xab4>
  402430:	mov	x2, x21
  402434:	mov	x1, x20
  402438:	ldr	x0, [x19, #80]
  40243c:	bl	4023bc <ferror@plt+0x9fc>
  402440:	mov	w1, w0
  402444:	mov	w0, #0x1                   	// #1
  402448:	cbz	w1, 402530 <ferror@plt+0xb70>
  40244c:	ldp	x19, x20, [sp, #16]
  402450:	ldp	x21, x22, [sp, #32]
  402454:	ldp	x29, x30, [sp], #80
  402458:	ret
  40245c:	mov	x0, x19
  402460:	bl	402338 <ferror@plt+0x978>
  402464:	b	402404 <ferror@plt+0xa44>
  402468:	mov	x0, x20
  40246c:	bl	402338 <ferror@plt+0x978>
  402470:	b	40240c <ferror@plt+0xa4c>
  402474:	ldr	w2, [x19, #8]
  402478:	ldr	w1, [x19, #12]
  40247c:	ldr	x0, [x19, #48]
  402480:	bl	4021f4 <ferror@plt+0x834>
  402484:	mov	x22, x0
  402488:	cbz	x0, 402430 <ferror@plt+0xa70>
  40248c:	stp	x23, x24, [sp, #48]
  402490:	ldr	w2, [x20, #8]
  402494:	ldr	w1, [x20, #12]
  402498:	ldr	x0, [x20, #48]
  40249c:	bl	4021f4 <ferror@plt+0x834>
  4024a0:	mov	x23, x0
  4024a4:	cbz	x0, 40250c <ferror@plt+0xb4c>
  4024a8:	str	x25, [sp, #64]
  4024ac:	ldr	w25, [x19, #12]
  4024b0:	mov	w2, w25
  4024b4:	mov	x1, x0
  4024b8:	mov	x0, x22
  4024bc:	bl	401820 <memcmp@plt>
  4024c0:	mov	w24, w0
  4024c4:	ldr	w2, [x19, #8]
  4024c8:	mov	w1, w25
  4024cc:	mov	x0, x22
  4024d0:	bl	401d94 <ferror@plt+0x3d4>
  4024d4:	ldr	w2, [x20, #8]
  4024d8:	ldr	w1, [x20, #12]
  4024dc:	mov	x0, x23
  4024e0:	bl	401d94 <ferror@plt+0x3d4>
  4024e4:	cbnz	w24, 402524 <ferror@plt+0xb64>
  4024e8:	str	x19, [x20, #64]
  4024ec:	ldr	w1, [x20, #12]
  4024f0:	ldr	x0, [x21]
  4024f4:	sub	x0, x0, x1
  4024f8:	str	x0, [x21]
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	ldp	x23, x24, [sp, #48]
  402504:	ldr	x25, [sp, #64]
  402508:	b	40244c <ferror@plt+0xa8c>
  40250c:	ldr	w2, [x19, #8]
  402510:	ldr	w1, [x19, #12]
  402514:	mov	x0, x22
  402518:	bl	401d94 <ferror@plt+0x3d4>
  40251c:	ldp	x23, x24, [sp, #48]
  402520:	b	402430 <ferror@plt+0xa70>
  402524:	ldp	x23, x24, [sp, #48]
  402528:	ldr	x25, [sp, #64]
  40252c:	b	402430 <ferror@plt+0xa70>
  402530:	mov	x2, x21
  402534:	mov	x1, x20
  402538:	ldr	x0, [x19, #88]
  40253c:	bl	4023bc <ferror@plt+0x9fc>
  402540:	cmp	w0, #0x0
  402544:	cset	w0, ne  // ne = any
  402548:	b	40244c <ferror@plt+0xa8c>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	ret
  402554:	mov	w0, #0x0                   	// #0
  402558:	b	40244c <ferror@plt+0xa8c>
  40255c:	cbz	x1, 4025c4 <ferror@plt+0xc04>
  402560:	stp	x29, x30, [sp, #-48]!
  402564:	mov	x29, sp
  402568:	stp	x19, x20, [sp, #16]
  40256c:	str	x21, [sp, #32]
  402570:	mov	x20, x0
  402574:	mov	x19, x1
  402578:	mov	x21, x2
  40257c:	ldr	w0, [x1, #12]
  402580:	cbz	w0, 402594 <ferror@plt+0xbd4>
  402584:	ldr	x0, [x1, #48]
  402588:	cbz	x0, 402594 <ferror@plt+0xbd4>
  40258c:	mov	x0, x20
  402590:	bl	4023bc <ferror@plt+0x9fc>
  402594:	mov	x2, x21
  402598:	ldr	x1, [x19, #80]
  40259c:	mov	x0, x20
  4025a0:	bl	40255c <ferror@plt+0xb9c>
  4025a4:	mov	x2, x21
  4025a8:	ldr	x1, [x19, #88]
  4025ac:	mov	x0, x20
  4025b0:	bl	40255c <ferror@plt+0xb9c>
  4025b4:	ldp	x19, x20, [sp, #16]
  4025b8:	ldr	x21, [sp, #32]
  4025bc:	ldp	x29, x30, [sp], #48
  4025c0:	ret
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-144]!
  4025cc:	mov	x29, sp
  4025d0:	stp	x21, x22, [sp, #32]
  4025d4:	mov	w22, w2
  4025d8:	cbz	x0, 402754 <ferror@plt+0xd94>
  4025dc:	stp	x19, x20, [sp, #16]
  4025e0:	stp	x23, x24, [sp, #48]
  4025e4:	stp	x25, x26, [sp, #64]
  4025e8:	mov	x20, x0
  4025ec:	mov	x26, x1
  4025f0:	adrp	x23, 418000 <ferror@plt+0x16640>
  4025f4:	add	x23, x23, #0x250
  4025f8:	b	40260c <ferror@plt+0xc4c>
  4025fc:	ldr	w0, [x20, #12]
  402600:	cbnz	w0, 40263c <ferror@plt+0xc7c>
  402604:	ldr	x20, [x20, #88]
  402608:	cbz	x20, 402748 <ferror@plt+0xd88>
  40260c:	ldr	x0, [x20, #48]
  402610:	cbz	x0, 402724 <ferror@plt+0xd64>
  402614:	ldr	x0, [x20, #64]
  402618:	cbz	x0, 4025fc <ferror@plt+0xc3c>
  40261c:	ldr	w2, [x0, #72]
  402620:	mov	x1, x26
  402624:	mov	x0, x20
  402628:	bl	401dc0 <ferror@plt+0x400>
  40262c:	ldr	x0, [x20, #64]
  402630:	ldr	w0, [x0, #72]
  402634:	str	w0, [x20, #72]
  402638:	b	402604 <ferror@plt+0xc44>
  40263c:	stp	x27, x28, [sp, #80]
  402640:	mov	w28, w22
  402644:	mov	x2, x28
  402648:	mov	x1, x26
  40264c:	mov	x0, x20
  402650:	bl	401dc0 <ferror@plt+0x400>
  402654:	str	w22, [x20, #72]
  402658:	ldr	x0, [x20]
  40265c:	str	x0, [sp, #120]
  402660:	ldr	w27, [x20, #12]
  402664:	ldr	w0, [x20, #8]
  402668:	str	w0, [sp, #108]
  40266c:	mov	w2, w0
  402670:	mov	w1, w27
  402674:	ldr	x0, [x20, #48]
  402678:	bl	4021f4 <ferror@plt+0x834>
  40267c:	mov	x24, x0
  402680:	str	x0, [sp, #112]
  402684:	cbz	x0, 402740 <ferror@plt+0xd80>
  402688:	sub	w0, w27, #0x1
  40268c:	ldr	w1, [x23, #28]
  402690:	udiv	w0, w0, w1
  402694:	add	w0, w0, #0x1
  402698:	add	x25, x28, x0, lsl #2
  40269c:	ldr	x1, [x23, #32]
  4026a0:	add	x0, x1, x0
  4026a4:	str	x0, [x23, #32]
  4026a8:	mov	w21, w27
  4026ac:	b	402780 <ferror@plt+0xdc0>
  4026b0:	ldr	w2, [sp, #108]
  4026b4:	mov	w1, w27
  4026b8:	ldr	x0, [sp, #112]
  4026bc:	bl	401d94 <ferror@plt+0x3d4>
  4026c0:	add	x22, x25, #0x3
  4026c4:	and	x22, x22, #0xfffffffffffffffc
  4026c8:	ldr	w0, [x23, #44]
  4026cc:	cbnz	w0, 4026d8 <ferror@plt+0xd18>
  4026d0:	ldp	x27, x28, [sp, #80]
  4026d4:	b	402604 <ferror@plt+0xc44>
  4026d8:	add	x19, x28, w27, uxtw
  4026dc:	sub	x19, x22, x19
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4026e8:	add	x1, x1, #0x700
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	bl	401930 <dcgettext@plt>
  4026f4:	add	x1, x19, x19, lsl #1
  4026f8:	add	x1, x19, x1, lsl #3
  4026fc:	fmov	d0, x1
  402700:	shl	d1, d0, #2
  402704:	scvtf	d1, d1
  402708:	ucvtf	d0, w27
  40270c:	ldr	x2, [sp, #120]
  402710:	mov	x1, x19
  402714:	fdiv	d0, d1, d0
  402718:	bl	401960 <printf@plt>
  40271c:	ldp	x27, x28, [sp, #80]
  402720:	b	402604 <ferror@plt+0xc44>
  402724:	ldr	x0, [x20, #80]
  402728:	cbz	x0, 402604 <ferror@plt+0xc44>
  40272c:	mov	w2, w22
  402730:	mov	x1, x26
  402734:	bl	4025c8 <ferror@plt+0xc08>
  402738:	mov	w22, w0
  40273c:	b	402604 <ferror@plt+0xc44>
  402740:	ldp	x27, x28, [sp, #80]
  402744:	b	402604 <ferror@plt+0xc44>
  402748:	ldp	x19, x20, [sp, #16]
  40274c:	ldp	x23, x24, [sp, #48]
  402750:	ldp	x25, x26, [sp, #64]
  402754:	mov	w0, w22
  402758:	ldp	x21, x22, [sp, #32]
  40275c:	ldp	x29, x30, [sp], #144
  402760:	ret
  402764:	add	x24, x24, x19
  402768:	mov	w1, w25
  40276c:	ldr	w0, [x23]
  402770:	bl	4037c8 <ferror@plt+0x1e08>
  402774:	str	w0, [x26, w22, uxtw]
  402778:	add	w22, w22, #0x4
  40277c:	cbz	w21, 4026b0 <ferror@plt+0xcf0>
  402780:	ldr	w19, [x23, #28]
  402784:	lsl	w0, w19, #1
  402788:	str	x0, [sp, #136]
  40278c:	cmp	w19, w21
  402790:	csel	w2, w19, w21, ls  // ls = plast
  402794:	csel	w19, w19, w21, ls  // ls = plast
  402798:	sub	w21, w21, w2
  40279c:	ldr	w0, [x23, #40]
  4027a0:	cbz	w0, 4027f4 <ferror@plt+0xe34>
  4027a4:	cbz	w2, 402764 <ferror@plt+0xda4>
  4027a8:	ldrb	w0, [x24]
  4027ac:	cbnz	w0, 4027f4 <ferror@plt+0xe34>
  4027b0:	cmp	w2, #0x1
  4027b4:	b.eq	402764 <ferror@plt+0xda4>  // b.none
  4027b8:	ldrb	w0, [x24, #1]
  4027bc:	cbnz	w0, 4027f4 <ferror@plt+0xe34>
  4027c0:	cmp	w2, #0x2
  4027c4:	b.eq	402764 <ferror@plt+0xda4>  // b.none
  4027c8:	ldrb	w0, [x24, #2]
  4027cc:	cbnz	w0, 4027f4 <ferror@plt+0xe34>
  4027d0:	cmp	w2, #0x3
  4027d4:	b.eq	402764 <ferror@plt+0xda4>  // b.none
  4027d8:	ldrb	w0, [x24, #3]
  4027dc:	cbnz	w0, 4027f4 <ferror@plt+0xe34>
  4027e0:	sub	w2, w2, #0x4
  4027e4:	add	x1, x24, #0x4
  4027e8:	mov	x0, x24
  4027ec:	bl	401820 <memcmp@plt>
  4027f0:	cbz	w0, 402764 <ferror@plt+0xda4>
  4027f4:	mov	x3, x19
  4027f8:	mov	x2, x24
  4027fc:	add	x1, sp, #0x88
  402800:	add	x0, x26, x25
  402804:	bl	401650 <compress@plt>
  402808:	ldr	x1, [sp, #136]
  40280c:	add	x25, x25, x1
  402810:	add	x24, x24, x19
  402814:	ldr	w0, [x23, #28]
  402818:	lsl	w0, w0, #1
  40281c:	cmp	x1, x0
  402820:	b.ls	402768 <ferror@plt+0xda8>  // b.plast
  402824:	mov	w2, #0x5                   	// #5
  402828:	adrp	x1, 406000 <ferror@plt+0x4640>
  40282c:	add	x1, x1, #0x6c8
  402830:	mov	x0, #0x0                   	// #0
  402834:	bl	401930 <dcgettext@plt>
  402838:	ldr	x1, [sp, #136]
  40283c:	bl	401960 <printf@plt>
  402840:	mov	w0, #0x8                   	// #8
  402844:	bl	401630 <exit@plt>
  402848:	stp	x29, x30, [sp, #-32]!
  40284c:	mov	x29, sp
  402850:	stp	x19, x20, [sp, #16]
  402854:	adrp	x0, 418000 <ferror@plt+0x16640>
  402858:	ldr	x20, [x0, #568]
  40285c:	bl	401970 <__errno_location@plt>
  402860:	mov	x19, x0
  402864:	str	wzr, [x0]
  402868:	mov	x0, x20
  40286c:	bl	4019c0 <ferror@plt>
  402870:	cbz	w0, 4028b8 <ferror@plt+0xef8>
  402874:	ldr	w0, [x19]
  402878:	cmp	w0, #0x9
  40287c:	b.eq	402888 <ferror@plt+0xec8>  // b.none
  402880:	cmp	w0, #0x20
  402884:	b.ne	4028e4 <ferror@plt+0xf24>  // b.any
  402888:	adrp	x0, 418000 <ferror@plt+0x16640>
  40288c:	ldr	x20, [x0, #544]
  402890:	str	wzr, [x19]
  402894:	mov	x0, x20
  402898:	bl	4019c0 <ferror@plt>
  40289c:	cbz	w0, 402924 <ferror@plt+0xf64>
  4028a0:	ldr	w0, [x19]
  4028a4:	cmp	w0, #0x9
  4028a8:	b.ne	402950 <ferror@plt+0xf90>  // b.any
  4028ac:	ldp	x19, x20, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	ret
  4028b8:	mov	x0, x20
  4028bc:	bl	401900 <fflush@plt>
  4028c0:	cbnz	w0, 402874 <ferror@plt+0xeb4>
  4028c4:	mov	x0, x20
  4028c8:	bl	4016d0 <fileno@plt>
  4028cc:	tbnz	w0, #31, 402874 <ferror@plt+0xeb4>
  4028d0:	bl	401640 <dup@plt>
  4028d4:	tbnz	w0, #31, 402874 <ferror@plt+0xeb4>
  4028d8:	bl	4017d0 <close@plt>
  4028dc:	cbz	w0, 402888 <ferror@plt+0xec8>
  4028e0:	b	402874 <ferror@plt+0xeb4>
  4028e4:	cbz	w0, 402908 <ferror@plt+0xf48>
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028f0:	add	x1, x1, #0x720
  4028f4:	mov	x0, #0x0                   	// #0
  4028f8:	bl	401930 <dcgettext@plt>
  4028fc:	bl	401850 <warn@plt>
  402900:	mov	w0, #0x8                   	// #8
  402904:	bl	4015f0 <_exit@plt>
  402908:	mov	w2, #0x5                   	// #5
  40290c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402910:	add	x1, x1, #0x720
  402914:	mov	x0, #0x0                   	// #0
  402918:	bl	401930 <dcgettext@plt>
  40291c:	bl	401920 <warnx@plt>
  402920:	b	402900 <ferror@plt+0xf40>
  402924:	mov	x0, x20
  402928:	bl	401900 <fflush@plt>
  40292c:	cbnz	w0, 4028a0 <ferror@plt+0xee0>
  402930:	mov	x0, x20
  402934:	bl	4016d0 <fileno@plt>
  402938:	tbnz	w0, #31, 4028a0 <ferror@plt+0xee0>
  40293c:	bl	401640 <dup@plt>
  402940:	tbnz	w0, #31, 4028a0 <ferror@plt+0xee0>
  402944:	bl	4017d0 <close@plt>
  402948:	cbz	w0, 4028ac <ferror@plt+0xeec>
  40294c:	b	4028a0 <ferror@plt+0xee0>
  402950:	mov	w0, #0x8                   	// #8
  402954:	bl	4015f0 <_exit@plt>
  402958:	stp	x29, x30, [sp, #-288]!
  40295c:	mov	x29, sp
  402960:	stp	x19, x20, [sp, #16]
  402964:	stp	x21, x22, [sp, #32]
  402968:	stp	x23, x24, [sp, #48]
  40296c:	stp	x25, x26, [sp, #64]
  402970:	stp	x27, x28, [sp, #80]
  402974:	mov	w19, w0
  402978:	mov	x20, x1
  40297c:	mov	x0, #0x4c                  	// #76
  402980:	str	x0, [sp, #152]
  402984:	mov	w2, #0x0                   	// #0
  402988:	mov	x1, #0x0                   	// #0
  40298c:	mov	x0, #0x0                   	// #0
  402990:	bl	4016a0 <crc32@plt>
  402994:	str	x0, [sp, #120]
  402998:	adrp	x0, 418000 <ferror@plt+0x16640>
  40299c:	add	x1, x0, #0x250
  4029a0:	str	wzr, [x0, #592]
  4029a4:	str	xzr, [x1, #32]
  4029a8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029ac:	add	x1, x1, #0x250
  4029b0:	mov	w0, #0x6                   	// #6
  4029b4:	bl	4019b0 <setlocale@plt>
  4029b8:	adrp	x21, 406000 <ferror@plt+0x4640>
  4029bc:	add	x21, x21, #0x748
  4029c0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029c4:	add	x1, x1, #0x730
  4029c8:	mov	x0, x21
  4029cc:	bl	401730 <bindtextdomain@plt>
  4029d0:	mov	x0, x21
  4029d4:	bl	401830 <textdomain@plt>
  4029d8:	adrp	x0, 402000 <ferror@plt+0x640>
  4029dc:	add	x0, x0, #0x848
  4029e0:	bl	406210 <ferror@plt+0x4850>
  4029e4:	cmp	w19, #0x1
  4029e8:	b.le	402a18 <ferror@plt+0x1058>
  4029ec:	ldr	x21, [x20, #8]
  4029f0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029f4:	add	x1, x1, #0x758
  4029f8:	mov	x0, x21
  4029fc:	bl	401840 <strcmp@plt>
  402a00:	cbz	w0, 402a78 <ferror@plt+0x10b8>
  402a04:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a08:	add	x1, x1, #0x760
  402a0c:	mov	x0, x21
  402a10:	bl	401840 <strcmp@plt>
  402a14:	cbz	w0, 402a7c <ferror@plt+0x10bc>
  402a18:	mov	w0, #0x10                  	// #16
  402a1c:	bl	404750 <ferror@plt+0x2d90>
  402a20:	adrp	x21, 406000 <ferror@plt+0x4640>
  402a24:	add	x21, x21, #0x840
  402a28:	adrp	x23, 418000 <ferror@plt+0x16640>
  402a2c:	adrp	x22, 418000 <ferror@plt+0x16640>
  402a30:	add	x22, x22, #0x250
  402a34:	mov	x2, x21
  402a38:	mov	x1, x20
  402a3c:	mov	w0, w19
  402a40:	bl	401770 <getopt@plt>
  402a44:	cmn	w0, #0x1
  402a48:	b.eq	402cc8 <ferror@plt+0x1308>  // b.none
  402a4c:	cmp	w0, #0x69
  402a50:	b.eq	402bec <ferror@plt+0x122c>  // b.none
  402a54:	b.gt	402b14 <ferror@plt+0x1154>
  402a58:	cmp	w0, #0x56
  402a5c:	b.eq	402c54 <ferror@plt+0x1294>  // b.none
  402a60:	b.le	402aac <ferror@plt+0x10ec>
  402a64:	cmp	w0, #0x65
  402a68:	b.eq	402b70 <ferror@plt+0x11b0>  // b.none
  402a6c:	cmp	w0, #0x68
  402a70:	b.ne	402ae0 <ferror@plt+0x1120>  // b.any
  402a74:	bl	401b44 <ferror@plt+0x184>
  402a78:	bl	401b44 <ferror@plt+0x184>
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a84:	add	x1, x1, #0x770
  402a88:	mov	x0, #0x0                   	// #0
  402a8c:	bl	401930 <dcgettext@plt>
  402a90:	adrp	x2, 406000 <ferror@plt+0x4640>
  402a94:	add	x2, x2, #0x780
  402a98:	adrp	x1, 418000 <ferror@plt+0x16640>
  402a9c:	ldr	x1, [x1, #576]
  402aa0:	bl	401960 <printf@plt>
  402aa4:	mov	w0, #0x0                   	// #0
  402aa8:	bl	401630 <exit@plt>
  402aac:	cmp	w0, #0x45
  402ab0:	b.eq	402b64 <ferror@plt+0x11a4>  // b.none
  402ab4:	cmp	w0, #0x4e
  402ab8:	b.ne	402c90 <ferror@plt+0x12d0>  // b.any
  402abc:	ldr	x24, [x23, #552]
  402ac0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ac4:	add	x1, x1, #0x418
  402ac8:	mov	x0, x24
  402acc:	bl	401840 <strcmp@plt>
  402ad0:	cbnz	w0, 402b9c <ferror@plt+0x11dc>
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	str	w0, [x22]
  402adc:	b	402a34 <ferror@plt+0x1074>
  402ae0:	cmp	w0, #0x62
  402ae4:	b.ne	402c90 <ferror@plt+0x12d0>  // b.any
  402ae8:	ldr	x24, [x23, #552]
  402aec:	mov	w2, #0x5                   	// #5
  402af0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402af4:	add	x1, x1, #0x798
  402af8:	mov	x0, #0x0                   	// #0
  402afc:	bl	401930 <dcgettext@plt>
  402b00:	mov	x1, x0
  402b04:	mov	x0, x24
  402b08:	bl	404f10 <ferror@plt+0x3550>
  402b0c:	str	w0, [x22, #28]
  402b10:	b	402a34 <ferror@plt+0x1074>
  402b14:	cmp	w0, #0x73
  402b18:	b.eq	402a34 <ferror@plt+0x1074>  // b.none
  402b1c:	b.le	402b3c <ferror@plt+0x117c>
  402b20:	cmp	w0, #0x76
  402b24:	b.eq	402c84 <ferror@plt+0x12c4>  // b.none
  402b28:	cmp	w0, #0x7a
  402b2c:	b.ne	402c90 <ferror@plt+0x12d0>  // b.any
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	str	w0, [x22, #40]
  402b38:	b	402a34 <ferror@plt+0x1074>
  402b3c:	cmp	w0, #0x6e
  402b40:	b.eq	402c48 <ferror@plt+0x1288>  // b.none
  402b44:	cmp	w0, #0x70
  402b48:	b.ne	402c90 <ferror@plt+0x12d0>  // b.any
  402b4c:	mov	w0, #0x200                 	// #512
  402b50:	str	w0, [x22, #80]
  402b54:	ldr	x0, [sp, #152]
  402b58:	add	x0, x0, #0x200
  402b5c:	str	x0, [sp, #152]
  402b60:	b	402a34 <ferror@plt+0x1074>
  402b64:	mov	w0, #0x1                   	// #1
  402b68:	str	w0, [x22, #48]
  402b6c:	b	402a34 <ferror@plt+0x1074>
  402b70:	ldr	x24, [x23, #552]
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 406000 <ferror@plt+0x4640>
  402b7c:	add	x1, x1, #0x7b8
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	bl	401930 <dcgettext@plt>
  402b88:	mov	x1, x0
  402b8c:	mov	x0, x24
  402b90:	bl	404f10 <ferror@plt+0x3550>
  402b94:	str	w0, [x22, #52]
  402b98:	b	402a34 <ferror@plt+0x1074>
  402b9c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ba0:	add	x1, x1, #0x410
  402ba4:	mov	x0, x24
  402ba8:	bl	401840 <strcmp@plt>
  402bac:	cbnz	w0, 402bb8 <ferror@plt+0x11f8>
  402bb0:	str	wzr, [x22]
  402bb4:	b	402a34 <ferror@plt+0x1074>
  402bb8:	adrp	x1, 406000 <ferror@plt+0x4640>
  402bbc:	add	x1, x1, #0x408
  402bc0:	mov	x0, x24
  402bc4:	bl	401840 <strcmp@plt>
  402bc8:	cbz	w0, 402a34 <ferror@plt+0x1074>
  402bcc:	mov	w2, #0x5                   	// #5
  402bd0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402bd4:	add	x1, x1, #0x7d8
  402bd8:	mov	x0, #0x0                   	// #0
  402bdc:	bl	401930 <dcgettext@plt>
  402be0:	mov	x1, x0
  402be4:	mov	w0, #0x10                  	// #16
  402be8:	bl	401940 <errx@plt>
  402bec:	ldr	x24, [x23, #552]
  402bf0:	str	x24, [x22, #56]
  402bf4:	add	x2, sp, #0xa0
  402bf8:	mov	x1, x24
  402bfc:	mov	w0, #0x0                   	// #0
  402c00:	bl	401910 <__lxstat@plt>
  402c04:	tbnz	w0, #31, 402c24 <ferror@plt+0x1264>
  402c08:	ldr	x0, [sp, #208]
  402c0c:	str	w0, [x22, #64]
  402c10:	add	w0, w0, #0x3
  402c14:	ldr	x1, [sp, #152]
  402c18:	add	x0, x1, w0, sxtw
  402c1c:	str	x0, [sp, #152]
  402c20:	b	402a34 <ferror@plt+0x1074>
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	adrp	x1, 406000 <ferror@plt+0x4640>
  402c2c:	add	x1, x1, #0x668
  402c30:	mov	x0, #0x0                   	// #0
  402c34:	bl	401930 <dcgettext@plt>
  402c38:	mov	x2, x24
  402c3c:	mov	x1, x0
  402c40:	mov	w0, #0x10                  	// #16
  402c44:	bl	4019a0 <err@plt>
  402c48:	ldr	x0, [x23, #552]
  402c4c:	str	x0, [x22, #72]
  402c50:	b	402a34 <ferror@plt+0x1074>
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	adrp	x1, 406000 <ferror@plt+0x4640>
  402c5c:	add	x1, x1, #0x770
  402c60:	mov	x0, #0x0                   	// #0
  402c64:	bl	401930 <dcgettext@plt>
  402c68:	adrp	x2, 406000 <ferror@plt+0x4640>
  402c6c:	add	x2, x2, #0x780
  402c70:	adrp	x1, 418000 <ferror@plt+0x16640>
  402c74:	ldr	x1, [x1, #576]
  402c78:	bl	401960 <printf@plt>
  402c7c:	mov	w0, #0x0                   	// #0
  402c80:	bl	401630 <exit@plt>
  402c84:	mov	w0, #0x1                   	// #1
  402c88:	str	w0, [x22, #44]
  402c8c:	b	402a34 <ferror@plt+0x1074>
  402c90:	adrp	x0, 418000 <ferror@plt+0x16640>
  402c94:	ldr	x19, [x0, #544]
  402c98:	mov	w2, #0x5                   	// #5
  402c9c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ca0:	add	x1, x1, #0x818
  402ca4:	mov	x0, #0x0                   	// #0
  402ca8:	bl	401930 <dcgettext@plt>
  402cac:	adrp	x1, 418000 <ferror@plt+0x16640>
  402cb0:	ldr	x2, [x1, #576]
  402cb4:	mov	x1, x0
  402cb8:	mov	x0, x19
  402cbc:	bl	401990 <fprintf@plt>
  402cc0:	mov	w0, #0x10                  	// #16
  402cc4:	bl	401630 <exit@plt>
  402cc8:	adrp	x0, 418000 <ferror@plt+0x16640>
  402ccc:	ldr	w0, [x0, #560]
  402cd0:	sub	w19, w19, w0
  402cd4:	cmp	w19, #0x2
  402cd8:	b.ne	402d58 <ferror@plt+0x1398>  // b.any
  402cdc:	sbfiz	x0, x0, #3, #32
  402ce0:	ldr	x19, [x20, x0]
  402ce4:	add	x20, x20, x0
  402ce8:	ldr	x20, [x20, #8]
  402cec:	adrp	x0, 418000 <ferror@plt+0x16640>
  402cf0:	ldr	w0, [x0, #620]
  402cf4:	cbnz	w0, 402d04 <ferror@plt+0x1344>
  402cf8:	bl	4017b0 <getpagesize@plt>
  402cfc:	adrp	x1, 418000 <ferror@plt+0x16640>
  402d00:	str	w0, [x1, #620]
  402d04:	add	x2, sp, #0xa0
  402d08:	mov	x1, x19
  402d0c:	mov	w0, #0x0                   	// #0
  402d10:	bl	401980 <__xstat@plt>
  402d14:	tbnz	w0, #31, 402da8 <ferror@plt+0x13e8>
  402d18:	mov	w2, #0x1b6                 	// #438
  402d1c:	mov	w1, #0x241                 	// #577
  402d20:	mov	x0, x20
  402d24:	bl	401700 <open@plt>
  402d28:	str	w0, [sp, #140]
  402d2c:	tbnz	w0, #31, 402dcc <ferror@plt+0x140c>
  402d30:	mov	x1, #0x60                  	// #96
  402d34:	mov	x0, #0x1                   	// #1
  402d38:	bl	401790 <calloc@plt>
  402d3c:	str	x0, [sp, #128]
  402d40:	cbnz	x0, 402df0 <ferror@plt+0x1430>
  402d44:	mov	x2, #0x60                  	// #96
  402d48:	adrp	x1, 406000 <ferror@plt+0x4640>
  402d4c:	add	x1, x1, #0x628
  402d50:	mov	w0, #0x8                   	// #8
  402d54:	bl	4019a0 <err@plt>
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402d60:	add	x1, x1, #0x858
  402d64:	mov	x0, #0x0                   	// #0
  402d68:	bl	401930 <dcgettext@plt>
  402d6c:	bl	401920 <warnx@plt>
  402d70:	adrp	x0, 418000 <ferror@plt+0x16640>
  402d74:	ldr	x19, [x0, #544]
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402d80:	add	x1, x1, #0x818
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bl	401930 <dcgettext@plt>
  402d8c:	adrp	x1, 418000 <ferror@plt+0x16640>
  402d90:	ldr	x2, [x1, #576]
  402d94:	mov	x1, x0
  402d98:	mov	x0, x19
  402d9c:	bl	401990 <fprintf@plt>
  402da0:	mov	w0, #0x10                  	// #16
  402da4:	bl	401630 <exit@plt>
  402da8:	mov	w2, #0x5                   	// #5
  402dac:	adrp	x1, 406000 <ferror@plt+0x4640>
  402db0:	add	x1, x1, #0x668
  402db4:	mov	x0, #0x0                   	// #0
  402db8:	bl	401930 <dcgettext@plt>
  402dbc:	mov	x2, x19
  402dc0:	mov	x1, x0
  402dc4:	mov	w0, #0x10                  	// #16
  402dc8:	bl	4019a0 <err@plt>
  402dcc:	mov	w2, #0x5                   	// #5
  402dd0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402dd4:	add	x1, x1, #0x6b0
  402dd8:	mov	x0, #0x0                   	// #0
  402ddc:	bl	401930 <dcgettext@plt>
  402de0:	mov	x2, x20
  402de4:	mov	x1, x0
  402de8:	mov	w0, #0x10                  	// #16
  402dec:	bl	4019a0 <err@plt>
  402df0:	ldr	w0, [sp, #176]
  402df4:	ldr	x1, [sp, #128]
  402df8:	str	w0, [x1, #8]
  402dfc:	ldr	w0, [sp, #184]
  402e00:	str	w0, [x1, #16]
  402e04:	ldr	w0, [sp, #188]
  402e08:	str	w0, [x1, #20]
  402e0c:	add	x3, sp, #0x98
  402e10:	mov	x0, x1
  402e14:	add	x2, x1, #0x50
  402e18:	mov	x1, x19
  402e1c:	mov	x19, x0
  402e20:	bl	401e48 <ferror@plt+0x488>
  402e24:	mov	x1, x19
  402e28:	str	w0, [x19, #12]
  402e2c:	add	x2, sp, #0x98
  402e30:	mov	x0, x19
  402e34:	bl	40255c <ferror@plt+0xb9c>
  402e38:	adrp	x0, 418000 <ferror@plt+0x16640>
  402e3c:	ldr	w1, [x0, #620]
  402e40:	ldr	x0, [sp, #152]
  402e44:	sub	x0, x0, #0x1
  402e48:	sub	w2, w1, #0x1
  402e4c:	orr	x0, x0, x2
  402e50:	add	x0, x0, #0x1
  402e54:	str	x0, [sp, #152]
  402e58:	mov	w19, #0x4000000             	// #67108864
  402e5c:	udiv	w19, w19, w1
  402e60:	mov	w1, #0xfffb                	// #65531
  402e64:	movk	w1, #0x10ff, lsl #16
  402e68:	add	w19, w19, w1
  402e6c:	mov	w20, w19
  402e70:	cmp	x0, w19, uxtw
  402e74:	b.gt	402f70 <ferror@plt+0x15b0>
  402e78:	cmp	x0, #0x0
  402e7c:	csinc	x20, x0, xzr, ne  // ne = any
  402e80:	mov	x5, #0x0                   	// #0
  402e84:	mov	w4, #0xffffffff            	// #-1
  402e88:	mov	w3, #0x22                  	// #34
  402e8c:	mov	w2, #0x3                   	// #3
  402e90:	mov	x1, x20
  402e94:	mov	x0, #0x0                   	// #0
  402e98:	bl	401870 <mmap@plt>
  402e9c:	mov	x24, x0
  402ea0:	cmn	w0, #0x1
  402ea4:	b.eq	402f9c <ferror@plt+0x15dc>  // b.none
  402ea8:	adrp	x20, 418000 <ferror@plt+0x16640>
  402eac:	add	x20, x20, #0x250
  402eb0:	ldrsw	x19, [x20, #80]
  402eb4:	mov	x2, x19
  402eb8:	mov	w1, #0x0                   	// #0
  402ebc:	bl	401760 <memset@plt>
  402ec0:	add	x19, x19, #0x4c
  402ec4:	ldr	x20, [x20, #56]
  402ec8:	cbz	x20, 402fbc <ferror@plt+0x15fc>
  402ecc:	adrp	x0, 418000 <ferror@plt+0x16640>
  402ed0:	ldr	w0, [x0, #636]
  402ed4:	cbnz	w0, 402fc4 <ferror@plt+0x1604>
  402ed8:	adrp	x0, 418000 <ferror@plt+0x16640>
  402edc:	ldr	x25, [x0, #648]
  402ee0:	mov	w1, #0x0                   	// #0
  402ee4:	mov	x0, x25
  402ee8:	bl	401700 <open@plt>
  402eec:	mov	w21, w0
  402ef0:	tbnz	w0, #31, 402fe4 <ferror@plt+0x1624>
  402ef4:	adrp	x0, 418000 <ferror@plt+0x16640>
  402ef8:	ldrsw	x23, [x0, #656]
  402efc:	mov	x5, #0x0                   	// #0
  402f00:	mov	w4, w21
  402f04:	mov	w3, #0x2                   	// #2
  402f08:	mov	w2, #0x1                   	// #1
  402f0c:	mov	x1, x23
  402f10:	mov	x0, #0x0                   	// #0
  402f14:	bl	401870 <mmap@plt>
  402f18:	mov	x22, x0
  402f1c:	add	x20, x24, w19, uxtw
  402f20:	mov	x2, x23
  402f24:	mov	x1, x0
  402f28:	mov	x0, x20
  402f2c:	bl	4015d0 <memcpy@plt>
  402f30:	mov	x1, x23
  402f34:	mov	x0, x22
  402f38:	bl	4018f0 <munmap@plt>
  402f3c:	mov	w0, w21
  402f40:	bl	4017d0 <close@plt>
  402f44:	tbnz	w0, #31, 403008 <ferror@plt+0x1648>
  402f48:	adrp	x0, 418000 <ferror@plt+0x16640>
  402f4c:	ldrsw	x0, [x0, #656]
  402f50:	mov	w1, #0x0                   	// #0
  402f54:	mov	w3, #0x1                   	// #1
  402f58:	tst	x0, #0x3
  402f5c:	b.eq	40302c <ferror@plt+0x166c>  // b.none
  402f60:	strb	wzr, [x20, x0]
  402f64:	add	x0, x0, #0x1
  402f68:	mov	w1, w3
  402f6c:	b	402f58 <ferror@plt+0x1598>
  402f70:	mov	w2, #0x5                   	// #5
  402f74:	adrp	x1, 406000 <ferror@plt+0x4640>
  402f78:	add	x1, x1, #0x868
  402f7c:	mov	x0, #0x0                   	// #0
  402f80:	bl	401930 <dcgettext@plt>
  402f84:	lsr	w2, w19, #20
  402f88:	ldr	x1, [sp, #152]
  402f8c:	asr	x1, x1, #20
  402f90:	bl	401920 <warnx@plt>
  402f94:	str	x20, [sp, #152]
  402f98:	b	402e80 <ferror@plt+0x14c0>
  402f9c:	mov	w2, #0x5                   	// #5
  402fa0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402fa4:	add	x1, x1, #0x8e8
  402fa8:	mov	x0, #0x0                   	// #0
  402fac:	bl	401930 <dcgettext@plt>
  402fb0:	mov	x1, x0
  402fb4:	mov	w0, #0x8                   	// #8
  402fb8:	bl	4019a0 <err@plt>
  402fbc:	mov	x21, x19
  402fc0:	b	40303c <ferror@plt+0x167c>
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4640>
  402fcc:	add	x1, x1, #0x8f8
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	bl	401930 <dcgettext@plt>
  402fd8:	mov	x1, x20
  402fdc:	bl	401960 <printf@plt>
  402fe0:	b	402ed8 <ferror@plt+0x1518>
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	adrp	x1, 406000 <ferror@plt+0x4640>
  402fec:	add	x1, x1, #0x6b0
  402ff0:	mov	x0, #0x0                   	// #0
  402ff4:	bl	401930 <dcgettext@plt>
  402ff8:	mov	x2, x25
  402ffc:	mov	x1, x0
  403000:	mov	w0, #0x8                   	// #8
  403004:	bl	4019a0 <err@plt>
  403008:	mov	w2, #0x5                   	// #5
  40300c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403010:	add	x1, x1, #0x908
  403014:	mov	x0, #0x0                   	// #0
  403018:	bl	401930 <dcgettext@plt>
  40301c:	mov	x2, x25
  403020:	mov	x1, x0
  403024:	mov	w0, #0x8                   	// #8
  403028:	bl	4019a0 <err@plt>
  40302c:	cbz	w1, 403038 <ferror@plt+0x1678>
  403030:	adrp	x1, 418000 <ferror@plt+0x16640>
  403034:	str	w0, [x1, #656]
  403038:	add	w21, w0, w19
  40303c:	ldr	x0, [sp, #128]
  403040:	ldr	x20, [x0, #80]
  403044:	mov	x0, #0x200                 	// #512
  403048:	bl	4016f0 <malloc@plt>
  40304c:	mov	x25, x0
  403050:	cbz	x0, 403078 <ferror@plt+0x16b8>
  403054:	mov	w0, #0x40                  	// #64
  403058:	str	w0, [sp, #108]
  40305c:	str	wzr, [sp, #136]
  403060:	adrp	x26, 418000 <ferror@plt+0x16640>
  403064:	add	x26, x26, #0x250
  403068:	adrp	x0, 406000 <ferror@plt+0x4640>
  40306c:	add	x0, x0, #0x920
  403070:	str	x0, [sp, #112]
  403074:	b	403214 <ferror@plt+0x1854>
  403078:	mov	x2, #0x200                 	// #512
  40307c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403080:	add	x1, x1, #0x628
  403084:	mov	w0, #0x8                   	// #8
  403088:	bl	4019a0 <err@plt>
  40308c:	ldr	x1, [x20]
  403090:	ldr	x0, [sp, #112]
  403094:	bl	401960 <printf@plt>
  403098:	b	403160 <ferror@plt+0x17a0>
  40309c:	str	x20, [x25, w23, sxtw #3]
  4030a0:	add	w23, w23, #0x1
  4030a4:	mov	x2, x22
  4030a8:	mov	x1, x22
  4030ac:	ldr	w0, [x26]
  4030b0:	bl	403860 <ferror@plt+0x1ea0>
  4030b4:	ldr	x20, [x20, #88]
  4030b8:	cbz	x20, 4031b8 <ferror@plt+0x17f8>
  4030bc:	add	x22, x24, w21, uxtw
  4030c0:	ldr	x0, [x20]
  4030c4:	bl	401610 <strlen@plt>
  4030c8:	mov	x19, x0
  4030cc:	str	w21, [x20, #76]
  4030d0:	ldr	w0, [x20, #8]
  4030d4:	strh	w0, [x24, w21, uxtw]
  4030d8:	ldr	w0, [x20, #16]
  4030dc:	strh	w0, [x22, #2]
  4030e0:	ldr	w0, [x20, #20]
  4030e4:	strb	w0, [x22, #7]
  4030e8:	ldr	w0, [x22, #4]
  4030ec:	ldr	w1, [x20, #12]
  4030f0:	bfxil	w0, w1, #0, #24
  4030f4:	str	w0, [x22, #4]
  4030f8:	ldr	w0, [x22, #8]
  4030fc:	and	w0, w0, #0x3f
  403100:	str	w0, [x22, #8]
  403104:	add	w28, w21, #0xc
  403108:	ldr	x0, [x27, #528]
  40310c:	add	x0, x0, #0x1
  403110:	str	x0, [x27, #528]
  403114:	add	w21, w21, #0xc
  403118:	add	x21, x24, x21
  40311c:	mov	x2, x19
  403120:	ldr	x1, [x20]
  403124:	mov	x0, x21
  403128:	bl	4015d0 <memcpy@plt>
  40312c:	tst	x19, #0x3
  403130:	b.eq	403144 <ferror@plt+0x1784>  // b.none
  403134:	strb	wzr, [x21, x19]
  403138:	add	x19, x19, #0x1
  40313c:	tst	x19, #0x3
  403140:	b.ne	403134 <ferror@plt+0x1774>  // b.any
  403144:	lsr	x1, x19, #2
  403148:	ldrb	w0, [x22, #8]
  40314c:	bfxil	w0, w1, #0, #6
  403150:	strb	w0, [x22, #8]
  403154:	add	w21, w28, w19
  403158:	ldr	w0, [x26, #44]
  40315c:	cbnz	w0, 40308c <ferror@plt+0x16cc>
  403160:	ldr	x0, [x20, #80]
  403164:	cbz	x0, 4030a4 <ferror@plt+0x16e4>
  403168:	ldr	w0, [sp, #108]
  40316c:	cmp	w0, w23
  403170:	b.gt	40309c <ferror@plt+0x16dc>
  403174:	ldr	w0, [sp, #108]
  403178:	lsl	w0, w0, #1
  40317c:	str	w0, [sp, #108]
  403180:	sbfiz	x19, x0, #3, #32
  403184:	mov	x1, x19
  403188:	mov	x0, x25
  40318c:	bl	4017a0 <realloc@plt>
  403190:	mov	x25, x0
  403194:	cmp	x0, #0x0
  403198:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40319c:	b.eq	40309c <ferror@plt+0x16dc>  // b.none
  4031a0:	mov	x2, x19
  4031a4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4031a8:	add	x1, x1, #0x628
  4031ac:	mov	w0, #0x8                   	// #8
  4031b0:	bl	4019a0 <err@plt>
  4031b4:	ldr	w23, [sp, #136]
  4031b8:	ldr	w0, [sp, #136]
  4031bc:	add	x1, x25, w0, sxtw #3
  4031c0:	add	x0, x25, w23, sxtw #3
  4031c4:	sub	x0, x0, #0x8
  4031c8:	cmp	x0, x1
  4031cc:	b.ls	4031e8 <ferror@plt+0x1828>  // b.plast
  4031d0:	ldr	x2, [x1]
  4031d4:	ldr	x3, [x0]
  4031d8:	str	x3, [x1], #8
  4031dc:	str	x2, [x0], #-8
  4031e0:	cmp	x1, x0
  4031e4:	b.cc	4031d0 <ferror@plt+0x1810>  // b.lo, b.ul, b.last
  4031e8:	cbz	w23, 403238 <ferror@plt+0x1878>
  4031ec:	sub	w0, w23, #0x1
  4031f0:	str	w0, [sp, #136]
  4031f4:	ldr	x19, [x25, w0, sxtw #3]
  4031f8:	mov	w2, w21
  4031fc:	mov	x1, x24
  403200:	mov	x0, x19
  403204:	bl	401dc0 <ferror@plt+0x400>
  403208:	ldr	w0, [x26, #44]
  40320c:	cbnz	w0, 403224 <ferror@plt+0x1864>
  403210:	ldr	x20, [x19, #80]
  403214:	cbz	x20, 4031b4 <ferror@plt+0x17f4>
  403218:	ldr	w23, [sp, #136]
  40321c:	adrp	x27, 418000 <ferror@plt+0x16640>
  403220:	b	4030bc <ferror@plt+0x16fc>
  403224:	ldr	x1, [x19]
  403228:	adrp	x0, 406000 <ferror@plt+0x4640>
  40322c:	add	x0, x0, #0x928
  403230:	bl	401960 <printf@plt>
  403234:	b	403210 <ferror@plt+0x1850>
  403238:	mov	x0, x25
  40323c:	bl	401890 <free@plt>
  403240:	adrp	x0, 418000 <ferror@plt+0x16640>
  403244:	ldr	w0, [x0, #636]
  403248:	cbnz	w0, 4034f0 <ferror@plt+0x1b30>
  40324c:	mov	w2, w21
  403250:	mov	x1, x24
  403254:	ldr	x0, [sp, #128]
  403258:	bl	4025c8 <ferror@plt+0xc08>
  40325c:	adrp	x2, 418000 <ferror@plt+0x16640>
  403260:	add	x2, x2, #0x250
  403264:	ldr	w1, [x2, #28]
  403268:	sub	w1, w1, #0x1
  40326c:	mov	w20, w0
  403270:	sub	x20, x20, #0x1
  403274:	orr	x1, x1, x20
  403278:	add	x20, x1, #0x1
  40327c:	ldr	w0, [x2, #44]
  403280:	cbnz	w0, 403510 <ferror@plt+0x1b50>
  403284:	adrp	x0, 418000 <ferror@plt+0x16640>
  403288:	add	x0, x0, #0x250
  40328c:	ldr	w1, [x0, #80]
  403290:	add	x19, x24, w1, sxtw
  403294:	ldr	w2, [x0, #64]
  403298:	add	w21, w2, w1
  40329c:	add	w21, w21, #0x4c
  4032a0:	mov	w3, #0x3d45                	// #15685
  4032a4:	movk	w3, #0x28cd, lsl #16
  4032a8:	str	w3, [x24, w1, sxtw]
  4032ac:	ldr	w0, [x0, #40]
  4032b0:	cmp	w0, #0x0
  4032b4:	mov	w0, #0x103                 	// #259
  4032b8:	mov	w1, #0x3                   	// #3
  4032bc:	csel	w0, w0, w1, ne  // ne = any
  4032c0:	str	w0, [x19, #8]
  4032c4:	cmp	w2, #0x0
  4032c8:	b.le	4032d4 <ferror@plt+0x1914>
  4032cc:	orr	w0, w0, #0x400
  4032d0:	str	w0, [x19, #8]
  4032d4:	str	w20, [x19, #4]
  4032d8:	adrp	x0, 406000 <ferror@plt+0x4640>
  4032dc:	add	x0, x0, #0x970
  4032e0:	ldp	x0, x1, [x0]
  4032e4:	stp	x0, x1, [x19, #16]
  4032e8:	mov	w2, #0x0                   	// #0
  4032ec:	mov	x1, #0x0                   	// #0
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	bl	4016a0 <crc32@plt>
  4032f8:	str	w0, [x19, #32]
  4032fc:	adrp	x0, 418000 <ferror@plt+0x16640>
  403300:	add	x0, x0, #0x250
  403304:	ldr	w1, [x0, #52]
  403308:	str	w1, [x19, #36]
  40330c:	ldr	x1, [x0, #32]
  403310:	str	w1, [x19, #40]
  403314:	adrp	x1, 418000 <ferror@plt+0x16640>
  403318:	ldr	x1, [x1, #528]
  40331c:	str	w1, [x19, #44]
  403320:	add	x23, x19, #0x30
  403324:	stp	xzr, xzr, [x19, #48]
  403328:	ldr	x22, [x0, #72]
  40332c:	cbz	x22, 403530 <ferror@plt+0x1b70>
  403330:	mov	x0, x22
  403334:	bl	401610 <strlen@plt>
  403338:	add	x0, x0, #0x1
  40333c:	cmp	x0, #0x10
  403340:	mov	x2, #0x10                  	// #16
  403344:	csel	x2, x0, x2, ls  // ls = plast
  403348:	mov	x1, x22
  40334c:	mov	x0, x23
  403350:	bl	4015d0 <memcpy@plt>
  403354:	ldr	x1, [sp, #128]
  403358:	ldr	w0, [x1, #8]
  40335c:	strh	w0, [x19, #64]
  403360:	ldr	w0, [x1, #16]
  403364:	strh	w0, [x19, #66]
  403368:	ldr	w0, [x1, #20]
  40336c:	strb	w0, [x19, #71]
  403370:	ldr	w0, [x19, #68]
  403374:	ldr	w1, [x1, #12]
  403378:	bfxil	w0, w1, #0, #24
  40337c:	str	w0, [x19, #68]
  403380:	lsr	w21, w21, #2
  403384:	ldr	w0, [x19, #72]
  403388:	bfi	w0, w21, #6, #26
  40338c:	str	w0, [x19, #72]
  403390:	adrp	x21, 418000 <ferror@plt+0x16640>
  403394:	add	x22, x21, #0x250
  403398:	mov	x1, x19
  40339c:	ldr	w0, [x21, #592]
  4033a0:	bl	4037d8 <ferror@plt+0x1e18>
  4033a4:	add	x1, x19, #0x40
  4033a8:	mov	x2, x1
  4033ac:	ldr	w0, [x21, #592]
  4033b0:	bl	403860 <ferror@plt+0x1ea0>
  4033b4:	ldr	w0, [x22, #44]
  4033b8:	cbnz	w0, 40354c <ferror@plt+0x1b8c>
  4033bc:	adrp	x23, 418000 <ferror@plt+0x16640>
  4033c0:	add	x21, x23, #0x250
  4033c4:	ldr	w1, [x21, #80]
  4033c8:	sub	w2, w20, w1
  4033cc:	add	x1, x24, w1, sxtw
  4033d0:	ldr	w0, [sp, #120]
  4033d4:	bl	4016a0 <crc32@plt>
  4033d8:	mov	x19, x0
  4033dc:	ldrsw	x22, [x21, #80]
  4033e0:	add	x22, x24, x22
  4033e4:	mov	w1, w0
  4033e8:	ldr	w0, [x23, #592]
  4033ec:	bl	4037c8 <ferror@plt+0x1e08>
  4033f0:	str	w0, [x22, #32]
  4033f4:	ldr	w0, [x21, #44]
  4033f8:	cbnz	w0, 40356c <ferror@plt+0x1bac>
  4033fc:	ldr	x0, [sp, #152]
  403400:	cmp	x0, x20
  403404:	b.lt	40358c <ferror@plt+0x1bcc>  // b.tstop
  403408:	mov	x2, x20
  40340c:	mov	x1, x24
  403410:	ldr	w0, [sp, #140]
  403414:	bl	4017f0 <write@plt>
  403418:	mov	x19, x0
  40341c:	cmp	x20, x0
  403420:	b.ne	4035b4 <ferror@plt+0x1bf4>  // b.any
  403424:	ldr	w20, [sp, #140]
  403428:	mov	w0, w20
  40342c:	bl	4016e0 <fsync@plt>
  403430:	mov	w19, w0
  403434:	mov	w0, w20
  403438:	bl	4017d0 <close@plt>
  40343c:	orr	w19, w19, w0
  403440:	cbnz	w19, 4035dc <ferror@plt+0x1c1c>
  403444:	adrp	x0, 418000 <ferror@plt+0x16640>
  403448:	ldr	w0, [x0, #596]
  40344c:	cbnz	w0, 4035fc <ferror@plt+0x1c3c>
  403450:	adrp	x0, 418000 <ferror@plt+0x16640>
  403454:	ldr	w0, [x0, #600]
  403458:	cbnz	w0, 40361c <ferror@plt+0x1c5c>
  40345c:	adrp	x0, 418000 <ferror@plt+0x16640>
  403460:	ldr	w0, [x0, #612]
  403464:	cbnz	w0, 403638 <ferror@plt+0x1c78>
  403468:	adrp	x0, 418000 <ferror@plt+0x16640>
  40346c:	ldr	w0, [x0, #604]
  403470:	cbnz	w0, 403658 <ferror@plt+0x1c98>
  403474:	adrp	x0, 418000 <ferror@plt+0x16640>
  403478:	ldr	w0, [x0, #608]
  40347c:	cbnz	w0, 403678 <ferror@plt+0x1cb8>
  403480:	adrp	x0, 418000 <ferror@plt+0x16640>
  403484:	ldr	w0, [x0, #616]
  403488:	cbnz	w0, 403698 <ferror@plt+0x1cd8>
  40348c:	adrp	x0, 418000 <ferror@plt+0x16640>
  403490:	ldr	w0, [x0, #640]
  403494:	cbz	w0, 4034d0 <ferror@plt+0x1b10>
  403498:	adrp	x0, 418000 <ferror@plt+0x16640>
  40349c:	add	x0, x0, #0x250
  4034a0:	ldr	w1, [x0, #4]
  4034a4:	ldr	w2, [x0, #8]
  4034a8:	orr	w1, w1, w2
  4034ac:	ldr	w2, [x0, #20]
  4034b0:	ldr	w3, [x0, #12]
  4034b4:	orr	w2, w2, w3
  4034b8:	orr	w1, w1, w2
  4034bc:	ldr	w2, [x0, #16]
  4034c0:	ldr	w0, [x0, #24]
  4034c4:	orr	w0, w2, w0
  4034c8:	orr	w0, w1, w0
  4034cc:	cbnz	w0, 4036b8 <ferror@plt+0x1cf8>
  4034d0:	mov	w0, #0x0                   	// #0
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldp	x21, x22, [sp, #32]
  4034dc:	ldp	x23, x24, [sp, #48]
  4034e0:	ldp	x25, x26, [sp, #64]
  4034e4:	ldp	x27, x28, [sp, #80]
  4034e8:	ldp	x29, x30, [sp], #288
  4034ec:	ret
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4034f8:	add	x1, x1, #0x930
  4034fc:	mov	x0, #0x0                   	// #0
  403500:	bl	401930 <dcgettext@plt>
  403504:	mov	w1, w21
  403508:	bl	401960 <printf@plt>
  40350c:	b	40324c <ferror@plt+0x188c>
  403510:	mov	w2, #0x5                   	// #5
  403514:	adrp	x1, 406000 <ferror@plt+0x4640>
  403518:	add	x1, x1, #0x950
  40351c:	mov	x0, #0x0                   	// #0
  403520:	bl	401930 <dcgettext@plt>
  403524:	asr	x1, x20, #10
  403528:	bl	401960 <printf@plt>
  40352c:	b	403284 <ferror@plt+0x18c4>
  403530:	adrp	x0, 406000 <ferror@plt+0x4640>
  403534:	add	x0, x0, #0x988
  403538:	ldr	x1, [x0]
  40353c:	str	x1, [x19, #48]
  403540:	ldur	w0, [x0, #7]
  403544:	stur	w0, [x23, #7]
  403548:	b	403354 <ferror@plt+0x1994>
  40354c:	mov	w2, #0x5                   	// #5
  403550:	adrp	x1, 406000 <ferror@plt+0x4640>
  403554:	add	x1, x1, #0x998
  403558:	mov	x0, #0x0                   	// #0
  40355c:	bl	401930 <dcgettext@plt>
  403560:	mov	x1, #0x4c                  	// #76
  403564:	bl	401960 <printf@plt>
  403568:	b	4033bc <ferror@plt+0x19fc>
  40356c:	mov	w2, #0x5                   	// #5
  403570:	adrp	x1, 406000 <ferror@plt+0x4640>
  403574:	add	x1, x1, #0x9b0
  403578:	mov	x0, #0x0                   	// #0
  40357c:	bl	401930 <dcgettext@plt>
  403580:	mov	w1, w19
  403584:	bl	401960 <printf@plt>
  403588:	b	4033fc <ferror@plt+0x1a3c>
  40358c:	mov	w2, #0x5                   	// #5
  403590:	adrp	x1, 406000 <ferror@plt+0x4640>
  403594:	add	x1, x1, #0x9c0
  403598:	mov	x0, #0x0                   	// #0
  40359c:	bl	401930 <dcgettext@plt>
  4035a0:	mov	x3, x20
  4035a4:	ldr	x2, [sp, #152]
  4035a8:	mov	x1, x0
  4035ac:	mov	w0, #0x8                   	// #8
  4035b0:	bl	401940 <errx@plt>
  4035b4:	mov	w2, #0x5                   	// #5
  4035b8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4035bc:	add	x1, x1, #0xa08
  4035c0:	mov	x0, #0x0                   	// #0
  4035c4:	bl	401930 <dcgettext@plt>
  4035c8:	mov	x3, x20
  4035cc:	mov	x2, x19
  4035d0:	mov	x1, x0
  4035d4:	mov	w0, #0x8                   	// #8
  4035d8:	bl	401940 <errx@plt>
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4035e4:	add	x1, x1, #0xa30
  4035e8:	mov	x0, #0x0                   	// #0
  4035ec:	bl	401930 <dcgettext@plt>
  4035f0:	mov	x1, x0
  4035f4:	mov	w0, #0x8                   	// #8
  4035f8:	bl	4019a0 <err@plt>
  4035fc:	mov	w2, #0x5                   	// #5
  403600:	adrp	x1, 406000 <ferror@plt+0x4640>
  403604:	add	x1, x1, #0xa40
  403608:	mov	x0, #0x0                   	// #0
  40360c:	bl	401930 <dcgettext@plt>
  403610:	mov	w1, #0xff                  	// #255
  403614:	bl	401920 <warnx@plt>
  403618:	b	403450 <ferror@plt+0x1a90>
  40361c:	mov	w2, #0x5                   	// #5
  403620:	adrp	x1, 406000 <ferror@plt+0x4640>
  403624:	add	x1, x1, #0xa70
  403628:	mov	x0, #0x0                   	// #0
  40362c:	bl	401930 <dcgettext@plt>
  403630:	bl	401920 <warnx@plt>
  403634:	b	40345c <ferror@plt+0x1a9c>
  403638:	mov	w2, #0x5                   	// #5
  40363c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403640:	add	x1, x1, #0xaa0
  403644:	mov	x0, #0x0                   	// #0
  403648:	bl	401930 <dcgettext@plt>
  40364c:	mov	x1, #0x10                  	// #16
  403650:	bl	401920 <warnx@plt>
  403654:	b	403468 <ferror@plt+0x1aa8>
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403660:	add	x1, x1, #0xad8
  403664:	mov	x0, #0x0                   	// #0
  403668:	bl	401930 <dcgettext@plt>
  40366c:	mov	w1, #0x10                  	// #16
  403670:	bl	401920 <warnx@plt>
  403674:	b	403474 <ferror@plt+0x1ab4>
  403678:	mov	w2, #0x5                   	// #5
  40367c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403680:	add	x1, x1, #0xb20
  403684:	mov	x0, #0x0                   	// #0
  403688:	bl	401930 <dcgettext@plt>
  40368c:	mov	w1, #0x8                   	// #8
  403690:	bl	401920 <warnx@plt>
  403694:	b	403480 <ferror@plt+0x1ac0>
  403698:	mov	w2, #0x5                   	// #5
  40369c:	adrp	x1, 406000 <ferror@plt+0x4640>
  4036a0:	add	x1, x1, #0xb68
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	bl	401930 <dcgettext@plt>
  4036ac:	mov	w1, #0x1a                  	// #26
  4036b0:	bl	401920 <warnx@plt>
  4036b4:	b	40348c <ferror@plt+0x1acc>
  4036b8:	mov	w0, #0x8                   	// #8
  4036bc:	bl	401630 <exit@plt>
  4036c0:	stp	x29, x30, [sp, #-32]!
  4036c4:	mov	x29, sp
  4036c8:	mov	w4, w1
  4036cc:	mov	x1, x2
  4036d0:	cmp	w0, w4
  4036d4:	b.eq	403774 <ferror@plt+0x1db4>  // b.none
  4036d8:	ldrb	w0, [x2, #1]
  4036dc:	strb	w0, [sp, #16]
  4036e0:	ldrb	w0, [x2]
  4036e4:	strb	w0, [sp, #17]
  4036e8:	ldrb	w0, [x2, #3]
  4036ec:	strb	w0, [sp, #18]
  4036f0:	ldrb	w0, [x2, #2]
  4036f4:	strb	w0, [sp, #19]
  4036f8:	ldrb	w0, [x2, #6]
  4036fc:	strb	w0, [sp, #20]
  403700:	ldrb	w0, [x2, #5]
  403704:	strb	w0, [sp, #21]
  403708:	ldrb	w0, [x2, #4]
  40370c:	strb	w0, [sp, #22]
  403710:	ldrb	w0, [x2, #7]
  403714:	strb	w0, [sp, #23]
  403718:	cbz	w4, 403784 <ferror@plt+0x1dc4>
  40371c:	ldrb	w2, [x2, #8]
  403720:	ldrb	w0, [x1, #11]
  403724:	lsr	w4, w0, #6
  403728:	orr	w4, w4, w2, lsl #2
  40372c:	strb	w4, [sp, #24]
  403730:	ldrb	w4, [x1, #10]
  403734:	lsr	w5, w4, #6
  403738:	orr	w0, w5, w0, lsl #2
  40373c:	strb	w0, [sp, #25]
  403740:	ldrb	w0, [x1, #9]
  403744:	lsr	w1, w0, #6
  403748:	orr	w4, w1, w4, lsl #2
  40374c:	strb	w4, [sp, #26]
  403750:	lsr	w2, w2, #6
  403754:	orr	w0, w2, w0, lsl #2
  403758:	strb	w0, [sp, #27]
  40375c:	ldr	x0, [sp, #16]
  403760:	str	x0, [x3]
  403764:	ldr	w0, [sp, #24]
  403768:	str	w0, [x3, #8]
  40376c:	ldp	x29, x30, [sp], #32
  403770:	ret
  403774:	mov	x2, #0xc                   	// #12
  403778:	mov	x0, x3
  40377c:	bl	4015e0 <memmove@plt>
  403780:	b	40376c <ferror@plt+0x1dac>
  403784:	ldrb	w2, [x2, #8]
  403788:	ldrb	w0, [x1, #11]
  40378c:	lsl	w4, w0, #6
  403790:	orr	w4, w4, w2, lsr #2
  403794:	strb	w4, [sp, #24]
  403798:	ldrb	w4, [x1, #10]
  40379c:	lsl	w5, w4, #6
  4037a0:	orr	w0, w5, w0, lsr #2
  4037a4:	strb	w0, [sp, #25]
  4037a8:	ldrb	w0, [x1, #9]
  4037ac:	lsl	w1, w0, #6
  4037b0:	orr	w4, w1, w4, lsr #2
  4037b4:	strb	w4, [sp, #26]
  4037b8:	lsl	w2, w2, #6
  4037bc:	orr	w0, w2, w0, lsr #2
  4037c0:	strb	w0, [sp, #27]
  4037c4:	b	40375c <ferror@plt+0x1d9c>
  4037c8:	rev	w2, w1
  4037cc:	cmp	w0, #0x0
  4037d0:	csel	w0, w2, w1, ne  // ne = any
  4037d4:	ret
  4037d8:	cbz	w0, 40383c <ferror@plt+0x1e7c>
  4037dc:	ldr	w0, [x1]
  4037e0:	rev	w0, w0
  4037e4:	str	w0, [x1]
  4037e8:	ldr	w0, [x1, #4]
  4037ec:	rev	w0, w0
  4037f0:	str	w0, [x1, #4]
  4037f4:	ldr	w0, [x1, #8]
  4037f8:	rev	w0, w0
  4037fc:	str	w0, [x1, #8]
  403800:	ldr	w0, [x1, #12]
  403804:	rev	w0, w0
  403808:	str	w0, [x1, #12]
  40380c:	ldr	w0, [x1, #32]
  403810:	rev	w0, w0
  403814:	str	w0, [x1, #32]
  403818:	ldr	w0, [x1, #36]
  40381c:	rev	w0, w0
  403820:	str	w0, [x1, #36]
  403824:	ldr	w0, [x1, #40]
  403828:	rev	w0, w0
  40382c:	str	w0, [x1, #40]
  403830:	ldr	w0, [x1, #44]
  403834:	rev	w0, w0
  403838:	str	w0, [x1, #44]
  40383c:	ret
  403840:	stp	x29, x30, [sp, #-16]!
  403844:	mov	x29, sp
  403848:	mov	x3, x2
  40384c:	mov	x2, x1
  403850:	mov	w1, #0x0                   	// #0
  403854:	bl	4036c0 <ferror@plt+0x1d00>
  403858:	ldp	x29, x30, [sp], #16
  40385c:	ret
  403860:	stp	x29, x30, [sp, #-16]!
  403864:	mov	x29, sp
  403868:	mov	x3, x2
  40386c:	mov	x2, x1
  403870:	mov	w1, w0
  403874:	mov	w0, #0x0                   	// #0
  403878:	bl	4036c0 <ferror@plt+0x1d00>
  40387c:	ldp	x29, x30, [sp], #16
  403880:	ret
  403884:	mov	w1, #0x2301                	// #8961
  403888:	movk	w1, #0x6745, lsl #16
  40388c:	str	w1, [x0]
  403890:	mov	w1, #0xab89                	// #43913
  403894:	movk	w1, #0xefcd, lsl #16
  403898:	str	w1, [x0, #4]
  40389c:	mov	w1, #0xdcfe                	// #56574
  4038a0:	movk	w1, #0x98ba, lsl #16
  4038a4:	str	w1, [x0, #8]
  4038a8:	mov	w1, #0x5476                	// #21622
  4038ac:	movk	w1, #0x1032, lsl #16
  4038b0:	str	w1, [x0, #12]
  4038b4:	str	wzr, [x0, #16]
  4038b8:	str	wzr, [x0, #20]
  4038bc:	ret
  4038c0:	stp	x29, x30, [sp, #-80]!
  4038c4:	mov	x29, sp
  4038c8:	stp	x19, x20, [sp, #16]
  4038cc:	stp	x21, x22, [sp, #32]
  4038d0:	stp	x23, x24, [sp, #48]
  4038d4:	str	x25, [sp, #64]
  4038d8:	ldr	w11, [x0]
  4038dc:	ldr	w10, [x0, #4]
  4038e0:	ldr	w8, [x0, #8]
  4038e4:	ldr	w9, [x0, #12]
  4038e8:	eor	w2, w8, w9
  4038ec:	and	w2, w2, w10
  4038f0:	eor	w2, w2, w9
  4038f4:	add	w3, w2, w11
  4038f8:	ldr	w20, [x1]
  4038fc:	mov	w2, #0xa478                	// #42104
  403900:	movk	w2, #0xd76a, lsl #16
  403904:	add	w2, w20, w2
  403908:	add	w2, w2, w3
  40390c:	ror	w2, w2, #25
  403910:	add	w2, w10, w2
  403914:	eor	w5, w10, w8
  403918:	and	w5, w5, w2
  40391c:	eor	w5, w5, w8
  403920:	add	w3, w5, w9
  403924:	ldr	w17, [x1, #4]
  403928:	mov	w5, #0xb756                	// #46934
  40392c:	movk	w5, #0xe8c7, lsl #16
  403930:	add	w5, w17, w5
  403934:	add	w5, w5, w3
  403938:	ror	w5, w5, #20
  40393c:	add	w5, w2, w5
  403940:	eor	w12, w10, w2
  403944:	and	w12, w12, w5
  403948:	eor	w12, w12, w10
  40394c:	add	w3, w12, w8
  403950:	ldr	w14, [x1, #8]
  403954:	mov	w12, #0x70db                	// #28891
  403958:	movk	w12, #0x2420, lsl #16
  40395c:	add	w12, w14, w12
  403960:	add	w12, w12, w3
  403964:	ror	w12, w12, #15
  403968:	add	w12, w5, w12
  40396c:	eor	w7, w2, w5
  403970:	and	w7, w7, w12
  403974:	eor	w7, w7, w2
  403978:	add	w3, w7, w10
  40397c:	ldr	w22, [x1, #12]
  403980:	mov	w7, #0xceee                	// #52974
  403984:	movk	w7, #0xc1bd, lsl #16
  403988:	add	w7, w22, w7
  40398c:	add	w7, w7, w3
  403990:	ror	w7, w7, #10
  403994:	add	w7, w12, w7
  403998:	eor	w3, w5, w12
  40399c:	and	w3, w3, w7
  4039a0:	eor	w3, w3, w5
  4039a4:	add	w4, w3, w2
  4039a8:	ldr	w2, [x1, #16]
  4039ac:	mov	w3, #0xfaf                 	// #4015
  4039b0:	movk	w3, #0xf57c, lsl #16
  4039b4:	add	w3, w2, w3
  4039b8:	add	w3, w3, w4
  4039bc:	ror	w3, w3, #25
  4039c0:	add	w3, w7, w3
  4039c4:	eor	w6, w12, w7
  4039c8:	and	w6, w6, w3
  4039cc:	eor	w6, w6, w12
  4039d0:	add	w4, w6, w5
  4039d4:	ldr	w5, [x1, #20]
  4039d8:	mov	w6, #0xc62a                	// #50730
  4039dc:	movk	w6, #0x4787, lsl #16
  4039e0:	add	w6, w5, w6
  4039e4:	add	w6, w6, w4
  4039e8:	ror	w6, w6, #20
  4039ec:	add	w6, w3, w6
  4039f0:	eor	w16, w7, w3
  4039f4:	and	w16, w16, w6
  4039f8:	eor	w16, w16, w7
  4039fc:	add	w12, w16, w12
  403a00:	ldr	w13, [x1, #24]
  403a04:	mov	w16, #0x4613                	// #17939
  403a08:	movk	w16, #0xa830, lsl #16
  403a0c:	add	w16, w13, w16
  403a10:	add	w16, w16, w12
  403a14:	ror	w16, w16, #15
  403a18:	add	w16, w6, w16
  403a1c:	eor	w4, w3, w6
  403a20:	and	w4, w4, w16
  403a24:	eor	w4, w4, w3
  403a28:	add	w4, w4, w7
  403a2c:	ldr	w19, [x1, #28]
  403a30:	mov	w7, #0x9501                	// #38145
  403a34:	movk	w7, #0xfd46, lsl #16
  403a38:	add	w7, w19, w7
  403a3c:	add	w7, w7, w4
  403a40:	ror	w7, w7, #10
  403a44:	add	w7, w16, w7
  403a48:	eor	w4, w6, w16
  403a4c:	and	w4, w4, w7
  403a50:	eor	w4, w4, w6
  403a54:	add	w12, w4, w3
  403a58:	ldr	w3, [x1, #32]
  403a5c:	mov	w4, #0x98d8                	// #39128
  403a60:	movk	w4, #0x6980, lsl #16
  403a64:	add	w4, w3, w4
  403a68:	add	w4, w4, w12
  403a6c:	ror	w4, w4, #25
  403a70:	add	w4, w7, w4
  403a74:	eor	w15, w16, w7
  403a78:	and	w15, w15, w4
  403a7c:	eor	w15, w15, w16
  403a80:	add	w15, w15, w6
  403a84:	ldr	w12, [x1, #36]
  403a88:	mov	w6, #0xf7af                	// #63407
  403a8c:	movk	w6, #0x8b44, lsl #16
  403a90:	add	w6, w12, w6
  403a94:	add	w6, w6, w15
  403a98:	ror	w6, w6, #20
  403a9c:	add	w6, w4, w6
  403aa0:	eor	w21, w7, w4
  403aa4:	and	w21, w21, w6
  403aa8:	eor	w21, w21, w7
  403aac:	add	w16, w21, w16
  403ab0:	ldr	w18, [x1, #40]
  403ab4:	sub	w21, w18, #0xa, lsl #12
  403ab8:	sub	w21, w21, #0x44f
  403abc:	add	w16, w21, w16
  403ac0:	ror	w21, w16, #15
  403ac4:	add	w21, w6, w21
  403ac8:	eor	w15, w4, w6
  403acc:	and	w15, w15, w21
  403ad0:	eor	w15, w15, w4
  403ad4:	add	w7, w15, w7
  403ad8:	ldr	w16, [x1, #44]
  403adc:	mov	w15, #0xd7be                	// #55230
  403ae0:	movk	w15, #0x895c, lsl #16
  403ae4:	add	w15, w16, w15
  403ae8:	add	w15, w15, w7
  403aec:	ror	w15, w15, #10
  403af0:	add	w15, w21, w15
  403af4:	eor	w23, w6, w21
  403af8:	and	w23, w23, w15
  403afc:	eor	w23, w23, w6
  403b00:	add	w7, w23, w4
  403b04:	ldr	w4, [x1, #48]
  403b08:	mov	w23, #0x1122                	// #4386
  403b0c:	movk	w23, #0x6b90, lsl #16
  403b10:	add	w23, w4, w23
  403b14:	add	w23, w23, w7
  403b18:	ror	w23, w23, #25
  403b1c:	add	w23, w15, w23
  403b20:	eor	w24, w21, w15
  403b24:	and	w24, w24, w23
  403b28:	eor	w24, w24, w21
  403b2c:	add	w6, w24, w6
  403b30:	ldr	w7, [x1, #52]
  403b34:	mov	w24, #0x7193                	// #29075
  403b38:	movk	w24, #0xfd98, lsl #16
  403b3c:	add	w24, w7, w24
  403b40:	add	w24, w24, w6
  403b44:	ror	w24, w24, #20
  403b48:	add	w24, w23, w24
  403b4c:	eor	w25, w15, w23
  403b50:	and	w25, w25, w24
  403b54:	eor	w25, w25, w15
  403b58:	add	w25, w25, w21
  403b5c:	ldr	w6, [x1, #56]
  403b60:	mov	w21, #0x438e                	// #17294
  403b64:	movk	w21, #0xa679, lsl #16
  403b68:	add	w21, w6, w21
  403b6c:	add	w21, w21, w25
  403b70:	ror	w21, w21, #15
  403b74:	add	w21, w24, w21
  403b78:	eor	w25, w23, w24
  403b7c:	and	w25, w25, w21
  403b80:	eor	w25, w25, w23
  403b84:	add	w25, w25, w15
  403b88:	ldr	w15, [x1, #60]
  403b8c:	mov	w1, #0x821                 	// #2081
  403b90:	movk	w1, #0x49b4, lsl #16
  403b94:	add	w1, w15, w1
  403b98:	add	w1, w1, w25
  403b9c:	ror	w1, w1, #10
  403ba0:	add	w1, w21, w1
  403ba4:	eor	w30, w21, w1
  403ba8:	and	w30, w30, w24
  403bac:	eor	w30, w30, w21
  403bb0:	add	w23, w30, w23
  403bb4:	mov	w30, #0x2562                	// #9570
  403bb8:	movk	w30, #0xf61e, lsl #16
  403bbc:	add	w30, w17, w30
  403bc0:	add	w30, w30, w23
  403bc4:	ror	w30, w30, #27
  403bc8:	add	w30, w1, w30
  403bcc:	eor	w23, w1, w30
  403bd0:	and	w23, w23, w21
  403bd4:	eor	w23, w23, w1
  403bd8:	add	w24, w23, w24
  403bdc:	mov	w23, #0xb340                	// #45888
  403be0:	movk	w23, #0xc040, lsl #16
  403be4:	add	w23, w13, w23
  403be8:	add	w23, w23, w24
  403bec:	ror	w23, w23, #23
  403bf0:	add	w23, w30, w23
  403bf4:	eor	w24, w30, w23
  403bf8:	and	w24, w24, w1
  403bfc:	eor	w24, w24, w30
  403c00:	add	w24, w24, w21
  403c04:	mov	w21, #0x5a51                	// #23121
  403c08:	movk	w21, #0x265e, lsl #16
  403c0c:	add	w21, w16, w21
  403c10:	add	w21, w21, w24
  403c14:	ror	w21, w21, #18
  403c18:	add	w21, w23, w21
  403c1c:	eor	w24, w23, w21
  403c20:	and	w24, w24, w30
  403c24:	eor	w24, w24, w23
  403c28:	add	w24, w24, w1
  403c2c:	mov	w1, #0xc7aa                	// #51114
  403c30:	movk	w1, #0xe9b6, lsl #16
  403c34:	add	w1, w20, w1
  403c38:	add	w1, w1, w24
  403c3c:	ror	w1, w1, #12
  403c40:	add	w1, w21, w1
  403c44:	eor	w24, w21, w1
  403c48:	and	w24, w24, w23
  403c4c:	eor	w24, w24, w21
  403c50:	add	w24, w24, w30
  403c54:	mov	w30, #0x105d                	// #4189
  403c58:	movk	w30, #0xd62f, lsl #16
  403c5c:	add	w30, w5, w30
  403c60:	add	w30, w30, w24
  403c64:	ror	w30, w30, #27
  403c68:	add	w30, w1, w30
  403c6c:	eor	w24, w1, w30
  403c70:	and	w24, w24, w21
  403c74:	eor	w24, w24, w1
  403c78:	add	w24, w24, w23
  403c7c:	mov	w23, #0x1453                	// #5203
  403c80:	movk	w23, #0x244, lsl #16
  403c84:	add	w23, w18, w23
  403c88:	add	w23, w23, w24
  403c8c:	ror	w23, w23, #23
  403c90:	add	w23, w30, w23
  403c94:	eor	w24, w30, w23
  403c98:	and	w24, w24, w1
  403c9c:	eor	w24, w24, w30
  403ca0:	add	w24, w24, w21
  403ca4:	mov	w21, #0xe681                	// #59009
  403ca8:	movk	w21, #0xd8a1, lsl #16
  403cac:	add	w21, w15, w21
  403cb0:	add	w21, w21, w24
  403cb4:	ror	w21, w21, #18
  403cb8:	add	w21, w23, w21
  403cbc:	eor	w24, w23, w21
  403cc0:	and	w24, w24, w30
  403cc4:	eor	w24, w24, w23
  403cc8:	add	w24, w24, w1
  403ccc:	mov	w1, #0xfbc8                	// #64456
  403cd0:	movk	w1, #0xe7d3, lsl #16
  403cd4:	add	w1, w2, w1
  403cd8:	add	w1, w1, w24
  403cdc:	ror	w1, w1, #12
  403ce0:	add	w1, w21, w1
  403ce4:	eor	w24, w21, w1
  403ce8:	and	w24, w24, w23
  403cec:	eor	w24, w24, w21
  403cf0:	add	w24, w24, w30
  403cf4:	mov	w30, #0xcde6                	// #52710
  403cf8:	movk	w30, #0x21e1, lsl #16
  403cfc:	add	w30, w12, w30
  403d00:	add	w30, w30, w24
  403d04:	ror	w30, w30, #27
  403d08:	add	w30, w1, w30
  403d0c:	eor	w24, w1, w30
  403d10:	and	w24, w24, w21
  403d14:	eor	w24, w24, w1
  403d18:	add	w24, w24, w23
  403d1c:	mov	w23, #0x7d6                 	// #2006
  403d20:	movk	w23, #0xc337, lsl #16
  403d24:	add	w23, w6, w23
  403d28:	add	w23, w23, w24
  403d2c:	ror	w23, w23, #23
  403d30:	add	w23, w30, w23
  403d34:	eor	w24, w30, w23
  403d38:	and	w24, w24, w1
  403d3c:	eor	w24, w24, w30
  403d40:	add	w24, w24, w21
  403d44:	mov	w21, #0xd87                 	// #3463
  403d48:	movk	w21, #0xf4d5, lsl #16
  403d4c:	add	w21, w22, w21
  403d50:	add	w21, w21, w24
  403d54:	ror	w21, w21, #18
  403d58:	add	w21, w23, w21
  403d5c:	eor	w24, w23, w21
  403d60:	and	w24, w24, w30
  403d64:	eor	w24, w24, w23
  403d68:	add	w24, w24, w1
  403d6c:	mov	w1, #0x14ed                	// #5357
  403d70:	movk	w1, #0x455a, lsl #16
  403d74:	add	w1, w3, w1
  403d78:	add	w1, w1, w24
  403d7c:	ror	w1, w1, #12
  403d80:	add	w1, w21, w1
  403d84:	eor	w24, w21, w1
  403d88:	and	w24, w24, w23
  403d8c:	eor	w24, w24, w21
  403d90:	add	w24, w24, w30
  403d94:	mov	w30, #0xe905                	// #59653
  403d98:	movk	w30, #0xa9e3, lsl #16
  403d9c:	add	w30, w7, w30
  403da0:	add	w30, w30, w24
  403da4:	ror	w30, w30, #27
  403da8:	add	w30, w1, w30
  403dac:	eor	w24, w1, w30
  403db0:	and	w24, w24, w21
  403db4:	eor	w24, w24, w1
  403db8:	add	w24, w24, w23
  403dbc:	mov	w23, #0xa3f8                	// #41976
  403dc0:	movk	w23, #0xfcef, lsl #16
  403dc4:	add	w23, w14, w23
  403dc8:	add	w23, w23, w24
  403dcc:	ror	w23, w23, #23
  403dd0:	add	w23, w30, w23
  403dd4:	eor	w24, w30, w23
  403dd8:	and	w24, w24, w1
  403ddc:	eor	w24, w24, w30
  403de0:	add	w21, w24, w21
  403de4:	mov	w24, #0x2d9                 	// #729
  403de8:	movk	w24, #0x676f, lsl #16
  403dec:	add	w24, w19, w24
  403df0:	add	w24, w24, w21
  403df4:	ror	w24, w24, #18
  403df8:	add	w24, w23, w24
  403dfc:	eor	w25, w23, w24
  403e00:	and	w21, w25, w30
  403e04:	eor	w21, w21, w23
  403e08:	add	w1, w21, w1
  403e0c:	mov	w21, #0x4c8a                	// #19594
  403e10:	movk	w21, #0x8d2a, lsl #16
  403e14:	add	w21, w4, w21
  403e18:	add	w21, w21, w1
  403e1c:	ror	w21, w21, #12
  403e20:	add	w21, w24, w21
  403e24:	eor	w25, w25, w21
  403e28:	add	w30, w25, w30
  403e2c:	sub	w25, w5, #0x5c, lsl #12
  403e30:	sub	w25, w25, #0x6be
  403e34:	add	w30, w25, w30
  403e38:	ror	w30, w30, #28
  403e3c:	add	w30, w21, w30
  403e40:	eor	w1, w24, w21
  403e44:	eor	w1, w1, w30
  403e48:	add	w23, w1, w23
  403e4c:	mov	w1, #0xf681                	// #63105
  403e50:	movk	w1, #0x8771, lsl #16
  403e54:	add	w1, w3, w1
  403e58:	add	w1, w1, w23
  403e5c:	ror	w1, w1, #21
  403e60:	add	w1, w30, w1
  403e64:	eor	w23, w21, w30
  403e68:	eor	w23, w23, w1
  403e6c:	add	w24, w23, w24
  403e70:	mov	w23, #0x6122                	// #24866
  403e74:	movk	w23, #0x6d9d, lsl #16
  403e78:	add	w23, w16, w23
  403e7c:	add	w23, w23, w24
  403e80:	ror	w23, w23, #16
  403e84:	add	w23, w1, w23
  403e88:	eor	w24, w30, w1
  403e8c:	eor	w24, w24, w23
  403e90:	add	w24, w24, w21
  403e94:	mov	w21, #0x380c                	// #14348
  403e98:	movk	w21, #0xfde5, lsl #16
  403e9c:	add	w21, w6, w21
  403ea0:	add	w21, w21, w24
  403ea4:	ror	w21, w21, #9
  403ea8:	add	w21, w23, w21
  403eac:	eor	w24, w1, w23
  403eb0:	eor	w24, w24, w21
  403eb4:	add	w24, w24, w30
  403eb8:	mov	w30, #0xea44                	// #59972
  403ebc:	movk	w30, #0xa4be, lsl #16
  403ec0:	add	w30, w17, w30
  403ec4:	add	w30, w30, w24
  403ec8:	ror	w30, w30, #28
  403ecc:	add	w30, w21, w30
  403ed0:	eor	w24, w23, w21
  403ed4:	eor	w24, w24, w30
  403ed8:	add	w24, w24, w1
  403edc:	mov	w1, #0xcfa9                	// #53161
  403ee0:	movk	w1, #0x4bde, lsl #16
  403ee4:	add	w1, w2, w1
  403ee8:	add	w1, w1, w24
  403eec:	ror	w1, w1, #21
  403ef0:	add	w1, w30, w1
  403ef4:	eor	w24, w21, w30
  403ef8:	eor	w24, w24, w1
  403efc:	add	w24, w24, w23
  403f00:	mov	w23, #0x4b60                	// #19296
  403f04:	movk	w23, #0xf6bb, lsl #16
  403f08:	add	w23, w19, w23
  403f0c:	add	w23, w23, w24
  403f10:	ror	w23, w23, #16
  403f14:	add	w23, w1, w23
  403f18:	eor	w24, w30, w1
  403f1c:	eor	w24, w24, w23
  403f20:	add	w24, w24, w21
  403f24:	mov	w21, #0xbc70                	// #48240
  403f28:	movk	w21, #0xbebf, lsl #16
  403f2c:	add	w21, w18, w21
  403f30:	add	w21, w21, w24
  403f34:	ror	w21, w21, #9
  403f38:	add	w21, w23, w21
  403f3c:	eor	w24, w1, w23
  403f40:	eor	w24, w24, w21
  403f44:	add	w24, w24, w30
  403f48:	mov	w30, #0x7ec6                	// #32454
  403f4c:	movk	w30, #0x289b, lsl #16
  403f50:	add	w30, w7, w30
  403f54:	add	w30, w30, w24
  403f58:	ror	w30, w30, #28
  403f5c:	add	w30, w21, w30
  403f60:	eor	w24, w23, w21
  403f64:	eor	w24, w24, w30
  403f68:	add	w24, w24, w1
  403f6c:	mov	w1, #0x27fa                	// #10234
  403f70:	movk	w1, #0xeaa1, lsl #16
  403f74:	add	w1, w20, w1
  403f78:	add	w1, w1, w24
  403f7c:	ror	w1, w1, #21
  403f80:	add	w1, w30, w1
  403f84:	eor	w24, w21, w30
  403f88:	eor	w24, w24, w1
  403f8c:	add	w24, w24, w23
  403f90:	mov	w23, #0x3085                	// #12421
  403f94:	movk	w23, #0xd4ef, lsl #16
  403f98:	add	w23, w22, w23
  403f9c:	add	w23, w23, w24
  403fa0:	ror	w23, w23, #16
  403fa4:	add	w23, w1, w23
  403fa8:	eor	w24, w30, w1
  403fac:	eor	w24, w24, w23
  403fb0:	add	w24, w24, w21
  403fb4:	mov	w21, #0x1d05                	// #7429
  403fb8:	movk	w21, #0x488, lsl #16
  403fbc:	add	w21, w13, w21
  403fc0:	add	w21, w21, w24
  403fc4:	ror	w21, w21, #9
  403fc8:	add	w21, w23, w21
  403fcc:	eor	w24, w1, w23
  403fd0:	eor	w24, w24, w21
  403fd4:	add	w24, w24, w30
  403fd8:	mov	w30, #0xd039                	// #53305
  403fdc:	movk	w30, #0xd9d4, lsl #16
  403fe0:	add	w30, w12, w30
  403fe4:	add	w30, w30, w24
  403fe8:	ror	w30, w30, #28
  403fec:	add	w30, w21, w30
  403ff0:	eor	w24, w23, w21
  403ff4:	eor	w24, w24, w30
  403ff8:	add	w24, w24, w1
  403ffc:	mov	w1, #0x99e5                	// #39397
  404000:	movk	w1, #0xe6db, lsl #16
  404004:	add	w1, w4, w1
  404008:	add	w1, w1, w24
  40400c:	ror	w1, w1, #21
  404010:	add	w1, w30, w1
  404014:	eor	w24, w21, w30
  404018:	eor	w24, w24, w1
  40401c:	add	w24, w24, w23
  404020:	mov	w23, #0x7cf8                	// #31992
  404024:	movk	w23, #0x1fa2, lsl #16
  404028:	add	w23, w15, w23
  40402c:	add	w23, w23, w24
  404030:	ror	w23, w23, #16
  404034:	add	w23, w1, w23
  404038:	eor	w24, w30, w1
  40403c:	eor	w24, w24, w23
  404040:	add	w24, w24, w21
  404044:	mov	w21, #0x5665                	// #22117
  404048:	movk	w21, #0xc4ac, lsl #16
  40404c:	add	w21, w14, w21
  404050:	add	w21, w21, w24
  404054:	ror	w21, w21, #9
  404058:	add	w21, w23, w21
  40405c:	orn	w24, w21, w1
  404060:	eor	w24, w24, w23
  404064:	add	w24, w24, w30
  404068:	mov	w30, #0x2244                	// #8772
  40406c:	movk	w30, #0xf429, lsl #16
  404070:	add	w30, w20, w30
  404074:	add	w30, w30, w24
  404078:	ror	w30, w30, #26
  40407c:	add	w30, w21, w30
  404080:	orn	w20, w30, w23
  404084:	eor	w20, w20, w21
  404088:	add	w20, w20, w1
  40408c:	mov	w1, #0xff97                	// #65431
  404090:	movk	w1, #0x432a, lsl #16
  404094:	add	w1, w19, w1
  404098:	add	w1, w1, w20
  40409c:	ror	w1, w1, #22
  4040a0:	add	w1, w30, w1
  4040a4:	orn	w20, w1, w21
  4040a8:	eor	w20, w20, w30
  4040ac:	add	w23, w20, w23
  4040b0:	mov	w20, #0x23a7                	// #9127
  4040b4:	movk	w20, #0xab94, lsl #16
  4040b8:	add	w20, w6, w20
  4040bc:	add	w20, w20, w23
  4040c0:	ror	w20, w20, #17
  4040c4:	add	w20, w1, w20
  4040c8:	orn	w19, w20, w30
  4040cc:	eor	w19, w19, w1
  4040d0:	add	w21, w19, w21
  4040d4:	mov	w19, #0xa039                	// #41017
  4040d8:	movk	w19, #0xfc93, lsl #16
  4040dc:	add	w19, w5, w19
  4040e0:	add	w19, w19, w21
  4040e4:	ror	w19, w19, #11
  4040e8:	add	w19, w20, w19
  4040ec:	orn	w5, w19, w1
  4040f0:	eor	w5, w5, w20
  4040f4:	add	w5, w5, w30
  4040f8:	mov	w30, #0x59c3                	// #22979
  4040fc:	movk	w30, #0x655b, lsl #16
  404100:	add	w30, w4, w30
  404104:	add	w30, w30, w5
  404108:	ror	w30, w30, #26
  40410c:	add	w30, w19, w30
  404110:	orn	w4, w30, w20
  404114:	eor	w4, w4, w19
  404118:	add	w4, w4, w1
  40411c:	mov	w1, #0xcc92                	// #52370
  404120:	movk	w1, #0x8f0c, lsl #16
  404124:	add	w1, w22, w1
  404128:	add	w1, w1, w4
  40412c:	ror	w1, w1, #22
  404130:	add	w1, w30, w1
  404134:	orn	w6, w1, w19
  404138:	eor	w6, w6, w30
  40413c:	add	w20, w6, w20
  404140:	sub	w6, w18, #0x100, lsl #12
  404144:	sub	w6, w6, #0xb83
  404148:	add	w6, w6, w20
  40414c:	ror	w6, w6, #17
  404150:	add	w6, w1, w6
  404154:	orn	w5, w6, w30
  404158:	eor	w5, w5, w1
  40415c:	add	w19, w5, w19
  404160:	mov	w5, #0x5dd1                	// #24017
  404164:	movk	w5, #0x8584, lsl #16
  404168:	add	w5, w17, w5
  40416c:	add	w5, w5, w19
  404170:	ror	w5, w5, #11
  404174:	add	w5, w6, w5
  404178:	orn	w4, w5, w1
  40417c:	eor	w4, w4, w6
  404180:	add	w30, w4, w30
  404184:	mov	w4, #0x7e4f                	// #32335
  404188:	movk	w4, #0x6fa8, lsl #16
  40418c:	add	w4, w3, w4
  404190:	add	w4, w4, w30
  404194:	ror	w4, w4, #26
  404198:	add	w4, w5, w4
  40419c:	orn	w3, w4, w6
  4041a0:	eor	w3, w3, w5
  4041a4:	add	w1, w3, w1
  4041a8:	mov	w3, #0xe6e0                	// #59104
  4041ac:	movk	w3, #0xfe2c, lsl #16
  4041b0:	add	w15, w15, w3
  4041b4:	add	w15, w15, w1
  4041b8:	ror	w15, w15, #22
  4041bc:	add	w3, w4, w15
  4041c0:	orn	w1, w3, w5
  4041c4:	eor	w1, w1, w4
  4041c8:	add	w1, w1, w6
  4041cc:	mov	w6, #0x4314                	// #17172
  4041d0:	movk	w6, #0xa301, lsl #16
  4041d4:	add	w6, w13, w6
  4041d8:	add	w6, w6, w1
  4041dc:	ror	w6, w6, #17
  4041e0:	add	w6, w3, w6
  4041e4:	orn	w1, w6, w4
  4041e8:	eor	w1, w1, w3
  4041ec:	add	w1, w1, w5
  4041f0:	mov	w5, #0x11a1                	// #4513
  4041f4:	movk	w5, #0x4e08, lsl #16
  4041f8:	add	w5, w7, w5
  4041fc:	add	w5, w5, w1
  404200:	ror	w5, w5, #11
  404204:	add	w5, w6, w5
  404208:	orn	w7, w5, w3
  40420c:	eor	w7, w7, w6
  404210:	add	w4, w7, w4
  404214:	mov	w7, #0x7e82                	// #32386
  404218:	movk	w7, #0xf753, lsl #16
  40421c:	add	w7, w2, w7
  404220:	add	w7, w7, w4
  404224:	ror	w7, w7, #26
  404228:	add	w1, w5, w7
  40422c:	orn	w2, w1, w6
  404230:	eor	w2, w2, w5
  404234:	add	w2, w2, w3
  404238:	mov	w3, #0xf235                	// #62005
  40423c:	movk	w3, #0xbd3a, lsl #16
  404240:	add	w3, w16, w3
  404244:	add	w3, w3, w2
  404248:	ror	w3, w3, #22
  40424c:	add	w3, w1, w3
  404250:	orn	w2, w3, w5
  404254:	eor	w2, w2, w1
  404258:	add	w6, w2, w6
  40425c:	mov	w2, #0xd2bb                	// #53947
  404260:	movk	w2, #0x2ad7, lsl #16
  404264:	add	w2, w14, w2
  404268:	add	w2, w2, w6
  40426c:	ror	w2, w2, #17
  404270:	add	w2, w3, w2
  404274:	orn	w4, w2, w1
  404278:	eor	w4, w4, w3
  40427c:	add	w5, w4, w5
  404280:	mov	w4, #0xd391                	// #54161
  404284:	movk	w4, #0xeb86, lsl #16
  404288:	add	w4, w12, w4
  40428c:	add	w4, w4, w5
  404290:	add	w1, w11, w1
  404294:	str	w1, [x0]
  404298:	ror	w1, w4, #11
  40429c:	add	w10, w10, w2
  4042a0:	add	w1, w1, w10
  4042a4:	str	w1, [x0, #4]
  4042a8:	add	w2, w8, w2
  4042ac:	str	w2, [x0, #8]
  4042b0:	add	w3, w9, w3
  4042b4:	str	w3, [x0, #12]
  4042b8:	ldp	x19, x20, [sp, #16]
  4042bc:	ldp	x21, x22, [sp, #32]
  4042c0:	ldp	x23, x24, [sp, #48]
  4042c4:	ldr	x25, [sp, #64]
  4042c8:	ldp	x29, x30, [sp], #80
  4042cc:	ret
  4042d0:	stp	x29, x30, [sp, #-64]!
  4042d4:	mov	x29, sp
  4042d8:	stp	x19, x20, [sp, #16]
  4042dc:	stp	x21, x22, [sp, #32]
  4042e0:	stp	x23, x24, [sp, #48]
  4042e4:	mov	x21, x0
  4042e8:	mov	x19, x1
  4042ec:	mov	w23, w2
  4042f0:	ldr	w0, [x0, #16]
  4042f4:	add	w1, w0, w2, lsl #3
  4042f8:	str	w1, [x21, #16]
  4042fc:	cmp	w1, w0
  404300:	b.cs	404310 <ferror@plt+0x2950>  // b.hs, b.nlast
  404304:	ldr	w1, [x21, #20]
  404308:	add	w1, w1, #0x1
  40430c:	str	w1, [x21, #20]
  404310:	ldr	w1, [x21, #20]
  404314:	add	w1, w1, w23, lsr #29
  404318:	str	w1, [x21, #20]
  40431c:	ubfx	x20, x0, #3, #6
  404320:	cbz	w20, 404368 <ferror@plt+0x29a8>
  404324:	add	x24, x21, #0x18
  404328:	mov	w0, w20
  40432c:	add	x0, x24, x0
  404330:	mov	w1, #0x40                  	// #64
  404334:	sub	w1, w1, w20
  404338:	cmp	w23, w1
  40433c:	b.cc	4043e4 <ferror@plt+0x2a24>  // b.lo, b.ul, b.last
  404340:	mov	w22, w1
  404344:	mov	x2, x22
  404348:	mov	x1, x19
  40434c:	bl	4015d0 <memcpy@plt>
  404350:	mov	x1, x24
  404354:	mov	x0, x21
  404358:	bl	4038c0 <ferror@plt+0x1f00>
  40435c:	add	x19, x19, x22
  404360:	sub	w23, w23, #0x40
  404364:	add	w23, w20, w23
  404368:	cmp	w23, #0x3f
  40436c:	b.ls	4043f4 <ferror@plt+0x2a34>  // b.plast
  404370:	sub	w22, w23, #0x40
  404374:	and	x22, x22, #0xffffffc0
  404378:	add	x22, x22, #0x40
  40437c:	add	x22, x19, x22
  404380:	add	x20, x21, #0x18
  404384:	ldp	x0, x1, [x19]
  404388:	stp	x0, x1, [x20]
  40438c:	ldp	x0, x1, [x19, #16]
  404390:	stp	x0, x1, [x20, #16]
  404394:	ldp	x0, x1, [x19, #32]
  404398:	stp	x0, x1, [x20, #32]
  40439c:	ldp	x0, x1, [x19, #48]
  4043a0:	stp	x0, x1, [x20, #48]
  4043a4:	mov	x1, x20
  4043a8:	mov	x0, x21
  4043ac:	bl	4038c0 <ferror@plt+0x1f00>
  4043b0:	add	x19, x19, #0x40
  4043b4:	cmp	x19, x22
  4043b8:	b.ne	404384 <ferror@plt+0x29c4>  // b.any
  4043bc:	and	w23, w23, #0x3f
  4043c0:	mov	w2, w23
  4043c4:	mov	x1, x22
  4043c8:	add	x0, x21, #0x18
  4043cc:	bl	4015d0 <memcpy@plt>
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	ldp	x23, x24, [sp, #48]
  4043dc:	ldp	x29, x30, [sp], #64
  4043e0:	ret
  4043e4:	mov	w2, w23
  4043e8:	mov	x1, x19
  4043ec:	bl	4015d0 <memcpy@plt>
  4043f0:	b	4043d0 <ferror@plt+0x2a10>
  4043f4:	mov	x22, x19
  4043f8:	b	4043c0 <ferror@plt+0x2a00>
  4043fc:	stp	x29, x30, [sp, #-48]!
  404400:	mov	x29, sp
  404404:	stp	x19, x20, [sp, #16]
  404408:	str	x21, [sp, #32]
  40440c:	mov	x21, x0
  404410:	mov	x19, x1
  404414:	ldr	w1, [x1, #16]
  404418:	ubfx	x2, x1, #3, #6
  40441c:	add	x20, x19, #0x18
  404420:	add	x1, x20, x2
  404424:	add	x0, x1, #0x1
  404428:	mov	w1, #0xffffff80            	// #-128
  40442c:	strb	w1, [x20, w2, uxtw]
  404430:	mov	w1, #0x3f                  	// #63
  404434:	sub	w1, w1, w2
  404438:	cmp	w1, #0x7
  40443c:	b.hi	4044b4 <ferror@plt+0x2af4>  // b.pmore
  404440:	mov	w2, w1
  404444:	mov	w1, #0x0                   	// #0
  404448:	bl	401760 <memset@plt>
  40444c:	mov	x1, x20
  404450:	mov	x0, x19
  404454:	bl	4038c0 <ferror@plt+0x1f00>
  404458:	stp	xzr, xzr, [x19, #24]
  40445c:	stp	xzr, xzr, [x20, #16]
  404460:	stp	xzr, xzr, [x20, #32]
  404464:	str	xzr, [x20, #48]
  404468:	ldr	w0, [x19, #16]
  40446c:	str	w0, [x19, #80]
  404470:	ldr	w0, [x19, #20]
  404474:	str	w0, [x19, #84]
  404478:	mov	x1, x20
  40447c:	mov	x0, x19
  404480:	bl	4038c0 <ferror@plt+0x1f00>
  404484:	ldp	x0, x1, [x19]
  404488:	stp	x0, x1, [x21]
  40448c:	stp	xzr, xzr, [x19]
  404490:	stp	xzr, xzr, [x19, #16]
  404494:	stp	xzr, xzr, [x19, #32]
  404498:	stp	xzr, xzr, [x19, #48]
  40449c:	stp	xzr, xzr, [x19, #64]
  4044a0:	str	xzr, [x19, #80]
  4044a4:	ldp	x19, x20, [sp, #16]
  4044a8:	ldr	x21, [sp, #32]
  4044ac:	ldp	x29, x30, [sp], #48
  4044b0:	ret
  4044b4:	mov	w1, #0x37                  	// #55
  4044b8:	sub	w2, w1, w2
  4044bc:	mov	w1, #0x0                   	// #0
  4044c0:	bl	401760 <memset@plt>
  4044c4:	b	404468 <ferror@plt+0x2aa8>
  4044c8:	str	xzr, [x1]
  4044cc:	cbnz	x0, 4044d8 <ferror@plt+0x2b18>
  4044d0:	b	404530 <ferror@plt+0x2b70>
  4044d4:	add	x0, x0, #0x1
  4044d8:	ldrsb	w2, [x0]
  4044dc:	cmp	w2, #0x2f
  4044e0:	b.ne	4044f0 <ferror@plt+0x2b30>  // b.any
  4044e4:	ldrsb	w2, [x0, #1]
  4044e8:	cmp	w2, #0x2f
  4044ec:	b.eq	4044d4 <ferror@plt+0x2b14>  // b.none
  4044f0:	ldrsb	w2, [x0]
  4044f4:	cbz	w2, 404534 <ferror@plt+0x2b74>
  4044f8:	mov	x2, #0x1                   	// #1
  4044fc:	str	x2, [x1]
  404500:	add	x3, x0, x2
  404504:	ldrsb	w2, [x0, #1]
  404508:	cmp	w2, #0x2f
  40450c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404510:	b.eq	404530 <ferror@plt+0x2b70>  // b.none
  404514:	ldr	x2, [x1]
  404518:	add	x2, x2, #0x1
  40451c:	str	x2, [x1]
  404520:	ldrsb	w2, [x3, #1]!
  404524:	cmp	w2, #0x2f
  404528:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40452c:	b.ne	404514 <ferror@plt+0x2b54>  // b.any
  404530:	ret
  404534:	mov	x0, #0x0                   	// #0
  404538:	b	404530 <ferror@plt+0x2b70>
  40453c:	stp	x29, x30, [sp, #-80]!
  404540:	mov	x29, sp
  404544:	stp	x19, x20, [sp, #16]
  404548:	stp	x21, x22, [sp, #32]
  40454c:	stp	x23, x24, [sp, #48]
  404550:	mov	x24, x1
  404554:	ldrsb	w1, [x0]
  404558:	cbz	w1, 4045d8 <ferror@plt+0x2c18>
  40455c:	str	x25, [sp, #64]
  404560:	mov	x19, #0x1                   	// #1
  404564:	mov	w21, #0x0                   	// #0
  404568:	mov	w23, #0x0                   	// #0
  40456c:	mov	w25, #0x1                   	// #1
  404570:	sub	x22, x0, #0x1
  404574:	b	40458c <ferror@plt+0x2bcc>
  404578:	mov	w21, w23
  40457c:	mov	w20, w19
  404580:	add	x19, x19, #0x1
  404584:	ldrsb	w1, [x22, x19]
  404588:	cbz	w1, 4045b8 <ferror@plt+0x2bf8>
  40458c:	sub	w20, w19, #0x1
  404590:	cbnz	w21, 404578 <ferror@plt+0x2bb8>
  404594:	cmp	w1, #0x5c
  404598:	b.eq	4045b0 <ferror@plt+0x2bf0>  // b.none
  40459c:	mov	x0, x24
  4045a0:	bl	4018e0 <strchr@plt>
  4045a4:	cbz	x0, 40457c <ferror@plt+0x2bbc>
  4045a8:	ldr	x25, [sp, #64]
  4045ac:	b	4045bc <ferror@plt+0x2bfc>
  4045b0:	mov	w21, w25
  4045b4:	b	40457c <ferror@plt+0x2bbc>
  4045b8:	ldr	x25, [sp, #64]
  4045bc:	sub	w0, w20, w21
  4045c0:	sxtw	x0, w0
  4045c4:	ldp	x19, x20, [sp, #16]
  4045c8:	ldp	x21, x22, [sp, #32]
  4045cc:	ldp	x23, x24, [sp, #48]
  4045d0:	ldp	x29, x30, [sp], #80
  4045d4:	ret
  4045d8:	mov	w20, #0x0                   	// #0
  4045dc:	mov	w21, #0x0                   	// #0
  4045e0:	b	4045bc <ferror@plt+0x2bfc>
  4045e4:	stp	x29, x30, [sp, #-64]!
  4045e8:	mov	x29, sp
  4045ec:	stp	x19, x20, [sp, #16]
  4045f0:	stp	x21, x22, [sp, #32]
  4045f4:	mov	x19, x0
  4045f8:	mov	x22, x1
  4045fc:	mov	w21, w2
  404600:	str	xzr, [sp, #56]
  404604:	bl	401970 <__errno_location@plt>
  404608:	str	wzr, [x0]
  40460c:	cbz	x19, 40461c <ferror@plt+0x2c5c>
  404610:	mov	x20, x0
  404614:	ldrsb	w0, [x19]
  404618:	cbnz	w0, 404638 <ferror@plt+0x2c78>
  40461c:	mov	x3, x19
  404620:	mov	x2, x22
  404624:	adrp	x1, 406000 <ferror@plt+0x4640>
  404628:	add	x1, x1, #0xbe0
  40462c:	adrp	x0, 418000 <ferror@plt+0x16640>
  404630:	ldr	w0, [x0, #536]
  404634:	bl	401940 <errx@plt>
  404638:	mov	w3, #0x0                   	// #0
  40463c:	mov	w2, w21
  404640:	add	x1, sp, #0x38
  404644:	mov	x0, x19
  404648:	bl	401780 <__strtoul_internal@plt>
  40464c:	ldr	w1, [x20]
  404650:	cbnz	w1, 40467c <ferror@plt+0x2cbc>
  404654:	ldr	x1, [sp, #56]
  404658:	cmp	x1, x19
  40465c:	b.eq	40461c <ferror@plt+0x2c5c>  // b.none
  404660:	cbz	x1, 40466c <ferror@plt+0x2cac>
  404664:	ldrsb	w1, [x1]
  404668:	cbnz	w1, 40461c <ferror@plt+0x2c5c>
  40466c:	ldp	x19, x20, [sp, #16]
  404670:	ldp	x21, x22, [sp, #32]
  404674:	ldp	x29, x30, [sp], #64
  404678:	ret
  40467c:	cmp	w1, #0x22
  404680:	b.ne	40461c <ferror@plt+0x2c5c>  // b.any
  404684:	mov	x3, x19
  404688:	mov	x2, x22
  40468c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404690:	add	x1, x1, #0xbe0
  404694:	adrp	x0, 418000 <ferror@plt+0x16640>
  404698:	ldr	w0, [x0, #536]
  40469c:	bl	4019a0 <err@plt>
  4046a0:	stp	x29, x30, [sp, #-32]!
  4046a4:	mov	x29, sp
  4046a8:	stp	x19, x20, [sp, #16]
  4046ac:	mov	x20, x0
  4046b0:	mov	x19, x1
  4046b4:	bl	4045e4 <ferror@plt+0x2c24>
  4046b8:	mov	x1, #0xffffffff            	// #4294967295
  4046bc:	cmp	x0, x1
  4046c0:	b.hi	4046d0 <ferror@plt+0x2d10>  // b.pmore
  4046c4:	ldp	x19, x20, [sp, #16]
  4046c8:	ldp	x29, x30, [sp], #32
  4046cc:	ret
  4046d0:	bl	401970 <__errno_location@plt>
  4046d4:	mov	w1, #0x22                  	// #34
  4046d8:	str	w1, [x0]
  4046dc:	mov	x3, x20
  4046e0:	mov	x2, x19
  4046e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4046e8:	add	x1, x1, #0xbe0
  4046ec:	adrp	x0, 418000 <ferror@plt+0x16640>
  4046f0:	ldr	w0, [x0, #536]
  4046f4:	bl	4019a0 <err@plt>
  4046f8:	stp	x29, x30, [sp, #-32]!
  4046fc:	mov	x29, sp
  404700:	stp	x19, x20, [sp, #16]
  404704:	mov	x20, x0
  404708:	mov	x19, x1
  40470c:	bl	4046a0 <ferror@plt+0x2ce0>
  404710:	mov	w1, #0xffff                	// #65535
  404714:	cmp	w0, w1
  404718:	b.hi	404728 <ferror@plt+0x2d68>  // b.pmore
  40471c:	ldp	x19, x20, [sp, #16]
  404720:	ldp	x29, x30, [sp], #32
  404724:	ret
  404728:	bl	401970 <__errno_location@plt>
  40472c:	mov	w1, #0x22                  	// #34
  404730:	str	w1, [x0]
  404734:	mov	x3, x20
  404738:	mov	x2, x19
  40473c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404740:	add	x1, x1, #0xbe0
  404744:	adrp	x0, 418000 <ferror@plt+0x16640>
  404748:	ldr	w0, [x0, #536]
  40474c:	bl	4019a0 <err@plt>
  404750:	adrp	x1, 418000 <ferror@plt+0x16640>
  404754:	str	w0, [x1, #536]
  404758:	ret
  40475c:	stp	x29, x30, [sp, #-128]!
  404760:	mov	x29, sp
  404764:	stp	x19, x20, [sp, #16]
  404768:	str	xzr, [x1]
  40476c:	cbz	x0, 404b7c <ferror@plt+0x31bc>
  404770:	stp	x21, x22, [sp, #32]
  404774:	mov	x19, x0
  404778:	mov	x21, x1
  40477c:	mov	x22, x2
  404780:	ldrsb	w0, [x0]
  404784:	cbz	w0, 404b84 <ferror@plt+0x31c4>
  404788:	stp	x23, x24, [sp, #48]
  40478c:	bl	401860 <__ctype_b_loc@plt>
  404790:	mov	x24, x0
  404794:	ldr	x4, [x0]
  404798:	mov	x1, x19
  40479c:	ldrsb	w2, [x1]
  4047a0:	and	x0, x2, #0xff
  4047a4:	ldrh	w3, [x4, x0, lsl #1]
  4047a8:	tbz	w3, #13, 4047b4 <ferror@plt+0x2df4>
  4047ac:	add	x1, x1, #0x1
  4047b0:	b	40479c <ferror@plt+0x2ddc>
  4047b4:	cmp	w2, #0x2d
  4047b8:	b.eq	404ba8 <ferror@plt+0x31e8>  // b.none
  4047bc:	stp	x25, x26, [sp, #64]
  4047c0:	bl	401970 <__errno_location@plt>
  4047c4:	mov	x25, x0
  4047c8:	str	wzr, [x0]
  4047cc:	str	xzr, [sp, #120]
  4047d0:	mov	w3, #0x0                   	// #0
  4047d4:	mov	w2, #0x0                   	// #0
  4047d8:	add	x1, sp, #0x78
  4047dc:	mov	x0, x19
  4047e0:	bl	401780 <__strtoul_internal@plt>
  4047e4:	mov	x26, x0
  4047e8:	ldr	x20, [sp, #120]
  4047ec:	cmp	x20, x19
  4047f0:	b.eq	40482c <ferror@plt+0x2e6c>  // b.none
  4047f4:	ldr	w0, [x25]
  4047f8:	cbz	w0, 404808 <ferror@plt+0x2e48>
  4047fc:	sub	x1, x26, #0x1
  404800:	cmn	x1, #0x3
  404804:	b.hi	404848 <ferror@plt+0x2e88>  // b.pmore
  404808:	cbz	x20, 404b48 <ferror@plt+0x3188>
  40480c:	ldrsb	w0, [x20]
  404810:	cbz	w0, 404b50 <ferror@plt+0x3190>
  404814:	stp	x27, x28, [sp, #80]
  404818:	mov	w19, #0x0                   	// #0
  40481c:	mov	x27, #0x0                   	// #0
  404820:	add	x0, sp, #0x78
  404824:	str	x0, [sp, #104]
  404828:	b	404934 <ferror@plt+0x2f74>
  40482c:	ldr	w0, [x25]
  404830:	mov	w20, #0xffffffea            	// #-22
  404834:	cbnz	w0, 404848 <ferror@plt+0x2e88>
  404838:	ldp	x21, x22, [sp, #32]
  40483c:	ldp	x23, x24, [sp, #48]
  404840:	ldp	x25, x26, [sp, #64]
  404844:	b	404b8c <ferror@plt+0x31cc>
  404848:	neg	w20, w0
  40484c:	b	404b58 <ferror@plt+0x3198>
  404850:	ldrsb	w0, [x20, #2]
  404854:	and	w0, w0, #0xffffffdf
  404858:	cmp	w0, #0x42
  40485c:	b.ne	404954 <ferror@plt+0x2f94>  // b.any
  404860:	ldrsb	w0, [x20, #3]
  404864:	cbnz	w0, 404954 <ferror@plt+0x2f94>
  404868:	mov	w23, #0x400                 	// #1024
  40486c:	b	404878 <ferror@plt+0x2eb8>
  404870:	cbnz	w0, 404954 <ferror@plt+0x2f94>
  404874:	mov	w23, #0x400                 	// #1024
  404878:	ldrsb	w20, [x20]
  40487c:	mov	w1, w20
  404880:	adrp	x0, 406000 <ferror@plt+0x4640>
  404884:	add	x0, x0, #0xbf0
  404888:	bl	4018e0 <strchr@plt>
  40488c:	cbz	x0, 404a30 <ferror@plt+0x3070>
  404890:	adrp	x2, 406000 <ferror@plt+0x4640>
  404894:	add	x2, x2, #0xbf0
  404898:	sub	x0, x0, x2
  40489c:	add	w2, w0, #0x1
  4048a0:	cbz	w2, 404c48 <ferror@plt+0x3288>
  4048a4:	sxtw	x3, w23
  4048a8:	umulh	x0, x26, x3
  4048ac:	cbnz	x0, 404a78 <ferror@plt+0x30b8>
  4048b0:	sub	w1, w2, #0x2
  4048b4:	mul	x26, x26, x3
  4048b8:	cmn	w1, #0x1
  4048bc:	b.eq	404a58 <ferror@plt+0x3098>  // b.none
  4048c0:	umulh	x0, x26, x3
  4048c4:	sub	w1, w1, #0x1
  4048c8:	cbz	x0, 4048b4 <ferror@plt+0x2ef4>
  4048cc:	mov	w20, #0xffffffde            	// #-34
  4048d0:	b	404a5c <ferror@plt+0x309c>
  4048d4:	ldrsb	w0, [x20]
  4048d8:	cbz	w0, 404be8 <ferror@plt+0x3228>
  4048dc:	mov	x2, x23
  4048e0:	mov	x1, x20
  4048e4:	mov	x0, x28
  4048e8:	bl	401720 <strncmp@plt>
  4048ec:	cbnz	w0, 404c00 <ferror@plt+0x3240>
  4048f0:	add	x1, x20, x23
  4048f4:	ldrsb	w0, [x20, x23]
  4048f8:	cmp	w0, #0x30
  4048fc:	b.ne	40498c <ferror@plt+0x2fcc>  // b.any
  404900:	mov	x20, x1
  404904:	add	w2, w19, #0x1
  404908:	sub	w19, w20, w1
  40490c:	add	w19, w19, w2
  404910:	ldrsb	w0, [x20, #1]!
  404914:	cmp	w0, #0x30
  404918:	b.eq	404908 <ferror@plt+0x2f48>  // b.none
  40491c:	sxtb	x0, w0
  404920:	ldr	x1, [x24]
  404924:	ldrh	w0, [x1, x0, lsl #1]
  404928:	tbnz	w0, #11, 404994 <ferror@plt+0x2fd4>
  40492c:	str	x20, [sp, #120]
  404930:	ldr	x20, [sp, #120]
  404934:	ldrsb	w0, [x20, #1]
  404938:	cmp	w0, #0x69
  40493c:	b.eq	404850 <ferror@plt+0x2e90>  // b.none
  404940:	and	w1, w0, #0xffffffdf
  404944:	cmp	w1, #0x42
  404948:	b.ne	404870 <ferror@plt+0x2eb0>  // b.any
  40494c:	ldrsb	w0, [x20, #2]
  404950:	cbz	w0, 404a28 <ferror@plt+0x3068>
  404954:	bl	4016c0 <localeconv@plt>
  404958:	cbz	x0, 404bb8 <ferror@plt+0x31f8>
  40495c:	ldr	x28, [x0]
  404960:	cbz	x28, 404bd0 <ferror@plt+0x3210>
  404964:	mov	x0, x28
  404968:	bl	401610 <strlen@plt>
  40496c:	mov	x23, x0
  404970:	cbz	x27, 4048d4 <ferror@plt+0x2f14>
  404974:	mov	w20, #0xffffffea            	// #-22
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	ldp	x25, x26, [sp, #64]
  404984:	ldp	x27, x28, [sp, #80]
  404988:	b	404b8c <ferror@plt+0x31cc>
  40498c:	mov	x20, x1
  404990:	b	40491c <ferror@plt+0x2f5c>
  404994:	str	wzr, [x25]
  404998:	str	xzr, [sp, #120]
  40499c:	mov	w3, #0x0                   	// #0
  4049a0:	mov	w2, #0x0                   	// #0
  4049a4:	ldr	x1, [sp, #104]
  4049a8:	mov	x0, x20
  4049ac:	bl	401780 <__strtoul_internal@plt>
  4049b0:	mov	x27, x0
  4049b4:	ldr	x0, [sp, #120]
  4049b8:	cmp	x0, x20
  4049bc:	b.eq	4049fc <ferror@plt+0x303c>  // b.none
  4049c0:	ldr	w1, [x25]
  4049c4:	cbz	w1, 4049d4 <ferror@plt+0x3014>
  4049c8:	sub	x2, x27, #0x1
  4049cc:	cmn	x2, #0x3
  4049d0:	b.hi	404a1c <ferror@plt+0x305c>  // b.pmore
  4049d4:	cbz	x27, 404930 <ferror@plt+0x2f70>
  4049d8:	cbz	x0, 404c18 <ferror@plt+0x3258>
  4049dc:	ldrsb	w0, [x0]
  4049e0:	cbnz	w0, 404930 <ferror@plt+0x2f70>
  4049e4:	mov	w20, #0xffffffea            	// #-22
  4049e8:	ldp	x21, x22, [sp, #32]
  4049ec:	ldp	x23, x24, [sp, #48]
  4049f0:	ldp	x25, x26, [sp, #64]
  4049f4:	ldp	x27, x28, [sp, #80]
  4049f8:	b	404b8c <ferror@plt+0x31cc>
  4049fc:	ldr	w1, [x25]
  404a00:	mov	w20, #0xffffffea            	// #-22
  404a04:	cbnz	w1, 404a1c <ferror@plt+0x305c>
  404a08:	ldp	x21, x22, [sp, #32]
  404a0c:	ldp	x23, x24, [sp, #48]
  404a10:	ldp	x25, x26, [sp, #64]
  404a14:	ldp	x27, x28, [sp, #80]
  404a18:	b	404b8c <ferror@plt+0x31cc>
  404a1c:	neg	w20, w1
  404a20:	ldp	x27, x28, [sp, #80]
  404a24:	b	404b58 <ferror@plt+0x3198>
  404a28:	mov	w23, #0x3e8                 	// #1000
  404a2c:	b	404878 <ferror@plt+0x2eb8>
  404a30:	mov	w1, w20
  404a34:	adrp	x0, 406000 <ferror@plt+0x4640>
  404a38:	add	x0, x0, #0xc00
  404a3c:	bl	4018e0 <strchr@plt>
  404a40:	cbz	x0, 404c30 <ferror@plt+0x3270>
  404a44:	adrp	x2, 406000 <ferror@plt+0x4640>
  404a48:	add	x2, x2, #0xc00
  404a4c:	sub	x0, x0, x2
  404a50:	add	w2, w0, #0x1
  404a54:	b	4048a0 <ferror@plt+0x2ee0>
  404a58:	mov	w20, #0x0                   	// #0
  404a5c:	cbz	x22, 404a64 <ferror@plt+0x30a4>
  404a60:	str	w2, [x22]
  404a64:	cmp	x27, #0x0
  404a68:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404a6c:	b.ne	404a80 <ferror@plt+0x30c0>  // b.any
  404a70:	ldp	x27, x28, [sp, #80]
  404a74:	b	404b54 <ferror@plt+0x3194>
  404a78:	mov	w20, #0xffffffde            	// #-34
  404a7c:	b	404a5c <ferror@plt+0x309c>
  404a80:	sxtw	x23, w23
  404a84:	sub	w0, w2, #0x2
  404a88:	mov	x4, #0x1                   	// #1
  404a8c:	mul	x4, x4, x23
  404a90:	cmn	w0, #0x1
  404a94:	b.eq	404aa4 <ferror@plt+0x30e4>  // b.none
  404a98:	umulh	x1, x4, x23
  404a9c:	sub	w0, w0, #0x1
  404aa0:	cbz	x1, 404a8c <ferror@plt+0x30cc>
  404aa4:	cmp	x27, #0xa
  404aa8:	b.ls	404af4 <ferror@plt+0x3134>  // b.plast
  404aac:	mov	x0, #0xa                   	// #10
  404ab0:	add	x0, x0, x0, lsl #2
  404ab4:	lsl	x1, x0, #1
  404ab8:	mov	x0, x1
  404abc:	cmp	x27, x1
  404ac0:	b.hi	404ab0 <ferror@plt+0x30f0>  // b.pmore
  404ac4:	cmp	w19, #0x0
  404ac8:	b.le	404ae4 <ferror@plt+0x3124>
  404acc:	mov	w1, #0x0                   	// #0
  404ad0:	add	x0, x0, x0, lsl #2
  404ad4:	lsl	x0, x0, #1
  404ad8:	add	w1, w1, #0x1
  404adc:	cmp	w19, w1
  404ae0:	b.ne	404ad0 <ferror@plt+0x3110>  // b.any
  404ae4:	mov	x2, #0x1                   	// #1
  404ae8:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404aec:	movk	x6, #0xcccd
  404af0:	b	404b04 <ferror@plt+0x3144>
  404af4:	mov	x0, #0xa                   	// #10
  404af8:	b	404ac4 <ferror@plt+0x3104>
  404afc:	cmp	x5, #0x9
  404b00:	b.ls	404b40 <ferror@plt+0x3180>  // b.plast
  404b04:	umulh	x3, x27, x6
  404b08:	lsr	x1, x3, #3
  404b0c:	add	x1, x1, x1, lsl #2
  404b10:	sub	x1, x27, x1, lsl #1
  404b14:	mov	x5, x27
  404b18:	lsr	x27, x3, #3
  404b1c:	mov	x3, x2
  404b20:	add	x2, x2, x2, lsl #2
  404b24:	lsl	x2, x2, #1
  404b28:	cbz	w1, 404afc <ferror@plt+0x313c>
  404b2c:	udiv	x3, x0, x3
  404b30:	udiv	x1, x3, x1
  404b34:	udiv	x1, x4, x1
  404b38:	add	x26, x26, x1
  404b3c:	b	404afc <ferror@plt+0x313c>
  404b40:	ldp	x27, x28, [sp, #80]
  404b44:	b	404b54 <ferror@plt+0x3194>
  404b48:	mov	w20, #0x0                   	// #0
  404b4c:	b	404b54 <ferror@plt+0x3194>
  404b50:	mov	w20, #0x0                   	// #0
  404b54:	str	x26, [x21]
  404b58:	tbnz	w20, #31, 404b6c <ferror@plt+0x31ac>
  404b5c:	ldp	x21, x22, [sp, #32]
  404b60:	ldp	x23, x24, [sp, #48]
  404b64:	ldp	x25, x26, [sp, #64]
  404b68:	b	404b98 <ferror@plt+0x31d8>
  404b6c:	ldp	x21, x22, [sp, #32]
  404b70:	ldp	x23, x24, [sp, #48]
  404b74:	ldp	x25, x26, [sp, #64]
  404b78:	b	404b8c <ferror@plt+0x31cc>
  404b7c:	mov	w20, #0xffffffea            	// #-22
  404b80:	b	404b8c <ferror@plt+0x31cc>
  404b84:	mov	w20, #0xffffffea            	// #-22
  404b88:	ldp	x21, x22, [sp, #32]
  404b8c:	bl	401970 <__errno_location@plt>
  404b90:	neg	w1, w20
  404b94:	str	w1, [x0]
  404b98:	mov	w0, w20
  404b9c:	ldp	x19, x20, [sp, #16]
  404ba0:	ldp	x29, x30, [sp], #128
  404ba4:	ret
  404ba8:	mov	w20, #0xffffffea            	// #-22
  404bac:	ldp	x21, x22, [sp, #32]
  404bb0:	ldp	x23, x24, [sp, #48]
  404bb4:	b	404b8c <ferror@plt+0x31cc>
  404bb8:	mov	w20, #0xffffffea            	// #-22
  404bbc:	ldp	x21, x22, [sp, #32]
  404bc0:	ldp	x23, x24, [sp, #48]
  404bc4:	ldp	x25, x26, [sp, #64]
  404bc8:	ldp	x27, x28, [sp, #80]
  404bcc:	b	404b8c <ferror@plt+0x31cc>
  404bd0:	mov	w20, #0xffffffea            	// #-22
  404bd4:	ldp	x21, x22, [sp, #32]
  404bd8:	ldp	x23, x24, [sp, #48]
  404bdc:	ldp	x25, x26, [sp, #64]
  404be0:	ldp	x27, x28, [sp, #80]
  404be4:	b	404b8c <ferror@plt+0x31cc>
  404be8:	mov	w20, #0xffffffea            	// #-22
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldp	x25, x26, [sp, #64]
  404bf8:	ldp	x27, x28, [sp, #80]
  404bfc:	b	404b8c <ferror@plt+0x31cc>
  404c00:	mov	w20, #0xffffffea            	// #-22
  404c04:	ldp	x21, x22, [sp, #32]
  404c08:	ldp	x23, x24, [sp, #48]
  404c0c:	ldp	x25, x26, [sp, #64]
  404c10:	ldp	x27, x28, [sp, #80]
  404c14:	b	404b8c <ferror@plt+0x31cc>
  404c18:	mov	w20, #0xffffffea            	// #-22
  404c1c:	ldp	x21, x22, [sp, #32]
  404c20:	ldp	x23, x24, [sp, #48]
  404c24:	ldp	x25, x26, [sp, #64]
  404c28:	ldp	x27, x28, [sp, #80]
  404c2c:	b	404b8c <ferror@plt+0x31cc>
  404c30:	mov	w20, #0xffffffea            	// #-22
  404c34:	ldp	x21, x22, [sp, #32]
  404c38:	ldp	x23, x24, [sp, #48]
  404c3c:	ldp	x25, x26, [sp, #64]
  404c40:	ldp	x27, x28, [sp, #80]
  404c44:	b	404b8c <ferror@plt+0x31cc>
  404c48:	mov	w20, w2
  404c4c:	cbnz	x22, 404a60 <ferror@plt+0x30a0>
  404c50:	ldp	x27, x28, [sp, #80]
  404c54:	b	404b54 <ferror@plt+0x3194>
  404c58:	stp	x29, x30, [sp, #-16]!
  404c5c:	mov	x29, sp
  404c60:	mov	x2, #0x0                   	// #0
  404c64:	bl	40475c <ferror@plt+0x2d9c>
  404c68:	ldp	x29, x30, [sp], #16
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-48]!
  404c74:	mov	x29, sp
  404c78:	stp	x19, x20, [sp, #16]
  404c7c:	stp	x21, x22, [sp, #32]
  404c80:	mov	x21, x0
  404c84:	mov	x22, x1
  404c88:	mov	x20, x0
  404c8c:	cbnz	x0, 404ca0 <ferror@plt+0x32e0>
  404c90:	cbnz	x1, 404cc0 <ferror@plt+0x3300>
  404c94:	mov	w0, #0x0                   	// #0
  404c98:	b	404ce0 <ferror@plt+0x3320>
  404c9c:	add	x20, x20, #0x1
  404ca0:	ldrsb	w19, [x20]
  404ca4:	cbz	w19, 404cbc <ferror@plt+0x32fc>
  404ca8:	bl	401860 <__ctype_b_loc@plt>
  404cac:	and	x19, x19, #0xff
  404cb0:	ldr	x2, [x0]
  404cb4:	ldrh	w2, [x2, x19, lsl #1]
  404cb8:	tbnz	w2, #11, 404c9c <ferror@plt+0x32dc>
  404cbc:	cbz	x22, 404cc4 <ferror@plt+0x3304>
  404cc0:	str	x20, [x22]
  404cc4:	cmp	x20, #0x0
  404cc8:	mov	w0, #0x0                   	// #0
  404ccc:	ccmp	x21, x20, #0x2, ne  // ne = any
  404cd0:	b.cs	404ce0 <ferror@plt+0x3320>  // b.hs, b.nlast
  404cd4:	ldrsb	w0, [x20]
  404cd8:	cmp	w0, #0x0
  404cdc:	cset	w0, eq  // eq = none
  404ce0:	ldp	x19, x20, [sp, #16]
  404ce4:	ldp	x21, x22, [sp, #32]
  404ce8:	ldp	x29, x30, [sp], #48
  404cec:	ret
  404cf0:	stp	x29, x30, [sp, #-48]!
  404cf4:	mov	x29, sp
  404cf8:	stp	x19, x20, [sp, #16]
  404cfc:	stp	x21, x22, [sp, #32]
  404d00:	mov	x21, x0
  404d04:	mov	x22, x1
  404d08:	mov	x20, x0
  404d0c:	cbnz	x0, 404d20 <ferror@plt+0x3360>
  404d10:	cbnz	x1, 404d40 <ferror@plt+0x3380>
  404d14:	mov	w0, #0x0                   	// #0
  404d18:	b	404d60 <ferror@plt+0x33a0>
  404d1c:	add	x20, x20, #0x1
  404d20:	ldrsb	w19, [x20]
  404d24:	cbz	w19, 404d3c <ferror@plt+0x337c>
  404d28:	bl	401860 <__ctype_b_loc@plt>
  404d2c:	and	x19, x19, #0xff
  404d30:	ldr	x2, [x0]
  404d34:	ldrh	w2, [x2, x19, lsl #1]
  404d38:	tbnz	w2, #12, 404d1c <ferror@plt+0x335c>
  404d3c:	cbz	x22, 404d44 <ferror@plt+0x3384>
  404d40:	str	x20, [x22]
  404d44:	cmp	x20, #0x0
  404d48:	mov	w0, #0x0                   	// #0
  404d4c:	ccmp	x21, x20, #0x2, ne  // ne = any
  404d50:	b.cs	404d60 <ferror@plt+0x33a0>  // b.hs, b.nlast
  404d54:	ldrsb	w0, [x20]
  404d58:	cmp	w0, #0x0
  404d5c:	cset	w0, eq  // eq = none
  404d60:	ldp	x19, x20, [sp, #16]
  404d64:	ldp	x21, x22, [sp, #32]
  404d68:	ldp	x29, x30, [sp], #48
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-128]!
  404d74:	mov	x29, sp
  404d78:	stp	x19, x20, [sp, #16]
  404d7c:	stp	x21, x22, [sp, #32]
  404d80:	mov	x20, x0
  404d84:	mov	x22, x1
  404d88:	str	x2, [sp, #80]
  404d8c:	str	x3, [sp, #88]
  404d90:	str	x4, [sp, #96]
  404d94:	str	x5, [sp, #104]
  404d98:	str	x6, [sp, #112]
  404d9c:	str	x7, [sp, #120]
  404da0:	add	x0, sp, #0x80
  404da4:	str	x0, [sp, #48]
  404da8:	str	x0, [sp, #56]
  404dac:	add	x0, sp, #0x50
  404db0:	str	x0, [sp, #64]
  404db4:	mov	w0, #0xffffffd0            	// #-48
  404db8:	str	w0, [sp, #72]
  404dbc:	str	wzr, [sp, #76]
  404dc0:	add	x21, sp, #0x80
  404dc4:	b	404e64 <ferror@plt+0x34a4>
  404dc8:	add	w0, w3, #0x8
  404dcc:	str	w0, [sp, #72]
  404dd0:	cmp	w0, #0x0
  404dd4:	b.le	404de8 <ferror@plt+0x3428>
  404dd8:	add	x0, x2, #0xf
  404ddc:	and	x0, x0, #0xfffffffffffffff8
  404de0:	str	x0, [sp, #48]
  404de4:	b	404e7c <ferror@plt+0x34bc>
  404de8:	ldr	x1, [x21, w3, sxtw]
  404dec:	cbz	x1, 404e84 <ferror@plt+0x34c4>
  404df0:	cbz	w0, 404e34 <ferror@plt+0x3474>
  404df4:	add	w3, w3, #0x10
  404df8:	str	w3, [sp, #72]
  404dfc:	cmp	w3, #0x0
  404e00:	b.le	404e14 <ferror@plt+0x3454>
  404e04:	add	x0, x2, #0xf
  404e08:	and	x0, x0, #0xfffffffffffffff8
  404e0c:	str	x0, [sp, #48]
  404e10:	b	404e40 <ferror@plt+0x3480>
  404e14:	add	x2, x21, w0, sxtw
  404e18:	b	404e40 <ferror@plt+0x3480>
  404e1c:	mov	w0, #0x1                   	// #1
  404e20:	ldp	x19, x20, [sp, #16]
  404e24:	ldp	x21, x22, [sp, #32]
  404e28:	ldp	x29, x30, [sp], #128
  404e2c:	ret
  404e30:	ldr	x2, [sp, #48]
  404e34:	add	x0, x2, #0xf
  404e38:	and	x0, x0, #0xfffffffffffffff8
  404e3c:	str	x0, [sp, #48]
  404e40:	ldr	x19, [x2]
  404e44:	cbz	x19, 404e84 <ferror@plt+0x34c4>
  404e48:	mov	x0, x20
  404e4c:	bl	401840 <strcmp@plt>
  404e50:	cbz	w0, 404e1c <ferror@plt+0x345c>
  404e54:	mov	x1, x19
  404e58:	mov	x0, x20
  404e5c:	bl	401840 <strcmp@plt>
  404e60:	cbz	w0, 404e20 <ferror@plt+0x3460>
  404e64:	ldr	w3, [sp, #72]
  404e68:	ldr	x2, [sp, #48]
  404e6c:	tbnz	w3, #31, 404dc8 <ferror@plt+0x3408>
  404e70:	add	x0, x2, #0xf
  404e74:	and	x0, x0, #0xfffffffffffffff8
  404e78:	str	x0, [sp, #48]
  404e7c:	ldr	x1, [x2]
  404e80:	cbnz	x1, 404e30 <ferror@plt+0x3470>
  404e84:	mov	x3, x20
  404e88:	mov	x2, x22
  404e8c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404e90:	add	x1, x1, #0xbe0
  404e94:	adrp	x0, 418000 <ferror@plt+0x16640>
  404e98:	ldr	w0, [x0, #536]
  404e9c:	bl	401940 <errx@plt>
  404ea0:	cbz	x1, 404ed8 <ferror@plt+0x3518>
  404ea4:	add	x3, x0, x1
  404ea8:	sxtb	w2, w2
  404eac:	ldrsb	w1, [x0]
  404eb0:	cbz	w1, 404ed0 <ferror@plt+0x3510>
  404eb4:	cmp	w2, w1
  404eb8:	b.eq	404ed4 <ferror@plt+0x3514>  // b.none
  404ebc:	add	x0, x0, #0x1
  404ec0:	cmp	x3, x0
  404ec4:	b.ne	404eac <ferror@plt+0x34ec>  // b.any
  404ec8:	mov	x0, #0x0                   	// #0
  404ecc:	b	404ed4 <ferror@plt+0x3514>
  404ed0:	mov	x0, #0x0                   	// #0
  404ed4:	ret
  404ed8:	mov	x0, #0x0                   	// #0
  404edc:	b	404ed4 <ferror@plt+0x3514>
  404ee0:	stp	x29, x30, [sp, #-16]!
  404ee4:	mov	x29, sp
  404ee8:	mov	w2, #0xa                   	// #10
  404eec:	bl	4046f8 <ferror@plt+0x2d38>
  404ef0:	ldp	x29, x30, [sp], #16
  404ef4:	ret
  404ef8:	stp	x29, x30, [sp, #-16]!
  404efc:	mov	x29, sp
  404f00:	mov	w2, #0x10                  	// #16
  404f04:	bl	4046f8 <ferror@plt+0x2d38>
  404f08:	ldp	x29, x30, [sp], #16
  404f0c:	ret
  404f10:	stp	x29, x30, [sp, #-16]!
  404f14:	mov	x29, sp
  404f18:	mov	w2, #0xa                   	// #10
  404f1c:	bl	4046a0 <ferror@plt+0x2ce0>
  404f20:	ldp	x29, x30, [sp], #16
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-16]!
  404f2c:	mov	x29, sp
  404f30:	mov	w2, #0x10                  	// #16
  404f34:	bl	4046a0 <ferror@plt+0x2ce0>
  404f38:	ldp	x29, x30, [sp], #16
  404f3c:	ret
  404f40:	stp	x29, x30, [sp, #-64]!
  404f44:	mov	x29, sp
  404f48:	stp	x19, x20, [sp, #16]
  404f4c:	str	x21, [sp, #32]
  404f50:	mov	x19, x0
  404f54:	mov	x21, x1
  404f58:	str	xzr, [sp, #56]
  404f5c:	bl	401970 <__errno_location@plt>
  404f60:	str	wzr, [x0]
  404f64:	cbz	x19, 404f74 <ferror@plt+0x35b4>
  404f68:	mov	x20, x0
  404f6c:	ldrsb	w0, [x19]
  404f70:	cbnz	w0, 404f90 <ferror@plt+0x35d0>
  404f74:	mov	x3, x19
  404f78:	mov	x2, x21
  404f7c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404f80:	add	x1, x1, #0xbe0
  404f84:	adrp	x0, 418000 <ferror@plt+0x16640>
  404f88:	ldr	w0, [x0, #536]
  404f8c:	bl	401940 <errx@plt>
  404f90:	mov	w3, #0x0                   	// #0
  404f94:	mov	w2, #0xa                   	// #10
  404f98:	add	x1, sp, #0x38
  404f9c:	mov	x0, x19
  404fa0:	bl	401710 <__strtol_internal@plt>
  404fa4:	ldr	w1, [x20]
  404fa8:	cbnz	w1, 404fd4 <ferror@plt+0x3614>
  404fac:	ldr	x1, [sp, #56]
  404fb0:	cmp	x1, x19
  404fb4:	b.eq	404f74 <ferror@plt+0x35b4>  // b.none
  404fb8:	cbz	x1, 404fc4 <ferror@plt+0x3604>
  404fbc:	ldrsb	w1, [x1]
  404fc0:	cbnz	w1, 404f74 <ferror@plt+0x35b4>
  404fc4:	ldp	x19, x20, [sp, #16]
  404fc8:	ldr	x21, [sp, #32]
  404fcc:	ldp	x29, x30, [sp], #64
  404fd0:	ret
  404fd4:	cmp	w1, #0x22
  404fd8:	b.ne	404f74 <ferror@plt+0x35b4>  // b.any
  404fdc:	mov	x3, x19
  404fe0:	mov	x2, x21
  404fe4:	adrp	x1, 406000 <ferror@plt+0x4640>
  404fe8:	add	x1, x1, #0xbe0
  404fec:	adrp	x0, 418000 <ferror@plt+0x16640>
  404ff0:	ldr	w0, [x0, #536]
  404ff4:	bl	4019a0 <err@plt>
  404ff8:	stp	x29, x30, [sp, #-32]!
  404ffc:	mov	x29, sp
  405000:	stp	x19, x20, [sp, #16]
  405004:	mov	x20, x0
  405008:	mov	x19, x1
  40500c:	bl	404f40 <ferror@plt+0x3580>
  405010:	mov	x2, #0x80000000            	// #2147483648
  405014:	add	x2, x0, x2
  405018:	mov	x1, #0xffffffff            	// #4294967295
  40501c:	cmp	x2, x1
  405020:	b.hi	405030 <ferror@plt+0x3670>  // b.pmore
  405024:	ldp	x19, x20, [sp, #16]
  405028:	ldp	x29, x30, [sp], #32
  40502c:	ret
  405030:	bl	401970 <__errno_location@plt>
  405034:	mov	w1, #0x22                  	// #34
  405038:	str	w1, [x0]
  40503c:	mov	x3, x20
  405040:	mov	x2, x19
  405044:	adrp	x1, 406000 <ferror@plt+0x4640>
  405048:	add	x1, x1, #0xbe0
  40504c:	adrp	x0, 418000 <ferror@plt+0x16640>
  405050:	ldr	w0, [x0, #536]
  405054:	bl	4019a0 <err@plt>
  405058:	stp	x29, x30, [sp, #-32]!
  40505c:	mov	x29, sp
  405060:	stp	x19, x20, [sp, #16]
  405064:	mov	x20, x0
  405068:	mov	x19, x1
  40506c:	bl	404ff8 <ferror@plt+0x3638>
  405070:	add	w2, w0, #0x8, lsl #12
  405074:	mov	w1, #0xffff                	// #65535
  405078:	cmp	w2, w1
  40507c:	b.hi	40508c <ferror@plt+0x36cc>  // b.pmore
  405080:	ldp	x19, x20, [sp, #16]
  405084:	ldp	x29, x30, [sp], #32
  405088:	ret
  40508c:	bl	401970 <__errno_location@plt>
  405090:	mov	w1, #0x22                  	// #34
  405094:	str	w1, [x0]
  405098:	mov	x3, x20
  40509c:	mov	x2, x19
  4050a0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4050a4:	add	x1, x1, #0xbe0
  4050a8:	adrp	x0, 418000 <ferror@plt+0x16640>
  4050ac:	ldr	w0, [x0, #536]
  4050b0:	bl	4019a0 <err@plt>
  4050b4:	stp	x29, x30, [sp, #-16]!
  4050b8:	mov	x29, sp
  4050bc:	mov	w2, #0xa                   	// #10
  4050c0:	bl	4045e4 <ferror@plt+0x2c24>
  4050c4:	ldp	x29, x30, [sp], #16
  4050c8:	ret
  4050cc:	stp	x29, x30, [sp, #-16]!
  4050d0:	mov	x29, sp
  4050d4:	mov	w2, #0x10                  	// #16
  4050d8:	bl	4045e4 <ferror@plt+0x2c24>
  4050dc:	ldp	x29, x30, [sp], #16
  4050e0:	ret
  4050e4:	stp	x29, x30, [sp, #-64]!
  4050e8:	mov	x29, sp
  4050ec:	stp	x19, x20, [sp, #16]
  4050f0:	str	x21, [sp, #32]
  4050f4:	mov	x19, x0
  4050f8:	mov	x21, x1
  4050fc:	str	xzr, [sp, #56]
  405100:	bl	401970 <__errno_location@plt>
  405104:	str	wzr, [x0]
  405108:	cbz	x19, 405118 <ferror@plt+0x3758>
  40510c:	mov	x20, x0
  405110:	ldrsb	w0, [x19]
  405114:	cbnz	w0, 405134 <ferror@plt+0x3774>
  405118:	mov	x3, x19
  40511c:	mov	x2, x21
  405120:	adrp	x1, 406000 <ferror@plt+0x4640>
  405124:	add	x1, x1, #0xbe0
  405128:	adrp	x0, 418000 <ferror@plt+0x16640>
  40512c:	ldr	w0, [x0, #536]
  405130:	bl	401940 <errx@plt>
  405134:	add	x1, sp, #0x38
  405138:	mov	x0, x19
  40513c:	bl	401660 <strtod@plt>
  405140:	ldr	w0, [x20]
  405144:	cbnz	w0, 405170 <ferror@plt+0x37b0>
  405148:	ldr	x0, [sp, #56]
  40514c:	cmp	x0, x19
  405150:	b.eq	405118 <ferror@plt+0x3758>  // b.none
  405154:	cbz	x0, 405160 <ferror@plt+0x37a0>
  405158:	ldrsb	w0, [x0]
  40515c:	cbnz	w0, 405118 <ferror@plt+0x3758>
  405160:	ldp	x19, x20, [sp, #16]
  405164:	ldr	x21, [sp, #32]
  405168:	ldp	x29, x30, [sp], #64
  40516c:	ret
  405170:	cmp	w0, #0x22
  405174:	b.ne	405118 <ferror@plt+0x3758>  // b.any
  405178:	mov	x3, x19
  40517c:	mov	x2, x21
  405180:	adrp	x1, 406000 <ferror@plt+0x4640>
  405184:	add	x1, x1, #0xbe0
  405188:	adrp	x0, 418000 <ferror@plt+0x16640>
  40518c:	ldr	w0, [x0, #536]
  405190:	bl	4019a0 <err@plt>
  405194:	stp	x29, x30, [sp, #-64]!
  405198:	mov	x29, sp
  40519c:	stp	x19, x20, [sp, #16]
  4051a0:	str	x21, [sp, #32]
  4051a4:	mov	x19, x0
  4051a8:	mov	x21, x1
  4051ac:	str	xzr, [sp, #56]
  4051b0:	bl	401970 <__errno_location@plt>
  4051b4:	str	wzr, [x0]
  4051b8:	cbz	x19, 4051c8 <ferror@plt+0x3808>
  4051bc:	mov	x20, x0
  4051c0:	ldrsb	w0, [x19]
  4051c4:	cbnz	w0, 4051e4 <ferror@plt+0x3824>
  4051c8:	mov	x3, x19
  4051cc:	mov	x2, x21
  4051d0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4051d4:	add	x1, x1, #0xbe0
  4051d8:	adrp	x0, 418000 <ferror@plt+0x16640>
  4051dc:	ldr	w0, [x0, #536]
  4051e0:	bl	401940 <errx@plt>
  4051e4:	mov	w2, #0xa                   	// #10
  4051e8:	add	x1, sp, #0x38
  4051ec:	mov	x0, x19
  4051f0:	bl	401880 <strtol@plt>
  4051f4:	ldr	w1, [x20]
  4051f8:	cbnz	w1, 405224 <ferror@plt+0x3864>
  4051fc:	ldr	x1, [sp, #56]
  405200:	cmp	x1, x19
  405204:	b.eq	4051c8 <ferror@plt+0x3808>  // b.none
  405208:	cbz	x1, 405214 <ferror@plt+0x3854>
  40520c:	ldrsb	w1, [x1]
  405210:	cbnz	w1, 4051c8 <ferror@plt+0x3808>
  405214:	ldp	x19, x20, [sp, #16]
  405218:	ldr	x21, [sp, #32]
  40521c:	ldp	x29, x30, [sp], #64
  405220:	ret
  405224:	cmp	w1, #0x22
  405228:	b.ne	4051c8 <ferror@plt+0x3808>  // b.any
  40522c:	mov	x3, x19
  405230:	mov	x2, x21
  405234:	adrp	x1, 406000 <ferror@plt+0x4640>
  405238:	add	x1, x1, #0xbe0
  40523c:	adrp	x0, 418000 <ferror@plt+0x16640>
  405240:	ldr	w0, [x0, #536]
  405244:	bl	4019a0 <err@plt>
  405248:	stp	x29, x30, [sp, #-64]!
  40524c:	mov	x29, sp
  405250:	stp	x19, x20, [sp, #16]
  405254:	str	x21, [sp, #32]
  405258:	mov	x19, x0
  40525c:	mov	x21, x1
  405260:	str	xzr, [sp, #56]
  405264:	bl	401970 <__errno_location@plt>
  405268:	str	wzr, [x0]
  40526c:	cbz	x19, 40527c <ferror@plt+0x38bc>
  405270:	mov	x20, x0
  405274:	ldrsb	w0, [x19]
  405278:	cbnz	w0, 405298 <ferror@plt+0x38d8>
  40527c:	mov	x3, x19
  405280:	mov	x2, x21
  405284:	adrp	x1, 406000 <ferror@plt+0x4640>
  405288:	add	x1, x1, #0xbe0
  40528c:	adrp	x0, 418000 <ferror@plt+0x16640>
  405290:	ldr	w0, [x0, #536]
  405294:	bl	401940 <errx@plt>
  405298:	mov	w2, #0xa                   	// #10
  40529c:	add	x1, sp, #0x38
  4052a0:	mov	x0, x19
  4052a4:	bl	401600 <strtoul@plt>
  4052a8:	ldr	w1, [x20]
  4052ac:	cbnz	w1, 4052d8 <ferror@plt+0x3918>
  4052b0:	ldr	x1, [sp, #56]
  4052b4:	cmp	x1, x19
  4052b8:	b.eq	40527c <ferror@plt+0x38bc>  // b.none
  4052bc:	cbz	x1, 4052c8 <ferror@plt+0x3908>
  4052c0:	ldrsb	w1, [x1]
  4052c4:	cbnz	w1, 40527c <ferror@plt+0x38bc>
  4052c8:	ldp	x19, x20, [sp, #16]
  4052cc:	ldr	x21, [sp, #32]
  4052d0:	ldp	x29, x30, [sp], #64
  4052d4:	ret
  4052d8:	cmp	w1, #0x22
  4052dc:	b.ne	40527c <ferror@plt+0x38bc>  // b.any
  4052e0:	mov	x3, x19
  4052e4:	mov	x2, x21
  4052e8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4052ec:	add	x1, x1, #0xbe0
  4052f0:	adrp	x0, 418000 <ferror@plt+0x16640>
  4052f4:	ldr	w0, [x0, #536]
  4052f8:	bl	4019a0 <err@plt>
  4052fc:	stp	x29, x30, [sp, #-48]!
  405300:	mov	x29, sp
  405304:	stp	x19, x20, [sp, #16]
  405308:	mov	x20, x0
  40530c:	mov	x19, x1
  405310:	add	x1, sp, #0x28
  405314:	bl	404c58 <ferror@plt+0x3298>
  405318:	cbz	w0, 405344 <ferror@plt+0x3984>
  40531c:	bl	401970 <__errno_location@plt>
  405320:	ldr	w0, [x0]
  405324:	cbz	w0, 405354 <ferror@plt+0x3994>
  405328:	mov	x3, x20
  40532c:	mov	x2, x19
  405330:	adrp	x1, 406000 <ferror@plt+0x4640>
  405334:	add	x1, x1, #0xbe0
  405338:	adrp	x0, 418000 <ferror@plt+0x16640>
  40533c:	ldr	w0, [x0, #536]
  405340:	bl	4019a0 <err@plt>
  405344:	ldr	x0, [sp, #40]
  405348:	ldp	x19, x20, [sp, #16]
  40534c:	ldp	x29, x30, [sp], #48
  405350:	ret
  405354:	mov	x3, x20
  405358:	mov	x2, x19
  40535c:	adrp	x1, 406000 <ferror@plt+0x4640>
  405360:	add	x1, x1, #0xbe0
  405364:	adrp	x0, 418000 <ferror@plt+0x16640>
  405368:	ldr	w0, [x0, #536]
  40536c:	bl	401940 <errx@plt>
  405370:	stp	x29, x30, [sp, #-32]!
  405374:	mov	x29, sp
  405378:	str	x19, [sp, #16]
  40537c:	mov	x19, x1
  405380:	mov	x1, x2
  405384:	bl	4050e4 <ferror@plt+0x3724>
  405388:	fcvtzs	d1, d0
  40538c:	str	d1, [x19]
  405390:	scvtf	d1, d1
  405394:	fsub	d0, d0, d1
  405398:	mov	x0, #0x848000000000        	// #145685290680320
  40539c:	movk	x0, #0x412e, lsl #48
  4053a0:	fmov	d1, x0
  4053a4:	fmul	d0, d0, d1
  4053a8:	fcvtzs	d0, d0
  4053ac:	str	d0, [x19, #8]
  4053b0:	ldr	x19, [sp, #16]
  4053b4:	ldp	x29, x30, [sp], #32
  4053b8:	ret
  4053bc:	mov	w2, w0
  4053c0:	mov	x0, x1
  4053c4:	and	w1, w2, #0xf000
  4053c8:	cmp	w1, #0x4, lsl #12
  4053cc:	b.eq	405414 <ferror@plt+0x3a54>  // b.none
  4053d0:	cmp	w1, #0xa, lsl #12
  4053d4:	b.eq	405540 <ferror@plt+0x3b80>  // b.none
  4053d8:	cmp	w1, #0x2, lsl #12
  4053dc:	b.eq	405550 <ferror@plt+0x3b90>  // b.none
  4053e0:	cmp	w1, #0x6, lsl #12
  4053e4:	b.eq	405560 <ferror@plt+0x3ba0>  // b.none
  4053e8:	cmp	w1, #0xc, lsl #12
  4053ec:	b.eq	405570 <ferror@plt+0x3bb0>  // b.none
  4053f0:	cmp	w1, #0x1, lsl #12
  4053f4:	b.eq	405580 <ferror@plt+0x3bc0>  // b.none
  4053f8:	mov	w3, #0x0                   	// #0
  4053fc:	cmp	w1, #0x8, lsl #12
  405400:	b.ne	405420 <ferror@plt+0x3a60>  // b.any
  405404:	mov	w1, #0x2d                  	// #45
  405408:	strb	w1, [x0]
  40540c:	mov	w3, #0x1                   	// #1
  405410:	b	405420 <ferror@plt+0x3a60>
  405414:	mov	w1, #0x64                  	// #100
  405418:	strb	w1, [x0]
  40541c:	mov	w3, #0x1                   	// #1
  405420:	tst	x2, #0x100
  405424:	mov	w1, #0x72                  	// #114
  405428:	mov	w4, #0x2d                  	// #45
  40542c:	csel	w1, w1, w4, ne  // ne = any
  405430:	add	w4, w3, #0x1
  405434:	and	x5, x3, #0xffff
  405438:	strb	w1, [x0, x5]
  40543c:	tst	x2, #0x80
  405440:	mov	w5, #0x77                  	// #119
  405444:	mov	w1, #0x2d                  	// #45
  405448:	csel	w5, w5, w1, ne  // ne = any
  40544c:	add	w1, w3, #0x2
  405450:	and	w1, w1, #0xffff
  405454:	and	x4, x4, #0x3
  405458:	strb	w5, [x0, x4]
  40545c:	tbz	w2, #11, 405590 <ferror@plt+0x3bd0>
  405460:	tst	x2, #0x40
  405464:	mov	w5, #0x73                  	// #115
  405468:	mov	w4, #0x53                  	// #83
  40546c:	csel	w5, w5, w4, ne  // ne = any
  405470:	add	w4, w3, #0x3
  405474:	and	x1, x1, #0xffff
  405478:	strb	w5, [x0, x1]
  40547c:	tst	x2, #0x20
  405480:	mov	w5, #0x72                  	// #114
  405484:	mov	w1, #0x2d                  	// #45
  405488:	csel	w5, w5, w1, ne  // ne = any
  40548c:	add	w1, w3, #0x4
  405490:	and	x4, x4, #0x7
  405494:	strb	w5, [x0, x4]
  405498:	tst	x2, #0x10
  40549c:	mov	w5, #0x77                  	// #119
  4054a0:	mov	w4, #0x2d                  	// #45
  4054a4:	csel	w5, w5, w4, ne  // ne = any
  4054a8:	add	w4, w3, #0x5
  4054ac:	and	w4, w4, #0xffff
  4054b0:	and	x1, x1, #0xf
  4054b4:	strb	w5, [x0, x1]
  4054b8:	tbz	w2, #10, 4055a4 <ferror@plt+0x3be4>
  4054bc:	tst	x2, #0x8
  4054c0:	mov	w5, #0x73                  	// #115
  4054c4:	mov	w1, #0x53                  	// #83
  4054c8:	csel	w5, w5, w1, ne  // ne = any
  4054cc:	add	w1, w3, #0x6
  4054d0:	and	x4, x4, #0xffff
  4054d4:	strb	w5, [x0, x4]
  4054d8:	tst	x2, #0x4
  4054dc:	mov	w5, #0x72                  	// #114
  4054e0:	mov	w4, #0x2d                  	// #45
  4054e4:	csel	w5, w5, w4, ne  // ne = any
  4054e8:	add	w4, w3, #0x7
  4054ec:	and	x1, x1, #0xf
  4054f0:	strb	w5, [x0, x1]
  4054f4:	tst	x2, #0x2
  4054f8:	mov	w5, #0x77                  	// #119
  4054fc:	mov	w1, #0x2d                  	// #45
  405500:	csel	w5, w5, w1, ne  // ne = any
  405504:	add	w1, w3, #0x8
  405508:	and	w1, w1, #0xffff
  40550c:	and	x4, x4, #0xf
  405510:	strb	w5, [x0, x4]
  405514:	tbz	w2, #9, 4055b8 <ferror@plt+0x3bf8>
  405518:	tst	x2, #0x1
  40551c:	mov	w2, #0x74                  	// #116
  405520:	mov	w4, #0x54                  	// #84
  405524:	csel	w2, w2, w4, ne  // ne = any
  405528:	and	x1, x1, #0xffff
  40552c:	strb	w2, [x0, x1]
  405530:	add	w3, w3, #0x9
  405534:	and	x3, x3, #0xffff
  405538:	strb	wzr, [x0, x3]
  40553c:	ret
  405540:	mov	w1, #0x6c                  	// #108
  405544:	strb	w1, [x0]
  405548:	mov	w3, #0x1                   	// #1
  40554c:	b	405420 <ferror@plt+0x3a60>
  405550:	mov	w1, #0x63                  	// #99
  405554:	strb	w1, [x0]
  405558:	mov	w3, #0x1                   	// #1
  40555c:	b	405420 <ferror@plt+0x3a60>
  405560:	mov	w1, #0x62                  	// #98
  405564:	strb	w1, [x0]
  405568:	mov	w3, #0x1                   	// #1
  40556c:	b	405420 <ferror@plt+0x3a60>
  405570:	mov	w1, #0x73                  	// #115
  405574:	strb	w1, [x0]
  405578:	mov	w3, #0x1                   	// #1
  40557c:	b	405420 <ferror@plt+0x3a60>
  405580:	mov	w1, #0x70                  	// #112
  405584:	strb	w1, [x0]
  405588:	mov	w3, #0x1                   	// #1
  40558c:	b	405420 <ferror@plt+0x3a60>
  405590:	tst	x2, #0x40
  405594:	mov	w5, #0x78                  	// #120
  405598:	mov	w4, #0x2d                  	// #45
  40559c:	csel	w5, w5, w4, ne  // ne = any
  4055a0:	b	405470 <ferror@plt+0x3ab0>
  4055a4:	tst	x2, #0x8
  4055a8:	mov	w5, #0x78                  	// #120
  4055ac:	mov	w1, #0x2d                  	// #45
  4055b0:	csel	w5, w5, w1, ne  // ne = any
  4055b4:	b	4054cc <ferror@plt+0x3b0c>
  4055b8:	tst	x2, #0x1
  4055bc:	mov	w2, #0x78                  	// #120
  4055c0:	mov	w4, #0x2d                  	// #45
  4055c4:	csel	w2, w2, w4, ne  // ne = any
  4055c8:	b	405528 <ferror@plt+0x3b68>
  4055cc:	stp	x29, x30, [sp, #-80]!
  4055d0:	mov	x29, sp
  4055d4:	stp	x19, x20, [sp, #16]
  4055d8:	add	x5, sp, #0x28
  4055dc:	tbz	w0, #1, 4055ec <ferror@plt+0x3c2c>
  4055e0:	mov	w2, #0x20                  	// #32
  4055e4:	strb	w2, [sp, #40]
  4055e8:	add	x5, sp, #0x29
  4055ec:	cmp	x1, #0x3ff
  4055f0:	b.ls	405780 <ferror@plt+0x3dc0>  // b.plast
  4055f4:	mov	x2, #0xfffff               	// #1048575
  4055f8:	cmp	x1, x2
  4055fc:	b.ls	405698 <ferror@plt+0x3cd8>  // b.plast
  405600:	mov	x2, #0x3fffffff            	// #1073741823
  405604:	cmp	x1, x2
  405608:	b.ls	4056a0 <ferror@plt+0x3ce0>  // b.plast
  40560c:	mov	x2, #0xffffffffff          	// #1099511627775
  405610:	cmp	x1, x2
  405614:	b.ls	4056a8 <ferror@plt+0x3ce8>  // b.plast
  405618:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  40561c:	cmp	x1, x2
  405620:	b.ls	4056b0 <ferror@plt+0x3cf0>  // b.plast
  405624:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405628:	cmp	x1, x2
  40562c:	mov	w19, #0x3c                  	// #60
  405630:	mov	w2, #0x46                  	// #70
  405634:	csel	w19, w19, w2, ls  // ls = plast
  405638:	sub	w4, w19, #0xa
  40563c:	mov	w3, #0x6667                	// #26215
  405640:	movk	w3, #0x6666, lsl #16
  405644:	smull	x3, w4, w3
  405648:	asr	x3, x3, #34
  40564c:	sub	w3, w3, w4, asr #31
  405650:	adrp	x2, 406000 <ferror@plt+0x4640>
  405654:	add	x2, x2, #0xc10
  405658:	ldrsb	w3, [x2, w3, sxtw]
  40565c:	lsr	x20, x1, x4
  405660:	mov	x2, #0xffffffffffffffff    	// #-1
  405664:	lsl	x2, x2, x4
  405668:	bic	x1, x1, x2
  40566c:	strb	w3, [x5]
  405670:	and	w2, w0, #0x1
  405674:	cmp	w3, #0x42
  405678:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40567c:	b.eq	405794 <ferror@plt+0x3dd4>  // b.none
  405680:	mov	w2, #0x69                  	// #105
  405684:	strb	w2, [x5, #1]
  405688:	add	x2, x5, #0x3
  40568c:	mov	w3, #0x42                  	// #66
  405690:	strb	w3, [x5, #2]
  405694:	b	405798 <ferror@plt+0x3dd8>
  405698:	mov	w19, #0x14                  	// #20
  40569c:	b	405638 <ferror@plt+0x3c78>
  4056a0:	mov	w19, #0x1e                  	// #30
  4056a4:	b	405638 <ferror@plt+0x3c78>
  4056a8:	mov	w19, #0x28                  	// #40
  4056ac:	b	405638 <ferror@plt+0x3c78>
  4056b0:	mov	w19, #0x32                  	// #50
  4056b4:	b	405638 <ferror@plt+0x3c78>
  4056b8:	sub	w19, w19, #0x14
  4056bc:	lsr	x19, x1, x19
  4056c0:	add	x19, x19, #0x32
  4056c4:	lsr	x19, x19, #2
  4056c8:	mov	x0, #0xf5c3                	// #62915
  4056cc:	movk	x0, #0x5c28, lsl #16
  4056d0:	movk	x0, #0xc28f, lsl #32
  4056d4:	movk	x0, #0x28f5, lsl #48
  4056d8:	umulh	x19, x19, x0
  4056dc:	lsr	x19, x19, #2
  4056e0:	cmp	x19, #0xa
  4056e4:	b.eq	405734 <ferror@plt+0x3d74>  // b.none
  4056e8:	cbz	x19, 405738 <ferror@plt+0x3d78>
  4056ec:	bl	4016c0 <localeconv@plt>
  4056f0:	cbz	x0, 405768 <ferror@plt+0x3da8>
  4056f4:	ldr	x4, [x0]
  4056f8:	cbz	x4, 405774 <ferror@plt+0x3db4>
  4056fc:	ldrsb	w1, [x4]
  405700:	adrp	x0, 406000 <ferror@plt+0x4640>
  405704:	add	x0, x0, #0xa68
  405708:	cmp	w1, #0x0
  40570c:	csel	x4, x0, x4, eq  // eq = none
  405710:	add	x6, sp, #0x28
  405714:	mov	x5, x19
  405718:	mov	w3, w20
  40571c:	adrp	x2, 406000 <ferror@plt+0x4640>
  405720:	add	x2, x2, #0xc18
  405724:	mov	x1, #0x20                  	// #32
  405728:	add	x0, sp, #0x30
  40572c:	bl	4016b0 <snprintf@plt>
  405730:	b	405754 <ferror@plt+0x3d94>
  405734:	add	w20, w20, #0x1
  405738:	add	x4, sp, #0x28
  40573c:	mov	w3, w20
  405740:	adrp	x2, 406000 <ferror@plt+0x4640>
  405744:	add	x2, x2, #0xc28
  405748:	mov	x1, #0x20                  	// #32
  40574c:	add	x0, sp, #0x30
  405750:	bl	4016b0 <snprintf@plt>
  405754:	add	x0, sp, #0x30
  405758:	bl	4017c0 <strdup@plt>
  40575c:	ldp	x19, x20, [sp, #16]
  405760:	ldp	x29, x30, [sp], #80
  405764:	ret
  405768:	adrp	x4, 406000 <ferror@plt+0x4640>
  40576c:	add	x4, x4, #0xa68
  405770:	b	405710 <ferror@plt+0x3d50>
  405774:	adrp	x4, 406000 <ferror@plt+0x4640>
  405778:	add	x4, x4, #0xa68
  40577c:	b	405710 <ferror@plt+0x3d50>
  405780:	mov	w20, w1
  405784:	mov	w1, #0x42                  	// #66
  405788:	strb	w1, [x5]
  40578c:	mov	w19, #0xa                   	// #10
  405790:	mov	x1, #0x0                   	// #0
  405794:	add	x2, x5, #0x1
  405798:	strb	wzr, [x2]
  40579c:	cbz	x1, 405738 <ferror@plt+0x3d78>
  4057a0:	tbz	w0, #2, 4056b8 <ferror@plt+0x3cf8>
  4057a4:	sub	w19, w19, #0x14
  4057a8:	lsr	x19, x1, x19
  4057ac:	add	x19, x19, #0x5
  4057b0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4057b4:	movk	x0, #0xcccd
  4057b8:	umulh	x19, x19, x0
  4057bc:	lsr	x19, x19, #3
  4057c0:	umulh	x0, x19, x0
  4057c4:	lsr	x0, x0, #3
  4057c8:	add	x0, x0, x0, lsl #2
  4057cc:	cmp	x19, x0, lsl #1
  4057d0:	b.ne	4056e8 <ferror@plt+0x3d28>  // b.any
  4057d4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4057d8:	movk	x0, #0xcccd
  4057dc:	umulh	x19, x19, x0
  4057e0:	lsr	x19, x19, #3
  4057e4:	b	4056e8 <ferror@plt+0x3d28>
  4057e8:	cbz	x0, 4058c8 <ferror@plt+0x3f08>
  4057ec:	stp	x29, x30, [sp, #-64]!
  4057f0:	mov	x29, sp
  4057f4:	stp	x19, x20, [sp, #16]
  4057f8:	stp	x21, x22, [sp, #32]
  4057fc:	stp	x23, x24, [sp, #48]
  405800:	mov	x19, x0
  405804:	mov	x24, x1
  405808:	mov	x22, x2
  40580c:	mov	x23, x3
  405810:	ldrsb	w4, [x0]
  405814:	cbz	w4, 4058d0 <ferror@plt+0x3f10>
  405818:	cmp	x1, #0x0
  40581c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405820:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405824:	b.eq	4058d8 <ferror@plt+0x3f18>  // b.none
  405828:	mov	x21, #0x0                   	// #0
  40582c:	mov	x0, #0x0                   	// #0
  405830:	b	405888 <ferror@plt+0x3ec8>
  405834:	ldrsb	w1, [x19, #1]
  405838:	mov	x20, x19
  40583c:	cbnz	w1, 405844 <ferror@plt+0x3e84>
  405840:	add	x20, x19, #0x1
  405844:	cmp	x0, #0x0
  405848:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40584c:	b.eq	405880 <ferror@plt+0x3ec0>  // b.none
  405850:	cmp	x0, x20
  405854:	b.cs	4058e8 <ferror@plt+0x3f28>  // b.hs, b.nlast
  405858:	sub	x1, x20, x0
  40585c:	blr	x23
  405860:	cmn	w0, #0x1
  405864:	b.eq	4058b4 <ferror@plt+0x3ef4>  // b.none
  405868:	add	x1, x21, #0x1
  40586c:	str	w0, [x24, x21, lsl #2]
  405870:	ldrsb	w0, [x20]
  405874:	cbz	w0, 4058ac <ferror@plt+0x3eec>
  405878:	mov	x21, x1
  40587c:	mov	x0, #0x0                   	// #0
  405880:	ldrsb	w4, [x19, #1]!
  405884:	cbz	w4, 4058b0 <ferror@plt+0x3ef0>
  405888:	cmp	x22, x21
  40588c:	b.ls	4058e0 <ferror@plt+0x3f20>  // b.plast
  405890:	cmp	x0, #0x0
  405894:	csel	x0, x0, x19, ne  // ne = any
  405898:	cmp	w4, #0x2c
  40589c:	b.eq	405834 <ferror@plt+0x3e74>  // b.none
  4058a0:	ldrsb	w1, [x19, #1]
  4058a4:	cbz	w1, 405840 <ferror@plt+0x3e80>
  4058a8:	b	405880 <ferror@plt+0x3ec0>
  4058ac:	mov	x21, x1
  4058b0:	mov	w0, w21
  4058b4:	ldp	x19, x20, [sp, #16]
  4058b8:	ldp	x21, x22, [sp, #32]
  4058bc:	ldp	x23, x24, [sp, #48]
  4058c0:	ldp	x29, x30, [sp], #64
  4058c4:	ret
  4058c8:	mov	w0, #0xffffffff            	// #-1
  4058cc:	ret
  4058d0:	mov	w0, #0xffffffff            	// #-1
  4058d4:	b	4058b4 <ferror@plt+0x3ef4>
  4058d8:	mov	w0, #0xffffffff            	// #-1
  4058dc:	b	4058b4 <ferror@plt+0x3ef4>
  4058e0:	mov	w0, #0xfffffffe            	// #-2
  4058e4:	b	4058b4 <ferror@plt+0x3ef4>
  4058e8:	mov	w0, #0xffffffff            	// #-1
  4058ec:	b	4058b4 <ferror@plt+0x3ef4>
  4058f0:	cbz	x0, 405968 <ferror@plt+0x3fa8>
  4058f4:	stp	x29, x30, [sp, #-32]!
  4058f8:	mov	x29, sp
  4058fc:	str	x19, [sp, #16]
  405900:	mov	x19, x3
  405904:	mov	x3, x4
  405908:	ldrsb	w4, [x0]
  40590c:	cmp	x19, #0x0
  405910:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405914:	b.eq	405970 <ferror@plt+0x3fb0>  // b.none
  405918:	ldr	x5, [x19]
  40591c:	cmp	x5, x2
  405920:	b.hi	405978 <ferror@plt+0x3fb8>  // b.pmore
  405924:	cmp	w4, #0x2b
  405928:	b.eq	405960 <ferror@plt+0x3fa0>  // b.none
  40592c:	str	xzr, [x19]
  405930:	ldr	x4, [x19]
  405934:	sub	x2, x2, x4
  405938:	add	x1, x1, x4, lsl #2
  40593c:	bl	4057e8 <ferror@plt+0x3e28>
  405940:	cmp	w0, #0x0
  405944:	b.le	405954 <ferror@plt+0x3f94>
  405948:	ldr	x1, [x19]
  40594c:	add	x1, x1, w0, sxtw
  405950:	str	x1, [x19]
  405954:	ldr	x19, [sp, #16]
  405958:	ldp	x29, x30, [sp], #32
  40595c:	ret
  405960:	add	x0, x0, #0x1
  405964:	b	405930 <ferror@plt+0x3f70>
  405968:	mov	w0, #0xffffffff            	// #-1
  40596c:	ret
  405970:	mov	w0, #0xffffffff            	// #-1
  405974:	b	405954 <ferror@plt+0x3f94>
  405978:	mov	w0, #0xffffffff            	// #-1
  40597c:	b	405954 <ferror@plt+0x3f94>
  405980:	cmp	x2, #0x0
  405984:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405988:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40598c:	b.eq	405a68 <ferror@plt+0x40a8>  // b.none
  405990:	stp	x29, x30, [sp, #-64]!
  405994:	mov	x29, sp
  405998:	stp	x19, x20, [sp, #16]
  40599c:	stp	x21, x22, [sp, #32]
  4059a0:	str	x23, [sp, #48]
  4059a4:	mov	x19, x0
  4059a8:	mov	x21, x1
  4059ac:	mov	x22, x2
  4059b0:	mov	x0, #0x0                   	// #0
  4059b4:	mov	w23, #0x1                   	// #1
  4059b8:	b	405a2c <ferror@plt+0x406c>
  4059bc:	ldrsb	w1, [x19, #1]
  4059c0:	mov	x20, x19
  4059c4:	cbnz	w1, 4059cc <ferror@plt+0x400c>
  4059c8:	add	x20, x19, #0x1
  4059cc:	cmp	x0, #0x0
  4059d0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4059d4:	b.eq	405a28 <ferror@plt+0x4068>  // b.none
  4059d8:	cmp	x0, x20
  4059dc:	b.cs	405a70 <ferror@plt+0x40b0>  // b.hs, b.nlast
  4059e0:	sub	x1, x20, x0
  4059e4:	blr	x22
  4059e8:	tbnz	w0, #31, 405a54 <ferror@plt+0x4094>
  4059ec:	add	w1, w0, #0x7
  4059f0:	cmp	w0, #0x0
  4059f4:	csel	w1, w1, w0, lt  // lt = tstop
  4059f8:	asr	w1, w1, #3
  4059fc:	negs	w3, w0
  405a00:	and	w0, w0, #0x7
  405a04:	and	w3, w3, #0x7
  405a08:	csneg	w0, w0, w3, mi  // mi = first
  405a0c:	lsl	w3, w23, w0
  405a10:	ldrb	w0, [x21, w1, sxtw]
  405a14:	orr	w3, w3, w0
  405a18:	strb	w3, [x21, w1, sxtw]
  405a1c:	ldrsb	w0, [x20]
  405a20:	cbz	w0, 405a78 <ferror@plt+0x40b8>
  405a24:	mov	x0, #0x0                   	// #0
  405a28:	add	x19, x19, #0x1
  405a2c:	ldrsb	w1, [x19]
  405a30:	cbz	w1, 405a50 <ferror@plt+0x4090>
  405a34:	cmp	x0, #0x0
  405a38:	csel	x0, x0, x19, ne  // ne = any
  405a3c:	cmp	w1, #0x2c
  405a40:	b.eq	4059bc <ferror@plt+0x3ffc>  // b.none
  405a44:	ldrsb	w1, [x19, #1]
  405a48:	cbz	w1, 4059c8 <ferror@plt+0x4008>
  405a4c:	b	405a28 <ferror@plt+0x4068>
  405a50:	mov	w0, #0x0                   	// #0
  405a54:	ldp	x19, x20, [sp, #16]
  405a58:	ldp	x21, x22, [sp, #32]
  405a5c:	ldr	x23, [sp, #48]
  405a60:	ldp	x29, x30, [sp], #64
  405a64:	ret
  405a68:	mov	w0, #0xffffffea            	// #-22
  405a6c:	ret
  405a70:	mov	w0, #0xffffffff            	// #-1
  405a74:	b	405a54 <ferror@plt+0x4094>
  405a78:	mov	w0, #0x0                   	// #0
  405a7c:	b	405a54 <ferror@plt+0x4094>
  405a80:	cmp	x2, #0x0
  405a84:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405a88:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405a8c:	b.eq	405b38 <ferror@plt+0x4178>  // b.none
  405a90:	stp	x29, x30, [sp, #-48]!
  405a94:	mov	x29, sp
  405a98:	stp	x19, x20, [sp, #16]
  405a9c:	stp	x21, x22, [sp, #32]
  405aa0:	mov	x19, x0
  405aa4:	mov	x21, x1
  405aa8:	mov	x22, x2
  405aac:	mov	x0, #0x0                   	// #0
  405ab0:	b	405b00 <ferror@plt+0x4140>
  405ab4:	ldrsb	w1, [x19, #1]
  405ab8:	mov	x20, x19
  405abc:	cbnz	w1, 405ac4 <ferror@plt+0x4104>
  405ac0:	add	x20, x19, #0x1
  405ac4:	cmp	x0, #0x0
  405ac8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405acc:	b.eq	405afc <ferror@plt+0x413c>  // b.none
  405ad0:	cmp	x0, x20
  405ad4:	b.cs	405b40 <ferror@plt+0x4180>  // b.hs, b.nlast
  405ad8:	sub	x1, x20, x0
  405adc:	blr	x22
  405ae0:	tbnz	x0, #63, 405b28 <ferror@plt+0x4168>
  405ae4:	ldr	x3, [x21]
  405ae8:	orr	x0, x3, x0
  405aec:	str	x0, [x21]
  405af0:	ldrsb	w0, [x20]
  405af4:	cbz	w0, 405b48 <ferror@plt+0x4188>
  405af8:	mov	x0, #0x0                   	// #0
  405afc:	add	x19, x19, #0x1
  405b00:	ldrsb	w3, [x19]
  405b04:	cbz	w3, 405b24 <ferror@plt+0x4164>
  405b08:	cmp	x0, #0x0
  405b0c:	csel	x0, x0, x19, ne  // ne = any
  405b10:	cmp	w3, #0x2c
  405b14:	b.eq	405ab4 <ferror@plt+0x40f4>  // b.none
  405b18:	ldrsb	w1, [x19, #1]
  405b1c:	cbz	w1, 405ac0 <ferror@plt+0x4100>
  405b20:	b	405afc <ferror@plt+0x413c>
  405b24:	mov	w0, #0x0                   	// #0
  405b28:	ldp	x19, x20, [sp, #16]
  405b2c:	ldp	x21, x22, [sp, #32]
  405b30:	ldp	x29, x30, [sp], #48
  405b34:	ret
  405b38:	mov	w0, #0xffffffea            	// #-22
  405b3c:	ret
  405b40:	mov	w0, #0xffffffff            	// #-1
  405b44:	b	405b28 <ferror@plt+0x4168>
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	b	405b28 <ferror@plt+0x4168>
  405b50:	stp	x29, x30, [sp, #-80]!
  405b54:	mov	x29, sp
  405b58:	str	xzr, [sp, #72]
  405b5c:	cbz	x0, 405ca8 <ferror@plt+0x42e8>
  405b60:	stp	x19, x20, [sp, #16]
  405b64:	stp	x21, x22, [sp, #32]
  405b68:	str	x23, [sp, #48]
  405b6c:	mov	x19, x0
  405b70:	mov	x23, x1
  405b74:	mov	x20, x2
  405b78:	mov	w21, w3
  405b7c:	str	w3, [x1]
  405b80:	str	w3, [x2]
  405b84:	bl	401970 <__errno_location@plt>
  405b88:	mov	x22, x0
  405b8c:	str	wzr, [x0]
  405b90:	ldrsb	w0, [x19]
  405b94:	cmp	w0, #0x3a
  405b98:	b.eq	405bf4 <ferror@plt+0x4234>  // b.none
  405b9c:	mov	w2, #0xa                   	// #10
  405ba0:	add	x1, sp, #0x48
  405ba4:	mov	x0, x19
  405ba8:	bl	401880 <strtol@plt>
  405bac:	str	w0, [x23]
  405bb0:	str	w0, [x20]
  405bb4:	ldr	w0, [x22]
  405bb8:	cbnz	w0, 405cd8 <ferror@plt+0x4318>
  405bbc:	ldr	x1, [sp, #72]
  405bc0:	cmp	x1, #0x0
  405bc4:	ccmp	x1, x19, #0x4, ne  // ne = any
  405bc8:	b.eq	405cec <ferror@plt+0x432c>  // b.none
  405bcc:	ldrsb	w2, [x1]
  405bd0:	cmp	w2, #0x3a
  405bd4:	b.eq	405c3c <ferror@plt+0x427c>  // b.none
  405bd8:	cmp	w2, #0x2d
  405bdc:	b.eq	405c58 <ferror@plt+0x4298>  // b.none
  405be0:	ldp	x19, x20, [sp, #16]
  405be4:	ldp	x21, x22, [sp, #32]
  405be8:	ldr	x23, [sp, #48]
  405bec:	ldp	x29, x30, [sp], #80
  405bf0:	ret
  405bf4:	add	x19, x19, #0x1
  405bf8:	mov	w2, #0xa                   	// #10
  405bfc:	add	x1, sp, #0x48
  405c00:	mov	x0, x19
  405c04:	bl	401880 <strtol@plt>
  405c08:	str	w0, [x20]
  405c0c:	ldr	w0, [x22]
  405c10:	cbnz	w0, 405cb0 <ferror@plt+0x42f0>
  405c14:	ldr	x0, [sp, #72]
  405c18:	cbz	x0, 405cc4 <ferror@plt+0x4304>
  405c1c:	ldrsb	w1, [x0]
  405c20:	cmp	w1, #0x0
  405c24:	ccmp	x0, x19, #0x4, eq  // eq = none
  405c28:	csetm	w0, eq  // eq = none
  405c2c:	ldp	x19, x20, [sp, #16]
  405c30:	ldp	x21, x22, [sp, #32]
  405c34:	ldr	x23, [sp, #48]
  405c38:	b	405bec <ferror@plt+0x422c>
  405c3c:	ldrsb	w2, [x1, #1]
  405c40:	cbnz	w2, 405c58 <ferror@plt+0x4298>
  405c44:	str	w21, [x20]
  405c48:	ldp	x19, x20, [sp, #16]
  405c4c:	ldp	x21, x22, [sp, #32]
  405c50:	ldr	x23, [sp, #48]
  405c54:	b	405bec <ferror@plt+0x422c>
  405c58:	add	x19, x1, #0x1
  405c5c:	str	xzr, [sp, #72]
  405c60:	str	wzr, [x22]
  405c64:	mov	w2, #0xa                   	// #10
  405c68:	add	x1, sp, #0x48
  405c6c:	mov	x0, x19
  405c70:	bl	401880 <strtol@plt>
  405c74:	str	w0, [x20]
  405c78:	ldr	w0, [x22]
  405c7c:	cbnz	w0, 405d00 <ferror@plt+0x4340>
  405c80:	ldr	x0, [sp, #72]
  405c84:	cbz	x0, 405d14 <ferror@plt+0x4354>
  405c88:	ldrsb	w1, [x0]
  405c8c:	cmp	w1, #0x0
  405c90:	ccmp	x0, x19, #0x4, eq  // eq = none
  405c94:	csetm	w0, eq  // eq = none
  405c98:	ldp	x19, x20, [sp, #16]
  405c9c:	ldp	x21, x22, [sp, #32]
  405ca0:	ldr	x23, [sp, #48]
  405ca4:	b	405bec <ferror@plt+0x422c>
  405ca8:	mov	w0, #0x0                   	// #0
  405cac:	b	405bec <ferror@plt+0x422c>
  405cb0:	mov	w0, #0xffffffff            	// #-1
  405cb4:	ldp	x19, x20, [sp, #16]
  405cb8:	ldp	x21, x22, [sp, #32]
  405cbc:	ldr	x23, [sp, #48]
  405cc0:	b	405bec <ferror@plt+0x422c>
  405cc4:	mov	w0, #0xffffffff            	// #-1
  405cc8:	ldp	x19, x20, [sp, #16]
  405ccc:	ldp	x21, x22, [sp, #32]
  405cd0:	ldr	x23, [sp, #48]
  405cd4:	b	405bec <ferror@plt+0x422c>
  405cd8:	mov	w0, #0xffffffff            	// #-1
  405cdc:	ldp	x19, x20, [sp, #16]
  405ce0:	ldp	x21, x22, [sp, #32]
  405ce4:	ldr	x23, [sp, #48]
  405ce8:	b	405bec <ferror@plt+0x422c>
  405cec:	mov	w0, #0xffffffff            	// #-1
  405cf0:	ldp	x19, x20, [sp, #16]
  405cf4:	ldp	x21, x22, [sp, #32]
  405cf8:	ldr	x23, [sp, #48]
  405cfc:	b	405bec <ferror@plt+0x422c>
  405d00:	mov	w0, #0xffffffff            	// #-1
  405d04:	ldp	x19, x20, [sp, #16]
  405d08:	ldp	x21, x22, [sp, #32]
  405d0c:	ldr	x23, [sp, #48]
  405d10:	b	405bec <ferror@plt+0x422c>
  405d14:	mov	w0, #0xffffffff            	// #-1
  405d18:	ldp	x19, x20, [sp, #16]
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	ldr	x23, [sp, #48]
  405d24:	b	405bec <ferror@plt+0x422c>
  405d28:	cmp	x0, #0x0
  405d2c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405d30:	b.eq	405df8 <ferror@plt+0x4438>  // b.none
  405d34:	stp	x29, x30, [sp, #-80]!
  405d38:	mov	x29, sp
  405d3c:	stp	x19, x20, [sp, #16]
  405d40:	stp	x21, x22, [sp, #32]
  405d44:	stp	x23, x24, [sp, #48]
  405d48:	mov	x20, x1
  405d4c:	add	x24, sp, #0x40
  405d50:	add	x23, sp, #0x48
  405d54:	b	405d84 <ferror@plt+0x43c4>
  405d58:	cmp	x19, #0x0
  405d5c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405d60:	ccmp	x21, x22, #0x0, ne  // ne = any
  405d64:	b.ne	405de0 <ferror@plt+0x4420>  // b.any
  405d68:	mov	x2, x21
  405d6c:	mov	x1, x20
  405d70:	mov	x0, x19
  405d74:	bl	401720 <strncmp@plt>
  405d78:	cbnz	w0, 405de0 <ferror@plt+0x4420>
  405d7c:	add	x0, x19, x21
  405d80:	add	x20, x20, x22
  405d84:	mov	x1, x24
  405d88:	bl	4044c8 <ferror@plt+0x2b08>
  405d8c:	mov	x19, x0
  405d90:	mov	x1, x23
  405d94:	mov	x0, x20
  405d98:	bl	4044c8 <ferror@plt+0x2b08>
  405d9c:	mov	x20, x0
  405da0:	ldr	x21, [sp, #64]
  405da4:	ldr	x22, [sp, #72]
  405da8:	adds	x0, x21, x22
  405dac:	b.eq	405dd8 <ferror@plt+0x4418>  // b.none
  405db0:	cmp	x0, #0x1
  405db4:	b.ne	405d58 <ferror@plt+0x4398>  // b.any
  405db8:	cbz	x19, 405dc8 <ferror@plt+0x4408>
  405dbc:	ldrsb	w0, [x19]
  405dc0:	cmp	w0, #0x2f
  405dc4:	b.eq	405dd8 <ferror@plt+0x4418>  // b.none
  405dc8:	cbz	x20, 405de0 <ferror@plt+0x4420>
  405dcc:	ldrsb	w0, [x20]
  405dd0:	cmp	w0, #0x2f
  405dd4:	b.ne	405d58 <ferror@plt+0x4398>  // b.any
  405dd8:	mov	w0, #0x1                   	// #1
  405ddc:	b	405de4 <ferror@plt+0x4424>
  405de0:	mov	w0, #0x0                   	// #0
  405de4:	ldp	x19, x20, [sp, #16]
  405de8:	ldp	x21, x22, [sp, #32]
  405dec:	ldp	x23, x24, [sp, #48]
  405df0:	ldp	x29, x30, [sp], #80
  405df4:	ret
  405df8:	mov	w0, #0x0                   	// #0
  405dfc:	ret
  405e00:	stp	x29, x30, [sp, #-64]!
  405e04:	mov	x29, sp
  405e08:	stp	x19, x20, [sp, #16]
  405e0c:	mov	x19, x0
  405e10:	orr	x0, x0, x1
  405e14:	cbz	x0, 405e98 <ferror@plt+0x44d8>
  405e18:	stp	x21, x22, [sp, #32]
  405e1c:	mov	x21, x1
  405e20:	mov	x22, x2
  405e24:	cbz	x19, 405eac <ferror@plt+0x44ec>
  405e28:	cbz	x1, 405ec4 <ferror@plt+0x4504>
  405e2c:	stp	x23, x24, [sp, #48]
  405e30:	mov	x0, x19
  405e34:	bl	401610 <strlen@plt>
  405e38:	mov	x23, x0
  405e3c:	mvn	x0, x0
  405e40:	mov	x20, #0x0                   	// #0
  405e44:	cmp	x0, x22
  405e48:	b.cc	405ed8 <ferror@plt+0x4518>  // b.lo, b.ul, b.last
  405e4c:	add	x24, x23, x22
  405e50:	add	x0, x24, #0x1
  405e54:	bl	4016f0 <malloc@plt>
  405e58:	mov	x20, x0
  405e5c:	cbz	x0, 405ee4 <ferror@plt+0x4524>
  405e60:	mov	x2, x23
  405e64:	mov	x1, x19
  405e68:	bl	4015d0 <memcpy@plt>
  405e6c:	mov	x2, x22
  405e70:	mov	x1, x21
  405e74:	add	x0, x20, x23
  405e78:	bl	4015d0 <memcpy@plt>
  405e7c:	strb	wzr, [x20, x24]
  405e80:	ldp	x21, x22, [sp, #32]
  405e84:	ldp	x23, x24, [sp, #48]
  405e88:	mov	x0, x20
  405e8c:	ldp	x19, x20, [sp, #16]
  405e90:	ldp	x29, x30, [sp], #64
  405e94:	ret
  405e98:	adrp	x0, 406000 <ferror@plt+0x4640>
  405e9c:	add	x0, x0, #0x250
  405ea0:	bl	4017c0 <strdup@plt>
  405ea4:	mov	x20, x0
  405ea8:	b	405e88 <ferror@plt+0x44c8>
  405eac:	mov	x1, x2
  405eb0:	mov	x0, x21
  405eb4:	bl	4018c0 <strndup@plt>
  405eb8:	mov	x20, x0
  405ebc:	ldp	x21, x22, [sp, #32]
  405ec0:	b	405e88 <ferror@plt+0x44c8>
  405ec4:	mov	x0, x19
  405ec8:	bl	4017c0 <strdup@plt>
  405ecc:	mov	x20, x0
  405ed0:	ldp	x21, x22, [sp, #32]
  405ed4:	b	405e88 <ferror@plt+0x44c8>
  405ed8:	ldp	x21, x22, [sp, #32]
  405edc:	ldp	x23, x24, [sp, #48]
  405ee0:	b	405e88 <ferror@plt+0x44c8>
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldp	x23, x24, [sp, #48]
  405eec:	b	405e88 <ferror@plt+0x44c8>
  405ef0:	stp	x29, x30, [sp, #-32]!
  405ef4:	mov	x29, sp
  405ef8:	stp	x19, x20, [sp, #16]
  405efc:	mov	x20, x0
  405f00:	mov	x19, x1
  405f04:	mov	x2, #0x0                   	// #0
  405f08:	cbz	x1, 405f18 <ferror@plt+0x4558>
  405f0c:	mov	x0, x1
  405f10:	bl	401610 <strlen@plt>
  405f14:	mov	x2, x0
  405f18:	mov	x1, x19
  405f1c:	mov	x0, x20
  405f20:	bl	405e00 <ferror@plt+0x4440>
  405f24:	ldp	x19, x20, [sp, #16]
  405f28:	ldp	x29, x30, [sp], #32
  405f2c:	ret
  405f30:	stp	x29, x30, [sp, #-288]!
  405f34:	mov	x29, sp
  405f38:	str	x19, [sp, #16]
  405f3c:	mov	x19, x0
  405f40:	str	x2, [sp, #240]
  405f44:	str	x3, [sp, #248]
  405f48:	str	x4, [sp, #256]
  405f4c:	str	x5, [sp, #264]
  405f50:	str	x6, [sp, #272]
  405f54:	str	x7, [sp, #280]
  405f58:	str	q0, [sp, #112]
  405f5c:	str	q1, [sp, #128]
  405f60:	str	q2, [sp, #144]
  405f64:	str	q3, [sp, #160]
  405f68:	str	q4, [sp, #176]
  405f6c:	str	q5, [sp, #192]
  405f70:	str	q6, [sp, #208]
  405f74:	str	q7, [sp, #224]
  405f78:	add	x0, sp, #0x120
  405f7c:	str	x0, [sp, #80]
  405f80:	str	x0, [sp, #88]
  405f84:	add	x0, sp, #0xf0
  405f88:	str	x0, [sp, #96]
  405f8c:	mov	w0, #0xffffffd0            	// #-48
  405f90:	str	w0, [sp, #104]
  405f94:	mov	w0, #0xffffff80            	// #-128
  405f98:	str	w0, [sp, #108]
  405f9c:	ldp	x2, x3, [sp, #80]
  405fa0:	stp	x2, x3, [sp, #32]
  405fa4:	ldp	x2, x3, [sp, #96]
  405fa8:	stp	x2, x3, [sp, #48]
  405fac:	add	x2, sp, #0x20
  405fb0:	add	x0, sp, #0x48
  405fb4:	bl	4018b0 <vasprintf@plt>
  405fb8:	tbnz	w0, #31, 405fe8 <ferror@plt+0x4628>
  405fbc:	sxtw	x2, w0
  405fc0:	ldr	x1, [sp, #72]
  405fc4:	mov	x0, x19
  405fc8:	bl	405e00 <ferror@plt+0x4440>
  405fcc:	mov	x19, x0
  405fd0:	ldr	x0, [sp, #72]
  405fd4:	bl	401890 <free@plt>
  405fd8:	mov	x0, x19
  405fdc:	ldr	x19, [sp, #16]
  405fe0:	ldp	x29, x30, [sp], #288
  405fe4:	ret
  405fe8:	mov	x19, #0x0                   	// #0
  405fec:	b	405fd8 <ferror@plt+0x4618>
  405ff0:	stp	x29, x30, [sp, #-80]!
  405ff4:	mov	x29, sp
  405ff8:	stp	x19, x20, [sp, #16]
  405ffc:	stp	x21, x22, [sp, #32]
  406000:	mov	x19, x0
  406004:	ldr	x21, [x0]
  406008:	ldrsb	w0, [x21]
  40600c:	cbz	w0, 406140 <ferror@plt+0x4780>
  406010:	stp	x23, x24, [sp, #48]
  406014:	mov	x24, x1
  406018:	mov	x22, x2
  40601c:	mov	w23, w3
  406020:	mov	x1, x2
  406024:	mov	x0, x21
  406028:	bl	4018d0 <strspn@plt>
  40602c:	add	x20, x21, x0
  406030:	ldrsb	w21, [x21, x0]
  406034:	cbz	w21, 4060ac <ferror@plt+0x46ec>
  406038:	cbz	w23, 406110 <ferror@plt+0x4750>
  40603c:	mov	w1, w21
  406040:	adrp	x0, 406000 <ferror@plt+0x4640>
  406044:	add	x0, x0, #0xc30
  406048:	bl	4018e0 <strchr@plt>
  40604c:	cbz	x0, 4060cc <ferror@plt+0x470c>
  406050:	strb	w21, [sp, #72]
  406054:	strb	wzr, [sp, #73]
  406058:	add	x23, x20, #0x1
  40605c:	add	x1, sp, #0x48
  406060:	mov	x0, x23
  406064:	bl	40453c <ferror@plt+0x2b7c>
  406068:	str	x0, [x24]
  40606c:	add	x1, x20, x0
  406070:	ldrsb	w1, [x1, #1]
  406074:	cmp	w1, #0x0
  406078:	ccmp	w21, w1, #0x0, ne  // ne = any
  40607c:	b.ne	4060bc <ferror@plt+0x46fc>  // b.any
  406080:	add	x0, x0, #0x2
  406084:	add	x21, x20, x0
  406088:	ldrsb	w1, [x20, x0]
  40608c:	cbz	w1, 40609c <ferror@plt+0x46dc>
  406090:	mov	x0, x22
  406094:	bl	4018e0 <strchr@plt>
  406098:	cbz	x0, 4060bc <ferror@plt+0x46fc>
  40609c:	str	x21, [x19]
  4060a0:	mov	x20, x23
  4060a4:	ldp	x23, x24, [sp, #48]
  4060a8:	b	40612c <ferror@plt+0x476c>
  4060ac:	str	x20, [x19]
  4060b0:	mov	x20, #0x0                   	// #0
  4060b4:	ldp	x23, x24, [sp, #48]
  4060b8:	b	40612c <ferror@plt+0x476c>
  4060bc:	str	x20, [x19]
  4060c0:	mov	x20, #0x0                   	// #0
  4060c4:	ldp	x23, x24, [sp, #48]
  4060c8:	b	40612c <ferror@plt+0x476c>
  4060cc:	mov	x1, x22
  4060d0:	mov	x0, x20
  4060d4:	bl	40453c <ferror@plt+0x2b7c>
  4060d8:	str	x0, [x24]
  4060dc:	add	x21, x20, x0
  4060e0:	ldrsb	w1, [x20, x0]
  4060e4:	cbz	w1, 4060f4 <ferror@plt+0x4734>
  4060e8:	mov	x0, x22
  4060ec:	bl	4018e0 <strchr@plt>
  4060f0:	cbz	x0, 406100 <ferror@plt+0x4740>
  4060f4:	str	x21, [x19]
  4060f8:	ldp	x23, x24, [sp, #48]
  4060fc:	b	40612c <ferror@plt+0x476c>
  406100:	str	x20, [x19]
  406104:	mov	x20, x0
  406108:	ldp	x23, x24, [sp, #48]
  40610c:	b	40612c <ferror@plt+0x476c>
  406110:	mov	x1, x22
  406114:	mov	x0, x20
  406118:	bl	401950 <strcspn@plt>
  40611c:	str	x0, [x24]
  406120:	add	x0, x20, x0
  406124:	str	x0, [x19]
  406128:	ldp	x23, x24, [sp, #48]
  40612c:	mov	x0, x20
  406130:	ldp	x19, x20, [sp, #16]
  406134:	ldp	x21, x22, [sp, #32]
  406138:	ldp	x29, x30, [sp], #80
  40613c:	ret
  406140:	mov	x20, #0x0                   	// #0
  406144:	b	40612c <ferror@plt+0x476c>
  406148:	stp	x29, x30, [sp, #-32]!
  40614c:	mov	x29, sp
  406150:	str	x19, [sp, #16]
  406154:	mov	x19, x0
  406158:	mov	x0, x19
  40615c:	bl	401750 <fgetc@plt>
  406160:	cmn	w0, #0x1
  406164:	b.eq	406178 <ferror@plt+0x47b8>  // b.none
  406168:	cmp	w0, #0xa
  40616c:	b.ne	406158 <ferror@plt+0x4798>  // b.any
  406170:	mov	w0, #0x0                   	// #0
  406174:	b	40617c <ferror@plt+0x47bc>
  406178:	mov	w0, #0x1                   	// #1
  40617c:	ldr	x19, [sp, #16]
  406180:	ldp	x29, x30, [sp], #32
  406184:	ret
  406188:	stp	x29, x30, [sp, #-64]!
  40618c:	mov	x29, sp
  406190:	stp	x19, x20, [sp, #16]
  406194:	adrp	x20, 417000 <ferror@plt+0x15640>
  406198:	add	x20, x20, #0xde0
  40619c:	stp	x21, x22, [sp, #32]
  4061a0:	adrp	x21, 417000 <ferror@plt+0x15640>
  4061a4:	add	x21, x21, #0xdd8
  4061a8:	sub	x20, x20, x21
  4061ac:	mov	w22, w0
  4061b0:	stp	x23, x24, [sp, #48]
  4061b4:	mov	x23, x1
  4061b8:	mov	x24, x2
  4061bc:	bl	401598 <memcpy@plt-0x38>
  4061c0:	cmp	xzr, x20, asr #3
  4061c4:	b.eq	4061f0 <ferror@plt+0x4830>  // b.none
  4061c8:	asr	x20, x20, #3
  4061cc:	mov	x19, #0x0                   	// #0
  4061d0:	ldr	x3, [x21, x19, lsl #3]
  4061d4:	mov	x2, x24
  4061d8:	add	x19, x19, #0x1
  4061dc:	mov	x1, x23
  4061e0:	mov	w0, w22
  4061e4:	blr	x3
  4061e8:	cmp	x20, x19
  4061ec:	b.ne	4061d0 <ferror@plt+0x4810>  // b.any
  4061f0:	ldp	x19, x20, [sp, #16]
  4061f4:	ldp	x21, x22, [sp, #32]
  4061f8:	ldp	x23, x24, [sp, #48]
  4061fc:	ldp	x29, x30, [sp], #64
  406200:	ret
  406204:	nop
  406208:	ret
  40620c:	nop
  406210:	adrp	x2, 418000 <ferror@plt+0x16640>
  406214:	mov	x1, #0x0                   	// #0
  406218:	ldr	x2, [x2, #520]
  40621c:	b	401680 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406220 <.fini>:
  406220:	stp	x29, x30, [sp, #-16]!
  406224:	mov	x29, sp
  406228:	ldp	x29, x30, [sp], #16
  40622c:	ret
