
*** Running vivado
    with args -log lab0_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab0_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab0_top.tcl -notrace
Command: link_design -top lab0_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.910 ; gain = 0.000 ; free physical = 142078 ; free virtual = 172093
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/users/aarzooag/lab0/lab0.xdc]
Finished Parsing XDC File [/home/users/aarzooag/lab0/lab0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.406 ; gain = 0.000 ; free physical = 141988 ; free virtual = 172003
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1874.375 ; gain = 366.965 ; free physical = 141987 ; free virtual = 172001
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:03 . Memory (MB): peak = 2028.656 ; gain = 154.281 ; free physical = 141961 ; free virtual = 171976

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2374.656 ; gain = 346.000 ; free physical = 141587 ; free virtual = 171602

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
Ending Logic Optimization Task | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
Ending Netlist Obfuscation Task | Checksum: 1c09ca8b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2532.594 ; gain = 658.219 ; free physical = 141453 ; free virtual = 171468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.594 ; gain = 0.000 ; free physical = 141453 ; free virtual = 171468
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2564.609 ; gain = 0.000 ; free physical = 141451 ; free virtual = 171467
INFO: [Common 17-1381] The checkpoint '/home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab0_top_drc_opted.rpt -pb lab0_top_drc_opted.pb -rpx lab0_top_drc_opted.rpx
Command: report_drc -file lab0_top_drc_opted.rpt -pb lab0_top_drc_opted.pb -rpx lab0_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.2/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.176 ; gain = 125.566 ; free physical = 141415 ; free virtual = 171429
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171428
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13781554d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171428
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171428

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13781554d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171428

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 195f0818b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171427

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 195f0818b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171427
Phase 1 Placer Initialization | Checksum: 195f0818b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171427

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 195f0818b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2690.176 ; gain = 0.000 ; free physical = 141413 ; free virtual = 171427

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 2019061cf

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141410 ; free virtual = 171424
Phase 2 Global Placement | Checksum: 2019061cf

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141410 ; free virtual = 171424

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2019061cf

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141410 ; free virtual = 171424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1503d29ca

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141409 ; free virtual = 171423

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c96a3c39

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141409 ; free virtual = 171423

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c96a3c39

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141409 ; free virtual = 171423

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418
Phase 3 Detail Placement | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141403 ; free virtual = 171418
Phase 4.4 Final Placement Cleanup | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a23ab873

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418
Ending Placer Task | Checksum: 1e983d040

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.184 ; gain = 16.008 ; free physical = 141403 ; free virtual = 171418
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141403 ; free virtual = 171418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141401 ; free virtual = 171417
INFO: [Common 17-1381] The checkpoint '/home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab0_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141402 ; free virtual = 171417
INFO: [runtcl-4] Executing : report_utilization -file lab0_top_utilization_placed.rpt -pb lab0_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab0_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141410 ; free virtual = 171425
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141387 ; free virtual = 171402
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2706.184 ; gain = 0.000 ; free physical = 141386 ; free virtual = 171403
INFO: [Common 17-1381] The checkpoint '/home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f20b0bfd ConstDB: 0 ShapeSum: f778c443 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 90feab62

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.625 ; gain = 0.000 ; free physical = 141266 ; free virtual = 171281
Post Restoration Checksum: NetGraph: 1ae12892 NumContArr: 761d82d0 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 90feab62

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2791.609 ; gain = 16.984 ; free physical = 141226 ; free virtual = 171242

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 90feab62

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2791.609 ; gain = 16.984 ; free physical = 141226 ; free virtual = 171242
Phase 2 Router Initialization | Checksum: 90feab62

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2797.664 ; gain = 23.039 ; free physical = 141218 ; free virtual = 171234

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1736bdca9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229
Phase 4 Rip-up And Reroute | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229
Phase 6 Post Hold Fix | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141214 ; free virtual = 171229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0380553 %
  Global Horizontal Routing Utilization  = 0.0338066 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.043 ; gain = 31.418 ; free physical = 141213 ; free virtual = 171228

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: befb0f34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2808.043 ; gain = 33.418 ; free physical = 141210 ; free virtual = 171225

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 655da2fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2808.043 ; gain = 33.418 ; free physical = 141210 ; free virtual = 171225
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2808.043 ; gain = 33.418 ; free physical = 141225 ; free virtual = 171241

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2808.043 ; gain = 101.859 ; free physical = 141225 ; free virtual = 171241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 141226 ; free virtual = 171241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 141232 ; free virtual = 171249
INFO: [Common 17-1381] The checkpoint '/home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab0_top_drc_routed.rpt -pb lab0_top_drc_routed.pb -rpx lab0_top_drc_routed.rpx
Command: report_drc -file lab0_top_drc_routed.rpt -pb lab0_top_drc_routed.pb -rpx lab0_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab0_top_methodology_drc_routed.rpt -pb lab0_top_methodology_drc_routed.pb -rpx lab0_top_methodology_drc_routed.rpx
Command: report_methodology -file lab0_top_methodology_drc_routed.rpt -pb lab0_top_methodology_drc_routed.pb -rpx lab0_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/users/aarzooag/lab0/lab0.runs/impl_1/lab0_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab0_top_power_routed.rpt -pb lab0_top_power_summary_routed.pb -rpx lab0_top_power_routed.rpx
Command: report_power -file lab0_top_power_routed.rpt -pb lab0_top_power_summary_routed.pb -rpx lab0_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab0_top_route_status.rpt -pb lab0_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab0_top_timing_summary_routed.rpt -pb lab0_top_timing_summary_routed.pb -rpx lab0_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab0_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab0_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab0_top_bus_skew_routed.rpt -pb lab0_top_bus_skew_routed.pb -rpx lab0_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force lab0_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab0_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3203.504 ; gain = 226.105 ; free physical = 141187 ; free virtual = 171207
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 19:08:33 2024...

*** Running vivado
    with args -log lab0_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab0_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab0_top.tcl -notrace
Command: open_checkpoint lab0_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1506.734 ; gain = 0.000 ; free physical = 141652 ; free virtual = 171672
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.375 ; gain = 0.000 ; free physical = 141289 ; free virtual = 171309
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2376.746 ; gain = 19.812 ; free physical = 140732 ; free virtual = 170751
Restored from archive | CPU: 0.320000 secs | Memory: 1.098259 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2376.746 ; gain = 19.812 ; free physical = 140732 ; free virtual = 170751
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.746 ; gain = 0.000 ; free physical = 140732 ; free virtual = 170751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2376.746 ; gain = 870.012 ; free physical = 140732 ; free virtual = 170751
Command: write_bitstream -force lab0_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.2/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab0_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2821.215 ; gain = 444.469 ; free physical = 140620 ; free virtual = 170644
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 20:59:03 2024...
