#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 15 08:33:40 2021
# Process ID: 5660
# Current directory: /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch
# Command line: vivado
# Log file: /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/vivado.log
# Journal file: /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/vivado.jou
#-----------------------------------------------------------
start_gui
create_project HW02_type_mismatches_Bielawski /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/HW02_type_mismatches_Bielawski -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
add_files {/home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/design_sources/my_packages/ieee_2008/math_real-body.vhdl /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/design_sources/my_packages/my_package-body.vhd /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/design_sources/my_packages/my_package.vhd /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/design_sources/mod_m_up_dn_count.vhd /home/kam/dev/school/computer_architecture_645/fpga/HW02_Type_Mismatch/mod_m_up_dn_count/design_sources/my_packages/ieee_2008/math_real.vhdl}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
