{"vcs1":{"timestamp_begin":1732502383.046705815, "rt":2.79, "ut":1.08, "st":0.33}}
{"vcselab":{"timestamp_begin":1732502385.920690408, "rt":1.40, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1732502387.396627409, "rt":0.41, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732502382.421652053}
{"VCS_COMP_START_TIME": 1732502382.421652053}
{"VCS_COMP_END_TIME": 1732502392.490597342}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343708}}
{"stitch_vcselab": {"peak_mem": 223352}}
