digraph "CFG for '_Z7hsv2rgbPfS_S_P15HIP_vector_typeIhLj3EEii' function" {
	label="CFG for '_Z7hsv2rgbPfS_S_P15HIP_vector_typeIhLj3EEii' function";

	Node0x6210e40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %7\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !5, !invariant.load !6\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = add i32 %22, %16\l  %24 = icmp slt i32 %15, %4\l  %25 = icmp slt i32 %23, %5\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %152\l|{<s0>T|<s1>F}}"];
	Node0x6210e40:s0 -> Node0x62148a0;
	Node0x6210e40:s1 -> Node0x6214930;
	Node0x62148a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %23, %4\l  %29 = add nsw i32 %28, %15\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %35 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = fdiv contract float %32, 6.000000e+01\l  %38 = fptosi float %37 to i32\l  %39 = srem i32 %38, 6\l  %40 = sitofp i32 %39 to float\l  %41 = fsub contract float %37, %40\l  %42 = fsub contract float 1.000000e+00, %34\l  %43 = fmul contract float %36, %42\l  %44 = fmul contract float %34, %41\l  %45 = fsub contract float 1.000000e+00, %44\l  %46 = fmul contract float %36, %45\l  %47 = fsub contract float 1.000000e+00, %41\l  %48 = fmul contract float %34, %47\l  %49 = fsub contract float 1.000000e+00, %48\l  %50 = fmul contract float %36, %49\l  %51 = fcmp contract oge float %32, 0.000000e+00\l  %52 = fcmp contract olt float %32, 6.000000e+01\l  %53 = and i1 %51, %52\l  br i1 %53, label %54, label %67\l|{<s0>T|<s1>F}}"];
	Node0x62148a0:s0 -> Node0x6216c90;
	Node0x62148a0:s1 -> Node0x6216d20;
	Node0x6216c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%54:\l54:                                               \l  %55 = fmul contract float %36, 2.550000e+02\l  %56 = fptosi float %55 to i32\l  %57 = trunc i32 %56 to i8\l  %58 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %57, i8 addrspace(1)* %58, align 1, !tbaa !11\l  %59 = fmul contract float %50, 2.550000e+02\l  %60 = fptosi float %59 to i32\l  %61 = trunc i32 %60 to i8\l  %62 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %61, i8 addrspace(1)* %62, align 1, !tbaa !11\l  %63 = fmul contract float %43, 2.550000e+02\l  %64 = fptosi float %63 to i32\l  %65 = trunc i32 %64 to i8\l  %66 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %65, i8 addrspace(1)* %66, align 1, !tbaa !11\l  br label %67\l}"];
	Node0x6216c90 -> Node0x6216d20;
	Node0x6216d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%67:\l67:                                               \l  %68 = fcmp contract oge float %32, 6.000000e+01\l  %69 = fcmp contract olt float %32, 1.200000e+02\l  %70 = and i1 %68, %69\l  br i1 %70, label %71, label %84\l|{<s0>T|<s1>F}}"];
	Node0x6216d20:s0 -> Node0x6218480;
	Node0x6216d20:s1 -> Node0x6218510;
	Node0x6218480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%71:\l71:                                               \l  %72 = fmul contract float %46, 2.550000e+02\l  %73 = fptosi float %72 to i32\l  %74 = trunc i32 %73 to i8\l  %75 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %74, i8 addrspace(1)* %75, align 1, !tbaa !11\l  %76 = fmul contract float %36, 2.550000e+02\l  %77 = fptosi float %76 to i32\l  %78 = trunc i32 %77 to i8\l  %79 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %78, i8 addrspace(1)* %79, align 1, !tbaa !11\l  %80 = fmul contract float %43, 2.550000e+02\l  %81 = fptosi float %80 to i32\l  %82 = trunc i32 %81 to i8\l  %83 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %82, i8 addrspace(1)* %83, align 1, !tbaa !11\l  br label %84\l}"];
	Node0x6218480 -> Node0x6218510;
	Node0x6218510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%84:\l84:                                               \l  %85 = fcmp contract oge float %32, 1.200000e+02\l  %86 = fcmp contract olt float %32, 1.800000e+02\l  %87 = and i1 %85, %86\l  br i1 %87, label %88, label %101\l|{<s0>T|<s1>F}}"];
	Node0x6218510:s0 -> Node0x6219230;
	Node0x6218510:s1 -> Node0x6219280;
	Node0x6219230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%88:\l88:                                               \l  %89 = fmul contract float %43, 2.550000e+02\l  %90 = fptosi float %89 to i32\l  %91 = trunc i32 %90 to i8\l  %92 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %91, i8 addrspace(1)* %92, align 1, !tbaa !11\l  %93 = fmul contract float %36, 2.550000e+02\l  %94 = fptosi float %93 to i32\l  %95 = trunc i32 %94 to i8\l  %96 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %95, i8 addrspace(1)* %96, align 1, !tbaa !11\l  %97 = fmul contract float %50, 2.550000e+02\l  %98 = fptosi float %97 to i32\l  %99 = trunc i32 %98 to i8\l  %100 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %99, i8 addrspace(1)* %100, align 1, !tbaa !11\l  br label %101\l}"];
	Node0x6219230 -> Node0x6219280;
	Node0x6219280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%101:\l101:                                              \l  %102 = fcmp contract oge float %32, 1.800000e+02\l  %103 = fcmp contract olt float %32, 2.400000e+02\l  %104 = and i1 %102, %103\l  br i1 %104, label %105, label %118\l|{<s0>T|<s1>F}}"];
	Node0x6219280:s0 -> Node0x6219fa0;
	Node0x6219280:s1 -> Node0x6219ff0;
	Node0x6219fa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%105:\l105:                                              \l  %106 = fmul contract float %43, 2.550000e+02\l  %107 = fptosi float %106 to i32\l  %108 = trunc i32 %107 to i8\l  %109 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %108, i8 addrspace(1)* %109, align 1, !tbaa !11\l  %110 = fmul contract float %46, 2.550000e+02\l  %111 = fptosi float %110 to i32\l  %112 = trunc i32 %111 to i8\l  %113 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %112, i8 addrspace(1)* %113, align 1, !tbaa !11\l  %114 = fmul contract float %36, 2.550000e+02\l  %115 = fptosi float %114 to i32\l  %116 = trunc i32 %115 to i8\l  %117 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %116, i8 addrspace(1)* %117, align 1, !tbaa !11\l  br label %118\l}"];
	Node0x6219fa0 -> Node0x6219ff0;
	Node0x6219ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%118:\l118:                                              \l  %119 = fcmp contract oge float %32, 2.400000e+02\l  %120 = fcmp contract olt float %32, 3.000000e+02\l  %121 = and i1 %119, %120\l  br i1 %121, label %122, label %135\l|{<s0>T|<s1>F}}"];
	Node0x6219ff0:s0 -> Node0x621ad10;
	Node0x6219ff0:s1 -> Node0x621ad60;
	Node0x621ad10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%122:\l122:                                              \l  %123 = fmul contract float %50, 2.550000e+02\l  %124 = fptosi float %123 to i32\l  %125 = trunc i32 %124 to i8\l  %126 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %125, i8 addrspace(1)* %126, align 1, !tbaa !11\l  %127 = fmul contract float %43, 2.550000e+02\l  %128 = fptosi float %127 to i32\l  %129 = trunc i32 %128 to i8\l  %130 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %129, i8 addrspace(1)* %130, align 1, !tbaa !11\l  %131 = fmul contract float %36, 2.550000e+02\l  %132 = fptosi float %131 to i32\l  %133 = trunc i32 %132 to i8\l  %134 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %133, i8 addrspace(1)* %134, align 1, !tbaa !11\l  br label %135\l}"];
	Node0x621ad10 -> Node0x621ad60;
	Node0x621ad60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%135:\l135:                                              \l  %136 = fcmp contract oge float %32, 3.000000e+02\l  %137 = fcmp contract olt float %32, 3.600000e+02\l  %138 = and i1 %136, %137\l  br i1 %138, label %139, label %152\l|{<s0>T|<s1>F}}"];
	Node0x621ad60:s0 -> Node0x6218170;
	Node0x621ad60:s1 -> Node0x6214930;
	Node0x6218170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%139:\l139:                                              \l  %140 = fmul contract float %36, 2.550000e+02\l  %141 = fptosi float %140 to i32\l  %142 = trunc i32 %141 to i8\l  %143 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i8 %142, i8 addrspace(1)* %143, align 1, !tbaa !11\l  %144 = fmul contract float %43, 2.550000e+02\l  %145 = fptosi float %144 to i32\l  %146 = trunc i32 %145 to i8\l  %147 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i8 %146, i8 addrspace(1)* %147, align 1, !tbaa !11\l  %148 = fmul contract float %46, 2.550000e+02\l  %149 = fptosi float %148 to i32\l  %150 = trunc i32 %149 to i8\l  %151 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %30, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i8 %150, i8 addrspace(1)* %151, align 1, !tbaa !11\l  br label %152\l}"];
	Node0x6218170 -> Node0x6214930;
	Node0x6214930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%152:\l152:                                              \l  ret void\l}"];
}
