{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701987904500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701987904506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 17:25:04 2023 " "Processing started: Thu Dec  7 17:25:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701987904506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987904506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987904506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701987904936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701987904936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcomp/branchcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcomp/branchcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchComp " "Found entity 1: branchComp" {  } { { "BranchComp/branchComp.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/BranchComp/branchComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem/top_dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem/top_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dmem " "Found entity 1: top_dmem" {  } { { "DMEM/top_dmem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/DMEM/top_dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dmem " "Found entity 1: Dmem" {  } { { "DMEM/Dmem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/DMEM/Dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "SignExtend/signExtender.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/SignExtend/signExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "Regfile/regFile.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/Regfile/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987911967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987911967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Imem " "Found entity 1: Imem" {  } { { "IMEM/Imem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/IMEM/Imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987912006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987912006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987912044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987912044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701987912185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ConUni " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ConUni\"" {  } { { "dataPath.v" "ConUni" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imem Imem:imem " "Elaborating entity \"Imem\" for hierarchy \"Imem:imem\"" {  } { { "dataPath.v" "imem" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Imem.v(26) " "Verilog HDL assignment warning at Imem.v(26): truncated value with size 32 to match size of target (8)" {  } { { "IMEM/Imem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/IMEM/Imem.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701987912247 "|dataPath|Imem:imem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage Imem.v(21) " "Verilog HDL warning at Imem.v(21): initial value for variable storage should be constant" {  } { { "IMEM/Imem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/IMEM/Imem.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1701987912247 "|dataPath|Imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 Imem.v(6) " "Net \"storage\" at Imem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM/Imem.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/IMEM/Imem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701987912247 "|dataPath|Imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regfile " "Elaborating entity \"regFile\" for hierarchy \"regFile:regfile\"" {  } { { "dataPath.v" "regfile" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchComp branchComp:compare " "Elaborating entity \"branchComp\" for hierarchy \"branchComp:compare\"" {  } { { "dataPath.v" "compare" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "dataPath.v" "alu" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_dmem top_dmem:dmem " "Elaborating entity \"top_dmem\" for hierarchy \"top_dmem:dmem\"" {  } { { "dataPath.v" "dmem" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dmem top_dmem:dmem\|Dmem:dm0 " "Elaborating entity \"Dmem\" for hierarchy \"top_dmem:dmem\|Dmem:dm0\"" {  } { { "DMEM/top_dmem.v" "dm0" { Text "G:/Shared drives/JJJMM/RSCV-32I/DMEM/top_dmem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender signExtender:signextend " "Elaborating entity \"signExtender\" for hierarchy \"signExtender:signextend\"" {  } { { "dataPath.v" "signextend" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987912882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701987917346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701987917346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "dataPath.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987917729 "|dataPath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "dataPath.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987917729 "|dataPath|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "dataPath.v" "" { Text "G:/Shared drives/JJJMM/RSCV-32I/dataPath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987917729 "|dataPath|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701987917729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701987917730 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701987917730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701987917730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701987917898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 17:25:17 2023 " "Processing ended: Thu Dec  7 17:25:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701987917898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701987917898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701987917898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701987917898 ""}
