Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 04 16:45:21 2017
| Host         : DESKTOP-IQ9RCDV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file perform_control_sets_placed.rpt
| Design       : perform
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  tWE_reg_i_1_n_0    |               | eqOp             |                1 |              1 |
|  clk_IBUF_BUFG      |               | num[3]_i_1_n_0   |                1 |              4 |
|  tIO_reg[3]_i_1_n_0 |               |                  |                2 |              5 |
|  clk_IBUF_BUFG      |               |                  |                1 |              7 |
|  clk_IBUF_BUFG      |               | tWE_reg_i_1_n_0  |                2 |              7 |
+---------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     2 |
+--------+-----------------------+


