
bootloader_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002284  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08002390  08002390  00012390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800247c  0800247c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800247c  0800247c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800247c  0800247c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800247c  0800247c  0001247c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002480  08002480  00012480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002484  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  20000070  080024f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  080024f4  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e75  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000178a  00000000  00000000  00027f0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007d8  00000000  00000000  00029698  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000740  00000000  00000000  00029e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000174ee  00000000  00000000  0002a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006959  00000000  00000000  00041a9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000852c9  00000000  00000000  000483f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cd6c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002228  00000000  00000000  000cd73c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002378 	.word	0x08002378

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002378 	.word	0x08002378

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000160:	f000 fb0a 	bl	8000778 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000164:	f000 f820 	bl	80001a8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000168:	f000 f8d8 	bl	800031c <MX_GPIO_Init>
	MX_CAN_Init();
 800016c:	f000 f862 	bl	8000234 <MX_CAN_Init>
	MX_CRC_Init();
 8000170:	f000 f896 	bl	80002a0 <MX_CRC_Init>
	MX_USART1_UART_Init();
 8000174:	f000 f8a8 	bl	80002c8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN WHILE */
	/* USER CODE END WHILE */

	/* USER CODE BEGIN 3 */
	/*CHECK IF HARDWARE SIGNAL TO BOOT PRESENT*/
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET){
 8000178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800017c:	4808      	ldr	r0, [pc, #32]	; (80001a0 <main+0x44>)
 800017e:	f000 feb3 	bl	8000ee8 <HAL_GPIO_ReadPin>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	d105      	bne.n	8000194 <main+0x38>
		printmsg("BL_DEBUG_MSG: Enter boot..\n\r");
 8000188:	4806      	ldr	r0, [pc, #24]	; (80001a4 <main+0x48>)
 800018a:	f000 f921 	bl	80003d0 <printmsg>
		bootloader_uart_read_data();
 800018e:	f000 f945 	bl	800041c <bootloader_uart_read_data>
 8000192:	e001      	b.n	8000198 <main+0x3c>
	}
	else
	{
		bootloader_jump_to_user_app();
 8000194:	f000 f948 	bl	8000428 <bootloader_jump_to_user_app>
 8000198:	2300      	movs	r3, #0
	}
	/* USER CODE END 3 */
}
 800019a:	4618      	mov	r0, r3
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	40010800 	.word	0x40010800
 80001a4:	08002390 	.word	0x08002390

080001a8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b090      	sub	sp, #64	; 0x40
 80001ac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80001ae:	f107 0318 	add.w	r3, r7, #24
 80001b2:	2228      	movs	r2, #40	; 0x28
 80001b4:	2100      	movs	r1, #0
 80001b6:	4618      	mov	r0, r3
 80001b8:	f001 fcc4 	bl	8001b44 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80001bc:	1d3b      	adds	r3, r7, #4
 80001be:	2200      	movs	r2, #0
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	605a      	str	r2, [r3, #4]
 80001c4:	609a      	str	r2, [r3, #8]
 80001c6:	60da      	str	r2, [r3, #12]
 80001c8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ca:	2301      	movs	r3, #1
 80001cc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001d2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001d4:	2300      	movs	r3, #0
 80001d6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d8:	2301      	movs	r3, #1
 80001da:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001dc:	2302      	movs	r3, #2
 80001de:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001e4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001e6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80001ec:	f107 0318 	add.w	r3, r7, #24
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 fea9 	bl	8000f48 <HAL_RCC_OscConfig>
 80001f6:	4603      	mov	r3, r0
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d001      	beq.n	8000200 <SystemClock_Config+0x58>
		Error_Handler();
 80001fc:	f000 f940 	bl	8000480 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000200:	230f      	movs	r3, #15
 8000202:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000204:	2302      	movs	r3, #2
 8000206:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000208:	2300      	movs	r3, #0
 800020a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800020c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000210:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000212:	2300      	movs	r3, #0
 8000214:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	2102      	movs	r1, #2
 800021a:	4618      	mov	r0, r3
 800021c:	f001 f914 	bl	8001448 <HAL_RCC_ClockConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0x82>
		Error_Handler();
 8000226:	f000 f92b 	bl	8000480 <Error_Handler>
	}
}
 800022a:	bf00      	nop
 800022c:	3740      	adds	r7, #64	; 0x40
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 8000238:	4b17      	ldr	r3, [pc, #92]	; (8000298 <MX_CAN_Init+0x64>)
 800023a:	4a18      	ldr	r2, [pc, #96]	; (800029c <MX_CAN_Init+0x68>)
 800023c:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 9;
 800023e:	4b16      	ldr	r3, [pc, #88]	; (8000298 <MX_CAN_Init+0x64>)
 8000240:	2209      	movs	r2, #9
 8000242:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000244:	4b14      	ldr	r3, [pc, #80]	; (8000298 <MX_CAN_Init+0x64>)
 8000246:	2200      	movs	r2, #0
 8000248:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800024a:	4b13      	ldr	r3, [pc, #76]	; (8000298 <MX_CAN_Init+0x64>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000250:	4b11      	ldr	r3, [pc, #68]	; (8000298 <MX_CAN_Init+0x64>)
 8000252:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8000256:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000258:	4b0f      	ldr	r3, [pc, #60]	; (8000298 <MX_CAN_Init+0x64>)
 800025a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800025e:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8000260:	4b0d      	ldr	r3, [pc, #52]	; (8000298 <MX_CAN_Init+0x64>)
 8000262:	2200      	movs	r2, #0
 8000264:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000266:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <MX_CAN_Init+0x64>)
 8000268:	2200      	movs	r2, #0
 800026a:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 800026c:	4b0a      	ldr	r3, [pc, #40]	; (8000298 <MX_CAN_Init+0x64>)
 800026e:	2200      	movs	r2, #0
 8000270:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8000272:	4b09      	ldr	r3, [pc, #36]	; (8000298 <MX_CAN_Init+0x64>)
 8000274:	2200      	movs	r2, #0
 8000276:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000278:	4b07      	ldr	r3, [pc, #28]	; (8000298 <MX_CAN_Init+0x64>)
 800027a:	2200      	movs	r2, #0
 800027c:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 800027e:	4b06      	ldr	r3, [pc, #24]	; (8000298 <MX_CAN_Init+0x64>)
 8000280:	2200      	movs	r2, #0
 8000282:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000284:	4804      	ldr	r0, [pc, #16]	; (8000298 <MX_CAN_Init+0x64>)
 8000286:	f000 fad9 	bl	800083c <HAL_CAN_Init>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <MX_CAN_Init+0x60>
		Error_Handler();
 8000290:	f000 f8f6 	bl	8000480 <Error_Handler>
	}
	/* USER CODE BEGIN CAN_Init 2 */

	/* USER CODE END CAN_Init 2 */

}
 8000294:	bf00      	nop
 8000296:	bd80      	pop	{r7, pc}
 8000298:	200000a0 	.word	0x200000a0
 800029c:	40006400 	.word	0x40006400

080002a0 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 80002a4:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <MX_CRC_Init+0x20>)
 80002a6:	4a07      	ldr	r2, [pc, #28]	; (80002c4 <MX_CRC_Init+0x24>)
 80002a8:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 80002aa:	4805      	ldr	r0, [pc, #20]	; (80002c0 <MX_CRC_Init+0x20>)
 80002ac:	f000 fca5 	bl	8000bfa <HAL_CRC_Init>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_CRC_Init+0x1a>
		Error_Handler();
 80002b6:	f000 f8e3 	bl	8000480 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	20000098 	.word	0x20000098
 80002c4:	40023000 	.word	0x40023000

080002c8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80002cc:	4b11      	ldr	r3, [pc, #68]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002ce:	4a12      	ldr	r2, [pc, #72]	; (8000318 <MX_USART1_UART_Init+0x50>)
 80002d0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80002d2:	4b10      	ldr	r3, [pc, #64]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002d8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002dc:	2200      	movs	r2, #0
 80002de:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80002e6:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80002ec:	4b09      	ldr	r3, [pc, #36]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002ee:	220c      	movs	r2, #12
 80002f0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002f2:	4b08      	ldr	r3, [pc, #32]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <MX_USART1_UART_Init+0x4c>)
 8000300:	f001 fa3e 	bl	8001780 <HAL_UART_Init>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800030a:	f000 f8b9 	bl	8000480 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800030e:	bf00      	nop
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	200000c8 	.word	0x200000c8
 8000318:	40013800 	.word	0x40013800

0800031c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800031c:	b580      	push	{r7, lr}
 800031e:	b088      	sub	sp, #32
 8000320:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000322:	f107 0310 	add.w	r3, r7, #16
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
 800032a:	605a      	str	r2, [r3, #4]
 800032c:	609a      	str	r2, [r3, #8]
 800032e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000330:	4b24      	ldr	r3, [pc, #144]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	4a23      	ldr	r2, [pc, #140]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000336:	f043 0310 	orr.w	r3, r3, #16
 800033a:	6193      	str	r3, [r2, #24]
 800033c:	4b21      	ldr	r3, [pc, #132]	; (80003c4 <MX_GPIO_Init+0xa8>)
 800033e:	699b      	ldr	r3, [r3, #24]
 8000340:	f003 0310 	and.w	r3, r3, #16
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000348:	4b1e      	ldr	r3, [pc, #120]	; (80003c4 <MX_GPIO_Init+0xa8>)
 800034a:	699b      	ldr	r3, [r3, #24]
 800034c:	4a1d      	ldr	r2, [pc, #116]	; (80003c4 <MX_GPIO_Init+0xa8>)
 800034e:	f043 0320 	orr.w	r3, r3, #32
 8000352:	6193      	str	r3, [r2, #24]
 8000354:	4b1b      	ldr	r3, [pc, #108]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	f003 0320 	and.w	r3, r3, #32
 800035c:	60bb      	str	r3, [r7, #8]
 800035e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000360:	4b18      	ldr	r3, [pc, #96]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	4a17      	ldr	r2, [pc, #92]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000366:	f043 0304 	orr.w	r3, r3, #4
 800036a:	6193      	str	r3, [r2, #24]
 800036c:	4b15      	ldr	r3, [pc, #84]	; (80003c4 <MX_GPIO_Init+0xa8>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	f003 0304 	and.w	r3, r3, #4
 8000374:	607b      	str	r3, [r7, #4]
 8000376:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800037e:	4812      	ldr	r0, [pc, #72]	; (80003c8 <MX_GPIO_Init+0xac>)
 8000380:	f000 fdc9 	bl	8000f16 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000384:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000388:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038a:	2301      	movs	r3, #1
 800038c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	2300      	movs	r3, #0
 8000390:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	2302      	movs	r3, #2
 8000394:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000396:	f107 0310 	add.w	r3, r7, #16
 800039a:	4619      	mov	r1, r3
 800039c:	480a      	ldr	r0, [pc, #40]	; (80003c8 <MX_GPIO_Init+0xac>)
 800039e:	f000 fc49 	bl	8000c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 80003a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003a6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ac:	2301      	movs	r3, #1
 80003ae:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b0:	f107 0310 	add.w	r3, r7, #16
 80003b4:	4619      	mov	r1, r3
 80003b6:	4805      	ldr	r0, [pc, #20]	; (80003cc <MX_GPIO_Init+0xb0>)
 80003b8:	f000 fc3c 	bl	8000c34 <HAL_GPIO_Init>

}
 80003bc:	bf00      	nop
 80003be:	3720      	adds	r7, #32
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40021000 	.word	0x40021000
 80003c8:	40011000 	.word	0x40011000
 80003cc:	40010800 	.word	0x40010800

080003d0 <printmsg>:

/* USER CODE BEGIN 4 */
void printmsg(char *format, ...) {
 80003d0:	b40f      	push	{r0, r1, r2, r3}
 80003d2:	b580      	push	{r7, lr}
 80003d4:	b096      	sub	sp, #88	; 0x58
 80003d6:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_EN
	char str[80];
	va_list args;
	va_start(args, format);
 80003d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80003dc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80003de:	f107 0308 	add.w	r3, r7, #8
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80003e6:	4618      	mov	r0, r3
 80003e8:	f001 fbca 	bl	8001b80 <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80003ec:	f107 0308 	add.w	r3, r7, #8
 80003f0:	4618      	mov	r0, r3
 80003f2:	f7ff feab 	bl	800014c <strlen>
 80003f6:	4603      	mov	r3, r0
 80003f8:	b29a      	uxth	r2, r3
 80003fa:	f107 0108 	add.w	r1, r7, #8
 80003fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000402:	4805      	ldr	r0, [pc, #20]	; (8000418 <printmsg+0x48>)
 8000404:	f001 fa09 	bl	800181a <HAL_UART_Transmit>
	va_end(args);
#endif
}
 8000408:	bf00      	nop
 800040a:	3758      	adds	r7, #88	; 0x58
 800040c:	46bd      	mov	sp, r7
 800040e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000412:	b004      	add	sp, #16
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	200000c8 	.word	0x200000c8

0800041c <bootloader_uart_read_data>:

void bootloader_uart_read_data(void){
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <bootloader_jump_to_user_app>:

void bootloader_jump_to_user_app(void){
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af00      	add	r7, sp, #0
	//ponteiro para guardar o handler da função do usuário
	void (*app_reset_handler)(void);
	printmsg("BL_DEBUG_MSG: Enter app..\n\r");
 800042e:	480f      	ldr	r0, [pc, #60]	; (800046c <bootloader_jump_to_user_app+0x44>)
 8000430:	f7ff ffce 	bl	80003d0 <printmsg>

	//1. Configurar o MSP lendo o valor base do setor inicial da aplicação
	uint32_t msp_value = *(volatile uint32_t *) FLASH_APP_SECTOR_BASE_ADDRES;
 8000434:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <bootloader_jump_to_user_app+0x48>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	60fb      	str	r3, [r7, #12]
	printmsg("BL_DEBUG_MSG: MSP value: %#x\n\r",msp_value);
 800043a:	68f9      	ldr	r1, [r7, #12]
 800043c:	480d      	ldr	r0, [pc, #52]	; (8000474 <bootloader_jump_to_user_app+0x4c>)
 800043e:	f7ff ffc7 	bl	80003d0 <printmsg>
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	f383 8808 	msr	MSP, r3
	__set_MSP(msp_value);

	//SCP -> VTOR = FLASH_BL_SECTOR_BASE_ADDRESS

	//2. Agora copiar o endereço do reset handler
	uint32_t resethandler_address = *(volatile uint32_t *) (FLASH_APP_SECTOR_BASE_ADDRES+4);
 800044c:	4b0a      	ldr	r3, [pc, #40]	; (8000478 <bootloader_jump_to_user_app+0x50>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	60bb      	str	r3, [r7, #8]

	app_reset_handler = (void*) resethandler_address;
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	607b      	str	r3, [r7, #4]

	printmsg("BL_DEBUG_MSG: APP reset handler address: %#x\n\r",app_reset_handler);
 8000456:	6879      	ldr	r1, [r7, #4]
 8000458:	4808      	ldr	r0, [pc, #32]	; (800047c <bootloader_jump_to_user_app+0x54>)
 800045a:	f7ff ffb9 	bl	80003d0 <printmsg>

	//3.Pula para o reset handler da aplicação
	app_reset_handler();
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4798      	blx	r3
}
 8000462:	bf00      	nop
 8000464:	3710      	adds	r7, #16
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	080023b0 	.word	0x080023b0
 8000470:	08008000 	.word	0x08008000
 8000474:	080023cc 	.word	0x080023cc
 8000478:	08008004 	.word	0x08008004
 800047c:	080023ec 	.word	0x080023ec

08000480 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000484:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000486:	e7fe      	b.n	8000486 <Error_Handler+0x6>

08000488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800048e:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <HAL_MspInit+0x5c>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	4a14      	ldr	r2, [pc, #80]	; (80004e4 <HAL_MspInit+0x5c>)
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6193      	str	r3, [r2, #24]
 800049a:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <HAL_MspInit+0x5c>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	f003 0301 	and.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
 80004a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <HAL_MspInit+0x5c>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a0e      	ldr	r2, [pc, #56]	; (80004e4 <HAL_MspInit+0x5c>)
 80004ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004b0:	61d3      	str	r3, [r2, #28]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <HAL_MspInit+0x5c>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004be:	4b0a      	ldr	r3, [pc, #40]	; (80004e8 <HAL_MspInit+0x60>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	4a04      	ldr	r2, [pc, #16]	; (80004e8 <HAL_MspInit+0x60>)
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010000 	.word	0x40010000

080004ec <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b088      	sub	sp, #32
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	605a      	str	r2, [r3, #4]
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a1c      	ldr	r2, [pc, #112]	; (8000578 <HAL_CAN_MspInit+0x8c>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d131      	bne.n	8000570 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800050c:	4b1b      	ldr	r3, [pc, #108]	; (800057c <HAL_CAN_MspInit+0x90>)
 800050e:	69db      	ldr	r3, [r3, #28]
 8000510:	4a1a      	ldr	r2, [pc, #104]	; (800057c <HAL_CAN_MspInit+0x90>)
 8000512:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000516:	61d3      	str	r3, [r2, #28]
 8000518:	4b18      	ldr	r3, [pc, #96]	; (800057c <HAL_CAN_MspInit+0x90>)
 800051a:	69db      	ldr	r3, [r3, #28]
 800051c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000524:	4b15      	ldr	r3, [pc, #84]	; (800057c <HAL_CAN_MspInit+0x90>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a14      	ldr	r2, [pc, #80]	; (800057c <HAL_CAN_MspInit+0x90>)
 800052a:	f043 0304 	orr.w	r3, r3, #4
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <HAL_CAN_MspInit+0x90>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0304 	and.w	r3, r3, #4
 8000538:	60bb      	str	r3, [r7, #8]
 800053a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800053c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000540:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	4619      	mov	r1, r3
 8000550:	480b      	ldr	r0, [pc, #44]	; (8000580 <HAL_CAN_MspInit+0x94>)
 8000552:	f000 fb6f 	bl	8000c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000556:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800055a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800055c:	2302      	movs	r3, #2
 800055e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2303      	movs	r3, #3
 8000562:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	4619      	mov	r1, r3
 800056a:	4805      	ldr	r0, [pc, #20]	; (8000580 <HAL_CAN_MspInit+0x94>)
 800056c:	f000 fb62 	bl	8000c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000570:	bf00      	nop
 8000572:	3720      	adds	r7, #32
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	40006400 	.word	0x40006400
 800057c:	40021000 	.word	0x40021000
 8000580:	40010800 	.word	0x40010800

08000584 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a09      	ldr	r2, [pc, #36]	; (80005b8 <HAL_CRC_MspInit+0x34>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d10b      	bne.n	80005ae <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000596:	4b09      	ldr	r3, [pc, #36]	; (80005bc <HAL_CRC_MspInit+0x38>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	4a08      	ldr	r2, [pc, #32]	; (80005bc <HAL_CRC_MspInit+0x38>)
 800059c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005a0:	6153      	str	r3, [r2, #20]
 80005a2:	4b06      	ldr	r3, [pc, #24]	; (80005bc <HAL_CRC_MspInit+0x38>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005aa:	60fb      	str	r3, [r7, #12]
 80005ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80005ae:	bf00      	nop
 80005b0:	3714      	adds	r7, #20
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	40023000 	.word	0x40023000
 80005bc:	40021000 	.word	0x40021000

080005c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b088      	sub	sp, #32
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1c      	ldr	r2, [pc, #112]	; (800064c <HAL_UART_MspInit+0x8c>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d131      	bne.n	8000644 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005e0:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005e2:	699b      	ldr	r3, [r3, #24]
 80005e4:	4a1a      	ldr	r2, [pc, #104]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ea:	6193      	str	r3, [r2, #24]
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005f4:	60fb      	str	r3, [r7, #12]
 80005f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4a14      	ldr	r2, [pc, #80]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005fe:	f043 0304 	orr.w	r3, r3, #4
 8000602:	6193      	str	r3, [r2, #24]
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_UART_MspInit+0x90>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	f003 0304 	and.w	r3, r3, #4
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061a:	2303      	movs	r3, #3
 800061c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061e:	f107 0310 	add.w	r3, r7, #16
 8000622:	4619      	mov	r1, r3
 8000624:	480b      	ldr	r0, [pc, #44]	; (8000654 <HAL_UART_MspInit+0x94>)
 8000626:	f000 fb05 	bl	8000c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800062a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800062e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4619      	mov	r1, r3
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <HAL_UART_MspInit+0x94>)
 8000640:	f000 faf8 	bl	8000c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40013800 	.word	0x40013800
 8000650:	40021000 	.word	0x40021000
 8000654:	40010800 	.word	0x40010800

08000658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800065c:	e7fe      	b.n	800065c <NMI_Handler+0x4>

0800065e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000662:	e7fe      	b.n	8000662 <HardFault_Handler+0x4>

08000664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000668:	e7fe      	b.n	8000668 <MemManage_Handler+0x4>

0800066a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <BusFault_Handler+0x4>

08000670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000674:	e7fe      	b.n	8000674 <UsageFault_Handler+0x4>

08000676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800067a:	bf00      	nop
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr

08000682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr

0800068e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr

0800069a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069e:	f000 f8b1 	bl	8000804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006b0:	4a14      	ldr	r2, [pc, #80]	; (8000704 <_sbrk+0x5c>)
 80006b2:	4b15      	ldr	r3, [pc, #84]	; (8000708 <_sbrk+0x60>)
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006bc:	4b13      	ldr	r3, [pc, #76]	; (800070c <_sbrk+0x64>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d102      	bne.n	80006ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c4:	4b11      	ldr	r3, [pc, #68]	; (800070c <_sbrk+0x64>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	; (8000710 <_sbrk+0x68>)
 80006c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006ca:	4b10      	ldr	r3, [pc, #64]	; (800070c <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d207      	bcs.n	80006e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d8:	f001 fa0a 	bl	8001af0 <__errno>
 80006dc:	4602      	mov	r2, r0
 80006de:	230c      	movs	r3, #12
 80006e0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295
 80006e6:	e009      	b.n	80006fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e8:	4b08      	ldr	r3, [pc, #32]	; (800070c <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ee:	4b07      	ldr	r3, [pc, #28]	; (800070c <_sbrk+0x64>)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4413      	add	r3, r2
 80006f6:	4a05      	ldr	r2, [pc, #20]	; (800070c <_sbrk+0x64>)
 80006f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006fa:	68fb      	ldr	r3, [r7, #12]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20005000 	.word	0x20005000
 8000708:	00000400 	.word	0x00000400
 800070c:	2000008c 	.word	0x2000008c
 8000710:	20000118 	.word	0x20000118

08000714 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8000718:	4b03      	ldr	r3, [pc, #12]	; (8000728 <SystemInit+0x14>)
 800071a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800071e:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800072e:	490d      	ldr	r1, [pc, #52]	; (8000764 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000730:	4a0d      	ldr	r2, [pc, #52]	; (8000768 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000734:	e002      	b.n	800073c <LoopCopyDataInit>

08000736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073a:	3304      	adds	r3, #4

0800073c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800073c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000740:	d3f9      	bcc.n	8000736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000742:	4a0a      	ldr	r2, [pc, #40]	; (800076c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000744:	4c0a      	ldr	r4, [pc, #40]	; (8000770 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000748:	e001      	b.n	800074e <LoopFillZerobss>

0800074a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800074c:	3204      	adds	r2, #4

0800074e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000750:	d3fb      	bcc.n	800074a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000752:	f7ff ffdf 	bl	8000714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000756:	f001 f9d1 	bl	8001afc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075a:	f7ff fcff 	bl	800015c <main>
  bx lr
 800075e:	4770      	bx	lr
  ldr r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000764:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000768:	08002484 	.word	0x08002484
  ldr r2, =_sbss
 800076c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000770:	20000114 	.word	0x20000114

08000774 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000774:	e7fe      	b.n	8000774 <ADC1_2_IRQHandler>
	...

08000778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_Init+0x28>)
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 fa03 	bl	8000b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078e:	2000      	movs	r0, #0
 8000790:	f000 f808 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000794:	f7ff fe78 	bl	8000488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x54>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x58>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fa0d 	bl	8000be2 <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e00e      	b.n	80007f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	d80a      	bhi.n	80007ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295
 80007e0:	f000 f9e3 	bl	8000baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e4:	4a06      	ldr	r2, [pc, #24]	; (8000800 <HAL_InitTick+0x5c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
 80007ec:	e000      	b.n	80007f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000008 	.word	0x20000008
 8000800:	20000004 	.word	0x20000004

08000804 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <HAL_IncTick+0x1c>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <HAL_IncTick+0x20>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4413      	add	r3, r2
 8000814:	4a03      	ldr	r2, [pc, #12]	; (8000824 <HAL_IncTick+0x20>)
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	20000008 	.word	0x20000008
 8000824:	2000010c 	.word	0x2000010c

08000828 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return uwTick;
 800082c:	4b02      	ldr	r3, [pc, #8]	; (8000838 <HAL_GetTick+0x10>)
 800082e:	681b      	ldr	r3, [r3, #0]
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	2000010c 	.word	0x2000010c

0800083c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d101      	bne.n	800084e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e0ed      	b.n	8000a2a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2b00      	cmp	r3, #0
 8000858:	d102      	bne.n	8000860 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff fe46 	bl	80004ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f042 0201 	orr.w	r2, r2, #1
 800086e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000870:	f7ff ffda 	bl	8000828 <HAL_GetTick>
 8000874:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000876:	e012      	b.n	800089e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000878:	f7ff ffd6 	bl	8000828 <HAL_GetTick>
 800087c:	4602      	mov	r2, r0
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	2b0a      	cmp	r3, #10
 8000884:	d90b      	bls.n	800089e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800088a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2205      	movs	r2, #5
 8000896:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	e0c5      	b.n	8000a2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d0e5      	beq.n	8000878 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f022 0202 	bic.w	r2, r2, #2
 80008ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008bc:	f7ff ffb4 	bl	8000828 <HAL_GetTick>
 80008c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008c2:	e012      	b.n	80008ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008c4:	f7ff ffb0 	bl	8000828 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	2b0a      	cmp	r3, #10
 80008d0:	d90b      	bls.n	80008ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2205      	movs	r2, #5
 80008e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	e09f      	b.n	8000a2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	f003 0302 	and.w	r3, r3, #2
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d1e5      	bne.n	80008c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	7e1b      	ldrb	r3, [r3, #24]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d108      	bne.n	8000912 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	e007      	b.n	8000922 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000920:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	7e5b      	ldrb	r3, [r3, #25]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d108      	bne.n	800093c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	e007      	b.n	800094c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800094a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	7e9b      	ldrb	r3, [r3, #26]
 8000950:	2b01      	cmp	r3, #1
 8000952:	d108      	bne.n	8000966 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f042 0220 	orr.w	r2, r2, #32
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	e007      	b.n	8000976 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f022 0220 	bic.w	r2, r2, #32
 8000974:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	7edb      	ldrb	r3, [r3, #27]
 800097a:	2b01      	cmp	r3, #1
 800097c:	d108      	bne.n	8000990 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f022 0210 	bic.w	r2, r2, #16
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	e007      	b.n	80009a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f042 0210 	orr.w	r2, r2, #16
 800099e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	7f1b      	ldrb	r3, [r3, #28]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d108      	bne.n	80009ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f042 0208 	orr.w	r2, r2, #8
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	e007      	b.n	80009ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f022 0208 	bic.w	r2, r2, #8
 80009c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	7f5b      	ldrb	r3, [r3, #29]
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d108      	bne.n	80009e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f042 0204 	orr.w	r2, r2, #4
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	e007      	b.n	80009f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f022 0204 	bic.w	r2, r2, #4
 80009f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	689a      	ldr	r2, [r3, #8]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	431a      	orrs	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	691b      	ldr	r3, [r3, #16]
 8000a02:	431a      	orrs	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	ea42 0103 	orr.w	r1, r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	1e5a      	subs	r2, r3, #1
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	430a      	orrs	r2, r1
 8000a18:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2201      	movs	r2, #1
 8000a24:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a66:	4a04      	ldr	r2, [pc, #16]	; (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	60d3      	str	r3, [r2, #12]
}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a80:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <__NVIC_GetPriorityGrouping+0x18>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	0a1b      	lsrs	r3, r3, #8
 8000a86:	f003 0307 	and.w	r3, r3, #7
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	6039      	str	r1, [r7, #0]
 8000aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	db0a      	blt.n	8000ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	490c      	ldr	r1, [pc, #48]	; (8000ae4 <__NVIC_SetPriority+0x4c>)
 8000ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab6:	0112      	lsls	r2, r2, #4
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	440b      	add	r3, r1
 8000abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac0:	e00a      	b.n	8000ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4908      	ldr	r1, [pc, #32]	; (8000ae8 <__NVIC_SetPriority+0x50>)
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	f003 030f 	and.w	r3, r3, #15
 8000ace:	3b04      	subs	r3, #4
 8000ad0:	0112      	lsls	r2, r2, #4
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	761a      	strb	r2, [r3, #24]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000e100 	.word	0xe000e100
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b089      	sub	sp, #36	; 0x24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b00:	69fb      	ldr	r3, [r7, #28]
 8000b02:	f1c3 0307 	rsb	r3, r3, #7
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	bf28      	it	cs
 8000b0a:	2304      	movcs	r3, #4
 8000b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3304      	adds	r3, #4
 8000b12:	2b06      	cmp	r3, #6
 8000b14:	d902      	bls.n	8000b1c <NVIC_EncodePriority+0x30>
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	3b03      	subs	r3, #3
 8000b1a:	e000      	b.n	8000b1e <NVIC_EncodePriority+0x32>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b20:	f04f 32ff 	mov.w	r2, #4294967295
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	401a      	ands	r2, r3
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b34:	f04f 31ff 	mov.w	r1, #4294967295
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3e:	43d9      	mvns	r1, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	4313      	orrs	r3, r2
         );
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3724      	adds	r7, #36	; 0x24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr

08000b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b60:	d301      	bcc.n	8000b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b62:	2301      	movs	r3, #1
 8000b64:	e00f      	b.n	8000b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b66:	4a0a      	ldr	r2, [pc, #40]	; (8000b90 <SysTick_Config+0x40>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b6e:	210f      	movs	r1, #15
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f7ff ff90 	bl	8000a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <SysTick_Config+0x40>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <SysTick_Config+0x40>)
 8000b80:	2207      	movs	r2, #7
 8000b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	e000e010 	.word	0xe000e010

08000b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ff49 	bl	8000a34 <__NVIC_SetPriorityGrouping>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b086      	sub	sp, #24
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	60b9      	str	r1, [r7, #8]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bbc:	f7ff ff5e 	bl	8000a7c <__NVIC_GetPriorityGrouping>
 8000bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	68b9      	ldr	r1, [r7, #8]
 8000bc6:	6978      	ldr	r0, [r7, #20]
 8000bc8:	f7ff ff90 	bl	8000aec <NVIC_EncodePriority>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff5f 	bl	8000a98 <__NVIC_SetPriority>
}
 8000bda:	bf00      	nop
 8000bdc:	3718      	adds	r7, #24
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b082      	sub	sp, #8
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff ffb0 	bl	8000b50 <SysTick_Config>
 8000bf0:	4603      	mov	r3, r0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d101      	bne.n	8000c0c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e00e      	b.n	8000c2a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	795b      	ldrb	r3, [r3, #5]
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d105      	bne.n	8000c22 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2200      	movs	r2, #0
 8000c1a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff fcb1 	bl	8000584 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2201      	movs	r2, #1
 8000c26:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b08b      	sub	sp, #44	; 0x2c
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c46:	e127      	b.n	8000e98 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	69fa      	ldr	r2, [r7, #28]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c5c:	69ba      	ldr	r2, [r7, #24]
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f040 8116 	bne.w	8000e92 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b12      	cmp	r3, #18
 8000c6c:	d034      	beq.n	8000cd8 <HAL_GPIO_Init+0xa4>
 8000c6e:	2b12      	cmp	r3, #18
 8000c70:	d80d      	bhi.n	8000c8e <HAL_GPIO_Init+0x5a>
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d02b      	beq.n	8000cce <HAL_GPIO_Init+0x9a>
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d804      	bhi.n	8000c84 <HAL_GPIO_Init+0x50>
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d031      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d01c      	beq.n	8000cbc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c82:	e048      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c84:	2b03      	cmp	r3, #3
 8000c86:	d043      	beq.n	8000d10 <HAL_GPIO_Init+0xdc>
 8000c88:	2b11      	cmp	r3, #17
 8000c8a:	d01b      	beq.n	8000cc4 <HAL_GPIO_Init+0x90>
          break;
 8000c8c:	e043      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c8e:	4a89      	ldr	r2, [pc, #548]	; (8000eb4 <HAL_GPIO_Init+0x280>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d026      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
 8000c94:	4a87      	ldr	r2, [pc, #540]	; (8000eb4 <HAL_GPIO_Init+0x280>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d806      	bhi.n	8000ca8 <HAL_GPIO_Init+0x74>
 8000c9a:	4a87      	ldr	r2, [pc, #540]	; (8000eb8 <HAL_GPIO_Init+0x284>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d020      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
 8000ca0:	4a86      	ldr	r2, [pc, #536]	; (8000ebc <HAL_GPIO_Init+0x288>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d01d      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
          break;
 8000ca6:	e036      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ca8:	4a85      	ldr	r2, [pc, #532]	; (8000ec0 <HAL_GPIO_Init+0x28c>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d019      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
 8000cae:	4a85      	ldr	r2, [pc, #532]	; (8000ec4 <HAL_GPIO_Init+0x290>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d016      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
 8000cb4:	4a84      	ldr	r2, [pc, #528]	; (8000ec8 <HAL_GPIO_Init+0x294>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d013      	beq.n	8000ce2 <HAL_GPIO_Init+0xae>
          break;
 8000cba:	e02c      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	623b      	str	r3, [r7, #32]
          break;
 8000cc2:	e028      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	3304      	adds	r3, #4
 8000cca:	623b      	str	r3, [r7, #32]
          break;
 8000ccc:	e023      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	68db      	ldr	r3, [r3, #12]
 8000cd2:	3308      	adds	r3, #8
 8000cd4:	623b      	str	r3, [r7, #32]
          break;
 8000cd6:	e01e      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	330c      	adds	r3, #12
 8000cde:	623b      	str	r3, [r7, #32]
          break;
 8000ce0:	e019      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d102      	bne.n	8000cf0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cea:	2304      	movs	r3, #4
 8000cec:	623b      	str	r3, [r7, #32]
          break;
 8000cee:	e012      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d105      	bne.n	8000d04 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cf8:	2308      	movs	r3, #8
 8000cfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	69fa      	ldr	r2, [r7, #28]
 8000d00:	611a      	str	r2, [r3, #16]
          break;
 8000d02:	e008      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d04:	2308      	movs	r3, #8
 8000d06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	69fa      	ldr	r2, [r7, #28]
 8000d0c:	615a      	str	r2, [r3, #20]
          break;
 8000d0e:	e002      	b.n	8000d16 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d10:	2300      	movs	r3, #0
 8000d12:	623b      	str	r3, [r7, #32]
          break;
 8000d14:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	2bff      	cmp	r3, #255	; 0xff
 8000d1a:	d801      	bhi.n	8000d20 <HAL_GPIO_Init+0xec>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	e001      	b.n	8000d24 <HAL_GPIO_Init+0xf0>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3304      	adds	r3, #4
 8000d24:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	2bff      	cmp	r3, #255	; 0xff
 8000d2a:	d802      	bhi.n	8000d32 <HAL_GPIO_Init+0xfe>
 8000d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	e002      	b.n	8000d38 <HAL_GPIO_Init+0x104>
 8000d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d34:	3b08      	subs	r3, #8
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	210f      	movs	r1, #15
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	43db      	mvns	r3, r3
 8000d48:	401a      	ands	r2, r3
 8000d4a:	6a39      	ldr	r1, [r7, #32]
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	431a      	orrs	r2, r3
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 8096 	beq.w	8000e92 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d66:	4b59      	ldr	r3, [pc, #356]	; (8000ecc <HAL_GPIO_Init+0x298>)
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	4a58      	ldr	r2, [pc, #352]	; (8000ecc <HAL_GPIO_Init+0x298>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	6193      	str	r3, [r2, #24]
 8000d72:	4b56      	ldr	r3, [pc, #344]	; (8000ecc <HAL_GPIO_Init+0x298>)
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d7e:	4a54      	ldr	r2, [pc, #336]	; (8000ed0 <HAL_GPIO_Init+0x29c>)
 8000d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d82:	089b      	lsrs	r3, r3, #2
 8000d84:	3302      	adds	r3, #2
 8000d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8e:	f003 0303 	and.w	r3, r3, #3
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	220f      	movs	r2, #15
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a4b      	ldr	r2, [pc, #300]	; (8000ed4 <HAL_GPIO_Init+0x2a0>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d013      	beq.n	8000dd2 <HAL_GPIO_Init+0x19e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a4a      	ldr	r2, [pc, #296]	; (8000ed8 <HAL_GPIO_Init+0x2a4>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d00d      	beq.n	8000dce <HAL_GPIO_Init+0x19a>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a49      	ldr	r2, [pc, #292]	; (8000edc <HAL_GPIO_Init+0x2a8>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d007      	beq.n	8000dca <HAL_GPIO_Init+0x196>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a48      	ldr	r2, [pc, #288]	; (8000ee0 <HAL_GPIO_Init+0x2ac>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d101      	bne.n	8000dc6 <HAL_GPIO_Init+0x192>
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e006      	b.n	8000dd4 <HAL_GPIO_Init+0x1a0>
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	e004      	b.n	8000dd4 <HAL_GPIO_Init+0x1a0>
 8000dca:	2302      	movs	r3, #2
 8000dcc:	e002      	b.n	8000dd4 <HAL_GPIO_Init+0x1a0>
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e000      	b.n	8000dd4 <HAL_GPIO_Init+0x1a0>
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dd6:	f002 0203 	and.w	r2, r2, #3
 8000dda:	0092      	lsls	r2, r2, #2
 8000ddc:	4093      	lsls	r3, r2
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000de4:	493a      	ldr	r1, [pc, #232]	; (8000ed0 <HAL_GPIO_Init+0x29c>)
 8000de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de8:	089b      	lsrs	r3, r3, #2
 8000dea:	3302      	adds	r3, #2
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d006      	beq.n	8000e0c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dfe:	4b39      	ldr	r3, [pc, #228]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	4938      	ldr	r1, [pc, #224]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	600b      	str	r3, [r1, #0]
 8000e0a:	e006      	b.n	8000e1a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e0c:	4b35      	ldr	r3, [pc, #212]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	43db      	mvns	r3, r3
 8000e14:	4933      	ldr	r1, [pc, #204]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e16:	4013      	ands	r3, r2
 8000e18:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d006      	beq.n	8000e34 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e26:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	492e      	ldr	r1, [pc, #184]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	604b      	str	r3, [r1, #4]
 8000e32:	e006      	b.n	8000e42 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e34:	4b2b      	ldr	r3, [pc, #172]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e36:	685a      	ldr	r2, [r3, #4]
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	4929      	ldr	r1, [pc, #164]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e3e:	4013      	ands	r3, r2
 8000e40:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d006      	beq.n	8000e5c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e4e:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e50:	689a      	ldr	r2, [r3, #8]
 8000e52:	4924      	ldr	r1, [pc, #144]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	608b      	str	r3, [r1, #8]
 8000e5a:	e006      	b.n	8000e6a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e5c:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	43db      	mvns	r3, r3
 8000e64:	491f      	ldr	r1, [pc, #124]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e66:	4013      	ands	r3, r2
 8000e68:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d006      	beq.n	8000e84 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e76:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e78:	68da      	ldr	r2, [r3, #12]
 8000e7a:	491a      	ldr	r1, [pc, #104]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	60cb      	str	r3, [r1, #12]
 8000e82:	e006      	b.n	8000e92 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	4915      	ldr	r1, [pc, #84]	; (8000ee4 <HAL_GPIO_Init+0x2b0>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	3301      	adds	r3, #1
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	f47f aed0 	bne.w	8000c48 <HAL_GPIO_Init+0x14>
  }
}
 8000ea8:	bf00      	nop
 8000eaa:	372c      	adds	r7, #44	; 0x2c
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	10210000 	.word	0x10210000
 8000eb8:	10110000 	.word	0x10110000
 8000ebc:	10120000 	.word	0x10120000
 8000ec0:	10310000 	.word	0x10310000
 8000ec4:	10320000 	.word	0x10320000
 8000ec8:	10220000 	.word	0x10220000
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	40010000 	.word	0x40010000
 8000ed4:	40010800 	.word	0x40010800
 8000ed8:	40010c00 	.word	0x40010c00
 8000edc:	40011000 	.word	0x40011000
 8000ee0:	40011400 	.word	0x40011400
 8000ee4:	40010400 	.word	0x40010400

08000ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689a      	ldr	r2, [r3, #8]
 8000ef8:	887b      	ldrh	r3, [r7, #2]
 8000efa:	4013      	ands	r3, r2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f00:	2301      	movs	r3, #1
 8000f02:	73fb      	strb	r3, [r7, #15]
 8000f04:	e001      	b.n	8000f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f06:	2300      	movs	r3, #0
 8000f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr

08000f16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	807b      	strh	r3, [r7, #2]
 8000f22:	4613      	mov	r3, r2
 8000f24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f26:	787b      	ldrb	r3, [r7, #1]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d003      	beq.n	8000f34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f2c:	887a      	ldrh	r2, [r7, #2]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f32:	e003      	b.n	8000f3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f34:	887b      	ldrh	r3, [r7, #2]
 8000f36:	041a      	lsls	r2, r3, #16
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	611a      	str	r2, [r3, #16]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
	...

08000f48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d101      	bne.n	8000f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e26c      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f000 8087 	beq.w	8001076 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f68:	4b92      	ldr	r3, [pc, #584]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 030c 	and.w	r3, r3, #12
 8000f70:	2b04      	cmp	r3, #4
 8000f72:	d00c      	beq.n	8000f8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f74:	4b8f      	ldr	r3, [pc, #572]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 030c 	and.w	r3, r3, #12
 8000f7c:	2b08      	cmp	r3, #8
 8000f7e:	d112      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x5e>
 8000f80:	4b8c      	ldr	r3, [pc, #560]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f8c:	d10b      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8e:	4b89      	ldr	r3, [pc, #548]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d06c      	beq.n	8001074 <HAL_RCC_OscConfig+0x12c>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d168      	bne.n	8001074 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e246      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fae:	d106      	bne.n	8000fbe <HAL_RCC_OscConfig+0x76>
 8000fb0:	4b80      	ldr	r3, [pc, #512]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a7f      	ldr	r2, [pc, #508]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fba:	6013      	str	r3, [r2, #0]
 8000fbc:	e02e      	b.n	800101c <HAL_RCC_OscConfig+0xd4>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10c      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x98>
 8000fc6:	4b7b      	ldr	r3, [pc, #492]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a7a      	ldr	r2, [pc, #488]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fd0:	6013      	str	r3, [r2, #0]
 8000fd2:	4b78      	ldr	r3, [pc, #480]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a77      	ldr	r2, [pc, #476]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fdc:	6013      	str	r3, [r2, #0]
 8000fde:	e01d      	b.n	800101c <HAL_RCC_OscConfig+0xd4>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fe8:	d10c      	bne.n	8001004 <HAL_RCC_OscConfig+0xbc>
 8000fea:	4b72      	ldr	r3, [pc, #456]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a71      	ldr	r2, [pc, #452]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	4b6f      	ldr	r3, [pc, #444]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a6e      	ldr	r2, [pc, #440]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	e00b      	b.n	800101c <HAL_RCC_OscConfig+0xd4>
 8001004:	4b6b      	ldr	r3, [pc, #428]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a6a      	ldr	r2, [pc, #424]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 800100a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	4b68      	ldr	r3, [pc, #416]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a67      	ldr	r2, [pc, #412]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001016:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800101a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d013      	beq.n	800104c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001024:	f7ff fc00 	bl	8000828 <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800102a:	e008      	b.n	800103e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800102c:	f7ff fbfc 	bl	8000828 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b64      	cmp	r3, #100	; 0x64
 8001038:	d901      	bls.n	800103e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e1fa      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103e:	4b5d      	ldr	r3, [pc, #372]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d0f0      	beq.n	800102c <HAL_RCC_OscConfig+0xe4>
 800104a:	e014      	b.n	8001076 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800104c:	f7ff fbec 	bl	8000828 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001052:	e008      	b.n	8001066 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001054:	f7ff fbe8 	bl	8000828 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b64      	cmp	r3, #100	; 0x64
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e1e6      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001066:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d1f0      	bne.n	8001054 <HAL_RCC_OscConfig+0x10c>
 8001072:	e000      	b.n	8001076 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d063      	beq.n	800114a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001082:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 030c 	and.w	r3, r3, #12
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00b      	beq.n	80010a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800108e:	4b49      	ldr	r3, [pc, #292]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f003 030c 	and.w	r3, r3, #12
 8001096:	2b08      	cmp	r3, #8
 8001098:	d11c      	bne.n	80010d4 <HAL_RCC_OscConfig+0x18c>
 800109a:	4b46      	ldr	r3, [pc, #280]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d116      	bne.n	80010d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a6:	4b43      	ldr	r3, [pc, #268]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d005      	beq.n	80010be <HAL_RCC_OscConfig+0x176>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d001      	beq.n	80010be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e1ba      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010be:	4b3d      	ldr	r3, [pc, #244]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	4939      	ldr	r1, [pc, #228]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 80010ce:	4313      	orrs	r3, r2
 80010d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010d2:	e03a      	b.n	800114a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d020      	beq.n	800111e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010dc:	4b36      	ldr	r3, [pc, #216]	; (80011b8 <HAL_RCC_OscConfig+0x270>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e2:	f7ff fba1 	bl	8000828 <HAL_GetTick>
 80010e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010ea:	f7ff fb9d 	bl	8000828 <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e19b      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010fc:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0f0      	beq.n	80010ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001108:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	4927      	ldr	r1, [pc, #156]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001118:	4313      	orrs	r3, r2
 800111a:	600b      	str	r3, [r1, #0]
 800111c:	e015      	b.n	800114a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800111e:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <HAL_RCC_OscConfig+0x270>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001124:	f7ff fb80 	bl	8000828 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800112c:	f7ff fb7c 	bl	8000828 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e17a      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f0      	bne.n	800112c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0308 	and.w	r3, r3, #8
 8001152:	2b00      	cmp	r3, #0
 8001154:	d03a      	beq.n	80011cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d019      	beq.n	8001192 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800115e:	4b17      	ldr	r3, [pc, #92]	; (80011bc <HAL_RCC_OscConfig+0x274>)
 8001160:	2201      	movs	r2, #1
 8001162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001164:	f7ff fb60 	bl	8000828 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800116c:	f7ff fb5c 	bl	8000828 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e15a      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_RCC_OscConfig+0x26c>)
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f0      	beq.n	800116c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800118a:	2001      	movs	r0, #1
 800118c:	f000 fada 	bl	8001744 <RCC_Delay>
 8001190:	e01c      	b.n	80011cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <HAL_RCC_OscConfig+0x274>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001198:	f7ff fb46 	bl	8000828 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119e:	e00f      	b.n	80011c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a0:	f7ff fb42 	bl	8000828 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d908      	bls.n	80011c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e140      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	42420000 	.word	0x42420000
 80011bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c0:	4b9e      	ldr	r3, [pc, #632]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80011c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1e9      	bne.n	80011a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f000 80a6 	beq.w	8001326 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011da:	2300      	movs	r3, #0
 80011dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011de:	4b97      	ldr	r3, [pc, #604]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10d      	bne.n	8001206 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011ea:	4b94      	ldr	r3, [pc, #592]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a93      	ldr	r2, [pc, #588]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80011f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b91      	ldr	r3, [pc, #580]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001202:	2301      	movs	r3, #1
 8001204:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001206:	4b8e      	ldr	r3, [pc, #568]	; (8001440 <HAL_RCC_OscConfig+0x4f8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800120e:	2b00      	cmp	r3, #0
 8001210:	d118      	bne.n	8001244 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001212:	4b8b      	ldr	r3, [pc, #556]	; (8001440 <HAL_RCC_OscConfig+0x4f8>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a8a      	ldr	r2, [pc, #552]	; (8001440 <HAL_RCC_OscConfig+0x4f8>)
 8001218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800121c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800121e:	f7ff fb03 	bl	8000828 <HAL_GetTick>
 8001222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001226:	f7ff faff 	bl	8000828 <HAL_GetTick>
 800122a:	4602      	mov	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	; 0x64
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e0fd      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001238:	4b81      	ldr	r3, [pc, #516]	; (8001440 <HAL_RCC_OscConfig+0x4f8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0f0      	beq.n	8001226 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d106      	bne.n	800125a <HAL_RCC_OscConfig+0x312>
 800124c:	4b7b      	ldr	r3, [pc, #492]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800124e:	6a1b      	ldr	r3, [r3, #32]
 8001250:	4a7a      	ldr	r2, [pc, #488]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6213      	str	r3, [r2, #32]
 8001258:	e02d      	b.n	80012b6 <HAL_RCC_OscConfig+0x36e>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10c      	bne.n	800127c <HAL_RCC_OscConfig+0x334>
 8001262:	4b76      	ldr	r3, [pc, #472]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	4a75      	ldr	r2, [pc, #468]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	6213      	str	r3, [r2, #32]
 800126e:	4b73      	ldr	r3, [pc, #460]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001270:	6a1b      	ldr	r3, [r3, #32]
 8001272:	4a72      	ldr	r2, [pc, #456]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001274:	f023 0304 	bic.w	r3, r3, #4
 8001278:	6213      	str	r3, [r2, #32]
 800127a:	e01c      	b.n	80012b6 <HAL_RCC_OscConfig+0x36e>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	2b05      	cmp	r3, #5
 8001282:	d10c      	bne.n	800129e <HAL_RCC_OscConfig+0x356>
 8001284:	4b6d      	ldr	r3, [pc, #436]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	4a6c      	ldr	r2, [pc, #432]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800128a:	f043 0304 	orr.w	r3, r3, #4
 800128e:	6213      	str	r3, [r2, #32]
 8001290:	4b6a      	ldr	r3, [pc, #424]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	4a69      	ldr	r2, [pc, #420]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6213      	str	r3, [r2, #32]
 800129c:	e00b      	b.n	80012b6 <HAL_RCC_OscConfig+0x36e>
 800129e:	4b67      	ldr	r3, [pc, #412]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	4a66      	ldr	r2, [pc, #408]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80012a4:	f023 0301 	bic.w	r3, r3, #1
 80012a8:	6213      	str	r3, [r2, #32]
 80012aa:	4b64      	ldr	r3, [pc, #400]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80012ac:	6a1b      	ldr	r3, [r3, #32]
 80012ae:	4a63      	ldr	r2, [pc, #396]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80012b0:	f023 0304 	bic.w	r3, r3, #4
 80012b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d015      	beq.n	80012ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012be:	f7ff fab3 	bl	8000828 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c4:	e00a      	b.n	80012dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012c6:	f7ff faaf 	bl	8000828 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e0ab      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012dc:	4b57      	ldr	r3, [pc, #348]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0ee      	beq.n	80012c6 <HAL_RCC_OscConfig+0x37e>
 80012e8:	e014      	b.n	8001314 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ea:	f7ff fa9d 	bl	8000828 <HAL_GetTick>
 80012ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012f0:	e00a      	b.n	8001308 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012f2:	f7ff fa99 	bl	8000828 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001300:	4293      	cmp	r3, r2
 8001302:	d901      	bls.n	8001308 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e095      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001308:	4b4c      	ldr	r3, [pc, #304]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1ee      	bne.n	80012f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001314:	7dfb      	ldrb	r3, [r7, #23]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d105      	bne.n	8001326 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800131a:	4b48      	ldr	r3, [pc, #288]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	4a47      	ldr	r2, [pc, #284]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001320:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001324:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	2b00      	cmp	r3, #0
 800132c:	f000 8081 	beq.w	8001432 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001330:	4b42      	ldr	r3, [pc, #264]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	2b08      	cmp	r3, #8
 800133a:	d061      	beq.n	8001400 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d146      	bne.n	80013d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001344:	4b3f      	ldr	r3, [pc, #252]	; (8001444 <HAL_RCC_OscConfig+0x4fc>)
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134a:	f7ff fa6d 	bl	8000828 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001352:	f7ff fa69 	bl	8000828 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e067      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001364:	4b35      	ldr	r3, [pc, #212]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f0      	bne.n	8001352 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001378:	d108      	bne.n	800138c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800137a:	4b30      	ldr	r3, [pc, #192]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	492d      	ldr	r1, [pc, #180]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 8001388:	4313      	orrs	r3, r2
 800138a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800138c:	4b2b      	ldr	r3, [pc, #172]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a19      	ldr	r1, [r3, #32]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139c:	430b      	orrs	r3, r1
 800139e:	4927      	ldr	r1, [pc, #156]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013a4:	4b27      	ldr	r3, [pc, #156]	; (8001444 <HAL_RCC_OscConfig+0x4fc>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013aa:	f7ff fa3d 	bl	8000828 <HAL_GetTick>
 80013ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b2:	f7ff fa39 	bl	8000828 <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e037      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c4:	4b1d      	ldr	r3, [pc, #116]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0f0      	beq.n	80013b2 <HAL_RCC_OscConfig+0x46a>
 80013d0:	e02f      	b.n	8001432 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013d2:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <HAL_RCC_OscConfig+0x4fc>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d8:	f7ff fa26 	bl	8000828 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013e0:	f7ff fa22 	bl	8000828 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e020      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f2:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f0      	bne.n	80013e0 <HAL_RCC_OscConfig+0x498>
 80013fe:	e018      	b.n	8001432 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d101      	bne.n	800140c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e013      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_RCC_OscConfig+0x4f4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a1b      	ldr	r3, [r3, #32]
 800141c:	429a      	cmp	r2, r3
 800141e:	d106      	bne.n	800142e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800142a:	429a      	cmp	r2, r3
 800142c:	d001      	beq.n	8001432 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000
 8001440:	40007000 	.word	0x40007000
 8001444:	42420060 	.word	0x42420060

08001448 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e0d0      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800145c:	4b6a      	ldr	r3, [pc, #424]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	d910      	bls.n	800148c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800146a:	4b67      	ldr	r3, [pc, #412]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 0207 	bic.w	r2, r3, #7
 8001472:	4965      	ldr	r1, [pc, #404]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	4b63      	ldr	r3, [pc, #396]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d001      	beq.n	800148c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0b8      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d020      	beq.n	80014da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d005      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014a4:	4b59      	ldr	r3, [pc, #356]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4a58      	ldr	r2, [pc, #352]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014bc:	4b53      	ldr	r3, [pc, #332]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	4a52      	ldr	r2, [pc, #328]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014c8:	4b50      	ldr	r3, [pc, #320]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	494d      	ldr	r1, [pc, #308]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d040      	beq.n	8001568 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d107      	bne.n	80014fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ee:	4b47      	ldr	r3, [pc, #284]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d115      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e07f      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b02      	cmp	r3, #2
 8001504:	d107      	bne.n	8001516 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001506:	4b41      	ldr	r3, [pc, #260]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d109      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e073      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001516:	4b3d      	ldr	r3, [pc, #244]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e06b      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001526:	4b39      	ldr	r3, [pc, #228]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f023 0203 	bic.w	r2, r3, #3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	4936      	ldr	r1, [pc, #216]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001534:	4313      	orrs	r3, r2
 8001536:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001538:	f7ff f976 	bl	8000828 <HAL_GetTick>
 800153c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153e:	e00a      	b.n	8001556 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001540:	f7ff f972 	bl	8000828 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	; 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e053      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001556:	4b2d      	ldr	r3, [pc, #180]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f003 020c 	and.w	r2, r3, #12
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	429a      	cmp	r2, r3
 8001566:	d1eb      	bne.n	8001540 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001568:	4b27      	ldr	r3, [pc, #156]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d210      	bcs.n	8001598 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b24      	ldr	r3, [pc, #144]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f023 0207 	bic.w	r2, r3, #7
 800157e:	4922      	ldr	r1, [pc, #136]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001586:	4b20      	ldr	r3, [pc, #128]	; (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d001      	beq.n	8001598 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e032      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d008      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015a4:	4b19      	ldr	r3, [pc, #100]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	4916      	ldr	r1, [pc, #88]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d009      	beq.n	80015d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015c2:	4b12      	ldr	r3, [pc, #72]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	490e      	ldr	r1, [pc, #56]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015d6:	f000 f821 	bl	800161c <HAL_RCC_GetSysClockFreq>
 80015da:	4601      	mov	r1, r0
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	4a0a      	ldr	r2, [pc, #40]	; (8001610 <HAL_RCC_ClockConfig+0x1c8>)
 80015e8:	5cd3      	ldrb	r3, [r2, r3]
 80015ea:	fa21 f303 	lsr.w	r3, r1, r3
 80015ee:	4a09      	ldr	r2, [pc, #36]	; (8001614 <HAL_RCC_ClockConfig+0x1cc>)
 80015f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_RCC_ClockConfig+0x1d0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff f8d4 	bl	80007a4 <HAL_InitTick>

  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40022000 	.word	0x40022000
 800160c:	40021000 	.word	0x40021000
 8001610:	08002430 	.word	0x08002430
 8001614:	20000000 	.word	0x20000000
 8001618:	20000004 	.word	0x20000004

0800161c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800161c:	b490      	push	{r4, r7}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001622:	4b2a      	ldr	r3, [pc, #168]	; (80016cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001624:	1d3c      	adds	r4, r7, #4
 8001626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001628:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001646:	4b23      	ldr	r3, [pc, #140]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f003 030c 	and.w	r3, r3, #12
 8001652:	2b04      	cmp	r3, #4
 8001654:	d002      	beq.n	800165c <HAL_RCC_GetSysClockFreq+0x40>
 8001656:	2b08      	cmp	r3, #8
 8001658:	d003      	beq.n	8001662 <HAL_RCC_GetSysClockFreq+0x46>
 800165a:	e02d      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800165c:	4b1e      	ldr	r3, [pc, #120]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800165e:	623b      	str	r3, [r7, #32]
      break;
 8001660:	e02d      	b.n	80016be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	0c9b      	lsrs	r3, r3, #18
 8001666:	f003 030f 	and.w	r3, r3, #15
 800166a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800166e:	4413      	add	r3, r2
 8001670:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001674:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d013      	beq.n	80016a8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001680:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	0c5b      	lsrs	r3, r3, #17
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800168e:	4413      	add	r3, r2
 8001690:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001694:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	4a0f      	ldr	r2, [pc, #60]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800169a:	fb02 f203 	mul.w	r2, r2, r3
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	e004      	b.n	80016b2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	4a0c      	ldr	r2, [pc, #48]	; (80016dc <HAL_RCC_GetSysClockFreq+0xc0>)
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b4:	623b      	str	r3, [r7, #32]
      break;
 80016b6:	e002      	b.n	80016be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016ba:	623b      	str	r3, [r7, #32]
      break;
 80016bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016be:	6a3b      	ldr	r3, [r7, #32]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3728      	adds	r7, #40	; 0x28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc90      	pop	{r4, r7}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	0800241c 	.word	0x0800241c
 80016d0:	0800242c 	.word	0x0800242c
 80016d4:	40021000 	.word	0x40021000
 80016d8:	007a1200 	.word	0x007a1200
 80016dc:	003d0900 	.word	0x003d0900

080016e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016e4:	4b02      	ldr	r3, [pc, #8]	; (80016f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	20000000 	.word	0x20000000

080016f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016f8:	f7ff fff2 	bl	80016e0 <HAL_RCC_GetHCLKFreq>
 80016fc:	4601      	mov	r1, r0
 80016fe:	4b05      	ldr	r3, [pc, #20]	; (8001714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	0a1b      	lsrs	r3, r3, #8
 8001704:	f003 0307 	and.w	r3, r3, #7
 8001708:	4a03      	ldr	r2, [pc, #12]	; (8001718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800170a:	5cd3      	ldrb	r3, [r2, r3]
 800170c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001710:	4618      	mov	r0, r3
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40021000 	.word	0x40021000
 8001718:	08002440 	.word	0x08002440

0800171c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001720:	f7ff ffde 	bl	80016e0 <HAL_RCC_GetHCLKFreq>
 8001724:	4601      	mov	r1, r0
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	0adb      	lsrs	r3, r3, #11
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	4a03      	ldr	r2, [pc, #12]	; (8001740 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001732:	5cd3      	ldrb	r3, [r2, r3]
 8001734:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40021000 	.word	0x40021000
 8001740:	08002440 	.word	0x08002440

08001744 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800174c:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <RCC_Delay+0x34>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a0a      	ldr	r2, [pc, #40]	; (800177c <RCC_Delay+0x38>)
 8001752:	fba2 2303 	umull	r2, r3, r2, r3
 8001756:	0a5b      	lsrs	r3, r3, #9
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	fb02 f303 	mul.w	r3, r2, r3
 800175e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001760:	bf00      	nop
  }
  while (Delay --);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1e5a      	subs	r2, r3, #1
 8001766:	60fa      	str	r2, [r7, #12]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f9      	bne.n	8001760 <RCC_Delay+0x1c>
}
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000000 	.word	0x20000000
 800177c:	10624dd3 	.word	0x10624dd3

08001780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e03f      	b.n	8001812 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d106      	bne.n	80017ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7fe ff0a 	bl	80005c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2224      	movs	r2, #36	; 0x24
 80017b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f905 	bl	80019d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	691a      	ldr	r2, [r3, #16]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80017d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	695a      	ldr	r2, [r3, #20]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80017e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	68da      	ldr	r2, [r3, #12]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2220      	movs	r2, #32
 8001804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2220      	movs	r2, #32
 800180c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b08a      	sub	sp, #40	; 0x28
 800181e:	af02      	add	r7, sp, #8
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	4613      	mov	r3, r2
 8001828:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b20      	cmp	r3, #32
 8001838:	d17c      	bne.n	8001934 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d002      	beq.n	8001846 <HAL_UART_Transmit+0x2c>
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e075      	b.n	8001936 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_UART_Transmit+0x3e>
 8001854:	2302      	movs	r3, #2
 8001856:	e06e      	b.n	8001936 <HAL_UART_Transmit+0x11c>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2200      	movs	r2, #0
 8001864:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2221      	movs	r2, #33	; 0x21
 800186a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800186e:	f7fe ffdb 	bl	8000828 <HAL_GetTick>
 8001872:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	88fa      	ldrh	r2, [r7, #6]
 8001878:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	88fa      	ldrh	r2, [r7, #6]
 800187e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001888:	d108      	bne.n	800189c <HAL_UART_Transmit+0x82>
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d104      	bne.n	800189c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001892:	2300      	movs	r3, #0
 8001894:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	e003      	b.n	80018a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80018ac:	e02a      	b.n	8001904 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	2200      	movs	r2, #0
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f000 f840 	bl	800193e <UART_WaitOnFlagUntilTimeout>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e036      	b.n	8001936 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10b      	bne.n	80018e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	3302      	adds	r3, #2
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	e007      	b.n	80018f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	781a      	ldrb	r2, [r3, #0]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	3301      	adds	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	3b01      	subs	r3, #1
 80018fe:	b29a      	uxth	r2, r3
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001908:	b29b      	uxth	r3, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1cf      	bne.n	80018ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	2200      	movs	r2, #0
 8001916:	2140      	movs	r1, #64	; 0x40
 8001918:	68f8      	ldr	r0, [r7, #12]
 800191a:	f000 f810 	bl	800193e <UART_WaitOnFlagUntilTimeout>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e006      	b.n	8001936 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001930:	2300      	movs	r3, #0
 8001932:	e000      	b.n	8001936 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001934:	2302      	movs	r3, #2
  }
}
 8001936:	4618      	mov	r0, r3
 8001938:	3720      	adds	r7, #32
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b084      	sub	sp, #16
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	603b      	str	r3, [r7, #0]
 800194a:	4613      	mov	r3, r2
 800194c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800194e:	e02c      	b.n	80019aa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001956:	d028      	beq.n	80019aa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d007      	beq.n	800196e <UART_WaitOnFlagUntilTimeout+0x30>
 800195e:	f7fe ff63 	bl	8000828 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	429a      	cmp	r2, r3
 800196c:	d21d      	bcs.n	80019aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800197c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	695a      	ldr	r2, [r3, #20]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f022 0201 	bic.w	r2, r2, #1
 800198c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2220      	movs	r2, #32
 8001992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2220      	movs	r2, #32
 800199a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e00f      	b.n	80019ca <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	4013      	ands	r3, r2
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	bf0c      	ite	eq
 80019ba:	2301      	moveq	r3, #1
 80019bc:	2300      	movne	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d0c3      	beq.n	8001950 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	430a      	orrs	r2, r1
 80019f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001a0e:	f023 030c 	bic.w	r3, r3, #12
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	68b9      	ldr	r1, [r7, #8]
 8001a18:	430b      	orrs	r3, r1
 8001a1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699a      	ldr	r2, [r3, #24]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a2c      	ldr	r2, [pc, #176]	; (8001ae8 <UART_SetConfig+0x114>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d103      	bne.n	8001a44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a3c:	f7ff fe6e 	bl	800171c <HAL_RCC_GetPCLK2Freq>
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	e002      	b.n	8001a4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a44:	f7ff fe56 	bl	80016f4 <HAL_RCC_GetPCLK1Freq>
 8001a48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	009a      	lsls	r2, r3, #2
 8001a54:	441a      	add	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	4a22      	ldr	r2, [pc, #136]	; (8001aec <UART_SetConfig+0x118>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	095b      	lsrs	r3, r3, #5
 8001a68:	0119      	lsls	r1, r3, #4
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	009a      	lsls	r2, r3, #2
 8001a74:	441a      	add	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <UART_SetConfig+0x118>)
 8001a82:	fba3 0302 	umull	r0, r3, r3, r2
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	2064      	movs	r0, #100	; 0x64
 8001a8a:	fb00 f303 	mul.w	r3, r0, r3
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	3332      	adds	r3, #50	; 0x32
 8001a94:	4a15      	ldr	r2, [pc, #84]	; (8001aec <UART_SetConfig+0x118>)
 8001a96:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001aa0:	4419      	add	r1, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009a      	lsls	r2, r3, #2
 8001aac:	441a      	add	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <UART_SetConfig+0x118>)
 8001aba:	fba3 0302 	umull	r0, r3, r3, r2
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	2064      	movs	r0, #100	; 0x64
 8001ac2:	fb00 f303 	mul.w	r3, r0, r3
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	3332      	adds	r3, #50	; 0x32
 8001acc:	4a07      	ldr	r2, [pc, #28]	; (8001aec <UART_SetConfig+0x118>)
 8001ace:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	f003 020f 	and.w	r2, r3, #15
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	440a      	add	r2, r1
 8001ade:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ae0:	bf00      	nop
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40013800 	.word	0x40013800
 8001aec:	51eb851f 	.word	0x51eb851f

08001af0 <__errno>:
 8001af0:	4b01      	ldr	r3, [pc, #4]	; (8001af8 <__errno+0x8>)
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	2000000c 	.word	0x2000000c

08001afc <__libc_init_array>:
 8001afc:	b570      	push	{r4, r5, r6, lr}
 8001afe:	2500      	movs	r5, #0
 8001b00:	4e0c      	ldr	r6, [pc, #48]	; (8001b34 <__libc_init_array+0x38>)
 8001b02:	4c0d      	ldr	r4, [pc, #52]	; (8001b38 <__libc_init_array+0x3c>)
 8001b04:	1ba4      	subs	r4, r4, r6
 8001b06:	10a4      	asrs	r4, r4, #2
 8001b08:	42a5      	cmp	r5, r4
 8001b0a:	d109      	bne.n	8001b20 <__libc_init_array+0x24>
 8001b0c:	f000 fc34 	bl	8002378 <_init>
 8001b10:	2500      	movs	r5, #0
 8001b12:	4e0a      	ldr	r6, [pc, #40]	; (8001b3c <__libc_init_array+0x40>)
 8001b14:	4c0a      	ldr	r4, [pc, #40]	; (8001b40 <__libc_init_array+0x44>)
 8001b16:	1ba4      	subs	r4, r4, r6
 8001b18:	10a4      	asrs	r4, r4, #2
 8001b1a:	42a5      	cmp	r5, r4
 8001b1c:	d105      	bne.n	8001b2a <__libc_init_array+0x2e>
 8001b1e:	bd70      	pop	{r4, r5, r6, pc}
 8001b20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b24:	4798      	blx	r3
 8001b26:	3501      	adds	r5, #1
 8001b28:	e7ee      	b.n	8001b08 <__libc_init_array+0xc>
 8001b2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b2e:	4798      	blx	r3
 8001b30:	3501      	adds	r5, #1
 8001b32:	e7f2      	b.n	8001b1a <__libc_init_array+0x1e>
 8001b34:	0800247c 	.word	0x0800247c
 8001b38:	0800247c 	.word	0x0800247c
 8001b3c:	0800247c 	.word	0x0800247c
 8001b40:	08002480 	.word	0x08002480

08001b44 <memset>:
 8001b44:	4603      	mov	r3, r0
 8001b46:	4402      	add	r2, r0
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d100      	bne.n	8001b4e <memset+0xa>
 8001b4c:	4770      	bx	lr
 8001b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8001b52:	e7f9      	b.n	8001b48 <memset+0x4>

08001b54 <_vsiprintf_r>:
 8001b54:	b500      	push	{lr}
 8001b56:	b09b      	sub	sp, #108	; 0x6c
 8001b58:	9100      	str	r1, [sp, #0]
 8001b5a:	9104      	str	r1, [sp, #16]
 8001b5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001b60:	9105      	str	r1, [sp, #20]
 8001b62:	9102      	str	r1, [sp, #8]
 8001b64:	4905      	ldr	r1, [pc, #20]	; (8001b7c <_vsiprintf_r+0x28>)
 8001b66:	9103      	str	r1, [sp, #12]
 8001b68:	4669      	mov	r1, sp
 8001b6a:	f000 f86d 	bl	8001c48 <_svfiprintf_r>
 8001b6e:	2200      	movs	r2, #0
 8001b70:	9b00      	ldr	r3, [sp, #0]
 8001b72:	701a      	strb	r2, [r3, #0]
 8001b74:	b01b      	add	sp, #108	; 0x6c
 8001b76:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b7a:	bf00      	nop
 8001b7c:	ffff0208 	.word	0xffff0208

08001b80 <vsiprintf>:
 8001b80:	4613      	mov	r3, r2
 8001b82:	460a      	mov	r2, r1
 8001b84:	4601      	mov	r1, r0
 8001b86:	4802      	ldr	r0, [pc, #8]	; (8001b90 <vsiprintf+0x10>)
 8001b88:	6800      	ldr	r0, [r0, #0]
 8001b8a:	f7ff bfe3 	b.w	8001b54 <_vsiprintf_r>
 8001b8e:	bf00      	nop
 8001b90:	2000000c 	.word	0x2000000c

08001b94 <__ssputs_r>:
 8001b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b98:	688e      	ldr	r6, [r1, #8]
 8001b9a:	4682      	mov	sl, r0
 8001b9c:	429e      	cmp	r6, r3
 8001b9e:	460c      	mov	r4, r1
 8001ba0:	4690      	mov	r8, r2
 8001ba2:	4699      	mov	r9, r3
 8001ba4:	d837      	bhi.n	8001c16 <__ssputs_r+0x82>
 8001ba6:	898a      	ldrh	r2, [r1, #12]
 8001ba8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001bac:	d031      	beq.n	8001c12 <__ssputs_r+0x7e>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	6825      	ldr	r5, [r4, #0]
 8001bb2:	6909      	ldr	r1, [r1, #16]
 8001bb4:	1a6f      	subs	r7, r5, r1
 8001bb6:	6965      	ldr	r5, [r4, #20]
 8001bb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001bbc:	fb95 f5f3 	sdiv	r5, r5, r3
 8001bc0:	f109 0301 	add.w	r3, r9, #1
 8001bc4:	443b      	add	r3, r7
 8001bc6:	429d      	cmp	r5, r3
 8001bc8:	bf38      	it	cc
 8001bca:	461d      	movcc	r5, r3
 8001bcc:	0553      	lsls	r3, r2, #21
 8001bce:	d530      	bpl.n	8001c32 <__ssputs_r+0x9e>
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	f000 fb37 	bl	8002244 <_malloc_r>
 8001bd6:	4606      	mov	r6, r0
 8001bd8:	b950      	cbnz	r0, 8001bf0 <__ssputs_r+0x5c>
 8001bda:	230c      	movs	r3, #12
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001be0:	f8ca 3000 	str.w	r3, [sl]
 8001be4:	89a3      	ldrh	r3, [r4, #12]
 8001be6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bea:	81a3      	strh	r3, [r4, #12]
 8001bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bf0:	463a      	mov	r2, r7
 8001bf2:	6921      	ldr	r1, [r4, #16]
 8001bf4:	f000 fab6 	bl	8002164 <memcpy>
 8001bf8:	89a3      	ldrh	r3, [r4, #12]
 8001bfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001bfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c02:	81a3      	strh	r3, [r4, #12]
 8001c04:	6126      	str	r6, [r4, #16]
 8001c06:	443e      	add	r6, r7
 8001c08:	6026      	str	r6, [r4, #0]
 8001c0a:	464e      	mov	r6, r9
 8001c0c:	6165      	str	r5, [r4, #20]
 8001c0e:	1bed      	subs	r5, r5, r7
 8001c10:	60a5      	str	r5, [r4, #8]
 8001c12:	454e      	cmp	r6, r9
 8001c14:	d900      	bls.n	8001c18 <__ssputs_r+0x84>
 8001c16:	464e      	mov	r6, r9
 8001c18:	4632      	mov	r2, r6
 8001c1a:	4641      	mov	r1, r8
 8001c1c:	6820      	ldr	r0, [r4, #0]
 8001c1e:	f000 faac 	bl	800217a <memmove>
 8001c22:	68a3      	ldr	r3, [r4, #8]
 8001c24:	2000      	movs	r0, #0
 8001c26:	1b9b      	subs	r3, r3, r6
 8001c28:	60a3      	str	r3, [r4, #8]
 8001c2a:	6823      	ldr	r3, [r4, #0]
 8001c2c:	441e      	add	r6, r3
 8001c2e:	6026      	str	r6, [r4, #0]
 8001c30:	e7dc      	b.n	8001bec <__ssputs_r+0x58>
 8001c32:	462a      	mov	r2, r5
 8001c34:	f000 fb60 	bl	80022f8 <_realloc_r>
 8001c38:	4606      	mov	r6, r0
 8001c3a:	2800      	cmp	r0, #0
 8001c3c:	d1e2      	bne.n	8001c04 <__ssputs_r+0x70>
 8001c3e:	6921      	ldr	r1, [r4, #16]
 8001c40:	4650      	mov	r0, sl
 8001c42:	f000 fab3 	bl	80021ac <_free_r>
 8001c46:	e7c8      	b.n	8001bda <__ssputs_r+0x46>

08001c48 <_svfiprintf_r>:
 8001c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c4c:	461d      	mov	r5, r3
 8001c4e:	898b      	ldrh	r3, [r1, #12]
 8001c50:	b09d      	sub	sp, #116	; 0x74
 8001c52:	061f      	lsls	r7, r3, #24
 8001c54:	4680      	mov	r8, r0
 8001c56:	460c      	mov	r4, r1
 8001c58:	4616      	mov	r6, r2
 8001c5a:	d50f      	bpl.n	8001c7c <_svfiprintf_r+0x34>
 8001c5c:	690b      	ldr	r3, [r1, #16]
 8001c5e:	b96b      	cbnz	r3, 8001c7c <_svfiprintf_r+0x34>
 8001c60:	2140      	movs	r1, #64	; 0x40
 8001c62:	f000 faef 	bl	8002244 <_malloc_r>
 8001c66:	6020      	str	r0, [r4, #0]
 8001c68:	6120      	str	r0, [r4, #16]
 8001c6a:	b928      	cbnz	r0, 8001c78 <_svfiprintf_r+0x30>
 8001c6c:	230c      	movs	r3, #12
 8001c6e:	f8c8 3000 	str.w	r3, [r8]
 8001c72:	f04f 30ff 	mov.w	r0, #4294967295
 8001c76:	e0c8      	b.n	8001e0a <_svfiprintf_r+0x1c2>
 8001c78:	2340      	movs	r3, #64	; 0x40
 8001c7a:	6163      	str	r3, [r4, #20]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8001c80:	2320      	movs	r3, #32
 8001c82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c86:	2330      	movs	r3, #48	; 0x30
 8001c88:	f04f 0b01 	mov.w	fp, #1
 8001c8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c90:	9503      	str	r5, [sp, #12]
 8001c92:	4637      	mov	r7, r6
 8001c94:	463d      	mov	r5, r7
 8001c96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001c9a:	b10b      	cbz	r3, 8001ca0 <_svfiprintf_r+0x58>
 8001c9c:	2b25      	cmp	r3, #37	; 0x25
 8001c9e:	d13e      	bne.n	8001d1e <_svfiprintf_r+0xd6>
 8001ca0:	ebb7 0a06 	subs.w	sl, r7, r6
 8001ca4:	d00b      	beq.n	8001cbe <_svfiprintf_r+0x76>
 8001ca6:	4653      	mov	r3, sl
 8001ca8:	4632      	mov	r2, r6
 8001caa:	4621      	mov	r1, r4
 8001cac:	4640      	mov	r0, r8
 8001cae:	f7ff ff71 	bl	8001b94 <__ssputs_r>
 8001cb2:	3001      	adds	r0, #1
 8001cb4:	f000 80a4 	beq.w	8001e00 <_svfiprintf_r+0x1b8>
 8001cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001cba:	4453      	add	r3, sl
 8001cbc:	9309      	str	r3, [sp, #36]	; 0x24
 8001cbe:	783b      	ldrb	r3, [r7, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 809d 	beq.w	8001e00 <_svfiprintf_r+0x1b8>
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001cd0:	9304      	str	r3, [sp, #16]
 8001cd2:	9307      	str	r3, [sp, #28]
 8001cd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001cd8:	931a      	str	r3, [sp, #104]	; 0x68
 8001cda:	462f      	mov	r7, r5
 8001cdc:	2205      	movs	r2, #5
 8001cde:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001ce2:	4850      	ldr	r0, [pc, #320]	; (8001e24 <_svfiprintf_r+0x1dc>)
 8001ce4:	f000 fa30 	bl	8002148 <memchr>
 8001ce8:	9b04      	ldr	r3, [sp, #16]
 8001cea:	b9d0      	cbnz	r0, 8001d22 <_svfiprintf_r+0xda>
 8001cec:	06d9      	lsls	r1, r3, #27
 8001cee:	bf44      	itt	mi
 8001cf0:	2220      	movmi	r2, #32
 8001cf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cf6:	071a      	lsls	r2, r3, #28
 8001cf8:	bf44      	itt	mi
 8001cfa:	222b      	movmi	r2, #43	; 0x2b
 8001cfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d00:	782a      	ldrb	r2, [r5, #0]
 8001d02:	2a2a      	cmp	r2, #42	; 0x2a
 8001d04:	d015      	beq.n	8001d32 <_svfiprintf_r+0xea>
 8001d06:	462f      	mov	r7, r5
 8001d08:	2000      	movs	r0, #0
 8001d0a:	250a      	movs	r5, #10
 8001d0c:	9a07      	ldr	r2, [sp, #28]
 8001d0e:	4639      	mov	r1, r7
 8001d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d14:	3b30      	subs	r3, #48	; 0x30
 8001d16:	2b09      	cmp	r3, #9
 8001d18:	d94d      	bls.n	8001db6 <_svfiprintf_r+0x16e>
 8001d1a:	b1b8      	cbz	r0, 8001d4c <_svfiprintf_r+0x104>
 8001d1c:	e00f      	b.n	8001d3e <_svfiprintf_r+0xf6>
 8001d1e:	462f      	mov	r7, r5
 8001d20:	e7b8      	b.n	8001c94 <_svfiprintf_r+0x4c>
 8001d22:	4a40      	ldr	r2, [pc, #256]	; (8001e24 <_svfiprintf_r+0x1dc>)
 8001d24:	463d      	mov	r5, r7
 8001d26:	1a80      	subs	r0, r0, r2
 8001d28:	fa0b f000 	lsl.w	r0, fp, r0
 8001d2c:	4318      	orrs	r0, r3
 8001d2e:	9004      	str	r0, [sp, #16]
 8001d30:	e7d3      	b.n	8001cda <_svfiprintf_r+0x92>
 8001d32:	9a03      	ldr	r2, [sp, #12]
 8001d34:	1d11      	adds	r1, r2, #4
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	9103      	str	r1, [sp, #12]
 8001d3a:	2a00      	cmp	r2, #0
 8001d3c:	db01      	blt.n	8001d42 <_svfiprintf_r+0xfa>
 8001d3e:	9207      	str	r2, [sp, #28]
 8001d40:	e004      	b.n	8001d4c <_svfiprintf_r+0x104>
 8001d42:	4252      	negs	r2, r2
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	9207      	str	r2, [sp, #28]
 8001d4a:	9304      	str	r3, [sp, #16]
 8001d4c:	783b      	ldrb	r3, [r7, #0]
 8001d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8001d50:	d10c      	bne.n	8001d6c <_svfiprintf_r+0x124>
 8001d52:	787b      	ldrb	r3, [r7, #1]
 8001d54:	2b2a      	cmp	r3, #42	; 0x2a
 8001d56:	d133      	bne.n	8001dc0 <_svfiprintf_r+0x178>
 8001d58:	9b03      	ldr	r3, [sp, #12]
 8001d5a:	3702      	adds	r7, #2
 8001d5c:	1d1a      	adds	r2, r3, #4
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	9203      	str	r2, [sp, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	bfb8      	it	lt
 8001d66:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d6a:	9305      	str	r3, [sp, #20]
 8001d6c:	4d2e      	ldr	r5, [pc, #184]	; (8001e28 <_svfiprintf_r+0x1e0>)
 8001d6e:	2203      	movs	r2, #3
 8001d70:	7839      	ldrb	r1, [r7, #0]
 8001d72:	4628      	mov	r0, r5
 8001d74:	f000 f9e8 	bl	8002148 <memchr>
 8001d78:	b138      	cbz	r0, 8001d8a <_svfiprintf_r+0x142>
 8001d7a:	2340      	movs	r3, #64	; 0x40
 8001d7c:	1b40      	subs	r0, r0, r5
 8001d7e:	fa03 f000 	lsl.w	r0, r3, r0
 8001d82:	9b04      	ldr	r3, [sp, #16]
 8001d84:	3701      	adds	r7, #1
 8001d86:	4303      	orrs	r3, r0
 8001d88:	9304      	str	r3, [sp, #16]
 8001d8a:	7839      	ldrb	r1, [r7, #0]
 8001d8c:	2206      	movs	r2, #6
 8001d8e:	4827      	ldr	r0, [pc, #156]	; (8001e2c <_svfiprintf_r+0x1e4>)
 8001d90:	1c7e      	adds	r6, r7, #1
 8001d92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d96:	f000 f9d7 	bl	8002148 <memchr>
 8001d9a:	2800      	cmp	r0, #0
 8001d9c:	d038      	beq.n	8001e10 <_svfiprintf_r+0x1c8>
 8001d9e:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <_svfiprintf_r+0x1e8>)
 8001da0:	bb13      	cbnz	r3, 8001de8 <_svfiprintf_r+0x1a0>
 8001da2:	9b03      	ldr	r3, [sp, #12]
 8001da4:	3307      	adds	r3, #7
 8001da6:	f023 0307 	bic.w	r3, r3, #7
 8001daa:	3308      	adds	r3, #8
 8001dac:	9303      	str	r3, [sp, #12]
 8001dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001db0:	444b      	add	r3, r9
 8001db2:	9309      	str	r3, [sp, #36]	; 0x24
 8001db4:	e76d      	b.n	8001c92 <_svfiprintf_r+0x4a>
 8001db6:	fb05 3202 	mla	r2, r5, r2, r3
 8001dba:	2001      	movs	r0, #1
 8001dbc:	460f      	mov	r7, r1
 8001dbe:	e7a6      	b.n	8001d0e <_svfiprintf_r+0xc6>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	250a      	movs	r5, #10
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	3701      	adds	r7, #1
 8001dc8:	9305      	str	r3, [sp, #20]
 8001dca:	4638      	mov	r0, r7
 8001dcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001dd0:	3a30      	subs	r2, #48	; 0x30
 8001dd2:	2a09      	cmp	r2, #9
 8001dd4:	d903      	bls.n	8001dde <_svfiprintf_r+0x196>
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0c8      	beq.n	8001d6c <_svfiprintf_r+0x124>
 8001dda:	9105      	str	r1, [sp, #20]
 8001ddc:	e7c6      	b.n	8001d6c <_svfiprintf_r+0x124>
 8001dde:	fb05 2101 	mla	r1, r5, r1, r2
 8001de2:	2301      	movs	r3, #1
 8001de4:	4607      	mov	r7, r0
 8001de6:	e7f0      	b.n	8001dca <_svfiprintf_r+0x182>
 8001de8:	ab03      	add	r3, sp, #12
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	4622      	mov	r2, r4
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <_svfiprintf_r+0x1ec>)
 8001df0:	a904      	add	r1, sp, #16
 8001df2:	4640      	mov	r0, r8
 8001df4:	f3af 8000 	nop.w
 8001df8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001dfc:	4681      	mov	r9, r0
 8001dfe:	d1d6      	bne.n	8001dae <_svfiprintf_r+0x166>
 8001e00:	89a3      	ldrh	r3, [r4, #12]
 8001e02:	065b      	lsls	r3, r3, #25
 8001e04:	f53f af35 	bmi.w	8001c72 <_svfiprintf_r+0x2a>
 8001e08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e0a:	b01d      	add	sp, #116	; 0x74
 8001e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e10:	ab03      	add	r3, sp, #12
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4622      	mov	r2, r4
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <_svfiprintf_r+0x1ec>)
 8001e18:	a904      	add	r1, sp, #16
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	f000 f882 	bl	8001f24 <_printf_i>
 8001e20:	e7ea      	b.n	8001df8 <_svfiprintf_r+0x1b0>
 8001e22:	bf00      	nop
 8001e24:	08002448 	.word	0x08002448
 8001e28:	0800244e 	.word	0x0800244e
 8001e2c:	08002452 	.word	0x08002452
 8001e30:	00000000 	.word	0x00000000
 8001e34:	08001b95 	.word	0x08001b95

08001e38 <_printf_common>:
 8001e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e3c:	4691      	mov	r9, r2
 8001e3e:	461f      	mov	r7, r3
 8001e40:	688a      	ldr	r2, [r1, #8]
 8001e42:	690b      	ldr	r3, [r1, #16]
 8001e44:	4606      	mov	r6, r0
 8001e46:	4293      	cmp	r3, r2
 8001e48:	bfb8      	it	lt
 8001e4a:	4613      	movlt	r3, r2
 8001e4c:	f8c9 3000 	str.w	r3, [r9]
 8001e50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e54:	460c      	mov	r4, r1
 8001e56:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e5a:	b112      	cbz	r2, 8001e62 <_printf_common+0x2a>
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	f8c9 3000 	str.w	r3, [r9]
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	0699      	lsls	r1, r3, #26
 8001e66:	bf42      	ittt	mi
 8001e68:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001e6c:	3302      	addmi	r3, #2
 8001e6e:	f8c9 3000 	strmi.w	r3, [r9]
 8001e72:	6825      	ldr	r5, [r4, #0]
 8001e74:	f015 0506 	ands.w	r5, r5, #6
 8001e78:	d107      	bne.n	8001e8a <_printf_common+0x52>
 8001e7a:	f104 0a19 	add.w	sl, r4, #25
 8001e7e:	68e3      	ldr	r3, [r4, #12]
 8001e80:	f8d9 2000 	ldr.w	r2, [r9]
 8001e84:	1a9b      	subs	r3, r3, r2
 8001e86:	42ab      	cmp	r3, r5
 8001e88:	dc29      	bgt.n	8001ede <_printf_common+0xa6>
 8001e8a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001e8e:	6822      	ldr	r2, [r4, #0]
 8001e90:	3300      	adds	r3, #0
 8001e92:	bf18      	it	ne
 8001e94:	2301      	movne	r3, #1
 8001e96:	0692      	lsls	r2, r2, #26
 8001e98:	d42e      	bmi.n	8001ef8 <_printf_common+0xc0>
 8001e9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e9e:	4639      	mov	r1, r7
 8001ea0:	4630      	mov	r0, r6
 8001ea2:	47c0      	blx	r8
 8001ea4:	3001      	adds	r0, #1
 8001ea6:	d021      	beq.n	8001eec <_printf_common+0xb4>
 8001ea8:	6823      	ldr	r3, [r4, #0]
 8001eaa:	68e5      	ldr	r5, [r4, #12]
 8001eac:	f003 0306 	and.w	r3, r3, #6
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	bf18      	it	ne
 8001eb4:	2500      	movne	r5, #0
 8001eb6:	f8d9 2000 	ldr.w	r2, [r9]
 8001eba:	f04f 0900 	mov.w	r9, #0
 8001ebe:	bf08      	it	eq
 8001ec0:	1aad      	subeq	r5, r5, r2
 8001ec2:	68a3      	ldr	r3, [r4, #8]
 8001ec4:	6922      	ldr	r2, [r4, #16]
 8001ec6:	bf08      	it	eq
 8001ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	bfc4      	itt	gt
 8001ed0:	1a9b      	subgt	r3, r3, r2
 8001ed2:	18ed      	addgt	r5, r5, r3
 8001ed4:	341a      	adds	r4, #26
 8001ed6:	454d      	cmp	r5, r9
 8001ed8:	d11a      	bne.n	8001f10 <_printf_common+0xd8>
 8001eda:	2000      	movs	r0, #0
 8001edc:	e008      	b.n	8001ef0 <_printf_common+0xb8>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	4652      	mov	r2, sl
 8001ee2:	4639      	mov	r1, r7
 8001ee4:	4630      	mov	r0, r6
 8001ee6:	47c0      	blx	r8
 8001ee8:	3001      	adds	r0, #1
 8001eea:	d103      	bne.n	8001ef4 <_printf_common+0xbc>
 8001eec:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ef4:	3501      	adds	r5, #1
 8001ef6:	e7c2      	b.n	8001e7e <_printf_common+0x46>
 8001ef8:	2030      	movs	r0, #48	; 0x30
 8001efa:	18e1      	adds	r1, r4, r3
 8001efc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f06:	4422      	add	r2, r4
 8001f08:	3302      	adds	r3, #2
 8001f0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f0e:	e7c4      	b.n	8001e9a <_printf_common+0x62>
 8001f10:	2301      	movs	r3, #1
 8001f12:	4622      	mov	r2, r4
 8001f14:	4639      	mov	r1, r7
 8001f16:	4630      	mov	r0, r6
 8001f18:	47c0      	blx	r8
 8001f1a:	3001      	adds	r0, #1
 8001f1c:	d0e6      	beq.n	8001eec <_printf_common+0xb4>
 8001f1e:	f109 0901 	add.w	r9, r9, #1
 8001f22:	e7d8      	b.n	8001ed6 <_printf_common+0x9e>

08001f24 <_printf_i>:
 8001f24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f28:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001f2c:	460c      	mov	r4, r1
 8001f2e:	7e09      	ldrb	r1, [r1, #24]
 8001f30:	b085      	sub	sp, #20
 8001f32:	296e      	cmp	r1, #110	; 0x6e
 8001f34:	4617      	mov	r7, r2
 8001f36:	4606      	mov	r6, r0
 8001f38:	4698      	mov	r8, r3
 8001f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001f3c:	f000 80b3 	beq.w	80020a6 <_printf_i+0x182>
 8001f40:	d822      	bhi.n	8001f88 <_printf_i+0x64>
 8001f42:	2963      	cmp	r1, #99	; 0x63
 8001f44:	d036      	beq.n	8001fb4 <_printf_i+0x90>
 8001f46:	d80a      	bhi.n	8001f5e <_printf_i+0x3a>
 8001f48:	2900      	cmp	r1, #0
 8001f4a:	f000 80b9 	beq.w	80020c0 <_printf_i+0x19c>
 8001f4e:	2958      	cmp	r1, #88	; 0x58
 8001f50:	f000 8083 	beq.w	800205a <_printf_i+0x136>
 8001f54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f58:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001f5c:	e032      	b.n	8001fc4 <_printf_i+0xa0>
 8001f5e:	2964      	cmp	r1, #100	; 0x64
 8001f60:	d001      	beq.n	8001f66 <_printf_i+0x42>
 8001f62:	2969      	cmp	r1, #105	; 0x69
 8001f64:	d1f6      	bne.n	8001f54 <_printf_i+0x30>
 8001f66:	6820      	ldr	r0, [r4, #0]
 8001f68:	6813      	ldr	r3, [r2, #0]
 8001f6a:	0605      	lsls	r5, r0, #24
 8001f6c:	f103 0104 	add.w	r1, r3, #4
 8001f70:	d52a      	bpl.n	8001fc8 <_printf_i+0xa4>
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6011      	str	r1, [r2, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da03      	bge.n	8001f82 <_printf_i+0x5e>
 8001f7a:	222d      	movs	r2, #45	; 0x2d
 8001f7c:	425b      	negs	r3, r3
 8001f7e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001f82:	486f      	ldr	r0, [pc, #444]	; (8002140 <_printf_i+0x21c>)
 8001f84:	220a      	movs	r2, #10
 8001f86:	e039      	b.n	8001ffc <_printf_i+0xd8>
 8001f88:	2973      	cmp	r1, #115	; 0x73
 8001f8a:	f000 809d 	beq.w	80020c8 <_printf_i+0x1a4>
 8001f8e:	d808      	bhi.n	8001fa2 <_printf_i+0x7e>
 8001f90:	296f      	cmp	r1, #111	; 0x6f
 8001f92:	d020      	beq.n	8001fd6 <_printf_i+0xb2>
 8001f94:	2970      	cmp	r1, #112	; 0x70
 8001f96:	d1dd      	bne.n	8001f54 <_printf_i+0x30>
 8001f98:	6823      	ldr	r3, [r4, #0]
 8001f9a:	f043 0320 	orr.w	r3, r3, #32
 8001f9e:	6023      	str	r3, [r4, #0]
 8001fa0:	e003      	b.n	8001faa <_printf_i+0x86>
 8001fa2:	2975      	cmp	r1, #117	; 0x75
 8001fa4:	d017      	beq.n	8001fd6 <_printf_i+0xb2>
 8001fa6:	2978      	cmp	r1, #120	; 0x78
 8001fa8:	d1d4      	bne.n	8001f54 <_printf_i+0x30>
 8001faa:	2378      	movs	r3, #120	; 0x78
 8001fac:	4865      	ldr	r0, [pc, #404]	; (8002144 <_printf_i+0x220>)
 8001fae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001fb2:	e055      	b.n	8002060 <_printf_i+0x13c>
 8001fb4:	6813      	ldr	r3, [r2, #0]
 8001fb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001fba:	1d19      	adds	r1, r3, #4
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6011      	str	r1, [r2, #0]
 8001fc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e08c      	b.n	80020e2 <_printf_i+0x1be>
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001fce:	6011      	str	r1, [r2, #0]
 8001fd0:	bf18      	it	ne
 8001fd2:	b21b      	sxthne	r3, r3
 8001fd4:	e7cf      	b.n	8001f76 <_printf_i+0x52>
 8001fd6:	6813      	ldr	r3, [r2, #0]
 8001fd8:	6825      	ldr	r5, [r4, #0]
 8001fda:	1d18      	adds	r0, r3, #4
 8001fdc:	6010      	str	r0, [r2, #0]
 8001fde:	0628      	lsls	r0, r5, #24
 8001fe0:	d501      	bpl.n	8001fe6 <_printf_i+0xc2>
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	e002      	b.n	8001fec <_printf_i+0xc8>
 8001fe6:	0668      	lsls	r0, r5, #25
 8001fe8:	d5fb      	bpl.n	8001fe2 <_printf_i+0xbe>
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	296f      	cmp	r1, #111	; 0x6f
 8001fee:	bf14      	ite	ne
 8001ff0:	220a      	movne	r2, #10
 8001ff2:	2208      	moveq	r2, #8
 8001ff4:	4852      	ldr	r0, [pc, #328]	; (8002140 <_printf_i+0x21c>)
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001ffc:	6865      	ldr	r5, [r4, #4]
 8001ffe:	2d00      	cmp	r5, #0
 8002000:	60a5      	str	r5, [r4, #8]
 8002002:	f2c0 8095 	blt.w	8002130 <_printf_i+0x20c>
 8002006:	6821      	ldr	r1, [r4, #0]
 8002008:	f021 0104 	bic.w	r1, r1, #4
 800200c:	6021      	str	r1, [r4, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d13d      	bne.n	800208e <_printf_i+0x16a>
 8002012:	2d00      	cmp	r5, #0
 8002014:	f040 808e 	bne.w	8002134 <_printf_i+0x210>
 8002018:	4665      	mov	r5, ip
 800201a:	2a08      	cmp	r2, #8
 800201c:	d10b      	bne.n	8002036 <_printf_i+0x112>
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	07db      	lsls	r3, r3, #31
 8002022:	d508      	bpl.n	8002036 <_printf_i+0x112>
 8002024:	6923      	ldr	r3, [r4, #16]
 8002026:	6862      	ldr	r2, [r4, #4]
 8002028:	429a      	cmp	r2, r3
 800202a:	bfde      	ittt	le
 800202c:	2330      	movle	r3, #48	; 0x30
 800202e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002032:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002036:	ebac 0305 	sub.w	r3, ip, r5
 800203a:	6123      	str	r3, [r4, #16]
 800203c:	f8cd 8000 	str.w	r8, [sp]
 8002040:	463b      	mov	r3, r7
 8002042:	aa03      	add	r2, sp, #12
 8002044:	4621      	mov	r1, r4
 8002046:	4630      	mov	r0, r6
 8002048:	f7ff fef6 	bl	8001e38 <_printf_common>
 800204c:	3001      	adds	r0, #1
 800204e:	d14d      	bne.n	80020ec <_printf_i+0x1c8>
 8002050:	f04f 30ff 	mov.w	r0, #4294967295
 8002054:	b005      	add	sp, #20
 8002056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800205a:	4839      	ldr	r0, [pc, #228]	; (8002140 <_printf_i+0x21c>)
 800205c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002060:	6813      	ldr	r3, [r2, #0]
 8002062:	6821      	ldr	r1, [r4, #0]
 8002064:	1d1d      	adds	r5, r3, #4
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6015      	str	r5, [r2, #0]
 800206a:	060a      	lsls	r2, r1, #24
 800206c:	d50b      	bpl.n	8002086 <_printf_i+0x162>
 800206e:	07ca      	lsls	r2, r1, #31
 8002070:	bf44      	itt	mi
 8002072:	f041 0120 	orrmi.w	r1, r1, #32
 8002076:	6021      	strmi	r1, [r4, #0]
 8002078:	b91b      	cbnz	r3, 8002082 <_printf_i+0x15e>
 800207a:	6822      	ldr	r2, [r4, #0]
 800207c:	f022 0220 	bic.w	r2, r2, #32
 8002080:	6022      	str	r2, [r4, #0]
 8002082:	2210      	movs	r2, #16
 8002084:	e7b7      	b.n	8001ff6 <_printf_i+0xd2>
 8002086:	064d      	lsls	r5, r1, #25
 8002088:	bf48      	it	mi
 800208a:	b29b      	uxthmi	r3, r3
 800208c:	e7ef      	b.n	800206e <_printf_i+0x14a>
 800208e:	4665      	mov	r5, ip
 8002090:	fbb3 f1f2 	udiv	r1, r3, r2
 8002094:	fb02 3311 	mls	r3, r2, r1, r3
 8002098:	5cc3      	ldrb	r3, [r0, r3]
 800209a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800209e:	460b      	mov	r3, r1
 80020a0:	2900      	cmp	r1, #0
 80020a2:	d1f5      	bne.n	8002090 <_printf_i+0x16c>
 80020a4:	e7b9      	b.n	800201a <_printf_i+0xf6>
 80020a6:	6813      	ldr	r3, [r2, #0]
 80020a8:	6825      	ldr	r5, [r4, #0]
 80020aa:	1d18      	adds	r0, r3, #4
 80020ac:	6961      	ldr	r1, [r4, #20]
 80020ae:	6010      	str	r0, [r2, #0]
 80020b0:	0628      	lsls	r0, r5, #24
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	d501      	bpl.n	80020ba <_printf_i+0x196>
 80020b6:	6019      	str	r1, [r3, #0]
 80020b8:	e002      	b.n	80020c0 <_printf_i+0x19c>
 80020ba:	066a      	lsls	r2, r5, #25
 80020bc:	d5fb      	bpl.n	80020b6 <_printf_i+0x192>
 80020be:	8019      	strh	r1, [r3, #0]
 80020c0:	2300      	movs	r3, #0
 80020c2:	4665      	mov	r5, ip
 80020c4:	6123      	str	r3, [r4, #16]
 80020c6:	e7b9      	b.n	800203c <_printf_i+0x118>
 80020c8:	6813      	ldr	r3, [r2, #0]
 80020ca:	1d19      	adds	r1, r3, #4
 80020cc:	6011      	str	r1, [r2, #0]
 80020ce:	681d      	ldr	r5, [r3, #0]
 80020d0:	6862      	ldr	r2, [r4, #4]
 80020d2:	2100      	movs	r1, #0
 80020d4:	4628      	mov	r0, r5
 80020d6:	f000 f837 	bl	8002148 <memchr>
 80020da:	b108      	cbz	r0, 80020e0 <_printf_i+0x1bc>
 80020dc:	1b40      	subs	r0, r0, r5
 80020de:	6060      	str	r0, [r4, #4]
 80020e0:	6863      	ldr	r3, [r4, #4]
 80020e2:	6123      	str	r3, [r4, #16]
 80020e4:	2300      	movs	r3, #0
 80020e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020ea:	e7a7      	b.n	800203c <_printf_i+0x118>
 80020ec:	6923      	ldr	r3, [r4, #16]
 80020ee:	462a      	mov	r2, r5
 80020f0:	4639      	mov	r1, r7
 80020f2:	4630      	mov	r0, r6
 80020f4:	47c0      	blx	r8
 80020f6:	3001      	adds	r0, #1
 80020f8:	d0aa      	beq.n	8002050 <_printf_i+0x12c>
 80020fa:	6823      	ldr	r3, [r4, #0]
 80020fc:	079b      	lsls	r3, r3, #30
 80020fe:	d413      	bmi.n	8002128 <_printf_i+0x204>
 8002100:	68e0      	ldr	r0, [r4, #12]
 8002102:	9b03      	ldr	r3, [sp, #12]
 8002104:	4298      	cmp	r0, r3
 8002106:	bfb8      	it	lt
 8002108:	4618      	movlt	r0, r3
 800210a:	e7a3      	b.n	8002054 <_printf_i+0x130>
 800210c:	2301      	movs	r3, #1
 800210e:	464a      	mov	r2, r9
 8002110:	4639      	mov	r1, r7
 8002112:	4630      	mov	r0, r6
 8002114:	47c0      	blx	r8
 8002116:	3001      	adds	r0, #1
 8002118:	d09a      	beq.n	8002050 <_printf_i+0x12c>
 800211a:	3501      	adds	r5, #1
 800211c:	68e3      	ldr	r3, [r4, #12]
 800211e:	9a03      	ldr	r2, [sp, #12]
 8002120:	1a9b      	subs	r3, r3, r2
 8002122:	42ab      	cmp	r3, r5
 8002124:	dcf2      	bgt.n	800210c <_printf_i+0x1e8>
 8002126:	e7eb      	b.n	8002100 <_printf_i+0x1dc>
 8002128:	2500      	movs	r5, #0
 800212a:	f104 0919 	add.w	r9, r4, #25
 800212e:	e7f5      	b.n	800211c <_printf_i+0x1f8>
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1ac      	bne.n	800208e <_printf_i+0x16a>
 8002134:	7803      	ldrb	r3, [r0, #0]
 8002136:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800213a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800213e:	e76c      	b.n	800201a <_printf_i+0xf6>
 8002140:	08002459 	.word	0x08002459
 8002144:	0800246a 	.word	0x0800246a

08002148 <memchr>:
 8002148:	b510      	push	{r4, lr}
 800214a:	b2c9      	uxtb	r1, r1
 800214c:	4402      	add	r2, r0
 800214e:	4290      	cmp	r0, r2
 8002150:	4603      	mov	r3, r0
 8002152:	d101      	bne.n	8002158 <memchr+0x10>
 8002154:	2300      	movs	r3, #0
 8002156:	e003      	b.n	8002160 <memchr+0x18>
 8002158:	781c      	ldrb	r4, [r3, #0]
 800215a:	3001      	adds	r0, #1
 800215c:	428c      	cmp	r4, r1
 800215e:	d1f6      	bne.n	800214e <memchr+0x6>
 8002160:	4618      	mov	r0, r3
 8002162:	bd10      	pop	{r4, pc}

08002164 <memcpy>:
 8002164:	b510      	push	{r4, lr}
 8002166:	1e43      	subs	r3, r0, #1
 8002168:	440a      	add	r2, r1
 800216a:	4291      	cmp	r1, r2
 800216c:	d100      	bne.n	8002170 <memcpy+0xc>
 800216e:	bd10      	pop	{r4, pc}
 8002170:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002174:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002178:	e7f7      	b.n	800216a <memcpy+0x6>

0800217a <memmove>:
 800217a:	4288      	cmp	r0, r1
 800217c:	b510      	push	{r4, lr}
 800217e:	eb01 0302 	add.w	r3, r1, r2
 8002182:	d807      	bhi.n	8002194 <memmove+0x1a>
 8002184:	1e42      	subs	r2, r0, #1
 8002186:	4299      	cmp	r1, r3
 8002188:	d00a      	beq.n	80021a0 <memmove+0x26>
 800218a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800218e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002192:	e7f8      	b.n	8002186 <memmove+0xc>
 8002194:	4283      	cmp	r3, r0
 8002196:	d9f5      	bls.n	8002184 <memmove+0xa>
 8002198:	1881      	adds	r1, r0, r2
 800219a:	1ad2      	subs	r2, r2, r3
 800219c:	42d3      	cmn	r3, r2
 800219e:	d100      	bne.n	80021a2 <memmove+0x28>
 80021a0:	bd10      	pop	{r4, pc}
 80021a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80021a6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80021aa:	e7f7      	b.n	800219c <memmove+0x22>

080021ac <_free_r>:
 80021ac:	b538      	push	{r3, r4, r5, lr}
 80021ae:	4605      	mov	r5, r0
 80021b0:	2900      	cmp	r1, #0
 80021b2:	d043      	beq.n	800223c <_free_r+0x90>
 80021b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021b8:	1f0c      	subs	r4, r1, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	bfb8      	it	lt
 80021be:	18e4      	addlt	r4, r4, r3
 80021c0:	f000 f8d0 	bl	8002364 <__malloc_lock>
 80021c4:	4a1e      	ldr	r2, [pc, #120]	; (8002240 <_free_r+0x94>)
 80021c6:	6813      	ldr	r3, [r2, #0]
 80021c8:	4610      	mov	r0, r2
 80021ca:	b933      	cbnz	r3, 80021da <_free_r+0x2e>
 80021cc:	6063      	str	r3, [r4, #4]
 80021ce:	6014      	str	r4, [r2, #0]
 80021d0:	4628      	mov	r0, r5
 80021d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021d6:	f000 b8c6 	b.w	8002366 <__malloc_unlock>
 80021da:	42a3      	cmp	r3, r4
 80021dc:	d90b      	bls.n	80021f6 <_free_r+0x4a>
 80021de:	6821      	ldr	r1, [r4, #0]
 80021e0:	1862      	adds	r2, r4, r1
 80021e2:	4293      	cmp	r3, r2
 80021e4:	bf01      	itttt	eq
 80021e6:	681a      	ldreq	r2, [r3, #0]
 80021e8:	685b      	ldreq	r3, [r3, #4]
 80021ea:	1852      	addeq	r2, r2, r1
 80021ec:	6022      	streq	r2, [r4, #0]
 80021ee:	6063      	str	r3, [r4, #4]
 80021f0:	6004      	str	r4, [r0, #0]
 80021f2:	e7ed      	b.n	80021d0 <_free_r+0x24>
 80021f4:	4613      	mov	r3, r2
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	b10a      	cbz	r2, 80021fe <_free_r+0x52>
 80021fa:	42a2      	cmp	r2, r4
 80021fc:	d9fa      	bls.n	80021f4 <_free_r+0x48>
 80021fe:	6819      	ldr	r1, [r3, #0]
 8002200:	1858      	adds	r0, r3, r1
 8002202:	42a0      	cmp	r0, r4
 8002204:	d10b      	bne.n	800221e <_free_r+0x72>
 8002206:	6820      	ldr	r0, [r4, #0]
 8002208:	4401      	add	r1, r0
 800220a:	1858      	adds	r0, r3, r1
 800220c:	4282      	cmp	r2, r0
 800220e:	6019      	str	r1, [r3, #0]
 8002210:	d1de      	bne.n	80021d0 <_free_r+0x24>
 8002212:	6810      	ldr	r0, [r2, #0]
 8002214:	6852      	ldr	r2, [r2, #4]
 8002216:	4401      	add	r1, r0
 8002218:	6019      	str	r1, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]
 800221c:	e7d8      	b.n	80021d0 <_free_r+0x24>
 800221e:	d902      	bls.n	8002226 <_free_r+0x7a>
 8002220:	230c      	movs	r3, #12
 8002222:	602b      	str	r3, [r5, #0]
 8002224:	e7d4      	b.n	80021d0 <_free_r+0x24>
 8002226:	6820      	ldr	r0, [r4, #0]
 8002228:	1821      	adds	r1, r4, r0
 800222a:	428a      	cmp	r2, r1
 800222c:	bf01      	itttt	eq
 800222e:	6811      	ldreq	r1, [r2, #0]
 8002230:	6852      	ldreq	r2, [r2, #4]
 8002232:	1809      	addeq	r1, r1, r0
 8002234:	6021      	streq	r1, [r4, #0]
 8002236:	6062      	str	r2, [r4, #4]
 8002238:	605c      	str	r4, [r3, #4]
 800223a:	e7c9      	b.n	80021d0 <_free_r+0x24>
 800223c:	bd38      	pop	{r3, r4, r5, pc}
 800223e:	bf00      	nop
 8002240:	20000090 	.word	0x20000090

08002244 <_malloc_r>:
 8002244:	b570      	push	{r4, r5, r6, lr}
 8002246:	1ccd      	adds	r5, r1, #3
 8002248:	f025 0503 	bic.w	r5, r5, #3
 800224c:	3508      	adds	r5, #8
 800224e:	2d0c      	cmp	r5, #12
 8002250:	bf38      	it	cc
 8002252:	250c      	movcc	r5, #12
 8002254:	2d00      	cmp	r5, #0
 8002256:	4606      	mov	r6, r0
 8002258:	db01      	blt.n	800225e <_malloc_r+0x1a>
 800225a:	42a9      	cmp	r1, r5
 800225c:	d903      	bls.n	8002266 <_malloc_r+0x22>
 800225e:	230c      	movs	r3, #12
 8002260:	6033      	str	r3, [r6, #0]
 8002262:	2000      	movs	r0, #0
 8002264:	bd70      	pop	{r4, r5, r6, pc}
 8002266:	f000 f87d 	bl	8002364 <__malloc_lock>
 800226a:	4a21      	ldr	r2, [pc, #132]	; (80022f0 <_malloc_r+0xac>)
 800226c:	6814      	ldr	r4, [r2, #0]
 800226e:	4621      	mov	r1, r4
 8002270:	b991      	cbnz	r1, 8002298 <_malloc_r+0x54>
 8002272:	4c20      	ldr	r4, [pc, #128]	; (80022f4 <_malloc_r+0xb0>)
 8002274:	6823      	ldr	r3, [r4, #0]
 8002276:	b91b      	cbnz	r3, 8002280 <_malloc_r+0x3c>
 8002278:	4630      	mov	r0, r6
 800227a:	f000 f863 	bl	8002344 <_sbrk_r>
 800227e:	6020      	str	r0, [r4, #0]
 8002280:	4629      	mov	r1, r5
 8002282:	4630      	mov	r0, r6
 8002284:	f000 f85e 	bl	8002344 <_sbrk_r>
 8002288:	1c43      	adds	r3, r0, #1
 800228a:	d124      	bne.n	80022d6 <_malloc_r+0x92>
 800228c:	230c      	movs	r3, #12
 800228e:	4630      	mov	r0, r6
 8002290:	6033      	str	r3, [r6, #0]
 8002292:	f000 f868 	bl	8002366 <__malloc_unlock>
 8002296:	e7e4      	b.n	8002262 <_malloc_r+0x1e>
 8002298:	680b      	ldr	r3, [r1, #0]
 800229a:	1b5b      	subs	r3, r3, r5
 800229c:	d418      	bmi.n	80022d0 <_malloc_r+0x8c>
 800229e:	2b0b      	cmp	r3, #11
 80022a0:	d90f      	bls.n	80022c2 <_malloc_r+0x7e>
 80022a2:	600b      	str	r3, [r1, #0]
 80022a4:	18cc      	adds	r4, r1, r3
 80022a6:	50cd      	str	r5, [r1, r3]
 80022a8:	4630      	mov	r0, r6
 80022aa:	f000 f85c 	bl	8002366 <__malloc_unlock>
 80022ae:	f104 000b 	add.w	r0, r4, #11
 80022b2:	1d23      	adds	r3, r4, #4
 80022b4:	f020 0007 	bic.w	r0, r0, #7
 80022b8:	1ac3      	subs	r3, r0, r3
 80022ba:	d0d3      	beq.n	8002264 <_malloc_r+0x20>
 80022bc:	425a      	negs	r2, r3
 80022be:	50e2      	str	r2, [r4, r3]
 80022c0:	e7d0      	b.n	8002264 <_malloc_r+0x20>
 80022c2:	684b      	ldr	r3, [r1, #4]
 80022c4:	428c      	cmp	r4, r1
 80022c6:	bf16      	itet	ne
 80022c8:	6063      	strne	r3, [r4, #4]
 80022ca:	6013      	streq	r3, [r2, #0]
 80022cc:	460c      	movne	r4, r1
 80022ce:	e7eb      	b.n	80022a8 <_malloc_r+0x64>
 80022d0:	460c      	mov	r4, r1
 80022d2:	6849      	ldr	r1, [r1, #4]
 80022d4:	e7cc      	b.n	8002270 <_malloc_r+0x2c>
 80022d6:	1cc4      	adds	r4, r0, #3
 80022d8:	f024 0403 	bic.w	r4, r4, #3
 80022dc:	42a0      	cmp	r0, r4
 80022de:	d005      	beq.n	80022ec <_malloc_r+0xa8>
 80022e0:	1a21      	subs	r1, r4, r0
 80022e2:	4630      	mov	r0, r6
 80022e4:	f000 f82e 	bl	8002344 <_sbrk_r>
 80022e8:	3001      	adds	r0, #1
 80022ea:	d0cf      	beq.n	800228c <_malloc_r+0x48>
 80022ec:	6025      	str	r5, [r4, #0]
 80022ee:	e7db      	b.n	80022a8 <_malloc_r+0x64>
 80022f0:	20000090 	.word	0x20000090
 80022f4:	20000094 	.word	0x20000094

080022f8 <_realloc_r>:
 80022f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022fa:	4607      	mov	r7, r0
 80022fc:	4614      	mov	r4, r2
 80022fe:	460e      	mov	r6, r1
 8002300:	b921      	cbnz	r1, 800230c <_realloc_r+0x14>
 8002302:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002306:	4611      	mov	r1, r2
 8002308:	f7ff bf9c 	b.w	8002244 <_malloc_r>
 800230c:	b922      	cbnz	r2, 8002318 <_realloc_r+0x20>
 800230e:	f7ff ff4d 	bl	80021ac <_free_r>
 8002312:	4625      	mov	r5, r4
 8002314:	4628      	mov	r0, r5
 8002316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002318:	f000 f826 	bl	8002368 <_malloc_usable_size_r>
 800231c:	42a0      	cmp	r0, r4
 800231e:	d20f      	bcs.n	8002340 <_realloc_r+0x48>
 8002320:	4621      	mov	r1, r4
 8002322:	4638      	mov	r0, r7
 8002324:	f7ff ff8e 	bl	8002244 <_malloc_r>
 8002328:	4605      	mov	r5, r0
 800232a:	2800      	cmp	r0, #0
 800232c:	d0f2      	beq.n	8002314 <_realloc_r+0x1c>
 800232e:	4631      	mov	r1, r6
 8002330:	4622      	mov	r2, r4
 8002332:	f7ff ff17 	bl	8002164 <memcpy>
 8002336:	4631      	mov	r1, r6
 8002338:	4638      	mov	r0, r7
 800233a:	f7ff ff37 	bl	80021ac <_free_r>
 800233e:	e7e9      	b.n	8002314 <_realloc_r+0x1c>
 8002340:	4635      	mov	r5, r6
 8002342:	e7e7      	b.n	8002314 <_realloc_r+0x1c>

08002344 <_sbrk_r>:
 8002344:	b538      	push	{r3, r4, r5, lr}
 8002346:	2300      	movs	r3, #0
 8002348:	4c05      	ldr	r4, [pc, #20]	; (8002360 <_sbrk_r+0x1c>)
 800234a:	4605      	mov	r5, r0
 800234c:	4608      	mov	r0, r1
 800234e:	6023      	str	r3, [r4, #0]
 8002350:	f7fe f9aa 	bl	80006a8 <_sbrk>
 8002354:	1c43      	adds	r3, r0, #1
 8002356:	d102      	bne.n	800235e <_sbrk_r+0x1a>
 8002358:	6823      	ldr	r3, [r4, #0]
 800235a:	b103      	cbz	r3, 800235e <_sbrk_r+0x1a>
 800235c:	602b      	str	r3, [r5, #0]
 800235e:	bd38      	pop	{r3, r4, r5, pc}
 8002360:	20000110 	.word	0x20000110

08002364 <__malloc_lock>:
 8002364:	4770      	bx	lr

08002366 <__malloc_unlock>:
 8002366:	4770      	bx	lr

08002368 <_malloc_usable_size_r>:
 8002368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800236c:	1f18      	subs	r0, r3, #4
 800236e:	2b00      	cmp	r3, #0
 8002370:	bfbc      	itt	lt
 8002372:	580b      	ldrlt	r3, [r1, r0]
 8002374:	18c0      	addlt	r0, r0, r3
 8002376:	4770      	bx	lr

08002378 <_init>:
 8002378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800237a:	bf00      	nop
 800237c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800237e:	bc08      	pop	{r3}
 8002380:	469e      	mov	lr, r3
 8002382:	4770      	bx	lr

08002384 <_fini>:
 8002384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002386:	bf00      	nop
 8002388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800238a:	bc08      	pop	{r3}
 800238c:	469e      	mov	lr, r3
 800238e:	4770      	bx	lr
