Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/ --report-file=bsf:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.qsys
Progress: Loading part2_1/SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding ins_mem_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ins_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding ins_mem_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ins_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_1
Progress: Adding fifo_0 [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.html --report-file=sopcinfo:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.sopcinfo --report-file=cmp:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.cmp --report-file=qip:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.qip --report-file=svd --report-file=regmap:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.regmap --report-file=debuginfo:D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC.qsys --language=VERILOG
Progress: Loading part2_1/SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding ins_mem_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ins_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding ins_mem_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ins_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_1
Progress: Adding fifo_0 [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 60 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 54 connections
Info: merlin_translator_transform: After transform: 29 modules, 125 connections
Info: merlin_domain_transform: After transform: 60 modules, 345 connections
Info: merlin_router_transform: After transform: 77 modules, 416 connections
Info: merlin_network_to_switch_transform: After transform: 110 modules, 510 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 114 modules, 623 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 65 connections
Info: merlin_mm_transform: After transform: 13 modules, 65 connections
Info: merlin_interrupt_mapper_transform: After transform: 15 modules, 73 connections
Info: merlin_interrupt_fanout_transform: After transform: 16 modules, 78 connections
Info: reset_adaptation_transform: After transform: 21 modules, 78 connections
Info: ins_mem_0: Starting RTL generation for module 'SoC_ins_mem_0'
Info: ins_mem_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_ins_mem_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0001_ins_mem_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0001_ins_mem_0_gen//SoC_ins_mem_0_component_configuration.pl  --do_build_sim=0  ]
Info: ins_mem_0: Done RTL generation for module 'SoC_ins_mem_0'
Info: ins_mem_0: "SoC" instantiated altera_avalon_onchip_memory2 "ins_mem_0"
Info: data_mem_0: Starting RTL generation for module 'SoC_data_mem_0'
Info: data_mem_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_data_mem_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0002_data_mem_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0002_data_mem_0_gen//SoC_data_mem_0_component_configuration.pl  --do_build_sim=0  ]
Info: data_mem_0: Done RTL generation for module 'SoC_data_mem_0'
Info: data_mem_0: "SoC" instantiated altera_avalon_onchip_memory2 "data_mem_0"
Info: cpu_0: Starting RTL generation for module 'SoC_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0003_cpu_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0003_cpu_0_gen//SoC_cpu_0_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_0: # 2024.05.12 22:09:49 (*) Starting Nios II generation
Info: cpu_0: # 2024.05.12 22:09:49 (*)   Checking for plaintext license.
Info: cpu_0: # 2024.05.12 22:09:51 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_0: # 2024.05.12 22:09:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2024.05.12 22:09:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2024.05.12 22:09:51 (*)   Plaintext license not found.
Info: cpu_0: # 2024.05.12 22:09:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2024.05.12 22:09:51 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2024.05.12 22:09:51 (*)   Creating all objects for CPU
Info: cpu_0: # 2024.05.12 22:09:54 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2024.05.12 22:09:54 (*)   Creating plain-text RTL
Info: cpu_0: # 2024.05.12 22:09:58 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'SoC_cpu_0'
Info: cpu_0: "SoC" instantiated altera_nios2_qsys "cpu_0"
Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0004_jtag_uart_0_gen//SoC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'
Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'SoC_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0005_timer_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0005_timer_0_gen//SoC_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'SoC_timer_0'
Info: timer_0: "SoC" instantiated altera_avalon_timer "timer_0"
Info: ins_mem_1: Starting RTL generation for module 'SoC_ins_mem_1'
Info: ins_mem_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_ins_mem_1 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0006_ins_mem_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0006_ins_mem_1_gen//SoC_ins_mem_1_component_configuration.pl  --do_build_sim=0  ]
Info: ins_mem_1: Done RTL generation for module 'SoC_ins_mem_1'
Info: ins_mem_1: "SoC" instantiated altera_avalon_onchip_memory2 "ins_mem_1"
Info: data_mem_1: Starting RTL generation for module 'SoC_data_mem_1'
Info: data_mem_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_data_mem_1 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0007_data_mem_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0007_data_mem_1_gen//SoC_data_mem_1_component_configuration.pl  --do_build_sim=0  ]
Info: data_mem_1: Done RTL generation for module 'SoC_data_mem_1'
Info: data_mem_1: "SoC" instantiated altera_avalon_onchip_memory2 "data_mem_1"
Info: cpu_1: Starting RTL generation for module 'SoC_cpu_1'
Info: cpu_1:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_1 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0008_cpu_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0008_cpu_1_gen//SoC_cpu_1_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_1: # 2024.05.12 22:10:03 (*) Starting Nios II generation
Info: cpu_1: # 2024.05.12 22:10:03 (*)   Checking for plaintext license.
Info: cpu_1: # 2024.05.12 22:10:05 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_1: # 2024.05.12 22:10:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_1: # 2024.05.12 22:10:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_1: # 2024.05.12 22:10:05 (*)   Plaintext license not found.
Info: cpu_1: # 2024.05.12 22:10:05 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_1: # 2024.05.12 22:10:05 (*)   Elaborating CPU configuration settings
Info: cpu_1: # 2024.05.12 22:10:05 (*)   Creating all objects for CPU
Info: cpu_1: # 2024.05.12 22:10:08 (*)   Generating RTL from CPU objects
Info: cpu_1: # 2024.05.12 22:10:08 (*)   Creating plain-text RTL
Info: cpu_1: # 2024.05.12 22:10:12 (*) Done Nios II generation
Info: cpu_1: Done RTL generation for module 'SoC_cpu_1'
Info: cpu_1: "SoC" instantiated altera_nios2_qsys "cpu_1"
Info: fifo_0: Starting RTL generation for module 'SoC_fifo_0'
Info: fifo_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=SoC_fifo_0 --dir=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0009_fifo_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9855_1787745343093610375.dir/0009_fifo_0_gen//SoC_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'SoC_fifo_0'
Info: fifo_0: "SoC" instantiated altera_avalon_fifo "fifo_0"
Info: pipeline_bridge_swap_transform: After transform: 102 modules, 346 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 346 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "SoC" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cpu_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_003"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: id_router_004: "mm_interconnect_0" instantiated altera_merlin_router "id_router_004"
Info: id_router_007: "mm_interconnect_0" instantiated altera_merlin_router "id_router_007"
Info: id_router_008: "mm_interconnect_0" instantiated altera_merlin_router "id_router_008"
Info: id_router_012: "mm_interconnect_0" instantiated altera_merlin_router "id_router_012"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SoC: Done "SoC" with 39 modules, 65 files, 2568578 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
