INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sources_1/new/lab01_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sim_1/new/lab01_full_adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_full_adder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
