// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium_20 (
        ap_clk,
        ap_rst,
        a,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [63:0] a;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire   [31:0] t_fu_24_p2;
reg   [31:0] t_reg_65;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [55:0] trunc_ln19_fu_30_p1;
reg   [55:0] trunc_ln19_reg_70;
reg   [55:0] trunc_ln19_reg_70_pp0_iter1_reg;
wire   [54:0] mul_ln19_fu_37_p2;
reg   [54:0] mul_ln19_reg_75;
wire    ap_block_pp0_stage0;
wire  signed [31:0] trunc_ln18_fu_20_p1;
wire  signed [31:0] mul_ln19_fu_37_p1;
wire  signed [55:0] sext_ln19_8_fu_43_p1;
wire   [55:0] add_ln19_fu_46_p2;
wire   [23:0] tmp_fu_51_p4;
wire  signed [31:0] t_9_fu_61_p1;
reg    ap_ce_reg;
reg   [63:0] a_int_reg;
reg   [31:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        a_int_reg <= a;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= t_9_fu_61_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln19_reg_75 <= mul_ln19_fu_37_p2;
        t_reg_65 <= t_fu_24_p2;
        trunc_ln19_reg_70 <= trunc_ln19_fu_30_p1;
        trunc_ln19_reg_70_pp0_iter1_reg <= trunc_ln19_reg_70;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = t_9_fu_61_p1;
    end
end

assign add_ln19_fu_46_p2 = ($signed(sext_ln19_8_fu_43_p1) + $signed(trunc_ln19_reg_70_pp0_iter1_reg));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign mul_ln19_fu_37_p1 = t_reg_65;

assign mul_ln19_fu_37_p2 = ($signed(55'd36028797010583551) * $signed(mul_ln19_fu_37_p1));

assign sext_ln19_8_fu_43_p1 = $signed(mul_ln19_reg_75);

assign t_9_fu_61_p1 = $signed(tmp_fu_51_p4);

assign t_fu_24_p2 = ($signed({{1'b0}, {32'd58728449}}) * $signed(trunc_ln18_fu_20_p1));

assign tmp_fu_51_p4 = {{add_ln19_fu_46_p2[55:32]}};

assign trunc_ln18_fu_20_p1 = a_int_reg[31:0];

assign trunc_ln19_fu_30_p1 = a_int_reg[55:0];

endmodule //pqcrystals_dilithium_20
