{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724258858793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724258858794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 10:47:38 2024 " "Processing started: Wed Aug 21 10:47:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724258858794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258858794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Palabras -c Palabras " "Command: quartus_map --read_settings_files=on --write_settings_files=off Palabras -c Palabras" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258858794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724258859083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724258859084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palabras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file palabras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Palabras-Multiplexado " "Found design unit 1: Palabras-Multiplexado" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724258866736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Palabras " "Found entity 1: Palabras" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724258866736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Palabras " "Elaborating entity \"Palabras\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724258866762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letter1 Palabras.vhd(76) " "VHDL Process Statement warning at Palabras.vhd(76): signal \"letter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letter2 Palabras.vhd(79) " "VHDL Process Statement warning at Palabras.vhd(79): signal \"letter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letter3 Palabras.vhd(82) " "VHDL Process Statement warning at Palabras.vhd(82): signal \"letter3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letter4 Palabras.vhd(85) " "VHDL Process Statement warning at Palabras.vhd(85): signal \"letter4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_segmentos Palabras.vhd(71) " "VHDL Process Statement warning at Palabras.vhd(71): inferring latch(es) for signal or variable \"o_segmentos\", which holds its previous value in one or more paths through the process" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "letter1 Palabras.vhd(92) " "VHDL Process Statement warning at Palabras.vhd(92): inferring latch(es) for signal or variable \"letter1\", which holds its previous value in one or more paths through the process" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "letter2 Palabras.vhd(92) " "VHDL Process Statement warning at Palabras.vhd(92): inferring latch(es) for signal or variable \"letter2\", which holds its previous value in one or more paths through the process" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "letter3 Palabras.vhd(92) " "VHDL Process Statement warning at Palabras.vhd(92): inferring latch(es) for signal or variable \"letter3\", which holds its previous value in one or more paths through the process" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "letter4 Palabras.vhd(92) " "VHDL Process Statement warning at Palabras.vhd(92): inferring latch(es) for signal or variable \"letter4\", which holds its previous value in one or more paths through the process" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[0\] Palabras.vhd(92) " "Inferred latch for \"letter4\[0\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[1\] Palabras.vhd(92) " "Inferred latch for \"letter4\[1\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[2\] Palabras.vhd(92) " "Inferred latch for \"letter4\[2\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[3\] Palabras.vhd(92) " "Inferred latch for \"letter4\[3\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[4\] Palabras.vhd(92) " "Inferred latch for \"letter4\[4\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[5\] Palabras.vhd(92) " "Inferred latch for \"letter4\[5\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[6\] Palabras.vhd(92) " "Inferred latch for \"letter4\[6\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter4\[7\] Palabras.vhd(92) " "Inferred latch for \"letter4\[7\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[0\] Palabras.vhd(92) " "Inferred latch for \"letter3\[0\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[1\] Palabras.vhd(92) " "Inferred latch for \"letter3\[1\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[2\] Palabras.vhd(92) " "Inferred latch for \"letter3\[2\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[3\] Palabras.vhd(92) " "Inferred latch for \"letter3\[3\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[4\] Palabras.vhd(92) " "Inferred latch for \"letter3\[4\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[5\] Palabras.vhd(92) " "Inferred latch for \"letter3\[5\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866765 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[6\] Palabras.vhd(92) " "Inferred latch for \"letter3\[6\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter3\[7\] Palabras.vhd(92) " "Inferred latch for \"letter3\[7\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[0\] Palabras.vhd(92) " "Inferred latch for \"letter2\[0\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[1\] Palabras.vhd(92) " "Inferred latch for \"letter2\[1\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[2\] Palabras.vhd(92) " "Inferred latch for \"letter2\[2\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[3\] Palabras.vhd(92) " "Inferred latch for \"letter2\[3\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[4\] Palabras.vhd(92) " "Inferred latch for \"letter2\[4\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[5\] Palabras.vhd(92) " "Inferred latch for \"letter2\[5\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[6\] Palabras.vhd(92) " "Inferred latch for \"letter2\[6\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter2\[7\] Palabras.vhd(92) " "Inferred latch for \"letter2\[7\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[0\] Palabras.vhd(92) " "Inferred latch for \"letter1\[0\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[1\] Palabras.vhd(92) " "Inferred latch for \"letter1\[1\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[2\] Palabras.vhd(92) " "Inferred latch for \"letter1\[2\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[3\] Palabras.vhd(92) " "Inferred latch for \"letter1\[3\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[4\] Palabras.vhd(92) " "Inferred latch for \"letter1\[4\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[5\] Palabras.vhd(92) " "Inferred latch for \"letter1\[5\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[6\] Palabras.vhd(92) " "Inferred latch for \"letter1\[6\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter1\[7\] Palabras.vhd(92) " "Inferred latch for \"letter1\[7\]\" at Palabras.vhd(92)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[0\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[0\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[1\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[1\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[2\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[2\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[3\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[3\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[4\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[4\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[5\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[5\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[6\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[6\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_segmentos\[7\] Palabras.vhd(71) " "Inferred latch for \"o_segmentos\[7\]\" at Palabras.vhd(71)" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258866766 "|Palabras"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_segmentos\[7\] VCC " "Pin \"o_segmentos\[7\]\" is stuck at VCC" {  } { { "Palabras.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/3/Palabras/Palabras.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724258867230 "|Palabras|o_segmentos[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724258867230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724258867303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724258867725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724258867725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724258867767 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724258867767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724258867767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724258867767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724258867786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 10:47:47 2024 " "Processing ended: Wed Aug 21 10:47:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724258867786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724258867786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724258867786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724258867786 ""}
