set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {add8bit.vho add8bit_vhd.sdo}}
	{{"Fast Model"} {add8bit_fast.vho add8bit_vhd_fast.sdo}}
}
