sim_seconds                                  0.050395                       # Number of seconds simulated
sim_ticks                                 50395153000                       # Number of ticks simulated
final_tick                               4379469805500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7621657                       # Simulator instruction rate (inst/s)
host_op_rate                                  8218491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              327440612                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                   153.91                       # Real time elapsed on the host
sim_insts                                  1173020496                       # Number of instructions simulated
sim_ops                                    1264877040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       535552                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       538112                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       518912                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       519936                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       541440                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       530176                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       491264                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       556032                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4273408                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       153344                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        153344                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2092                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2102                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2027                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2031                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2115                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2071                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         1919                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2172                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16693                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              599                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       238753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     10627054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     10677852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        35559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     10296863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        35559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     10317183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     10743890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        30479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     10520377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       193034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      9748239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        76198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     11033442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            84797996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       238753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        35559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        35559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        30479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       193034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        76198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         833096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       3042832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            3042832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       3042832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       238753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     10627054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     10677852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        35559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     10296863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        35559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     10317183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     10743890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        30479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     10520377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       193034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      9748239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        76198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     11033442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           87840829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16693                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      599                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  133544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4264864                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  8544                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                153120                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4273408                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             153344                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs        27796                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           18305                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           16393                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           16760                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           16430                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           15489                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           16625                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           17546                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           15729                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             585                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             657                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             680                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 50420750000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              133544                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4792                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16414                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16420                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16438                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16451                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16461                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16473                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16492                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16505                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   254                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   238                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  221                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  208                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  198                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  185                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  166                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  153                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17616                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.793824                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.553569                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.778359                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          267      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           46      0.26%      1.78% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           44      0.25%      2.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            6      0.03%      2.06% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           43      0.24%      2.30% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           46      0.26%      2.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          256      1.45%      4.02% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16908     95.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17616                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   662.432836                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   344.795065                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   669.426581                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-127           57     28.36%     28.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-255           14      6.97%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-383           19      9.45%     44.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-511           14      6.97%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-639           11      5.47%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-767           13      6.47%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-895           13      6.47%     70.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-1023           14      6.97%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1151            6      2.99%     80.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1279            9      4.48%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1407            7      3.48%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1535            6      2.99%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1663            3      1.49%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1791            2      1.00%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1919            2      1.00%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-2047            4      1.99%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2175            2      1.00%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2559            1      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2687            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3199            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3200-3327            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-4223            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.805970                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.772144                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.138931                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      1.49%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.50%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.50%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.50%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.50%      3.48% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            193     96.02%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3895129246                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6154174396                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                426486400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29225.82                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46175.82                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      84.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       3.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   84.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    3.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.88                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 116461                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3985                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2915842.59                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  44611418031                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1356006815                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          18759081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          18480873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          18159724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          19228406.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              12654936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              12467256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              12250608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          12971544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         104431142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         102474777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         99908889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         104687731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11970892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11639116.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11821178.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        12501319.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      7147033591.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      7148041917.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      7146184556.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      7161280326.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       77592401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       77591516784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       77593146048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       77579904144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        108966076296                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        108963446096.639999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        108960296376.960007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        108969398843.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.961242                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.959361                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.957107                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.963620                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       541184                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       555008                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       548096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       541184                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       531456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       565760                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       520448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       564736                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4421120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       151040                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        151040                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2114                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2168                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2141                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2114                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2076                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2210                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2033                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2206                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17270                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          590                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              590                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       340350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     10738811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     11013123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        96517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     10875967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        76198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     10738811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        76198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     10545776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        40639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     11226476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       198114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     10327342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       142236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     11206157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            87729072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       340350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        96517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        76198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        76198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        40639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       198114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       142236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1056610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2997114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2997114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2997114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       340350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     10738811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     11013123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        96517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     10875967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        76198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     10738811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        76198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     10545776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        40639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     11226476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       198114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     10327342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       142236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     11206157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           90726186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17270                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      590                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  138160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4413472                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                151328                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4421120                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             151040                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           18242                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           20225                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           18232                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15315                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           14552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15016                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18946                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           17393                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             585                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             544                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             639                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             681                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 50399188000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              138160                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4720                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16966                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16976                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16987                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17002                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17012                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17031                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17050                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17064                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   280                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   261                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  250                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  236                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  226                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  207                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  174                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18217                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.579129                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.490202                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.905503                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          247      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           70      0.38%      1.74% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           63      0.35%      2.09% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           15      0.08%      2.17% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           62      0.34%      2.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           71      0.39%      2.90% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          234      1.28%      4.18% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17455     95.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18217                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   699.242424                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   368.832381                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   640.850483                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           33     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           21     10.61%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            9      4.55%     31.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            4      2.02%     33.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            5      2.53%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            6      3.03%     39.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            4      2.02%     41.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            4      2.02%     43.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            8      4.04%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            7      3.54%     51.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            9      4.55%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            7      3.54%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.54%     62.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            9      4.55%     67.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            6      3.03%     70.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            8      4.04%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            6      3.03%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            7      3.54%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            3      1.52%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            4      2.02%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            1      0.51%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.52%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.52%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      1.01%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            2      1.01%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            4      2.02%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            3      1.52%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.51%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            3      1.52%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.51%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            1      0.51%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.51%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.51%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.51%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            2      1.01%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2944-3007            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3392-3455            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          198                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.883838                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.852062                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.158347                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      1.01%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.51%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.51%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.51%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.51%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            190     95.96%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.51%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          198                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4076955724                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6414716674                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                441347200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29560.08                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46510.08                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      87.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   87.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.91                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120497                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3936                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2821903.02                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  44570223743                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1397201103                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          20295273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          18886694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          16853356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          19916668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              13691256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          12741024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              11369328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              13435848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0            114084672                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         104506022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             91378560                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         109925337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        12106920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        12023562.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11635384.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        12219724.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      7158394065.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      7152745921.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      7138896399.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      7164068693.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       77582435952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       77587390464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       77599539168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       77577458208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        108979833511.680008                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        108967119060.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        108948497568                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        108975849852.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.971085                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.961988                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.948665                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.968235                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           20                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           20                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           20                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           20                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       523264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       537856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       491264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       520960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       500992                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       518912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       488960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       510208                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4138752                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       182016                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        182016                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2044                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2101                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         1919                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2035                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         1957                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2027                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         1910                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16167                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          711                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              711                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       167635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     10383221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     10672772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        71118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      9748239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        91437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     10337502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      9941274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        30479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     10296863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       223514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      9702520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     10124148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            82125993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       167635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        71118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        91437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        30479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       223514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         919454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3611776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3611776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3611776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       167635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     10383221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     10672772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        71118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      9748239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        91437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     10337502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      9941274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        30479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     10296863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       223514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      9702520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     10124148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           85737769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16167                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      711                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  129336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4132352                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6400                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                182272                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4138752                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             182016                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           17898                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           15649                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16336                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           14634                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           15097                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           16393                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           16924                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16205                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             976                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             736                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             640                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             537                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1143                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             552                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 50414296000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              129336                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5688                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 15863                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 15868                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 15877                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 15888                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 15900                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 15914                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 15925                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 15941                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   263                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   255                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  247                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  236                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  223                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  210                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  199                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  183                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17243                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.224671                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   244.414573                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    32.387721                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          293      1.70%      1.70% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           49      0.28%      1.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           40      0.23%      2.22% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           16      0.09%      2.31% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           41      0.24%      2.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           49      0.28%      2.83% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          282      1.64%      4.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16473     95.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17243                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          239                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   540.083682                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   295.406229                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   518.992294                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           38     15.90%     15.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           31     12.97%     28.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           15      6.28%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           11      4.60%     39.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           11      4.60%     44.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            7      2.93%     47.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           13      5.44%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           16      6.69%     59.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           12      5.02%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           10      4.18%     68.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            6      2.51%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            4      1.67%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831           10      4.18%     76.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            3      1.26%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            5      2.09%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            4      1.67%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            3      1.26%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            4      1.67%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            7      2.93%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.84%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            2      0.84%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.26%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            4      1.67%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            2      0.84%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            6      2.51%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            1      0.42%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      0.84%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.42%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.42%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            3      1.26%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            2      0.84%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          239                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          239                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.832636                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.786148                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.410205                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.26%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.42%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.42%      2.09% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              2      0.84%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              2      0.84%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.42%      4.18% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      0.84%      5.02% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            224     93.72%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.42%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              2      0.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          239                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3852923968                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6041779168                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                413235200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29836.17                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46786.17                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      82.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   82.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.86                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 112852                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4737                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  2986982.82                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  44634473969                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1332950877                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          19257436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          17323891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2              17862768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          18891532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              12991128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              11686752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              12050280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              12744288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         106460889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             94818048                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         98116761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         102335001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12564357.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11605524.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11566126.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12776693.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      7152093440.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      7140161306.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      7145370924.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      7158746298.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       77587962816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       77598429600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       77593859760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       77582126976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        108970155439.679993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        108952850494.080002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        108957651991.679993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        108966446161.920013                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.964161                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.951780                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.955215                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.961507                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       543488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       584448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       546304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       584192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       546304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       561920                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       527616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       553216                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4480256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       232192                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        232192                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2123                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2283                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2134                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2282                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2134                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2195                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2061                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2161                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17501                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          907                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              907                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     10784529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        66038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     11597306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        50799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     10840408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        30479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     11592226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        96517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     10840408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     11150279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       126996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     10469578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        81278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     10977564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            88902518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        66038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        50799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        30479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        96517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       126996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        81278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         650221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       4607427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            4607427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       4607427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     10784529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        66038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     11597306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        50799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     10840408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        30479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     11592226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        96517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     10840408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     11150279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       126996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     10469578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        81278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     10977564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           93509945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17501                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      907                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  140008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4459904                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 20352                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                231936                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4480256                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             232192                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                  16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        33632                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17041                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16600                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           18777                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           19328                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           17882                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           15483                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           17347                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           16914                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1064                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1064                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             688                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1088                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             704                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 50412037000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              140008                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7256                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17109                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17101                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17116                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17126                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17144                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17155                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17174                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17194                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   293                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   279                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  265                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  255                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  237                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  226                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  207                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  186                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  299                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  300                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  301                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  302                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  301                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18813                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.393504                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   242.635129                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    34.776535                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          382      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           55      0.29%      2.32% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           49      0.26%      2.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            4      0.02%      2.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           50      0.27%      2.87% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           57      0.30%      3.17% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          355      1.89%      5.06% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17861     94.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18813                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          303                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   457.201320                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   278.475890                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   419.604381                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           40     13.20%     13.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           36     11.88%     25.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           23      7.59%     32.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           19      6.27%     38.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           23      7.59%     46.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           21      6.93%     53.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           16      5.28%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           17      5.61%     64.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           14      4.62%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           14      4.62%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           12      3.96%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            7      2.31%     79.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           15      4.95%     84.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            6      1.98%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            4      1.32%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            3      0.99%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            6      1.98%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            6      1.98%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            6      1.98%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            2      0.66%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            4      1.32%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            1      0.33%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            1      0.33%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.33%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.33%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.33%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            1      0.33%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2368-2431            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2688-2751            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          303                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          303                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.920792                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.889713                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.153886                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              3      0.99%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.33%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.33%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.33%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.33%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            294     97.03%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              2      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          303                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4190538908                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6552894308                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                445990400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30067.29                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47017.29                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      88.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       4.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   88.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    4.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.93                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 121775                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6032                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  2738593.93                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  44505528753                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1461896093                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          18398620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          20719238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          19065110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          20130163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              12411768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          13977264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          12861384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              13579872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0            101639616                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1            114286848                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2            103534080                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         108786163.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        12070425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        13387991.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        13075292.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3            13737600                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      7147201527.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      7167136242.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      7157667110.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      7171005657.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       77592253968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       77574767376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       77583073632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       77571373152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        108962801297.279999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        108983100331.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        108968101980.479996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        108977437979.520004                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.958899                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.973422                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.962692                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.969371                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       528640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       536576                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       507648                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       544512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       506624                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       508160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       488192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       533760                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4204544                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        48640                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       167680                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        167680                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2065                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2096                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         1983                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2127                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         1979                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         1985                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         1907                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2085                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16424                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          655                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              655                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       248913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     10489898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        91437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     10647373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     10073350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     10804849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       126996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     10053030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        40639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     10083509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       193034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      9687281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        81278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     10591495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            83431516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       248913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        91437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       126996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        40639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       193034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        81278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         965172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       3327304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            3327304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       3327304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       248913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     10489898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        91437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     10647373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     10073350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     10804849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       126996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     10053030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        40639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     10083509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       193034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      9687281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        81278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     10591495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           86758820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16424                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      655                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  131392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4197792                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  6752                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                167936                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4204544                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             167680                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        26055                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           17632                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           18242                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17024                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           16466                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           15000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           15616                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           14545                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           16656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1040                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             488                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             608                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             848                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 50364854000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              131392                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5240                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16138                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16152                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16166                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16176                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16181                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16197                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16214                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16231                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   245                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   226                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  212                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  202                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  197                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  181                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  164                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  147                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17416                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.673404                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.233744                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.240784                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          277      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           50      0.29%      1.88% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           33      0.19%      2.07% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            7      0.04%      2.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           34      0.20%      2.30% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           50      0.29%      2.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          265      1.52%      4.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16700     95.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17416                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   597.659091                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   331.338690                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   545.260758                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           34     15.45%     15.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           26     11.82%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           10      4.55%     31.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            8      3.64%     35.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            7      3.18%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           13      5.91%     44.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            6      2.73%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            9      4.09%     51.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            6      2.73%     54.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           12      5.45%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      4.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            5      2.27%     65.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            5      2.27%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895           11      5.00%     73.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959           10      4.55%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            9      4.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            5      2.27%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.36%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            6      2.73%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            4      1.82%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            2      0.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      0.91%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.45%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.36%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            3      1.36%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            3      1.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.45%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      0.91%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            2      0.91%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            1      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2496-2559            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          220                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.854545                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.814300                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.273806                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      1.82%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.45%      2.27% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.45%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            213     96.82%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          220                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3882725114                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6106243064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                419779200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29598.23                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46548.23                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      83.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       3.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   83.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    3.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 114645                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4368                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  2948934.60                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  44617696505                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1349728341                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          19179417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              18766944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          17154547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          18220204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              12938496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              12660240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              11572512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              12291408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         106375526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         103896499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         94145126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         99144614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12391833.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11841085.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11273748.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        12080378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      7152028542.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      7150744154.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      7139828007.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      7152154289.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       77588019744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       77589146400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       77598721968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       77587909440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        108969758931.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        108965880695.040009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        108951521280.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        108960625706.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.963877                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.961102                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.950829                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.957343                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       563200                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       580864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       548352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       555776                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       531456                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       548096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       519424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       581888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4468480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        39424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       170496                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        170496                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2200                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2269                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2142                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2171                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2076                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2141                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         2029                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2273                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17455                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          666                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              666                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       253993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     11175678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        66038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     11526188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     10881046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        40639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     11028362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        66038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     10545776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        45719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     10875967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       142236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     10307023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     11546507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            88668845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       253993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        66038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        40639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        66038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        45719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       142236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         782297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3383183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3383183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3383183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       253993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     11175678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        66038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     11526188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     10881046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        40639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     11028362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        66038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     10545776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        45719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     10875967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       142236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     10307023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     11546507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           92052027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17455                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      666                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  139640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4462304                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6176                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                170496                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4468480                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             170496                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           16585                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           17913                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           15472                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15729                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           17177                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           17376                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           20393                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           18802                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             688                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             673                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             616                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             551                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1080                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             504                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 50424084000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              139640                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5328                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17098                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17113                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17133                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17147                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17164                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17176                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17192                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17204                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   316                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   304                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  286                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  272                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  257                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  245                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  229                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  218                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  221                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  224                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  223                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  222                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18516                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.205228                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   244.518860                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    32.269193                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          295      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           74      0.40%      1.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           48      0.26%      2.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            6      0.03%      2.28% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           48      0.26%      2.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           76      0.41%      2.95% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          284      1.53%      4.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17685     95.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18516                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   622.560538                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   326.876988                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   600.343239                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           41     18.39%     18.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           26     11.66%     30.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            8      3.59%     33.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            4      1.79%     35.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            7      3.14%     38.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            5      2.24%     40.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            9      4.04%     44.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           15      6.73%     51.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            9      4.04%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639           10      4.48%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.48%     64.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           10      4.48%     69.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            6      2.69%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            6      2.69%     74.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            4      1.79%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            6      2.69%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            3      1.35%     80.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            3      1.35%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            4      1.79%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            7      3.14%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.45%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            3      1.35%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            4      1.79%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            6      2.69%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            2      0.90%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.90%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.90%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.45%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            2      0.90%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.45%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2944-3007            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3136-3199            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.892377                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.853564                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.303870                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.45%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.45%      1.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.45%      2.24% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.45%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.45%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.45%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            213     95.52%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              2      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 4158677975                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6522304625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                446230400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29822.64                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46772.64                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      88.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   88.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.92                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 121824                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4435                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2782632.53                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  44542349326                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1425075520                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          18989510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1              17793216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          18834681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          20643033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          12810384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              12003360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              12705936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              13925856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         105772492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         97916083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         104056742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         114238425.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11858088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11688468.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2            11778048                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12348702.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      7148581729.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      7141647885.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      7154216631.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      7170775888.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       77591043264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       77597125584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       77586100368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       77571574704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        108967880841.600006                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        108956999968.319992                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        108966517778.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        108982331981.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.962533                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.954749                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.961558                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.972873                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       547328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       567296                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       554240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       563968                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       521728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       538112                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       516352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       559360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4414208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       186368                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        186368                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2138                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2216                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2165                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2203                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2038                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2102                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2017                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2185                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17243                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          728                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              728                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       284472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     10860727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     11256956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        55878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     10997883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        45719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     11190918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       111757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     10352742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        40639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     10677852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       172715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     10246065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        96517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     11099480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            87591916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       284472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        55878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        45719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       111757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        40639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       172715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        96517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         894054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3698133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3698133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3698133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       284472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     10860727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     11256956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        55878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     10997883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        45719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     11190918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       111757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     10352742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        40639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     10677852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       172715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     10246065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        96517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     11099480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           91290049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17243                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      728                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  137944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4394880                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 19328                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                185856                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4414208                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             186368                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  604                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs        33585                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16297                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16433                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           18425                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           18870                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15096                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           18228                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           17193                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           16798                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             584                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             728                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             880                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1120                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             688                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 50390751000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              137944                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5824                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16925                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16927                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16938                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16953                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16956                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16978                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17000                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17011                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   258                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   237                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  226                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  212                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  208                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  186                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  164                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  154                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  242                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18327                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   249.944672                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   243.829817                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    33.219797                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          326      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           64      0.35%      2.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           46      0.25%      2.38% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           46      0.25%      2.63% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           65      0.35%      2.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          304      1.66%      4.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17476     95.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18327                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   563.835391                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   324.770598                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   510.316696                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           32     13.17%     13.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           34     13.99%     27.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            7      2.88%     30.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            9      3.70%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           11      4.53%     38.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            6      2.47%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           14      5.76%     46.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           15      6.17%     52.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            8      3.29%     55.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           15      6.17%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           10      4.12%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767           13      5.35%     71.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           18      7.41%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            7      2.88%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            6      2.47%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      1.65%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            2      0.82%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            4      1.65%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            2      0.82%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.23%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.23%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.82%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      0.82%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            3      1.23%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.41%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.82%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.41%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      0.82%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.41%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2239            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2368-2431            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2432-2495            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.901235                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.860786                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.310526                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              4      1.65%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.41%      2.06% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.41%      2.47% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            235     96.71%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              2      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4065264400                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6393177400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                439488000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29600.00                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46550.00                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      87.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   87.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.91                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.36                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 119984                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4837                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.05                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  2804003.73                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  44545765039                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1421659807                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          17790796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          20047305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          19097769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          18745171.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              12001728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              13523976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              12883416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              12645552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         98769715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         111605145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         104435635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         102865651.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11479449.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        12133048.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        12621588.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11973795.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      7139577170.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      7161519234.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2        7157447136                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      7152628656.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       77598942000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       77579694576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       77583266592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       77587493328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        108957386232                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        108977348657.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        108968577508.800003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        108965177526.720001                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.955025                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.969307                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.963032                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.960599                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       496384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       558336                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       521984                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       554752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       513792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       525824                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       503808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       559872                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4293120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       208640                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        208640                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         1939                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2181                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2039                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2167                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2007                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2054                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         1968                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2187                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16770                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          815                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              815                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       218434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      9849836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       162555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     11079161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       111757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     10357822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     11008043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       152396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     10195266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        55878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     10434019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       223514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      9997152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       147316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     11109640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            85189145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       218434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       162555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       111757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       152396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        55878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       223514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       147316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1158207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       4140081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            4140081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       4140081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       218434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      9849836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       162555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     11079161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       111757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     10357822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     11008043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       152396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     10195266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        55878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     10434019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       223514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      9997152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       147316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     11109640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           89329226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16770                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      815                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  134160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4277280                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 15840                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                208384                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4293120                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             208640                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         2774                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           13371                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17522                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           16424                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17913                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           17809                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           16895                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           17457                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16274                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             480                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             704                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             696                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1096                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1025                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1175                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 50413602000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              134160                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6520                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16473                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16468                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16490                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16496                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16506                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16522                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16533                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   222                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   209                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  200                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  185                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  179                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  169                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  153                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  142                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  274                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  274                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  274                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17997                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   249.245096                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   242.518834                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    34.966370                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          347      1.93%      1.93% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           86      0.48%      2.41% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           41      0.23%      2.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.05%      2.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           40      0.22%      2.91% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           84      0.47%      3.37% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          325      1.81%      5.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17065     94.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17997                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          273                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   489.937729                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   297.063092                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   427.839597                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           41     15.02%     15.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           35     12.82%     27.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            9      3.30%     31.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           10      3.66%     34.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           16      5.86%     40.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           18      6.59%     47.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           19      6.96%     54.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           14      5.13%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           15      5.49%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           13      4.76%     69.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           11      4.03%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           16      5.86%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            8      2.93%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            9      3.30%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            2      0.73%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            7      2.56%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            3      1.10%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.10%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            2      0.73%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            5      1.83%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            4      1.47%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            4      1.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.37%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.37%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            2      0.73%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            1      0.37%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            3      1.10%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          273                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          273                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.853480                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.819103                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.182189                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              3      1.10%      1.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.37%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      0.73%      2.20% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.73%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.37%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            263     96.34%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          273                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4017827612                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6283449362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                427728000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30058.94                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47008.94                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      84.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       4.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   85.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    4.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.84                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116776                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5404                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              82.99                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2866852.54                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  44557823473                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1409601373                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          17417030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          18462729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          18619977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          19268323.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          11749584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              12455016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              12561096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              12998472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         95985177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         101798361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         101276697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         104488051.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11665244.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11987066.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12495513.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        12952949.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      7138410868.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      7147886402.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2        7154426592                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      7162243234.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       77599965072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       77591653200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       77585916192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       77579059488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        108954018348.480011                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        108963068148.480011                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        108964121440.320007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        108969835890.239990                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.952615                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.959090                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.959844                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.963932                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       512000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       544768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       485376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       516864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       494592                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       512768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       475648                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       540672                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4124928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       196096                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        196096                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2000                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2128                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         1896                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         1932                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2003                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         1858                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2112                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16113                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          766                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              766                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       172715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     10159707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       126996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     10809928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        66038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      9631402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        40639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     10256224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        96517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      9814277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        45719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     10174947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       172715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      9438368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst       116837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     10728651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            81851681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       172715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       126996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        66038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        40639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        96517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        45719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       172715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst       116837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         838176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3891168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3891168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3891168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       172715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     10159707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       126996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     10809928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        66038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      9631402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        40639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     10256224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        96517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      9814277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        45719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     10174947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       172715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      9438368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst       116837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     10728651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           85742849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16113                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      766                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  128904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4108992                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 15936                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                195616                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4124928                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             196096                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        33175                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           14577                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           15457                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17856                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17030                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           14272                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           17595                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15752                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           15867                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             601                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             664                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             831                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1113                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             632                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             680                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 50395037000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              128904                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6128                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 15801                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 15801                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 15818                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 15826                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 15832                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 15848                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 15868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 15873                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   235                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   217                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  200                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  169                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  149                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  144                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  251                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17243                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.643797                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.182897                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    34.085559                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          327      1.90%      1.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           65      0.38%      2.27% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           35      0.20%      2.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            7      0.04%      2.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           37      0.21%      2.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           64      0.37%      3.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          304      1.76%      4.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16404     95.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17243                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   495.335938                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   290.108858                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   462.065546                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           35     13.67%     13.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           38     14.84%     28.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           11      4.30%     32.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           12      4.69%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           12      4.69%     42.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           11      4.30%     46.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           18      7.03%     53.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           24      9.38%     62.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            9      3.52%     66.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           11      4.30%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      3.91%     74.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            9      3.52%     78.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           10      3.91%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            5      1.95%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      1.95%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            6      2.34%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            2      0.78%     89.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      1.56%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.17%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.17%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            4      1.56%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            3      1.17%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.78%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.39%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.39%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            3      1.17%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2752-2815            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          256                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.878906                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.859447                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.870533                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              2      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.39%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.78%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.39%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.39%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            247     96.48%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              2      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          256                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3907204673                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6083686373                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                410899200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30428.52                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47378.52                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      81.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   81.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.85                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.50                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 112186                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5090                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  2985664.85                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  44627767728                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1339657118                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0              16964640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          19036684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          18593366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          17934739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              11444400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              12842208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          12543144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              12098832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         93767731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         103888012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         101302156.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         97786291.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11151406.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12814018.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        12527861.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11791319.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      7134129740.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      7155264847.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      7153211370.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      7148847395.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       77603720448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       77585180880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       77586982176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       77590810224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        108950003736.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        108967852023.359985                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        108963985446.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        108958094172.480011                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.949743                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.962513                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.959746                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.955531                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       510976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       531968                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       516096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       523264                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       515840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       526336                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       507392                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       546048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4227328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       176128                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        176128                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         1996                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2078                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2016                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2044                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2015                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2056                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         1982                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2133                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16513                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          688                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              688                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     10139388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       147316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     10555936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     10240985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        71118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     10383221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     10235905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        91437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     10444179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       193034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     10068270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       132076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     10835328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            83883623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       147316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        71118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        91437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       193034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       132076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         970252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3494939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3494939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3494939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     10139388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       147316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     10555936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     10240985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        71118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     10383221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     10235905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        91437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     10444179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       193034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     10068270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       132076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     10835328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           87378562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16513                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      688                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  132104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4218432                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  8896                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                175616                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4227328                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             176128                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        28301                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           17553                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           14778                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           16689                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           15933                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           16024                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16472                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           19761                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           14616                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             616                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             681                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             535                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1048                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             952                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 50413915000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              132104                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5504                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16198                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16202                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16217                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16230                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16243                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16255                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16273                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16282                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   258                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   244                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  229                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  216                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  203                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  194                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  177                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  168                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17569                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.102339                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.163810                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.769643                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          300      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           68      0.39%      2.09% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           37      0.21%      2.31% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      2.32% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           40      0.23%      2.54% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           69      0.39%      2.94% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          279      1.59%      4.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16774     95.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17569                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          230                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   572.978261                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   305.673974                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   608.267656                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           35     15.22%     15.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           26     11.30%     26.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           13      5.65%     32.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           11      4.78%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           14      6.09%     43.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           16      6.96%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           15      6.52%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            9      3.91%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            9      3.91%     64.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            8      3.48%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            8      3.48%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            2      0.87%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            9      3.91%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      2.17%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            4      1.74%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            3      1.30%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            1      0.43%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      2.61%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            6      2.61%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            2      0.87%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            5      2.17%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.87%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      0.87%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            5      2.17%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.43%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.43%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.87%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.43%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      0.87%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            2      0.87%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2688-2751            1      0.43%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2879            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2880-2943            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2944-3007            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3135            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          230                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          230                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.860870                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.840390                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.895276                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.43%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.43%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.43%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.43%      2.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.43%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.43%      3.04% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            223     96.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          230                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3972945240                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6207395940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                421843200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30137.80                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47087.80                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      83.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   83.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 115183                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4562                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.89                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  2930871.17                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  44607895986                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1359528860                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          18290361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          18653846.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          18379267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3              19199376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              12338736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          12583944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2              12398712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              12951960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         101822822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         102877132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2            101365056                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         104029286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11423047.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1            12120192                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11658608.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12902768.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      7145213276.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      7149968608.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      7149711697.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      7160800158.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       77593998048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       77589826704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       77590052064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       77580325344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        108961911663.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        108964855799.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        108962390777.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        108969034265.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.958263                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.960369                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.958605                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.963359                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       526592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       559872                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       502528                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       515584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       511488                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       526848                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       510208                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       523008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4216832                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2057                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2187                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2014                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         1998                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2058                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2043                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16472                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     10449259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       132076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     11109640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        35559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      9971753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        55878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     10230825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       101597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     10149548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        35559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     10454339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       187955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     10124148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        91437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     10378141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            83675349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       132076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        35559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        55878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       101597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        35559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       187955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        91437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         777218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       3362863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            3362863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       3362863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     10449259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       132076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     11109640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        35559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      9971753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        55878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     10230825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       101597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     10149548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        35559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     10454339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       187955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     10124148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        91437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     10378141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           87038212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16472                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  131776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4209504                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7328                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                168960                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4216832                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          106                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           17233                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           15148                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           14834                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           19305                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15096                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15233                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           17425                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17273                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             529                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             615                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1024                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             536                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 50422997000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              131776                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16187                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16197                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16209                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16222                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16235                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16247                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16261                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16275                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   243                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   225                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  214                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  204                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  194                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  184                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  171                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  158                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17484                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.426905                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.834653                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    31.819830                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          281      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           58      0.33%      1.94% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           40      0.23%      2.17% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.03%      2.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           41      0.23%      2.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           56      0.32%      2.76% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          271      1.55%      4.31% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16731     95.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17484                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   589.130631                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   328.340091                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   589.243726                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-127           59     26.58%     26.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-255           20      9.01%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-383           17      7.66%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-511           24     10.81%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-639           20      9.01%     63.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-767           18      8.11%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-895           12      5.41%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-1023            7      3.15%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1151           12      5.41%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1279            8      3.60%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1407            7      3.15%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1535            2      0.90%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1663            5      2.25%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1791            3      1.35%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1919            3      1.35%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2175            1      0.45%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2303            3      1.35%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4736-4863            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.783784                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.749112                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.156570                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              3      1.35%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              2      0.90%      2.25% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.45%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.45%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              2      0.90%      4.05% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            213     95.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3889304466                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6119026116                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                420950400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29565.89                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46515.89                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      83.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       3.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   83.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    3.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 114951                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4392                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.06                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  2942861.97                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  44615636986                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1351787860                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          18493574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          18959875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2              17508960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          19540483.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          12475824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              12790392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              11811600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              13182072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         102396902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1            104846976                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         96045081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         106445913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        12050104.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11950986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11472814.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12799918.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      7145503237.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      7152643431.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2        7143088608                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      7161990099.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       77593743696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       77587480368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       77595861792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       77579281536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        108963488710.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        108967497400.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        108954614227.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        108972065394.239990                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.959391                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.962259                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.953042                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.965527                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       537344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       574208                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       561920                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       544000                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       528640                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       556544                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       535296                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       575488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4457728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       190208                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        190208                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2099                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2243                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2195                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2125                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2065                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2174                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2248                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17413                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          743                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              743                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       152396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     10662613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       126996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     11394112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        81278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     11150279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     10794689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        91437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     10489898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     11043602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.itb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       167635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     10621974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       132076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     11419511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            88455491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       152396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       126996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        81278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        91437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       167635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       132076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         873735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3774331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3774331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3774331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       152396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     10662613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       126996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     11394112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        81278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     11150279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     10794689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        91437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     10489898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     11043602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.itb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       167635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     10621974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       132076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     11419511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           92229822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17413                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      743                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  139304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4445088                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 12640                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                190720                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4457728                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             190208                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        26303                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18177                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           16625                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           14656                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           18114                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16754                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           16274                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           19392                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           18917                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            1040                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             673                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             607                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             760                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             672                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1136                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 50396553000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              139304                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5944                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17092                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17092                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17105                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17115                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17127                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17138                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17154                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17167                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   239                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   226                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  214                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  204                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  192                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  182                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  166                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  153                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  251                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  252                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  251                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  247                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18544                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   249.989646                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   243.888999                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    33.134241                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          330      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           67      0.36%      2.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           37      0.20%      2.34% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            7      0.04%      2.38% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           37      0.20%      2.58% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           68      0.37%      2.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          311      1.68%      4.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17687     95.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18544                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   554.223108                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   328.188049                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   501.181538                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           33     13.15%     13.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           24      9.56%     22.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           16      6.37%     29.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           18      7.17%     36.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           11      4.38%     40.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           16      6.37%     47.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            9      3.59%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           16      6.37%     56.97% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           11      4.38%     61.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            8      3.19%     64.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            9      3.59%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            8      3.19%     71.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            6      2.39%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            9      3.59%     77.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      2.79%     80.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            9      3.59%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            9      3.59%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            7      2.79%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            3      1.20%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      0.80%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.20%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            1      0.40%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            1      0.40%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.40%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.40%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            4      1.59%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.40%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            3      1.20%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2368-2431            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          251                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.745020                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.685388                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.576935                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              5      1.99%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              3      1.20%      3.19% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              2      0.80%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.80%      4.78% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              3      1.20%      5.98% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.40%      6.37% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            232     92.43%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.40%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              2      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          251                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4206730348                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6561237898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                444508800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30284.07                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47234.07                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      88.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   88.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.92                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.88                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 121371                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4954                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  2775751.98                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  44527275446                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1440149400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              18878832                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          18846777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          18565545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          20268057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              12735720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              12714096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              12524376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              13672896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         104448614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         103909977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         102744844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         111435916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        12372341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        12083281.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11502673.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12624076.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      7149626608.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      7152655633.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      7149183321.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      7168090394.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       77590126704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       77587469664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       77590515552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       77573930400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        108967014192                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        108966504802.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        108963861685.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        108978847113.600006                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.961913                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.961549                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.959658                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.970379                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       505088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       544256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       508928                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       528640                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       522496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       516864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       483584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       510208                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4165120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       165120                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        165120                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         1973                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2126                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         1988                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2065                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         1889                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16270                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              645                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     10022551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     10799769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       101597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     10098749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        20319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     10489898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       126996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     10367981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        60958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     10256224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       167635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      9595843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        20319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     10124148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            82649218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       101597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        20319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       126996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        60958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       167635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         822936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3276506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3276506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3276506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     10022551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     10799769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       101597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     10098749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        20319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     10489898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       126996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     10367981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        60958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     10256224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       167635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      9595843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        20319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     10124148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           85925724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16270                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      645                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  130160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4159744                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                165120                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4165120                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             165120                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         3903                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           14328                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           17393                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           17625                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           19417                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           14617                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           16329                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           13834                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           16449                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             680                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             679                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             760                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             696                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             600                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             649                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 50395153000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              130160                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5160                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16028                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16043                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16055                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16062                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16070                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16094                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16108                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16117                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   226                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   205                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  193                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  186                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  177                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  152                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  138                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17293                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.093333                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   244.342619                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    32.505660                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          281      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           57      0.33%      1.95% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           56      0.32%      2.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           14      0.08%      2.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           54      0.31%      2.67% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           58      0.34%      3.01% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          269      1.56%      4.56% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16504     95.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17293                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   600.333333                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   316.891353                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   559.265465                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           43     19.91%     19.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           18      8.33%     28.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            7      3.24%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.31%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.24%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           11      5.09%     42.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      2.78%     44.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511           11      5.09%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575           12      5.56%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            8      3.70%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            8      3.70%     62.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            6      2.78%     65.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.70%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895           11      5.09%     74.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            8      3.70%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            5      2.31%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            7      3.24%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            6      2.78%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            5      2.31%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      1.85%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.39%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            1      0.46%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            1      0.46%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            5      2.31%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            1      0.46%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            2      0.93%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            2      0.93%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            2      0.93%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3200-3263            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.888889                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.839504                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.493137                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.46%      1.39% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      0.93%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      0.93%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      0.93%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.46%      4.63% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            203     93.98%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              3      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3813817852                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6017182252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                415974400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29338.87                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46288.87                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      82.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   82.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.86                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.20                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 113569                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4290                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2979317.35                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  44632758206                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1334261594                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          17452713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          20135001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          17093462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          17952883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              11773656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              13583136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          11531304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              12111072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0             96076032                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         112668441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         92296588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         97113868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11698421.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11973795.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        12063375.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        12176593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      7138097377.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      7160411537.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      7141418553.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      7152445837.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       77600240064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       77580666240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       77597326752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       77587653696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        108954163636.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        108978263523.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        108950555407.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        108958279322.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.952719                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.969962                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.950138                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.955664                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       528128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       569344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       534784                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       527616                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       507648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       551680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       512256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       559360                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4343296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       171520                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        171520                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2063                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2224                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2089                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2061                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         1983                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2155                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2001                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2185                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16966                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          670                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              670                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       182875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     10479738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       101597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     11297594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        50799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     10611814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     10469578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     10073350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        50799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     10947085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       203194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     10164787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       193034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     11099480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            86184796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       182875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       101597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        50799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        50799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       203194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       193034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1041370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3403502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3403502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3403502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       182875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     10479738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       101597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     11297594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        50799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     10611814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     10469578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     10073350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        50799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     10947085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       203194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     10164787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       193034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     11099480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           89588298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16966                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      670                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  135728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4336448                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                171776                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4343296                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             171520                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17432                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16752                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           18152                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           15457                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           15784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           16942                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16897                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           18098                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             943                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             585                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             608                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1040                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             600                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 50400707000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              135728                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5360                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16642                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16650                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16662                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16674                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16681                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16700                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16720                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16728                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   237                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   223                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  211                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  199                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  191                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  173                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  153                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  145                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  221                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18025                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.109515                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.398285                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    32.450649                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          284      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           78      0.43%      2.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           51      0.28%      2.29% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            7      0.04%      2.33% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           51      0.28%      2.61% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           75      0.42%      3.03% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          276      1.53%      4.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17203     95.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18025                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   603.422222                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   320.996885                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   627.669879                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           35     15.56%     15.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           21      9.33%     24.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           17      7.56%     32.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           15      6.67%     39.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           12      5.33%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            8      3.56%     48.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            7      3.11%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           11      4.89%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           11      4.89%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            8      3.56%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            8      3.56%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            6      2.67%     70.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            4      1.78%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      3.11%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            5      2.22%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.22%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            5      2.22%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            6      2.67%     84.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.33%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            2      0.89%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.89%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.33%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            3      1.33%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.33%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.44%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.44%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.44%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.89%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            2      0.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.44%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            1      0.44%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            2      0.89%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            2      0.89%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.44%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            1      0.44%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            1      0.44%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3008-3071            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3264-3327            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.857778                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.832796                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.976164                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              2      0.89%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.44%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.44%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.44%      2.67% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            219     97.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4161426424                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6458388724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                433644800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30708.46                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47658.46                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      86.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   86.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.54                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 118390                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4467                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2857830.97                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  44580067157                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1387357689                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          18488131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1              18645984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          18499622.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          19441900.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              12472152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              12578640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          12479904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              13115568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         101998540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         103345382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2            101779392                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3            106102464                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        12242949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11738234.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11867627.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        12663889.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      7148946712.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      7148851608.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      7150568613.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      7161345881.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       77590723104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       77590806528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       77589300384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       77579846640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        108963696960.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        108964791749.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        108963320914.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        108971341715.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.959540                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.960323                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.959271                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.965010                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       517376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       534016                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       536064                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       538112                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       516352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       547328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       517376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       575488                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4315392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2021                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2094                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2102                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2017                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2138                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2021                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2248                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16857                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       101597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     10266384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     10596575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     10637213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        20319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     10677852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        71118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     10246065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        25399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     10860727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker        10160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       177795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     10266384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        25399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       101597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     11419511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            85631092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       101597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        10160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        20319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        71118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        25399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       177795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       101597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         594343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       3362863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            3362863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       3362863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       101597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     10266384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     10596575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     10637213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        20319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     10677852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        71118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     10246065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        25399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     10860727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker        10160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       177795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     10266384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        25399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       101597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     11419511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           88993955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16857                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  134856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4306784                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  8608                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                169984                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4315392                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           19976                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18009                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           14896                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           15929                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15827                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           17097                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           18352                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           14501                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             617                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             544                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             592                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             528                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1047                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 50395074000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              134856                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16568                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16568                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16580                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16600                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16606                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16623                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16638                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16654                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   234                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   223                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  211                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  191                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  168                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  153                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  137                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  219                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  219                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  219                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  221                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  221                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17883                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.336521                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   244.720305                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.990019                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          286      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           60      0.34%      1.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           47      0.26%      2.20% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           10      0.06%      2.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           45      0.25%      2.51% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           62      0.35%      2.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          269      1.50%      4.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17104     95.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17883                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   606.255605                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   329.866487                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   583.795119                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           31     13.90%     13.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           31     13.90%     27.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            9      4.04%     31.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           12      5.38%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            9      4.04%     41.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            8      3.59%     44.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            8      3.59%     48.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           10      4.48%     52.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           12      5.38%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           11      4.93%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            6      2.69%     65.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            3      1.35%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            1      0.45%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            9      4.04%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           12      5.38%     77.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            9      4.04%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            4      1.79%     82.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            4      1.79%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            2      0.90%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.35%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            4      1.79%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      0.90%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.90%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      0.90%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            3      1.35%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.45%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            3      1.35%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            2      0.90%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            2      0.90%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      0.90%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            2      0.90%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2368-2431            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2496-2559            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3136-3199            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.820628                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.780705                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.281935                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              3      1.35%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              2      0.90%      2.24% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.45%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.45%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              2      0.90%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.45%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            211     94.62%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.45%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4039134978                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6320384628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                430678400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30011.33                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46961.33                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      85.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   85.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 117602                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4414                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  2876595.35                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  44582957617                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1384096183                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          20206972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          17751484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          18637516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          18369590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              13631688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              11975208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              12572928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          12392184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         114002803.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             97730880                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         102367948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         99502041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11831546.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11622113.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11851038.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12411740.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      7156805872.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      7142653638.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      7154129790.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      7154129352.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       77583829104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       77596243344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       77586176544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       77586176928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        108979133358.720001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        108956802040.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        108964561138.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        108961807208.640015                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.970584                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.954607                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.960158                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.958188                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       504320                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       558592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       523776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       517632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       544512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       548608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       524032                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       530944                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4302592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       162048                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        162048                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         1970                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2182                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2046                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2022                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2127                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2143                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2047                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2074                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16807                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          633                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              633                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       269232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     10007312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       137156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     11084241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        86358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     10393380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        55878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     10271464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     10804849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        50799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     10886126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       167635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     10398460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       106677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     10535616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            85377100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       269232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       137156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        86358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        55878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       121916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        50799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       167635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       106677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         995651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3215547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3215547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3215547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       269232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     10007312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       137156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     11084241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        86358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     10393380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        55878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     10271464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     10804849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        50799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     10886126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       167635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     10398460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       106677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     10535616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           88592647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16807                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      633                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  134456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4295680                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6912                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                162048                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4302592                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             162048                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           16273                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           17066                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           17186                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           14753                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           17969                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16521                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           19072                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           15400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             568                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             664                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             680                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             616                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 50420578000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              134456                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5064                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16512                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16522                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16530                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16541                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16552                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16573                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16588                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16601                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   272                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   255                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  247                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  237                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  226                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  205                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  191                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  178                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17788                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.603103                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.289666                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    31.182719                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          264      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           66      0.37%      1.86% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           42      0.24%      2.09% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            8      0.04%      2.14% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           44      0.25%      2.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           64      0.36%      2.74% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          254      1.43%      4.17% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17046     95.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17788                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   637.396226                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   344.070569                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   621.031014                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           29     13.68%     13.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           32     15.09%     28.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            9      4.25%     33.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            6      2.83%     35.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            7      3.30%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            8      3.77%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           11      5.19%     48.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            5      2.36%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           10      4.72%     55.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            9      4.25%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            9      4.25%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.25%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            4      1.89%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      3.30%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            1      0.47%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.83%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            6      2.83%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            5      2.36%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            4      1.89%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            5      2.36%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            3      1.42%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      0.94%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.42%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.94%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            4      1.89%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.47%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            1      0.47%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.47%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            3      1.42%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      0.94%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3968-4031            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.886792                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.867003                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.868847                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      0.94%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.47%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.47%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            208     98.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3955661452                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6231029452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                429568000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29467.08                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46417.08                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      85.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   85.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.88                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.60                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 117291                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4225                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2891088.19                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  44602344742                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    4428133200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1365080104                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          18456076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          17752694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          18649612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          19697731.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              12450528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          11976024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              12581088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              13288152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         102160281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         97706419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         102579110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         108793651.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        12060057.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11545804.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        12050519.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        12023562.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      24078825371.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      7145793472.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      7143989463.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      7151678663.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      7162593333.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       77593489104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       77595071568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       77588326656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       77578752384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        108963234891.840012                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        108956867345.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        108964691020.800018                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        108973974185.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.959209                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.954654                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.960251                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.966893                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              267711                       # Transaction distribution
system.membus.trans_dist::ReadResp             267711                       # Transaction distribution
system.membus.trans_dist::WriteReq                 59                       # Transaction distribution
system.membus.trans_dist::WriteResp                59                       # Transaction distribution
system.membus.trans_dist::Writeback             11140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           269470                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          44504                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          215657                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           34                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28527                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1105846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1106228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1106228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71698945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71699709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71699709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    133855500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4415170000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        59000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        29500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    183810000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    134935060                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     22321856                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    107828500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        29974                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     14426658                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     22374000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2592                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        21494                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           35                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          195                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1478                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          133                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        13759                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           57                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           90                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      5690967                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    173562954                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         9500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       111476                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      4299473                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       227500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp    106759500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        25998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       788000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4490                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        35344                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10355414                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          281119954                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           125522                       # Total snoops (count)
system.membus.snoop_fanout::samples            621253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  621253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              621253                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              124500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 191                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           426106500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              495732                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4545402000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.succeeded             484783                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             267578                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            267578                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11140                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          201804                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         13853                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         215657                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1356                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1356                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        25670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        22874                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8372                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8796                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        22580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        22256                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        21540                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        10101                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9842                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        24638                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        25611                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       245070                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        25889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        21783                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8459                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8944                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8539                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8923                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8648                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8622                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        22483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        22203                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        21370                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        10235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        10031                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        24777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        25849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       245141                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        25741                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        22481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8948                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8211                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8754                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        22676                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        21750                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        21339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        10327                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        10057                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        25041                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        25487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       245083                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        25873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        22439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8587                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8259                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8495                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8757                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        22577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        21966                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        21364                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        10328                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        24886                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        25437                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       245030                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                980324                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1174272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1139712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1084160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1132288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1071872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1116672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1173760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1085440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1069312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1068288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17901057                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1178624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1076480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1094912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1165312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1112064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1095424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1126144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1122304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1109248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1169664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1104384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1071616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1128448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1051392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1179392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17947392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1096960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1166336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1073152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1143552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1105408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1093632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1100544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1131008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1123840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17929728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1198848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1110272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1161728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1119488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1126912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1080320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1108992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1140480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1090560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1153536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1088768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1088768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1080832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17920768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71698945                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    374443200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2636959140                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    104714000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    282490400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     19391400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    301739996                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1878000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13256347                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          415                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           36                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           88                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           53                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           51                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       495200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       197615                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       110200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         5800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       233147                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        76400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        24601                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          566                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          92                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             689600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            455363                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           80088800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              52040                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           67900400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              45088                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29428400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17240                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30699200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18128                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29474800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17440                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29727200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17864                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29315000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              16881                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30035800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17643                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29816200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17525                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           69183600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              45502                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          68162200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             44459                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          65612800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             43134                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          34301200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             20818                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          35005400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             20359                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          76178400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             50054                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          77987600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             51556                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         737118112                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            121137                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         739306491                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            121208                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         738206729                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            121150                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         737325651                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            121097                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       267578                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       267578                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11140                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       201804                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        13853                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       215657                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1356                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1356                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       245070                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       245141                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       245083                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       245030                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       980324                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17901057                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17947392                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17929728                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17920768                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71698945                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    214062400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1070312000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     44560000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    161443200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     11082400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    172525600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1084800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5424000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         7599                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3690                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           39                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     23544100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      6714900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       107000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 11328                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     30366000                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    108093700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       123933                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    107866400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       123933                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    108052000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       123933                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    108221600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       123933                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1248262400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       484592                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2810854                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2808470                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2384                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                59                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               59                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            31275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          269635                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         44623                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         314258                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          410                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       322311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       365358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       342203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       385835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       334193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       360116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       332943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       371984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       334765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       358928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       327355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       368330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         4674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       323445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       351609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         5488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       329819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       379788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5627734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       711424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23664504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       730624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       618240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25271892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       771448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       569600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     23256148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       720088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       506880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     24326476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       743832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       674560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     23428464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       717752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       570880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     23671120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       736520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       598272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     22689132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       703156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       702464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     24904549                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       759420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              202047569                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1409846238                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25204114483                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        59000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        29500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1016469429                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    136995523                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     22430244                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    108066779                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       222465                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     24977994                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    159855942                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        86796                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5013                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           40                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1030                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         7888                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1491                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          137                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          143                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1701                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          837                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    604769955                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     51929822                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      5782470                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     11358491                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     66137294                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     14708492                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1912000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      1065493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     14352457                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp     12305963                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        99387                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5987                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          718174652                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          66147785                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          752731                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3205678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3205678    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3205678                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2611145893                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3205870                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          90430742                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2779                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5477249467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            204853                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         183090155                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            182702                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          78584835                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2415                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        5690566257                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            11.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            215324                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         193434009                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            192973                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         72456700                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2225                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       5734922089                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           11.4                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           215411                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        180504104                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           180094                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         64481274                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1980                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       5585202358                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           11.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           210719                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        186448106                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           186026                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         85773145                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2635                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       5738327239                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           11.4                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           215523                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        179871186                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           179490                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         72618159                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2230                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       5511194132                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           10.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           208029                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        184630558                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           184200                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         76075228                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             2337                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       5501300108                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           10.9                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           207533                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        176225641                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           175820                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         89280348                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2744                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       5478069360                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           10.9                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           206589                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        190368559                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           189933                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         5038    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         5038                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         5038    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         5038                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         5038    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         5038                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         5038    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         5038                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             5038    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         5038                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         5038                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            5038    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         5038                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    269288                       # number of replacements
system.l2.tags.tagsinuse                  8181.753924                       # Cycle average of tags in use
system.l2.tags.total_refs                      520332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.932251                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      338.664507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.537575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    20.270398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   968.432379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.728831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    11.532010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   983.347343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     3.906190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     9.170110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   952.930529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.244821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    15.539068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   965.647720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     3.405062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     9.345314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   964.591932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.444370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     5.487390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   977.003569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.413164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.027503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    15.675951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   930.090584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.194021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    16.874085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   981.249498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.041341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.118217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.120038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.116325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.117877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.117748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.119263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.113536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.119781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19898927                       # Number of tag accesses
system.l2.tags.data_accesses                 19898927                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       182642                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1949                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        55262                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       192845                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1901                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        59176                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       180007                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1730                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        53749                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       185945                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1557                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        56816                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       179424                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2062                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        54604                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       184118                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1815                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        54843                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       175776                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1527                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        52922                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       189835                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2194                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        57787                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1930516                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31275                       # number of Writeback hits
system.l2.Writeback_hits::total                 31275                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  446                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                119                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3281                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       182642                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1949                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         55660                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       192845                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1901                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         59588                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       180007                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1730                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         54154                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       185945                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1557                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         57201                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       179424                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2062                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         55009                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       184118                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1815                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         55222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       175776                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1527                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         53273                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       189835                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2194                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         58333                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1933797                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       182642                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1949                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        55660                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       192845                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1901                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        59588                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       180007                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1730                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        54154                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       185945                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1557                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        57201                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       179424                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2062                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        55009                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       184118                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1815                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        55222                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       175776                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1527                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        53273                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       189835                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2194                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        58333                       # number of overall hits
system.l2.overall_hits::total                 1933797                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          830                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        32852                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          514                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        34552                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          495                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        32800                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          423                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        33531                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          573                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        32477                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          415                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        33466                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          810                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        31684                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          550                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        34206                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270297                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        23183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        26176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        26132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        25377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        25997                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        25054                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        25553                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        24051                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             201523                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         1726                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1881                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         1720                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         1742                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         1619                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         1737                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         1645                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         1783                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13853                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1637                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          830                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        33054                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          514                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        34775                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          495                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        32992                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          423                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        33737                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          573                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        32709                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          415                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        33671                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          810                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        31867                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        34400                       # number of demand (read+write) misses
system.l2.demand_misses::total                 271934                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          830                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        33054                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          514                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        34775                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          495                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        32992                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          423                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        33737                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          573                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        32709                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          415                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        33671                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          810                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        31867                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          550                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        34400                       # number of overall misses
system.l2.overall_misses::total                271934                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1690000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    106035500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4293904961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2164000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     62967000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4525608454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1909000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     62572000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4293146473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1652500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     54367000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4387203967                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1839500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     72443000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4250885465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1494500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     51715000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4383933468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      1647000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       142000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst    104516500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4145600964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      2522500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     69742500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4473363956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35353067208                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      3496500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      3728500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      2883499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3620500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      3558500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      2578000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      2933000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      2732499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25530998                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       720000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1132500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1697500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1191500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1401500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       861000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       653000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8178500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     23236000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     25899998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     22763499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     24251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     28632998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     25809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     23148499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     24903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198644494                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    106035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4317140961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2164000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     62967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4551508452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     62572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4315909972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     54367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4411455467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     72443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4279518463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1494500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     51715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4409742468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      1647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       142000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst    104516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4168749463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      2522500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     69742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4498266956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35551711702                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1690000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    106035500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4317140961                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2164000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     62967000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4551508452                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1909000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     62572000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4315909972                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1652500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     54367000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4411455467                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1839500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     72443000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4279518463                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1494500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     51715000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4409742468                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      1647000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       142000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst    104516500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4168749463                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      2522500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     69742500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4498266956                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35551711702                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       182656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        88114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       192862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        93728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       180022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        86549                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       185958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        90347                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       179438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        87081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       184130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        88309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       175789                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         2337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        84606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       189855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        91993                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2200813                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31275                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31275                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        23248                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        26240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        26181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        25424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        26061                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        25094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        25599                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        24122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           201969                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         1741                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1900                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         1736                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         1756                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         1636                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         1747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         1657                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         1799                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          13972                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4918                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       182656                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2779                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        88714                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       192862                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2415                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        94363                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       180022                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2225                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        87146                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       185958                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1980                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        90938                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       179438                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2635                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        87718                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       184130                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2230                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        88893                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       175789                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         2337                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        85140                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       189855                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2744                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        92733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2205731                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       182656                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2779                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        88714                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       192862                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2415                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        94363                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       180022                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2225                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        87146                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       185958                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1980                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        90938                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       179438                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2635                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        87718                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       184130                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2230                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        88893                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       175789                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         2337                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        85140                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       189855                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2744                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        92733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2205731                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.298669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.372835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.212836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.368641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000083                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.222472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.378976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.213636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.371136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.217457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.372952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.186099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.378965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000074                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.346598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.374489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.200437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.371833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122817                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997204                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.997561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.997544                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.998406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998203                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.997057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997792                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.991384                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.990000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.990783                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.992027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.989609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.994276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.992758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.991106                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.991483                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.336667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.351181                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.321608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.348562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.364207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.351027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.342697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.262162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332859                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000077                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.298669                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.372591                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000088                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.212836                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.368524                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000083                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.222472                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.378583                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000070                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.213636                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.370989                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000078                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.217457                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.372888                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.186099                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.378781                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000074                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.346598                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.374289                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000105                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.200437                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.370957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123285                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000077                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.298669                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.372591                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000088                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.212836                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.368524                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000083                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.222472                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.378583                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000070                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.213636                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.370989                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000078                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.217457                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.372888                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.186099                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.378781                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000074                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.346598                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.374289                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000105                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.200437                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.370957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123285                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 120714.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127753.614458                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130704.522130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 127294.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 122503.891051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130979.638053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 127266.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 126408.080808                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130888.611982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 127115.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 128527.186761                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130840.236408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 131392.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126427.574171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 130889.105059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 124541.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 124614.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 130996.637423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 126692.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       142000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 129032.716049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 130842.095821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       126125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126804.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 130777.172309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130793.413201                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   150.821723                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   142.439639                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   110.343602                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   142.668558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   136.881179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   102.897741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data   114.781043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   113.612698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   126.690244                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   417.149479                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   602.073365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   986.918605                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   683.983927                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   865.657813                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   495.682211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   317.021277                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   366.236680                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   590.377536                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 115029.702970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 116143.488789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 118559.890625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 117725.728155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 123418.094828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 125897.560976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 126494.530055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 128365.979381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121346.667074                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 120714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127753.614458                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130608.729987                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 127294.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 122503.891051                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130884.498979                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 127266.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 126408.080808                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130816.863846                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 127115.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 128527.186761                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130760.158491                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 131392.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126427.574171                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 130836.114311                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 124541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 124614.457831                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 130965.592587                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 126692.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       142000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 129032.716049                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 130817.129413                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       126125                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126804.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130763.574302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130736.545272                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 120714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127753.614458                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130608.729987                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 127294.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 122503.891051                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130884.498979                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 127266.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 126408.080808                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130816.863846                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 127115.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 128527.186761                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130760.158491                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 131392.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126427.574171                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 130836.114311                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 124541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 124614.457831                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 130965.592587                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 126692.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       142000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 129032.716049                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 130817.129413                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       126125                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126804.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130763.574302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130736.545272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11140                       # number of writebacks
system.l2.writebacks::total                     11140                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          207                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          100                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          170                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          270                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          119                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          240                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          243                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          110                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          264                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          237                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          189                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2719                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2719                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2719                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          623                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        32752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        34477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          225                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        32681                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          183                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        33415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        32367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        33352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        31572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        34126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           267578                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        23183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        26176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        26132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        25377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        25997                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        25054                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        25553                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        24051                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        201523                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         1726                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1881                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         1720                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         1742                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         1619                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         1737                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         1645                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         1783                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13853                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1637                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        32954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        34700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        32873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        33621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        32599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        33557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        31755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        34320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            269215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        32954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        34700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        32873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        33621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        32599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        33557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        31755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        34320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           269215                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       383000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     75364000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   3922143461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       624500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     40987000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4138500454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       587500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     27527500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   3919256473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       543500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     23130500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4004952967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       750000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     40424000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3880991965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       233000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     18206500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   4002724968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       639000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       131000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     69638000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3784725964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      1495000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     43528000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4088403956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32085892208                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1273722514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1439305921                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1435952869                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1394895949                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1428751920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1376476463                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1404700879                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1321781959                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  11075588474                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     94559992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    102983479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     94230485                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     95543983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     88846986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     95348986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data     90195989                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data     97704988                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    759414888                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     21014000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     23446998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     20651499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     21985500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     26080998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     23554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     21135499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     22769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    180637494                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     75364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   3943157461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     40987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4161947452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     27527500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   3939907972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       543500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     23130500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4026938467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       750000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     40424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3907072963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     18206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4026278968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     69638000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3805861463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      1495000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     43528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4111172956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32266529702                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     75364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   3943157461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     40987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4161947452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     27527500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   3939907972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       543500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     23130500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4026938467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       750000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     40424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3907072963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     18206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4026278968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     69638000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3805861463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      1495000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     43528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4111172956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32266529702                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       401000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       327500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       338500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       290000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       442500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       327500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       397500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       359000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2883500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       229500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       190500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       447500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       458500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       390000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       602500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       427500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       577500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       549500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      4083500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.224181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.371700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.142443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.367841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.101124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.377601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.092424                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.369852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.125237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.371688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.067713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.377674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.245186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.373165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.131560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.370963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.121581                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997204                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.997561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.997544                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.998406                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998203                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.997057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997792                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.991384                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.990000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.990783                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.992027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.989609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.994276                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.992758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.991106                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.991483                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.336667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.351181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.321608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.348562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.364207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.351027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.342697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.262162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332859                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.224181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.371463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.142443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.367729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.101124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.377218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.092424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.369713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.125237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.371634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.067713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.377499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.245186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.372974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.131560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.370095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122053                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.224181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.371463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.142443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.367729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.101124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.377218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.092424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.369713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.125237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.371634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.067713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.377499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.245186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.372974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.131560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.370095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122053                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 127666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 120969.502408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119752.792532                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 104083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119148.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 120036.559271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       117500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122344.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119924.618984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       108700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 126396.174863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119854.944396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 122496.969697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119905.828931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       116500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120572.847682                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 120014.540897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker       127800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       131000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 121532.286213                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 119876.028253                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       115000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120576.177285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 119803.198617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119912.295510                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54942.091791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54985.709085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54949.979680                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54966.936557                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54958.338270                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54940.387283                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54972.053340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54957.463681                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54959.426338                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54785.626883                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54749.324296                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54785.165698                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54847.292193                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54877.693638                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54892.910766                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54830.388450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54798.086371                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54819.525590                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 104029.702970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 105143.488789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 107559.890625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 106725.728155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 112418.094828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 114897.560976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 115494.530055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 117365.979381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110346.667074                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 127666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 120969.502408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119656.413819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 104083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119148.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119940.848761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       117500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122344.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119852.400815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       108700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 126396.174863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119774.500074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 122496.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119852.540354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       116500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120572.847682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 119983.281223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker       127800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       131000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 121532.286213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 119850.778240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       115000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120576.177285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119789.421795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119854.130349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 127666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 120969.502408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119656.413819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 104083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119148.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119940.848761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       117500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122344.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119852.400815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       108700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 126396.174863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119774.500074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 122496.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119852.540354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       116500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120572.847682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 119983.281223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker       127800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       131000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 121532.286213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 119850.778240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       115000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120576.177285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119789.421795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119854.130349                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4490                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67130                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67130    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67130                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2797                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.908831                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.492971                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     4.821631                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2796     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2797                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     341047082.175466                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    328593228.096998                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    90807927.018035                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            5      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           34      0.67%      0.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          142      2.82%      3.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          848     16.83%     20.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         1699     33.72%     54.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08         1069     21.22%     75.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          901     17.88%     93.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          223      4.43%     97.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           77      1.53%     99.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           20      0.40%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            8      0.16%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.12%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.06%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            2      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        341010572.981096      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17185280                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    14197379.912664                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   28884663.286277                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         3287     65.24%     65.24% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1266     25.13%     90.37% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.37% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          286      5.68%     96.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           88      1.75%     97.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           22      0.44%     98.23% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           31      0.62%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           19      0.38%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           11      0.22%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            9      0.18%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            8      0.16%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            8      0.16%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       14203290.542644      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 715777                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67130                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100531.397289                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98960.172047                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      23220.268720                       # Read request-response latency
system.Lmon0.readLatencyHist::0-65535             111      0.17%      0.17% # Read request-response latency
system.Lmon0.readLatencyHist::65536-131071        62598     93.25%     93.41% # Read request-response latency
system.Lmon0.readLatencyHist::131072-196607         3697      5.51%     98.92% # Read request-response latency
system.Lmon0.readLatencyHist::196608-262143          649      0.97%     99.89% # Read request-response latency
system.Lmon0.readLatencyHist::262144-327679           25      0.04%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::327680-393215            6      0.01%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::393216-458751           14      0.02%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::458752-524287            9      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::524288-589823            9      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::589824-655359            6      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::655360-720895            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::720896-786431            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67130                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67130                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           750945.166096                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          683419.453027                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   28      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              10      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              13      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              10      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               9      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             14      0.02%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67027     99.85%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          17859000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67130                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2797                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         18017573.471577                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        24842407.185346                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2796     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           91000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       231563000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2797                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 69927                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             720682.325854                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            655627.321631                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     28      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                11      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                16      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                13      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                10      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               16      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69810     99.83%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            10636000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   69927                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.128225                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.334374                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4392     87.18%     87.18% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              646     12.82%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5038                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            5038    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5038                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            13.322152                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           12.836733                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.540911                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     8      0.16%      0.18% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    27      0.54%      0.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   146      2.90%      3.61% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   455      9.03%     12.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                 897     17.80%     30.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                1193     23.68%     54.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                1061     21.06%     75.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 708     14.05%     89.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 352      6.99%     96.23% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                 116      2.30%     98.53% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                  34      0.67%     99.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                  16      0.32%     99.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   9      0.18%     99.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   5      0.10%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   3      0.06%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   1      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   4      0.08%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5038                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5038                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.554585                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.128307                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3287     65.24%     65.24% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1266     25.13%     90.37% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    286      5.68%     96.05% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     88      1.75%     97.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     22      0.44%     98.23% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     31      0.62%     98.85% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     19      0.38%     99.23% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     11      0.22%     99.44% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      9      0.18%     99.62% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      8      0.16%     99.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     8      0.16%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5038                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67382                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67382    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67382                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2725                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2725    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2725                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     342312346.169115                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    329969084.235902                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    90591504.553429                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            4      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           24      0.48%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          156      3.10%      3.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          842     16.71%     20.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         1635     32.45%     52.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08         1085     21.54%     74.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          941     18.68%     93.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          233      4.62%     97.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           81      1.61%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           21      0.42%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.10%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            5      0.10%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        342290696.091348      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17249792                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    13846764.589123                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   28578057.886212                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         3307     65.64%     65.64% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1261     25.03%     90.67% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.67% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          290      5.76%     96.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           71      1.41%     97.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           31      0.62%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           24      0.48%     98.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           19      0.38%     99.31% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           11      0.22%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.12%     99.64% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            4      0.08%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            6      0.12%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            6      0.12%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       13842601.093006      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 697600                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67382                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100435.522840                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98875.530975                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      23044.628543                       # Read request-response latency
system.Lmon1.readLatencyHist::0-65535             135      0.20%      0.20% # Read request-response latency
system.Lmon1.readLatencyHist::65536-131071        62866     93.30%     93.50% # Read request-response latency
system.Lmon1.readLatencyHist::131072-196607         3627      5.38%     98.88% # Read request-response latency
system.Lmon1.readLatencyHist::196608-262143          684      1.02%     99.90% # Read request-response latency
system.Lmon1.readLatencyHist::262144-327679           23      0.03%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::327680-393215            9      0.01%     99.94% # Read request-response latency
system.Lmon1.readLatencyHist::393216-458751           13      0.02%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::458752-524287            6      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::524288-589823            7      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::589824-655359            5      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::655360-720895            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::720896-786431            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67382                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67382                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           747899.869401                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          677257.814523                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   37      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               5      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              16      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             11      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67288     99.86%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          12324000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67382                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2725                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         18469802.201835                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        25933064.892322                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2724     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           91000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       274482000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2725                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70107                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             718829.631848                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            653853.716174                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     37      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 8      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 9      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                11      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                19      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               13      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69991     99.83%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            12324000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70107                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.144105                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.351796                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4313     85.61%     85.61% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              724     14.37%     99.98% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.02%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5038                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5038    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5038                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            13.371576                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           12.891074                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.531374                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     3      0.06%      0.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    23      0.46%      0.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   162      3.22%      3.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   422      8.38%     12.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                 924     18.34%     30.49% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                1139     22.61%     53.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                1079     21.42%     74.51% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 734     14.57%     89.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 362      7.19%     96.27% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                 114      2.26%     98.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                  40      0.79%     99.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                  13      0.26%     99.58% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   6      0.12%     99.70% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   5      0.10%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   2      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   1      0.02%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   5      0.10%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5038                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5038                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.540889                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.116330                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3307     65.64%     65.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1261     25.03%     90.67% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    290      5.76%     96.43% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     71      1.41%     97.84% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     31      0.62%     98.45% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     24      0.48%     98.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     19      0.38%     99.31% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     11      0.22%     99.52% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      6      0.12%     99.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      4      0.08%     99.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     6      0.12%     99.84% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     6      0.12%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5038                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67255                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67255    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67255                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2783                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2783    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2783                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     341677173.481540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    329054481.065971                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    91757954.632968                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            4      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           30      0.60%      0.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          145      2.88%      3.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          882     17.51%     21.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         1655     32.85%     53.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08         1044     20.72%     74.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          923     18.32%     92.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          221      4.39%     97.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           97      1.93%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           20      0.40%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.08%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.12%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.06%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.08%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        341645554.682610      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17217280                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    14131321.953156                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   28964249.929040                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         3290     65.30%     65.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1265     25.11%     90.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          296      5.88%     96.29% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           72      1.43%     97.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           35      0.69%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.38%     98.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           17      0.34%     99.13% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           17      0.34%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08           11      0.22%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            6      0.12%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            4      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       14137232.602508      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 712448                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67255                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100589.319753                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98986.895097                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      23399.350793                       # Read request-response latency
system.Lmon2.readLatencyHist::0-65535             123      0.18%      0.18% # Read request-response latency
system.Lmon2.readLatencyHist::65536-131071        62691     93.21%     93.40% # Read request-response latency
system.Lmon2.readLatencyHist::131072-196607         3642      5.42%     98.81% # Read request-response latency
system.Lmon2.readLatencyHist::196608-262143          731      1.09%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::262144-327679           20      0.03%     99.93% # Read request-response latency
system.Lmon2.readLatencyHist::327680-393215           12      0.02%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::393216-458751           11      0.02%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::458752-524287            7      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::524288-589823            6      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::589824-655359            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::655360-720895            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::720896-786431            4      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67255                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67255                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           749759.155453                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          686568.497373                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   34      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              17      0.03%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             11      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67159     99.86%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          30294000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67255                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2783                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         18044220.625225                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        24605662.227745                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2782     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           87000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       223635000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2783                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70038                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             719539.021674                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            652232.211290                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     34      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                11      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 5      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 5      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                11      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                18      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               14      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               69921     99.83%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            11340000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70038                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.130806                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.337221                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4379     86.92%     86.92% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              659     13.08%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5038                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5038    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5038                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            13.346765                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           12.853467                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.585181                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                     6      0.12%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    27      0.54%      0.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   148      2.94%      3.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   468      9.29%     12.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                 901     17.88%     30.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                1183     23.48%     54.27% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                1014     20.13%     74.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 708     14.05%     88.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 375      7.44%     95.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                 120      2.38%     98.27% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                  48      0.95%     99.23% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                  15      0.30%     99.52% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   9      0.18%     99.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   6      0.12%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   3      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   3      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5038                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5038                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.552005                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.131416                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3290     65.30%     65.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1265     25.11%     90.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    296      5.88%     96.29% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     72      1.43%     97.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     35      0.69%     98.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     19      0.38%     98.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     17      0.34%     99.13% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     17      0.34%     99.46% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     11      0.22%     99.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      6      0.12%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     3      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     4      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     3      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5038                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67167                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67167    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67167                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2836                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2836    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2836                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     341224930.527987                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    328728457.297389                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    90418954.097142                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            4      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           37      0.73%      0.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          145      2.88%      3.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          829     16.45%     20.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         1687     33.49%     53.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08         1062     21.08%     74.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          951     18.88%     93.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          205      4.07%     97.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           82      1.63%     99.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           18      0.36%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.12%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.08%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            6      0.12%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        341198527.564744      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17194752                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    14400635.172688                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   29343435.725291                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         4558     90.47%     90.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          285      5.66%     96.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           79      1.57%     97.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           55      1.09%     98.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           14      0.28%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           22      0.44%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.24%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.12%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5038                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       14406464.843950      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 726016                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67167                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100613.878839                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99033.581008                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      23186.884993                       # Read request-response latency
system.Lmon3.readLatencyHist::0-65535             106      0.16%      0.16% # Read request-response latency
system.Lmon3.readLatencyHist::65536-131071        62563     93.15%     93.30% # Read request-response latency
system.Lmon3.readLatencyHist::131072-196607         3747      5.58%     98.88% # Read request-response latency
system.Lmon3.readLatencyHist::196608-262143          677      1.01%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::262144-327679           31      0.05%     99.94% # Read request-response latency
system.Lmon3.readLatencyHist::327680-393215            9      0.01%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::393216-458751            8      0.01%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::458752-524287            8      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::524288-589823            6      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::589824-655359            4      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::655360-720895            5      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::720896-786431            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67167                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67167                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           750296.321110                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          684489.417498                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   34      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              16      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             13      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67074     99.86%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          14074000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67167                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2836                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         17812217.559944                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        25708420.514174                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2834     99.93%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           77000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       226798000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2836                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70003                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             719899.904290                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            658065.321201                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     34      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                15      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 8      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                11      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                20      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               18      0.03%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69874     99.82%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            11375000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70003                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.135570                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.342365                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4355     86.44%     86.44% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              683     13.56%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5038                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5038    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5038                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            13.329099                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           12.844081                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.527941                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                     7      0.14%      0.18% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    29      0.58%      0.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   148      2.94%      3.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   447      8.87%     12.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                 899     17.84%     30.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                1160     23.03%     53.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                1081     21.46%     74.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 741     14.71%     89.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 326      6.47%     96.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                 127      2.52%     98.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                  36      0.71%     99.31% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                  13      0.26%     99.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   6      0.12%     99.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   7      0.14%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   1      0.02%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   2      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   4      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5038                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5038                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.562525                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.146228                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3250     64.51%     64.51% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1308     25.96%     90.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    285      5.66%     96.13% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     79      1.57%     97.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     38      0.75%     98.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     17      0.34%     98.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     14      0.28%     99.07% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     22      0.44%     99.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      6      0.12%     99.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      6      0.12%     99.74% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     6      0.12%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     4      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     2      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5038                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       296139                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       296139    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         296139                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11141                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977112                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.872614                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.415895                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11140     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11141                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1366261532.354109                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1330181604.125677                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     312170146.297214                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            4      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            7      0.14%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          126      2.50%      2.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          616     12.23%     14.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         1699     33.72%     48.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1575     31.26%     79.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          796     15.80%     95.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          155      3.08%     98.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           30      0.60%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           12      0.24%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            9      0.18%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            1      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            2      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            6      0.12%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5038                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1366145351.319799      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   68847104                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5038                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     56576101.627630                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    95428395.139473                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         3744     74.32%     74.32% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08         1037     20.58%     94.90% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           70      1.39%     96.29% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           43      0.85%     97.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           33      0.66%     97.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           14      0.28%     98.07% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           22      0.44%     98.51% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           11      0.22%     98.73% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           15      0.30%     99.03% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           15      0.30%     99.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08           10      0.20%     99.52% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08           11      0.22%     99.74% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            4      0.08%     99.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            5      0.10%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            3      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5038                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        56589589.082109      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2851841                       # Number of bytes written
system.Hmon.readLatencyHist::samples           268934                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109899.499505                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108334.083130                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       23747.266104                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              474      0.18%      0.18% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       247219     91.93%     92.10% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        17677      6.57%     98.67% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         3173      1.18%     99.85% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          171      0.06%     99.92% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215           63      0.02%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           36      0.01%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287           45      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           27      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359           19      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895           18      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             268934                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               296139                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            170173.980800                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           206688.186094                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                55      0.02%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  6248      2.11%      2.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              6054      2.04%      4.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             5623      1.90%      6.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             8842      2.99%      9.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             6176      2.09%     11.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             6158      2.08%     13.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             5611      1.89%     15.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6758      2.28%     17.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5249      1.77%     19.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             5263      1.78%     20.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             5084      1.72%     22.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             5136      1.73%     24.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             5464      1.85%     26.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4805      1.62%     27.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             5734      1.94%     29.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4645      1.57%     31.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5002      1.69%     33.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4684      1.58%     34.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5341      1.80%     36.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4597      1.55%     38.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             183610     62.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           10119000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 296139                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11141                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          4523395.835203                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         6508044.064964                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            149      1.34%      1.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             31      0.28%      1.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             39      0.35%      1.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             38      0.34%      2.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             37      0.33%      2.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             26      0.23%      2.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             24      0.22%      3.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             19      0.17%      3.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             29      0.26%      3.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             26      0.23%      3.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             30      0.27%      4.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             21      0.19%      4.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             30      0.27%      4.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             17      0.15%      4.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             32      0.29%      4.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             28      0.25%      5.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            29      0.26%      5.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10536     94.57%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         82940000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11141                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 307280                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              164004.012627                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             203505.185301                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  55      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    6511      2.12%      2.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                6267      2.04%      4.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5858      1.91%      6.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              10124      3.29%      9.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               6659      2.17%     11.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               6653      2.17%     13.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               6053      1.97%     15.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               7355      2.39%     18.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5867      1.91%     19.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               5648      1.84%     21.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               5539      1.80%     23.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               5755      1.87%     25.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5743      1.87%     27.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               5379      1.75%     29.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8461      2.75%     31.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4860      1.58%     33.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5175      1.68%     35.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4924      1.60%     36.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5491      1.79%     38.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              4862      1.58%     40.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               184041     59.89%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10119000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   307280                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5038                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.593092                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.712329                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              2656     52.72%     52.72% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1840     36.52%     89.24% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               478      9.49%     98.73% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                64      1.27%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5038                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5038                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             5038    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5038                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5038                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             58.769551                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            57.289271                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.862442                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      3      0.06%      0.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     3      0.06%      0.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                   13      0.26%      0.38% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   51      1.01%      1.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                  213      4.23%      5.62% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                  616     12.23%     17.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1124     22.31%     40.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 1268     25.17%     65.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                 1042     20.68%     86.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  489      9.71%     95.71% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                  144      2.86%     98.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   37      0.73%     99.31% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                  13      0.26%     99.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  9      0.18%     99.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  4      0.08%     99.82% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  2      0.04%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  1      0.02%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  6      0.12%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5038                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5038                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.210004                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.727672                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4397     87.28%     87.28% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   454      9.01%     96.29% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   55      1.09%     97.38% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  35      0.69%     98.07% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  25      0.50%     98.57% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  23      0.46%     99.03% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  23      0.46%     99.48% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  13      0.26%     99.74% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   8      0.16%     99.90% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   4      0.08%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5038                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     7630302                       # DTB read hits
system.cpu0.dtb.read_misses                     91426                       # DTB read misses
system.cpu0.dtb.write_hits                     789845                       # DTB write hits
system.cpu0.dtb.write_misses                      124                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 7721728                       # DTB read accesses
system.cpu0.dtb.write_accesses                 789969                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          8420147                       # DTB hits
system.cpu0.dtb.misses                          91550                       # DTB misses
system.cpu0.dtb.accesses                      8511697                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    28932272                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                28932272                       # ITB inst accesses
system.cpu0.itb.hits                         28932272                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     28932272                       # DTB accesses
system.cpu0.numCycles                        99418963                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   27766981                       # Number of instructions committed
system.cpu0.committedOps                     27910079                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             21833785                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      67039                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4123884                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    21833785                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           28958812                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          15087945                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           106609010                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           18395461                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      8426637                       # number of memory refs
system.cpu0.num_load_insts                    7631477                       # Number of load instructions
system.cpu0.num_store_insts                    795160                       # Number of store instructions
system.cpu0.num_idle_cycles              1358271.652999                       # Number of idle cycles
system.cpu0.num_busy_cycles              98060691.347001                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.986338                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.013662                       # Percentage of idle cycles
system.cpu0.Branches                          5195954                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 19490217     69.81%     69.81% # Class of executed instruction
system.cpu0.op_class::IntMult                     313      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                32      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.82% # Class of executed instruction
system.cpu0.op_class::MemRead                 7631477     27.34%     97.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                 795160      2.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  27917199                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2779                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25495843                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2779                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9174.466715                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         57867323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        57867323                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     28929493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       28929493                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     28929493                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        28929493                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     28929493                       # number of overall hits
system.cpu0.icache.overall_hits::total       28929493                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2779                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2779                       # number of overall misses
system.cpu0.icache.overall_misses::total         2779                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    137463242                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    137463242                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    137463242                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    137463242                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    137463242                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    137463242                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     28932272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     28932272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     28932272                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     28932272                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     28932272                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     28932272                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000096                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000096                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 49465.002519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49465.002519                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 49465.002519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49465.002519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 49465.002519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49465.002519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2779                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2779                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2779                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    131678758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    131678758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    131678758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    131678758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    131678758                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    131678758                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 47383.504138                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47383.504138                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 47383.504138                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47383.504138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 47383.504138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47383.504138                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               249                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            90394                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          249.405956                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6168865                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            90394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.244187                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   249.405956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.974242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17006869                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17006869                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7456289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7456289                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       741038                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        741038                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          175                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          175                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        11780                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11780                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         5225                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5225                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      8197327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8197327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      8197502                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8197502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       157566                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157566                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        37334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        37334                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          226                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          226                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         4247                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4247                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         5665                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5665                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       194900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194900                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       195126                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195126                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7157142769                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7157142769                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1721876146                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1721876146                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     41196710                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41196710                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    158944991                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    158944991                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       846500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       846500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   8879018915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8879018915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   8879018915                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8879018915                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      7613855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7613855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       778372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          401                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          401                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        16027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        10890                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10890                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      8392227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8392227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      8392628                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8392628                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.020695                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020695                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.047964                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047964                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.563591                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.563591                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.264990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.264990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.520202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.520202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.023224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.023250                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023250                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45423.141852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45423.141852                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46120.858895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46120.858895                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9700.190723                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9700.190723                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 28057.368226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28057.368226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45556.792791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45556.792791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45504.027731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45504.027731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3725                       # number of writebacks
system.cpu0.dcache.writebacks::total             3725                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          177                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       157565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       157565                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        37334                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        37334                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          226                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          226                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         4070                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4070                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         5628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       194899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       194899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       195125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       195125                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   6830726535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6830726535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1646908846                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1646908846                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4637508                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4637508                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     28383280                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     28383280                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    147790009                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    147790009                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       738500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       738500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   8477635381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8477635381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   8482272889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8482272889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       690979                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       690979                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1482500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1482500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2173479                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2173479                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.020695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.047964                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.047964                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.563591                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.563591                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.253946                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.253946                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.516804                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.516804                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.023224                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.023224                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.023250                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.023250                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 43351.801066                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43351.801066                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44112.842074                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44112.842074                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 20519.946903                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 20519.946903                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  6973.778870                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6973.778870                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 26259.774165                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26259.774165                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43497.582753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43497.582753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43470.969322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43470.969322                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7431                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     7636721                       # DTB read hits
system.cpu1.dtb.read_misses                     96618                       # DTB read misses
system.cpu1.dtb.write_hits                     818195                       # DTB write hits
system.cpu1.dtb.write_misses                      137                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 7733339                       # DTB read accesses
system.cpu1.dtb.write_accesses                 818332                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          8454916                       # DTB hits
system.cpu1.dtb.misses                          96755                       # DTB misses
system.cpu1.dtb.accesses                      8551671                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    28940279                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                28940279                       # ITB inst accesses
system.cpu1.itb.hits                         28940279                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     28940279                       # DTB accesses
system.cpu1.numCycles                       100714486                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27722208                       # Number of instructions committed
system.cpu1.committedOps                     27866846                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             21849232                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      67049                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4086875                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    21849232                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           29101508                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          15140330                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           106495794                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18277618                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      8460950                       # number of memory refs
system.cpu1.num_load_insts                    7637623                       # Number of load instructions
system.cpu1.num_store_insts                    823327                       # Number of store instructions
system.cpu1.num_idle_cycles              84932.137285                       # Number of idle cycles
system.cpu1.num_busy_cycles              100629553.862715                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999157                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000843                       # Percentage of idle cycles
system.cpu1.Branches                          5150119                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 19412193     69.64%     69.64% # Class of executed instruction
system.cpu1.op_class::IntMult                     265      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::MemRead                 7637623     27.40%     97.05% # Class of executed instruction
system.cpu1.op_class::MemWrite                 823327      2.95%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  27873410                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2415                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24813934                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2415                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10274.920911                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         57882973                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        57882973                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     28937864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28937864                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     28937864                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28937864                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     28937864                       # number of overall hits
system.cpu1.icache.overall_hits::total       28937864                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2415                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2415                       # number of overall misses
system.cpu1.icache.overall_misses::total         2415                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     91911335                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     91911335                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     91911335                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     91911335                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     91911335                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     91911335                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     28940279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28940279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     28940279                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28940279                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     28940279                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28940279                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000083                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000083                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 38058.523810                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38058.523810                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 38058.523810                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38058.523810                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 38058.523810                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38058.523810                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2415                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2415                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2415                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2415                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2415                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2415                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     86886665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     86886665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     86886665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     86886665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     86886665                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     86886665                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 35977.915114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35977.915114                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 35977.915114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35977.915114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 35977.915114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35977.915114                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               181                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            96108                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          249.753502                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11125659                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            96108                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           115.762049                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   249.753502                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.975600                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975600                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17082843                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17082843                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7455602                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7455602                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       765429                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        765429                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          142                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          142                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        12245                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12245                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         5364                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5364                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      8221031                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8221031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      8221173                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8221173                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       164287                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164287                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        40867                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        40867                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          216                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          216                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         4214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4214                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         5920                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5920                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       205154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       205370                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205370                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7442182923                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7442182923                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1934928618                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1934928618                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     37798258                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37798258                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    170963483                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    170963483                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       911500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       911500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   9377111541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9377111541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   9377111541                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9377111541                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      7619889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7619889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       806296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       806296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          358                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          358                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        16459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        11284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        11284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      8426185                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8426185                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      8426543                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8426543                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.021560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021560                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.050685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050685                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.603352                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.603352                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.256030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.256030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.524637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.524637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.024347                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024347                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.024372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024372                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45299.889358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45299.889358                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 47346.969878                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47346.969878                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  8969.686284                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8969.686284                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 28878.966723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28878.966723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45707.671023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45707.671023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45659.597512                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45659.597512                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4355                       # number of writebacks
system.cpu1.dcache.writebacks::total             4355                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::system.cpu1.data            3                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::system.cpu1.data            3                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::system.cpu1.data            3                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       164284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       164284                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        40867                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40867                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          216                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          216                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         4052                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4052                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         5884                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5884                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       205151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       205151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       205367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       205367                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7101608135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7101608135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1852869374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1852869374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3405002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3405002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     26356738                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     26356738                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    159275517                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    159275517                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       817500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       817500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   8954477509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8954477509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   8957882511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8957882511                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       533986                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       533986                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1306500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1306500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1840486                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1840486                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.021560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.050685                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050685                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.603352                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.603352                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.246187                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.246187                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.521446                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.521446                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.024347                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.024347                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.024371                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.024371                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 43227.631023                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43227.631023                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 45339.011280                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45339.011280                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 15763.898148                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 15763.898148                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  6504.624383                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6504.624383                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 27069.258498                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 27069.258498                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43648.227447                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43648.227447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43618.899390                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43618.899390                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7763                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     7592595                       # DTB read hits
system.cpu2.dtb.read_misses                     90172                       # DTB read misses
system.cpu2.dtb.write_hits                     774837                       # DTB write hits
system.cpu2.dtb.write_misses                      134                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 7682767                       # DTB read accesses
system.cpu2.dtb.write_accesses                 774971                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8367432                       # DTB hits
system.cpu2.dtb.misses                          90306                       # DTB misses
system.cpu2.dtb.accesses                      8457738                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    28791429                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                28791429                       # ITB inst accesses
system.cpu2.itb.hits                         28791429                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     28791429                       # DTB accesses
system.cpu2.numCycles                        99975330                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   27644388                       # Number of instructions committed
system.cpu2.committedOps                     27781747                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             21713503                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      65007                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4115850                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    21713503                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           28754912                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          14991174                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           106107030                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           18348310                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8372809                       # number of memory refs
system.cpu2.num_load_insts                    7593364                       # Number of load instructions
system.cpu2.num_store_insts                    779445                       # Number of store instructions
system.cpu2.num_idle_cycles              850357.173005                       # Number of idle cycles
system.cpu2.num_busy_cycles              99124972.826995                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.991494                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.008506                       # Percentage of idle cycles
system.cpu2.Branches                          5184699                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19414535     69.87%     69.87% # Class of executed instruction
system.cpu2.op_class::IntMult                     249      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::MemRead                 7593364     27.33%     97.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                 779445      2.81%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  27787595                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      71                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2225                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24915788                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2225                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11198.106966                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         57585083                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        57585083                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     28789204                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       28789204                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     28789204                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        28789204                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     28789204                       # number of overall hits
system.cpu2.icache.overall_hits::total       28789204                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2225                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2225                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2225                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2225                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2225                       # number of overall misses
system.cpu2.icache.overall_misses::total         2225                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     89167700                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     89167700                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     89167700                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     89167700                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     89167700                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     89167700                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     28791429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     28791429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     28791429                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     28791429                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     28791429                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     28791429                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000077                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000077                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 40075.370787                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40075.370787                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 40075.370787                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40075.370787                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 40075.370787                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40075.370787                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2225                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2225                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2225                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2225                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     84429300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     84429300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     84429300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     84429300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     84429300                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     84429300                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 37945.752809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37945.752809                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 37945.752809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37945.752809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 37945.752809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37945.752809                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               238                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            88691                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          249.427659                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6112020                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            88691                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.913644                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   249.427659                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.974327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.974327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16909263                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16909263                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7412227                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7412227                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       722171                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        722171                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          104                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        11626                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11626                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         5115                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         5115                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      8134398                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8134398                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      8134502                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8134502                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       164170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164170                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        41413                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        41413                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          187                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          187                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         4266                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4266                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         5536                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5536                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       205583                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        205583                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       205770                       # number of overall misses
system.cpu2.dcache.overall_misses::total       205770                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7439583858                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7439583858                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1933423096                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1933423096                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     39146241                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39146241                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    156254989                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    156254989                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1139999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1139999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   9373006954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9373006954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   9373006954                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9373006954                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      7576397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7576397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       763584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       763584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        15892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        10651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      8339981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8339981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      8340272                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8340272                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.021669                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021669                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.054235                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.054235                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.642612                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.642612                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.268437                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.268437                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.519763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.519763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.024650                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.024650                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.024672                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.024672                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 45316.341950                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45316.341950                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 46686.380991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46686.380991                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  9176.334037                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9176.334037                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 28225.250903                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 28225.250903                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45592.325017                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45592.325017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45550.891549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45550.891549                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3698                       # number of writebacks
system.cpu2.dcache.writebacks::total             3698                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       164170                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       164170                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        41413                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        41413                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          187                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          187                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         4124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         5496                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5496                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       205583                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       205583                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       205770                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       205770                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7097868350                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7097868350                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1850264890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1850264890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3009005                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3009005                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     27812748                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     27812748                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    145355011                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    145355011                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      1037001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1037001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   8948133240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8948133240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   8951142245                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8951142245                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       555482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       555482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1319500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1319500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1874982                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1874982                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.021669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.054235                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.054235                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.642612                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.642612                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.259502                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.259502                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.516008                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.516008                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.024650                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024650                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.024672                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024672                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43234.868429                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43234.868429                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 44678.359211                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44678.359211                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 16090.935829                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 16090.935829                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  6744.119302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6744.119302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26447.418304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26447.418304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43525.647743                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43525.647743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43500.715581                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43500.715581                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7726                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     7626943                       # DTB read hits
system.cpu3.dtb.read_misses                     93132                       # DTB read misses
system.cpu3.dtb.write_hits                     789114                       # DTB write hits
system.cpu3.dtb.write_misses                      120                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 7720075                       # DTB read accesses
system.cpu3.dtb.write_accesses                 789234                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8416057                       # DTB hits
system.cpu3.dtb.misses                          93252                       # DTB misses
system.cpu3.dtb.accesses                      8509309                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    28912856                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                28912856                       # ITB inst accesses
system.cpu3.itb.hits                         28912856                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     28912856                       # DTB accesses
system.cpu3.numCycles                        99933946                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   27734393                       # Number of instructions committed
system.cpu3.committedOps                     27869908                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             21807997                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      64806                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4112856                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    21807997                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           28937551                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          15080032                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           106474010                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18360507                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8421449                       # number of memory refs
system.cpu3.num_load_insts                    7627669                       # Number of load instructions
system.cpu3.num_store_insts                    793780                       # Number of store instructions
system.cpu3.num_idle_cycles              925630.172059                       # Number of idle cycles
system.cpu3.num_busy_cycles              99008315.827941                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990738                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009262                       # Percentage of idle cycles
system.cpu3.Branches                          5180848                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 19454043     69.79%     69.79% # Class of executed instruction
system.cpu3.op_class::IntMult                     234      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::MemRead                 7627669     27.36%     97.15% # Class of executed instruction
system.cpu3.op_class::MemWrite                 793780      2.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  27875728                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     113                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1980                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24889418                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1980                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         12570.413131                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         57827692                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        57827692                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     28910876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       28910876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     28910876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        28910876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     28910876                       # number of overall hits
system.cpu3.icache.overall_hits::total       28910876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1980                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1980                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1980                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1980                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1980                       # number of overall misses
system.cpu3.icache.overall_misses::total         1980                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     78593274                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     78593274                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     78593274                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     78593274                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     78593274                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     78593274                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     28912856                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     28912856                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     28912856                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     28912856                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     28912856                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     28912856                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000068                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000068                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 39693.572727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39693.572727                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 39693.572727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39693.572727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 39693.572727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39693.572727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1980                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1980                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1980                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1980                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1980                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1980                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     74370726                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     74370726                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     74370726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     74370726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     74370726                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     74370726                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 37560.972727                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37560.972727                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 37560.972727                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37560.972727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 37560.972727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37560.972727                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               223                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            92523                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          249.340122                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8273137                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            92523                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            89.417085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   249.340122                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.973985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17001866                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17001866                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7449606                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7449606                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       737834                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        737834                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           82                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        11858                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11858                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         5137                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         5137                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8187440                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8187440                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8187522                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8187522                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       160959                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       160959                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        39817                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        39817                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          176                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          176                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         4248                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4248                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         5689                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5689                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       200776                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200776                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       200952                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200952                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   7275956670                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7275956670                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1877206566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1877206566                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     40287200                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     40287200                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    158875985                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    158875985                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      1075000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1075000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   9153163236                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9153163236                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   9153163236                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9153163236                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      7610565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7610565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       777651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       777651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          258                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          258                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        16106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      8388216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8388216                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      8388474                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8388474                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.021149                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021149                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.051202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051202                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.682171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.682171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.263753                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.263753                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.525494                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.525494                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.023935                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023935                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.023956                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023956                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 45203.788977                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45203.788977                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 47145.856443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47145.856443                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  9483.804143                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9483.804143                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27926.873792                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27926.873792                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 45588.931127                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45588.931127                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 45549.002926                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45549.002926                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4087                       # number of writebacks
system.cpu3.dcache.writebacks::total             4087                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       160959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       160959                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        39817                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        39817                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          176                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          176                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         4111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         4111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         5637                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5637                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       200776                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       200776                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       200952                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       200952                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   6942405466                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6942405466                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1797211424                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1797211424                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2846502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2846502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     29139797                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     29139797                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    147688015                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    147688015                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   8739616890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8739616890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   8742463392                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8742463392                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       467486                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       467486                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1282500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1282500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1749986                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1749986                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.021149                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021149                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.051202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.051202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.682171                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.682171                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.255246                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.255246                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.520691                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.520691                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.023935                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023935                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.023956                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023956                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 43131.514647                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43131.514647                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 45136.786398                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45136.786398                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 16173.306818                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 16173.306818                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  7088.250304                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7088.250304                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 26199.754302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 26199.754302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43529.191188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43529.191188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43505.232055                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43505.232055                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7599                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     7535248                       # DTB read hits
system.cpu4.dtb.read_misses                     89878                       # DTB read misses
system.cpu4.dtb.write_hits                     779237                       # DTB write hits
system.cpu4.dtb.write_misses                      150                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 7625126                       # DTB read accesses
system.cpu4.dtb.write_accesses                 779387                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          8314485                       # DTB hits
system.cpu4.dtb.misses                          90028                       # DTB misses
system.cpu4.dtb.accesses                      8404513                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    28587813                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                28587813                       # ITB inst accesses
system.cpu4.itb.hits                         28587813                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     28587813                       # DTB accesses
system.cpu4.numCycles                        99357801                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   27445834                       # Number of instructions committed
system.cpu4.committedOps                     27592044                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             21575595                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      66986                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      4081522                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    21575595                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           28594545                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          14897947                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           105369352                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           18201662                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      8320986                       # number of memory refs
system.cpu4.num_load_insts                    7536340                       # Number of load instructions
system.cpu4.num_store_insts                    784646                       # Number of store instructions
system.cpu4.num_idle_cycles              1420877.397260                       # Number of idle cycles
system.cpu4.num_busy_cycles              97936923.602740                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.985699                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.014301                       # Percentage of idle cycles
system.cpu4.Branches                          5143439                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 19277840     69.85%     69.85% # Class of executed instruction
system.cpu4.op_class::IntMult                     297      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                16      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     69.85% # Class of executed instruction
system.cpu4.op_class::MemRead                 7536340     27.31%     97.16% # Class of executed instruction
system.cpu4.op_class::MemWrite                 784646      2.84%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  27599139                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      74                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2635                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           25104723                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2635                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9527.409108                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         57178261                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        57178261                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     28585178                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       28585178                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     28585178                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        28585178                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     28585178                       # number of overall hits
system.cpu4.icache.overall_hits::total       28585178                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2635                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2635                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2635                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2635                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2635                       # number of overall misses
system.cpu4.icache.overall_misses::total         2635                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    104542645                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    104542645                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    104542645                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    104542645                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    104542645                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    104542645                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     28587813                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     28587813                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     28587813                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     28587813                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     28587813                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     28587813                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000092                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000092                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 39674.628083                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 39674.628083                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 39674.628083                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 39674.628083                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 39674.628083                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 39674.628083                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2635                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2635                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2635                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2635                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2635                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2635                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     99001355                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     99001355                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     99001355                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     99001355                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     99001355                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     99001355                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 37571.671727                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 37571.671727                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 37571.671727                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 37571.671727                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 37571.671727                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 37571.671727                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               275                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            89364                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          249.154880                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5906430                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            89364                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            66.094065                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   249.154880                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.973261                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.973261                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         16803514                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        16803514                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7354559                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7354559                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       726444                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        726444                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          227                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          227                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        11678                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        11678                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         5239                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         5239                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      8081003                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8081003                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      8081230                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8081230                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       164161                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       164161                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        41404                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        41404                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          280                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          280                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         4323                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4323                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         5572                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5572                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       205565                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        205565                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       205845                       # number of overall misses
system.cpu4.dcache.overall_misses::total       205845                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   7387451529                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7387451529                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1931431596                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1931431596                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     40523262                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     40523262                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    152606484                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    152606484                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       818500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       818500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   9318883125                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9318883125                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   9318883125                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9318883125                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      7518720                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7518720                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       767848                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       767848                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          507                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          507                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        16001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        10811                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        10811                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      8286568                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8286568                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      8287075                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      8287075                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.021834                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021834                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.053922                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.053922                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.552268                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.552268                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.270171                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.270171                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.515401                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.515401                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.024807                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024807                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.024839                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024839                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 45001.258088                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 45001.258088                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 46648.430007                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 46648.430007                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  9373.875087                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  9373.875087                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 27388.098349                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 27388.098349                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 45333.024226                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 45333.024226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 45271.360125                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 45271.360125                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3799                       # number of writebacks
system.cpu4.dcache.writebacks::total             3799                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          186                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       164154                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       164154                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        41404                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        41404                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          264                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          264                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         4137                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         4137                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         5536                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         5536                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       205558                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       205558                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       205822                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       205822                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7045315741                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7045315741                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   1848299398                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1848299398                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      6312007                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6312007                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     27685731                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     27685731                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    141614516                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    141614516                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       724500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       724500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   8893615139                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8893615139                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   8899927146                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8899927146                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       711483                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       711483                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1372000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1372000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2083483                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2083483                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.021833                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.021833                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.053922                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.053922                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.520710                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.520710                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.258546                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.258546                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.512071                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.512071                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.024806                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.024806                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.024837                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.024837                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 42918.940391                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 42918.940391                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 44640.599894                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 44640.599894                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 23909.117424                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 23909.117424                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  6692.224075                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6692.224075                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 25580.656792                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 25580.656792                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43265.721300                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43265.721300                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43240.893325                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43240.893325                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7562                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     7645923                       # DTB read hits
system.cpu5.dtb.read_misses                     92231                       # DTB read misses
system.cpu5.dtb.write_hits                     783221                       # DTB write hits
system.cpu5.dtb.write_misses                      133                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 7738154                       # DTB read accesses
system.cpu5.dtb.write_accesses                 783354                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          8429144                       # DTB hits
system.cpu5.dtb.misses                          92364                       # DTB misses
system.cpu5.dtb.accesses                      8521508                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    28993209                       # ITB inst hits
system.cpu5.itb.inst_misses                         1                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                28993210                       # ITB inst accesses
system.cpu5.itb.hits                         28993209                       # DTB hits
system.cpu5.itb.misses                              1                       # DTB misses
system.cpu5.itb.accesses                     28993210                       # DTB accesses
system.cpu5.numCycles                        99943529                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   27831851                       # Number of instructions committed
system.cpu5.committedOps                     27970820                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             21867551                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      65097                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      4139573                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    21867551                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           28971116                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          15102648                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           106833885                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18460416                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      8434594                       # number of memory refs
system.cpu5.num_load_insts                    7646710                       # Number of load instructions
system.cpu5.num_store_insts                    787884                       # Number of store instructions
system.cpu5.num_idle_cycles              847517.481897                       # Number of idle cycles
system.cpu5.num_busy_cycles              99096011.518103                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.991520                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.008480                       # Percentage of idle cycles
system.cpu5.Branches                          5214787                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 19541910     69.85%     69.85% # Class of executed instruction
system.cpu5.op_class::IntMult                     233      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     69.85% # Class of executed instruction
system.cpu5.op_class::MemRead                 7646710     27.33%     97.18% # Class of executed instruction
system.cpu5.op_class::MemWrite                 787884      2.82%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  27976740                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      87                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2230                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           24964307                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2230                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         11194.756502                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         57988648                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        57988648                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     28990979                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       28990979                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     28990979                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        28990979                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     28990979                       # number of overall hits
system.cpu5.icache.overall_hits::total       28990979                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2230                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2230                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2230                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2230                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2230                       # number of overall misses
system.cpu5.icache.overall_misses::total         2230                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     79523159                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79523159                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     79523159                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79523159                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     79523159                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79523159                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     28993209                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     28993209                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     28993209                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     28993209                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     28993209                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     28993209                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000077                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000077                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 35660.609417                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 35660.609417                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 35660.609417                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 35660.609417                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 35660.609417                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 35660.609417                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2230                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2230                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2230                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2230                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2230                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2230                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     74776841                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     74776841                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     74776841                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     74776841                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     74776841                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     74776841                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 33532.215695                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 33532.215695                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 33532.215695                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 33532.215695                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 33532.215695                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 33532.215695                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               249                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            90543                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          249.484483                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            9010794                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            90543                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            99.519499                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   249.484483                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.974549                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.974549                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         17025889                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        17025889                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7470918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7470918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       732629                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        732629                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          120                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          120                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        11600                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        11600                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         5107                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         5107                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      8203547                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         8203547                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      8203667                       # number of overall hits
system.cpu5.dcache.overall_hits::total        8203667                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       158872                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       158872                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        39323                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        39323                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          179                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          179                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         4219                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4219                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         5588                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5588                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       198195                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        198195                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       198374                       # number of overall misses
system.cpu5.dcache.overall_misses::total       198374                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7267590899                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7267590899                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1854342094                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1854342094                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     36845211                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     36845211                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    158620487                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    158620487                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      1413500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1413500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   9121932993                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9121932993                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   9121932993                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9121932993                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      7629790                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7629790                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       771952                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       771952                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          299                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          299                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        15819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        15819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        10695                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        10695                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      8401742                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      8401742                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      8402041                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      8402041                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.020823                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020823                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.050940                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.050940                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.598662                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.598662                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.266705                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.266705                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.522487                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.522487                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.023590                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.023590                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.023610                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.023610                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 45744.944981                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 45744.944981                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 47156.679145                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 47156.679145                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  8733.162124                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8733.162124                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 28385.913923                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 28385.913923                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 46025.040960                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 46025.040960                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 45983.510909                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 45983.510909                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3572                       # number of writebacks
system.cpu5.dcache.writebacks::total             3572                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::system.cpu5.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          137                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       158872                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       158872                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        39322                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        39322                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          179                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          179                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         4082                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         4082                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         5554                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         5554                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       198194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       198194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       198373                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       198373                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   6937922235                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6937922235                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   1775239390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1775239390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3003003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3003003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     25682786                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     25682786                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    147639513                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    147639513                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      1275500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1275500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   8713161625                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8713161625                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   8716164628                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8716164628                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       517975                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       517975                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1284000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1284000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1801975                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1801975                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.020823                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.020823                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.050938                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.050938                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.598662                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.598662                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.258044                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.258044                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.519308                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.519308                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.023590                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.023590                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.023610                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.023610                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 43669.886670                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 43669.886670                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 45146.213061                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45146.213061                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 16776.553073                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 16776.553073                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  6291.716316                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6291.716316                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 26582.555456                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 26582.555456                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 43962.792138                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 43962.792138                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 43938.260892                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 43938.260892                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7492                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     7500398                       # DTB read hits
system.cpu6.dtb.read_misses                     88033                       # DTB read misses
system.cpu6.dtb.write_hits                     769450                       # DTB write hits
system.cpu6.dtb.write_misses                      121                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 7588431                       # DTB read accesses
system.cpu6.dtb.write_accesses                 769571                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          8269848                       # DTB hits
system.cpu6.dtb.misses                          88154                       # DTB misses
system.cpu6.dtb.accesses                      8358002                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    28466483                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                28466495                       # ITB inst accesses
system.cpu6.itb.hits                         28466483                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                     28466495                       # DTB accesses
system.cpu6.numCycles                        98222314                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   27340002                       # Number of instructions committed
system.cpu6.committedOps                     27480983                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             21477340                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      66348                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      4071640                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    21477340                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           28436644                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          14821048                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           104930128                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           18149669                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      8276005                       # number of memory refs
system.cpu6.num_load_insts                    7501454                       # Number of load instructions
system.cpu6.num_store_insts                    774551                       # Number of store instructions
system.cpu6.num_idle_cycles              2505275.413635                       # Number of idle cycles
system.cpu6.num_busy_cycles              95717038.586365                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.974494                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.025506                       # Percentage of idle cycles
system.cpu6.Branches                          5130483                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 19211371     69.89%     69.89% # Class of executed instruction
system.cpu6.op_class::IntMult                     259      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                18      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.89% # Class of executed instruction
system.cpu6.op_class::MemRead                 7501454     27.29%     97.18% # Class of executed instruction
system.cpu6.op_class::MemWrite                 774551      2.82%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  27487653                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             2337                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           25014110                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2337                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         10703.513051                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         56935303                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        56935303                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     28464146                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       28464146                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     28464146                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        28464146                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     28464146                       # number of overall hits
system.cpu6.icache.overall_hits::total       28464146                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         2337                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2337                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         2337                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2337                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         2337                       # number of overall misses
system.cpu6.icache.overall_misses::total         2337                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    129937228                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    129937228                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    129937228                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    129937228                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    129937228                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    129937228                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     28466483                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     28466483                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     28466483                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     28466483                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     28466483                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     28466483                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000082                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000082                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 55600.011981                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 55600.011981                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 55600.011981                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 55600.011981                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 55600.011981                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 55600.011981                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         2337                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2337                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         2337                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2337                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         2337                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2337                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    125017772                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    125017772                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    125017772                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    125017772                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    125017772                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    125017772                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 53494.981600                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 53494.981600                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 53494.981600                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 53494.981600                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 53494.981600                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 53494.981600                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               237                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            86656                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          248.997487                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            7671225                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            86656                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            88.525030                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   248.997487                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.972646                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.972646                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         16706933                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        16706933                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      7326313                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7326313                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       717798                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        717798                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          182                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          182                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        11884                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        11884                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         5355                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         5355                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      8044111                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         8044111                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      8044293                       # number of overall hits
system.cpu6.dcache.overall_hits::total        8044293                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       157564                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       157564                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        40132                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        40132                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          199                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          199                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         4238                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         4238                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         5563                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5563                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       197696                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        197696                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       197895                       # number of overall misses
system.cpu6.dcache.overall_misses::total       197895                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   7104432284                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7104432284                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   1887631638                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   1887631638                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data     39909796                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     39909796                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    152485487                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    152485487                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data       962500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       962500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   8992063922                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8992063922                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   8992063922                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8992063922                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      7483877                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7483877                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       757930                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       757930                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          381                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          381                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        16122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data        10918                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        10918                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      8241807                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      8241807                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      8242188                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      8242188                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.021054                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021054                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.052949                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.052949                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.522310                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.522310                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.262871                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.262871                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.509526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.509526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.023987                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.023987                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024010                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024010                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 45089.184611                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45089.184611                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 47035.573557                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 47035.573557                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  9417.129778                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9417.129778                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 27410.657379                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 27410.657379                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 45484.298731                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45484.298731                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 45438.560459                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45438.560459                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3489                       # number of writebacks
system.cpu6.dcache.writebacks::total             3489                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          153                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       157564                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       157564                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        40132                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        40132                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          199                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          199                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         4085                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         4085                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         5526                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         5526                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       197696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       197696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       197895                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       197895                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   6777243916                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6777243916                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   1807069354                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1807069354                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      5460500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      5460500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     26396204                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     26396204                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    141520513                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    141520513                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data       862500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       862500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   8584313270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8584313270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   8589773770                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8589773770                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       664487                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       664487                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1404500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1404500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      2068987                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      2068987                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.021054                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.021054                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.052949                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.052949                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.522310                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.522310                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.253380                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.253380                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.506137                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.506137                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.023987                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.023987                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024010                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024010                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 43012.641949                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 43012.641949                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 45028.140985                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 45028.140985                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 27439.698492                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 27439.698492                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  6461.739045                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6461.739045                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 25609.937206                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 25609.937206                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 43421.785317                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 43421.785317                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 43405.713990                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 43405.713990                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              7286                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     7728995                       # DTB read hits
system.cpu7.dtb.read_misses                     95110                       # DTB read misses
system.cpu7.dtb.write_hits                     813596                       # DTB write hits
system.cpu7.dtb.write_misses                      156                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 7824105                       # DTB read accesses
system.cpu7.dtb.write_accesses                 813752                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          8542591                       # DTB hits
system.cpu7.dtb.misses                          95266                       # DTB misses
system.cpu7.dtb.accesses                      8637857                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    29300413                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                29300416                       # ITB inst accesses
system.cpu7.itb.hits                         29300413                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     29300416                       # DTB accesses
system.cpu7.numCycles                       100790374                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   28100026                       # Number of instructions committed
system.cpu7.committedOps                     28250883                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             22119428                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      67943                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      4163744                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    22119428                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           29393059                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          15299863                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           107926143                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           18581181                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      8548755                       # number of memory refs
system.cpu7.num_load_insts                    7730167                       # Number of load instructions
system.cpu7.num_store_insts                    818588                       # Number of store instructions
system.cpu7.num_idle_cycles               8813.087946                       # Number of idle cycles
system.cpu7.num_busy_cycles              100781560.912054                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999913                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000087                       # Percentage of idle cycles
system.cpu7.Branches                          5245912                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 19708681     69.75%     69.75% # Class of executed instruction
system.cpu7.op_class::IntMult                     239      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                17      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     69.75% # Class of executed instruction
system.cpu7.op_class::MemRead                 7730167     27.36%     97.10% # Class of executed instruction
system.cpu7.op_class::MemWrite                 818588      2.90%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  28257694                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2744                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           28522065                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2744                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10394.338557                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         58603570                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        58603570                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     29297669                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       29297669                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     29297669                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        29297669                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     29297669                       # number of overall hits
system.cpu7.icache.overall_hits::total       29297669                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2744                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2744                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2744                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2744                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2744                       # number of overall misses
system.cpu7.icache.overall_misses::total         2744                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    103519848                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    103519848                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    103519848                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    103519848                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    103519848                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    103519848                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     29300413                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     29300413                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     29300413                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     29300413                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     29300413                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     29300413                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000094                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000094                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 37725.892128                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 37725.892128                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 37725.892128                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 37725.892128                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 37725.892128                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 37725.892128                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2744                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2744                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2744                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2744                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2744                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2744                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     97831152                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     97831152                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     97831152                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     97831152                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     97831152                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     97831152                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 35652.752187                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 35652.752187                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 35652.752187                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 35652.752187                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 35652.752187                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 35652.752187                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               249                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            94525                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          249.786802                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            8394819                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            94525                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            88.810569                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   249.786802                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.975730                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.975730                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         17251712                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        17251712                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      7554045                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7554045                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       763460                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        763460                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          190                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          190                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        12127                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12127                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         5343                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         5343                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      8317505                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         8317505                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      8317695                       # number of overall hits
system.cpu7.dcache.overall_hits::total        8317695                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       158111                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       158111                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        38360                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        38360                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          255                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          255                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         4250                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4250                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         5816                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5816                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       196471                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        196471                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       196726                       # number of overall misses
system.cpu7.dcache.overall_misses::total       196726                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   7250146517                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   7250146517                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   1782498207                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1782498207                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data     39199711                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     39199711                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    163478985                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    163478985                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data       604000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       604000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   9032644724                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9032644724                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   9032644724                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9032644724                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      7712156                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7712156                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       801820                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       801820                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          445                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          445                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        16377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        11159                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        11159                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      8513976                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      8513976                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      8514421                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      8514421                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.020502                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020502                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.047841                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047841                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.573034                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.573034                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.259510                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.259510                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.521194                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.521194                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.023076                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023076                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.023105                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023105                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 45854.788832                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 45854.788832                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 46467.627920                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 46467.627920                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data  9223.461412                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  9223.461412                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 28108.491231                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 28108.491231                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 45974.442661                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 45974.442661                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 45914.849710                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45914.849710                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4550                       # number of writebacks
system.cpu7.dcache.writebacks::total             4550                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::system.cpu7.data            1                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          184                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          184                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::system.cpu7.data            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::system.cpu7.data            1                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       158110                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       158110                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        38360                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        38360                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          255                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          255                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         4066                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         4066                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         5772                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         5772                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       196470                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       196470                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       196725                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       196725                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   6923913607                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6923913607                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   1705545789                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1705545789                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      3318502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      3318502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     27952786                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     27952786                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    152005015                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    152005015                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data       520000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       520000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   8629459396                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8629459396                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   8632777898                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8632777898                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       568486                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       568486                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1419500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      1419500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1987986                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1987986                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.020501                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.020501                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.047841                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.047841                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.573034                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.573034                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.248275                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.248275                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.517251                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.517251                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.023076                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.023076                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.023105                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.023105                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 43791.750092                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 43791.750092                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 44461.569056                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 44461.569056                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 13013.733333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 13013.733333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  6874.762912                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6874.762912                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 26334.895184                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 26334.895184                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 43922.529628                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 43922.529628                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 43882.464852                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 43882.464852                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              7406                       # Number of times sendTimingReq failed
sim_ticks.host 50395153000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1023648796.800000
system.mem_ctrls.total_actEnergy                       1196605267.200001
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -690556728.000000
system.mem_ctrls.total_preEnergy                       807233712.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5512022131.200000
system.mem_ctrls.total_readEnergy                       6583481049.600001
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -737386675.200000
system.mem_ctrls.total_writeEnergy                       774337812.480000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1485480633507.842285
system.mem_ctrls.total_refreshEnergy                       1541044823777.280762
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -440285400504.000061
system.mem_ctrls.total_actBackEnergy                       457713932543.999939
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4787416450704.000000
system.mem_ctrls.total_preBackEnergy                       4965647205888.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.050395
system.cpu.totalNumCycles                       798356743.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       8001674.516086
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       174244431.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       401.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       41446241.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       60904804.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6357381.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       221585683.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       231148147.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       120420987.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       337.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       530275.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       174244431.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       401.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       230924770.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       230924754.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       19345.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       60765249.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6225453.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       67952295.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       737675.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1285690.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       318650.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4693291
system.mem_ctrls.total_reads                       268934.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11140.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       285974.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1875357.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       74128.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       267578.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
