ARM S+po+dmb.st
"PodWW Rfe DMB.STdRW Wse"
Cycle=Rfe DMB.STdRW Wse PodWW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=PodWW Rfe DMB.STdRW Wse
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#2    | LDR R0,[%y1] ;
 STR R0,[%x0] | DMB ST       ;
 MOV R1,#1    | MOV R1,#1    ;
 STR R1,[%y0] | STR R1,[%x1] ;
exists
(x=2 /\ 1:R0=1)
