#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0062] After the read operation for the last word line and the program operation for copyback are completed, an operation for treating the first memory cell block on which the read operation has been performed as an invalid block is executed at step S295.
1-1	0-1	[	_	_	
1-2	1-5	0062	_	_	
1-3	5-6	]	_	_	
1-4	7-12	After	_	_	
1-5	13-16	the	_	_	
1-6	17-21	read	_	_	
1-7	22-31	operation	_	_	
1-8	32-35	for	_	_	
1-9	36-39	the	_	_	
1-10	40-44	last	_	_	
1-11	45-49	word	_	_	
1-12	50-54	line	_	_	
1-13	55-58	and	_	_	
1-14	59-62	the	_	_	
1-15	63-70	program	_	_	
1-16	71-80	operation	_	_	
1-17	81-84	for	_	_	
1-18	85-93	copyback	_	_	
1-19	94-97	are	_	_	
1-20	98-107	completed	_	_	
1-21	107-108	,	_	_	
1-22	109-111	an	_	_	
1-23	112-121	operation	_	_	
1-24	122-125	for	_	_	
1-25	126-134	treating	_	_	
1-26	135-138	the	_	_	
1-27	139-144	first	_	_	
1-28	145-151	memory	_	_	
1-29	152-156	cell	_	_	
1-30	157-162	block	_	_	
1-31	163-165	on	_	_	
1-32	166-171	which	_	_	
1-33	172-175	the	_	_	
1-34	176-180	read	_	_	
1-35	181-190	operation	_	_	
1-36	191-194	has	_	_	
1-37	195-199	been	_	_	
1-38	200-209	performed	_	_	
1-39	210-212	as	_	_	
1-40	213-215	an	_	_	
1-41	216-223	invalid	_	_	
1-42	224-229	block	_	_	
1-43	230-232	is	_	_	
1-44	233-241	executed	_	_	
1-45	242-244	at	_	_	
1-46	245-249	step	_	_	
1-47	250-254	S295	_	_	
1-48	254-255	.	_	_	

#Text=The invalid block processing operation (S295) is optional and may be selectively performed according to the design in the case where it is determined that reliability is compromised, such that the number of error bits abruptly rises.
#Text=[0063] The control unit 160 controls an operation for storing the address of the first memory cell block.
2-1	256-259	The	_	_	
2-2	260-267	invalid	_	_	
2-3	268-273	block	_	_	
2-4	274-284	processing	_	_	
2-5	285-294	operation	_	_	
2-6	295-296	(	_	_	
2-7	296-300	S295	_	_	
2-8	300-301	)	_	_	
2-9	302-304	is	_	_	
2-10	305-313	optional	_	_	
2-11	314-317	and	_	_	
2-12	318-321	may	_	_	
2-13	322-324	be	_	_	
2-14	325-336	selectively	_	_	
2-15	337-346	performed	_	_	
2-16	347-356	according	_	_	
2-17	357-359	to	_	_	
2-18	360-363	the	_	_	
2-19	364-370	design	_	_	
2-20	371-373	in	_	_	
2-21	374-377	the	_	_	
2-22	378-382	case	_	_	
2-23	383-388	where	_	_	
2-24	389-391	it	_	_	
2-25	392-394	is	_	_	
2-26	395-405	determined	_	_	
2-27	406-410	that	_	_	
2-28	411-422	reliability	_	_	
2-29	423-425	is	_	_	
2-30	426-437	compromised	_	_	
2-31	437-438	,	_	_	
2-32	439-443	such	_	_	
2-33	444-448	that	_	_	
2-34	449-452	the	_	_	
2-35	453-459	number	_	_	
2-36	460-462	of	_	_	
2-37	463-468	error	_	_	
2-38	469-473	bits	_	_	
2-39	474-482	abruptly	_	_	
2-40	483-488	rises	_	_	
2-41	488-489	.	_	_	
2-42	490-491	[	_	_	
2-43	491-495	0063	_	_	
2-44	495-496	]	_	_	
2-45	497-500	The	_	_	
2-46	501-508	control	_	_	
2-47	509-513	unit	_	_	
2-48	514-517	160	_	_	
2-49	518-526	controls	_	_	
2-50	527-529	an	_	_	
2-51	530-539	operation	_	_	
2-52	540-543	for	_	_	
2-53	544-551	storing	_	_	
2-54	552-555	the	_	_	
2-55	556-563	address	_	_	
2-56	564-566	of	_	_	
2-57	567-570	the	_	_	
2-58	571-576	first	_	_	
2-59	577-583	memory	_	_	
2-60	584-588	cell	_	_	
2-61	589-594	block	_	_	
2-62	594-595	.	_	_	

#Text=For example, when the invalid block processing unit 162 generates a signal for an invalid block processing for the first memory cell block, the control unit 160 stores an address of the first memory cell block in a nonvolatile memory device, such as a CAM cell.
3-1	596-599	For	_	_	
3-2	600-607	example	_	_	
3-3	607-608	,	_	_	
3-4	609-613	when	_	_	
3-5	614-617	the	_	_	
3-6	618-625	invalid	_	_	
3-7	626-631	block	_	_	
3-8	632-642	processing	_	_	
3-9	643-647	unit	_	_	
3-10	648-651	162	_	_	
3-11	652-661	generates	_	_	
3-12	662-663	a	_	_	
3-13	664-670	signal	_	_	
3-14	671-674	for	_	_	
3-15	675-677	an	_	_	
3-16	678-685	invalid	_	_	
3-17	686-691	block	_	_	
3-18	692-702	processing	_	_	
3-19	703-706	for	_	_	
3-20	707-710	the	_	_	
3-21	711-716	first	_	_	
3-22	717-723	memory	_	_	
3-23	724-728	cell	_	_	
3-24	729-734	block	_	_	
3-25	734-735	,	_	_	
3-26	736-739	the	_	_	
3-27	740-747	control	_	_	
3-28	748-752	unit	_	_	
3-29	753-756	160	_	_	
3-30	757-763	stores	_	_	
3-31	764-766	an	_	_	
3-32	767-774	address	_	_	
3-33	775-777	of	_	_	
3-34	778-781	the	_	_	
3-35	782-787	first	_	_	
3-36	788-794	memory	_	_	
3-37	795-799	cell	_	_	
3-38	800-805	block	_	_	
3-39	806-808	in	_	_	
3-40	809-810	a	_	_	
3-41	811-822	nonvolatile	_	_	
3-42	823-829	memory	_	_	
3-43	830-836	device	_	_	
3-44	836-837	,	_	_	
3-45	838-842	such	_	_	
3-46	843-845	as	_	_	
3-47	846-847	a	_	_	
3-48	848-851	CAM	_	_	
3-49	852-856	cell	_	_	
3-50	856-857	.	_	_	

#Text=In another example, the control unit 160 may control the high voltage generation unit 150, the X decoder 140, and the page buffer unit 120 so that the address of the first memory cell block is stored in a memory cell block (e.g., the last memory cell block) for storing status information, from among the memory cell blocks 115 of the memory cell array 110.
4-1	858-860	In	_	_	
4-2	861-868	another	_	_	
4-3	869-876	example	_	_	
4-4	876-877	,	_	_	
4-5	878-881	the	_	_	
4-6	882-889	control	_	_	
4-7	890-894	unit	_	_	
4-8	895-898	160	_	_	
4-9	899-902	may	_	_	
4-10	903-910	control	_	_	
4-11	911-914	the	_	_	
4-12	915-919	high	_	_	
4-13	920-927	voltage	_	_	
4-14	928-938	generation	_	_	
4-15	939-943	unit	_	_	
4-16	944-947	150	_	_	
4-17	947-948	,	_	_	
4-18	949-952	the	_	_	
4-19	953-954	X	_	_	
4-20	955-962	decoder	_	_	
4-21	963-966	140	_	_	
4-22	966-967	,	_	_	
4-23	968-971	and	_	_	
4-24	972-975	the	_	_	
4-25	976-980	page	_	_	
4-26	981-987	buffer	_	_	
4-27	988-992	unit	_	_	
4-28	993-996	120	_	_	
4-29	997-999	so	_	_	
4-30	1000-1004	that	_	_	
4-31	1005-1008	the	_	_	
4-32	1009-1016	address	_	_	
4-33	1017-1019	of	_	_	
4-34	1020-1023	the	_	_	
4-35	1024-1029	first	_	_	
4-36	1030-1036	memory	_	_	
4-37	1037-1041	cell	_	_	
4-38	1042-1047	block	_	_	
4-39	1048-1050	is	_	_	
4-40	1051-1057	stored	_	_	
4-41	1058-1060	in	_	_	
4-42	1061-1062	a	_	_	
4-43	1063-1069	memory	_	_	
4-44	1070-1074	cell	_	_	
4-45	1075-1080	block	_	_	
4-46	1081-1082	(	_	_	
4-47	1082-1085	e.g	_	_	
4-48	1085-1086	.	_	_	
4-49	1086-1087	,	_	_	
4-50	1088-1091	the	_	_	
4-51	1092-1096	last	_	_	
4-52	1097-1103	memory	_	_	
4-53	1104-1108	cell	_	_	
4-54	1109-1114	block	_	_	
4-55	1114-1115	)	_	_	
4-56	1116-1119	for	_	_	
4-57	1120-1127	storing	_	_	
4-58	1128-1134	status	_	_	
4-59	1135-1146	information	_	_	
4-60	1146-1147	,	_	_	
4-61	1148-1152	from	_	_	
4-62	1153-1158	among	_	_	
4-63	1159-1162	the	_	_	
4-64	1163-1169	memory	_	_	
4-65	1170-1174	cell	_	_	
4-66	1175-1181	blocks	_	_	
4-67	1182-1185	115	_	_	
4-68	1186-1188	of	_	_	
4-69	1189-1192	the	_	_	
4-70	1193-1199	memory	_	_	
4-71	1200-1204	cell	_	_	
4-72	1205-1210	array	_	_	
4-73	1211-1214	110	_	_	
4-74	1214-1215	.	_	_	

#Text=The corresponding memory cell block is not used for subsequent data storage purposes because of the block address stored in the nonvolatile memory device as described above.
#Text=[0064] In the above, the reason why, even when the number of error bits occurred is smaller than the maximum number of error bits that can be corrected, the data stored in the corresponding memory cell block is stored in another memory cell block through a copyback operation and the corresponding memory cell block is then set as an invalid block is described below.
5-1	1216-1219	The	_	_	
5-2	1220-1233	corresponding	_	_	
5-3	1234-1240	memory	_	_	
5-4	1241-1245	cell	_	_	
5-5	1246-1251	block	_	_	
5-6	1252-1254	is	_	_	
5-7	1255-1258	not	_	_	
5-8	1259-1263	used	_	_	
5-9	1264-1267	for	_	_	
5-10	1268-1278	subsequent	_	_	
5-11	1279-1283	data	_	_	
5-12	1284-1291	storage	_	_	
5-13	1292-1300	purposes	_	_	
5-14	1301-1308	because	_	_	
5-15	1309-1311	of	_	_	
5-16	1312-1315	the	_	_	
5-17	1316-1321	block	_	_	
5-18	1322-1329	address	_	_	
5-19	1330-1336	stored	_	_	
5-20	1337-1339	in	_	_	
5-21	1340-1343	the	_	_	
5-22	1344-1355	nonvolatile	_	_	
5-23	1356-1362	memory	_	_	
5-24	1363-1369	device	_	_	
5-25	1370-1372	as	_	_	
5-26	1373-1382	described	_	_	
5-27	1383-1388	above	_	_	
5-28	1388-1389	.	_	_	
5-29	1390-1391	[	_	_	
5-30	1391-1395	0064	_	_	
5-31	1395-1396	]	_	_	
5-32	1397-1399	In	_	_	
5-33	1400-1403	the	_	_	
5-34	1404-1409	above	_	_	
5-35	1409-1410	,	_	_	
5-36	1411-1414	the	_	_	
5-37	1415-1421	reason	_	_	
5-38	1422-1425	why	_	_	
5-39	1425-1426	,	_	_	
5-40	1427-1431	even	_	_	
5-41	1432-1436	when	_	_	
5-42	1437-1440	the	_	_	
5-43	1441-1447	number	_	_	
5-44	1448-1450	of	_	_	
5-45	1451-1456	error	_	_	
5-46	1457-1461	bits	_	_	
5-47	1462-1470	occurred	_	_	
5-48	1471-1473	is	_	_	
5-49	1474-1481	smaller	_	_	
5-50	1482-1486	than	_	_	
5-51	1487-1490	the	_	_	
5-52	1491-1498	maximum	_	_	
5-53	1499-1505	number	_	_	
5-54	1506-1508	of	_	_	
5-55	1509-1514	error	_	_	
5-56	1515-1519	bits	_	_	
5-57	1520-1524	that	_	_	
5-58	1525-1528	can	_	_	
5-59	1529-1531	be	_	_	
5-60	1532-1541	corrected	_	_	
5-61	1541-1542	,	_	_	
5-62	1543-1546	the	_	_	
5-63	1547-1551	data	_	_	
5-64	1552-1558	stored	_	_	
5-65	1559-1561	in	_	_	
5-66	1562-1565	the	_	_	
5-67	1566-1579	corresponding	_	_	
5-68	1580-1586	memory	_	_	
5-69	1587-1591	cell	_	_	
5-70	1592-1597	block	_	_	
5-71	1598-1600	is	_	_	
5-72	1601-1607	stored	_	_	
5-73	1608-1610	in	_	_	
5-74	1611-1618	another	_	_	
5-75	1619-1625	memory	_	_	
5-76	1626-1630	cell	_	_	
5-77	1631-1636	block	_	_	
5-78	1637-1644	through	_	_	
5-79	1645-1646	a	_	_	
5-80	1647-1655	copyback	_	_	
5-81	1656-1665	operation	_	_	
5-82	1666-1669	and	_	_	
5-83	1670-1673	the	_	_	
5-84	1674-1687	corresponding	_	_	
5-85	1688-1694	memory	_	_	
5-86	1695-1699	cell	_	_	
5-87	1700-1705	block	_	_	
5-88	1706-1708	is	_	_	
5-89	1709-1713	then	_	_	
5-90	1714-1717	set	_	_	
5-91	1718-1720	as	_	_	
5-92	1721-1723	an	_	_	
5-93	1724-1731	invalid	_	_	
5-94	1732-1737	block	_	_	
5-95	1738-1740	is	_	_	
5-96	1741-1750	described	_	_	
5-97	1751-1756	below	_	_	
5-98	1756-1757	.	_	_	

#Text=If the number of error bits occurred is smaller than the number of error bits that can be corrected, a normal read operation is possible through an ECC processing.
6-1	1758-1760	If	_	_	
6-2	1761-1764	the	_	_	
6-3	1765-1771	number	_	_	
6-4	1772-1774	of	_	_	
6-5	1775-1780	error	_	_	
6-6	1781-1785	bits	_	_	
6-7	1786-1794	occurred	_	_	
6-8	1795-1797	is	_	_	
6-9	1798-1805	smaller	_	_	
6-10	1806-1810	than	_	_	
6-11	1811-1814	the	_	_	
6-12	1815-1821	number	_	_	
6-13	1822-1824	of	_	_	
6-14	1825-1830	error	_	_	
6-15	1831-1835	bits	_	_	
6-16	1836-1840	that	_	_	
6-17	1841-1844	can	_	_	
6-18	1845-1847	be	_	_	
6-19	1848-1857	corrected	_	_	
6-20	1857-1858	,	_	_	
6-21	1859-1860	a	_	_	
6-22	1861-1867	normal	_	_	
6-23	1868-1872	read	_	_	
6-24	1873-1882	operation	_	_	
6-25	1883-1885	is	_	_	
6-26	1886-1894	possible	_	_	
6-27	1895-1902	through	_	_	
6-28	1903-1905	an	_	_	
6-29	1906-1909	ECC	_	_	
6-30	1910-1920	processing	_	_	
6-31	1920-1921	.	_	_	

#Text=However, if the number of error bits occurred is almost the same as the maximum number of error bits that can be corrected and error bits are additionally generated because of a reduction in the data retention characteristic resulting from the leakage current, it makes it impossible to correct the error bits through an ECC processing.
7-1	1922-1929	However	*[1]	8-4[2_1]	
7-2	1929-1930	,	*[1]	_	
7-3	1931-1933	if	*[1]	_	
7-4	1934-1937	the	*[1]	_	
7-5	1938-1944	number	*[1]	_	
7-6	1945-1947	of	*[1]	_	
7-7	1948-1953	error	*[1]	_	
7-8	1954-1958	bits	*[1]	_	
7-9	1959-1967	occurred	*[1]	_	
7-10	1968-1970	is	*[1]	_	
7-11	1971-1977	almost	*[1]	_	
7-12	1978-1981	the	*[1]	_	
7-13	1982-1986	same	*[1]	_	
7-14	1987-1989	as	*[1]	_	
7-15	1990-1993	the	*[1]	_	
7-16	1994-2001	maximum	*[1]	_	
7-17	2002-2008	number	*[1]	_	
7-18	2009-2011	of	*[1]	_	
7-19	2012-2017	error	*[1]	_	
7-20	2018-2022	bits	*[1]	_	
7-21	2023-2027	that	*[1]	_	
7-22	2028-2031	can	*[1]	_	
7-23	2032-2034	be	*[1]	_	
7-24	2035-2044	corrected	*[1]	_	
7-25	2045-2048	and	*[1]	_	
7-26	2049-2054	error	*[1]	_	
7-27	2055-2059	bits	*[1]	_	
7-28	2060-2063	are	*[1]	_	
7-29	2064-2076	additionally	*[1]	_	
7-30	2077-2086	generated	*[1]	_	
7-31	2087-2094	because	*[1]	_	
7-32	2095-2097	of	*[1]	_	
7-33	2098-2099	a	*[1]	_	
7-34	2100-2109	reduction	*[1]	_	
7-35	2110-2112	in	*[1]	_	
7-36	2113-2116	the	*[1]	_	
7-37	2117-2121	data	*[1]	_	
7-38	2122-2131	retention	*[1]	_	
7-39	2132-2146	characteristic	*[1]	_	
7-40	2147-2156	resulting	*[1]	_	
7-41	2157-2161	from	*[1]	_	
7-42	2162-2165	the	*[1]	_	
7-43	2166-2173	leakage	*[1]	_	
7-44	2174-2181	current	*[1]	_	
7-45	2181-2182	,	*[1]	_	
7-46	2183-2185	it	*[1]	_	
7-47	2186-2191	makes	*[1]	_	
7-48	2192-2194	it	*[1]	_	
7-49	2195-2205	impossible	*[1]	_	
7-50	2206-2208	to	*[1]	_	
7-51	2209-2216	correct	*[1]	_	
7-52	2217-2220	the	*[1]	_	
7-53	2221-2226	error	*[1]	_	
7-54	2227-2231	bits	*[1]	_	
7-55	2232-2239	through	*[1]	_	
7-56	2240-2242	an	*[1]	_	
7-57	2243-2246	ECC	*[1]	_	
7-58	2247-2257	processing	*[1]	_	
7-59	2257-2258	.	*[1]	_	

#Text=Accordingly, before this problem occurs, when it is possible to correct the error bits through the ECC processing, data is moved to a memory cell block having a more stabilized characteristic, and an invalid block processing for a corresponding memory cell block is performed.
8-1	2259-2270	Accordingly	_	_	
8-2	2270-2271	,	_	_	
8-3	2272-2278	before	_	_	
8-4	2279-2283	this	*[2]	_	
8-5	2284-2291	problem	*[2]	_	
8-6	2292-2298	occurs	_	_	
8-7	2298-2299	,	_	_	
8-8	2300-2304	when	_	_	
8-9	2305-2307	it	_	_	
8-10	2308-2310	is	_	_	
8-11	2311-2319	possible	_	_	
8-12	2320-2322	to	_	_	
8-13	2323-2330	correct	_	_	
8-14	2331-2334	the	_	_	
8-15	2335-2340	error	_	_	
8-16	2341-2345	bits	_	_	
8-17	2346-2353	through	_	_	
8-18	2354-2357	the	_	_	
8-19	2358-2361	ECC	_	_	
8-20	2362-2372	processing	_	_	
8-21	2372-2373	,	_	_	
8-22	2374-2378	data	_	_	
8-23	2379-2381	is	_	_	
8-24	2382-2387	moved	_	_	
8-25	2388-2390	to	_	_	
8-26	2391-2392	a	_	_	
8-27	2393-2399	memory	_	_	
8-28	2400-2404	cell	_	_	
8-29	2405-2410	block	_	_	
8-30	2411-2417	having	_	_	
8-31	2418-2419	a	_	_	
8-32	2420-2424	more	_	_	
8-33	2425-2435	stabilized	_	_	
8-34	2436-2450	characteristic	_	_	
8-35	2450-2451	,	_	_	
8-36	2452-2455	and	_	_	
8-37	2456-2458	an	_	_	
8-38	2459-2466	invalid	_	_	
8-39	2467-2472	block	_	_	
8-40	2473-2483	processing	_	_	
8-41	2484-2487	for	_	_	
8-42	2488-2489	a	_	_	
8-43	2490-2503	corresponding	_	_	
8-44	2504-2510	memory	_	_	
8-45	2511-2515	cell	_	_	
8-46	2516-2521	block	_	_	
8-47	2522-2524	is	_	_	
8-48	2525-2534	performed	_	_	
8-49	2534-2535	.	_	_	

#Text=Reliability characteristics obtained through this operation are described below.
#Text=[0065] FIG. 3 is a graph showing a chip fail rate and a raw bit error rate (BER) of blocks according to embodiments 1 and 2 of this disclosure and blocks according to comparison examples 1 and 2.
9-1	2536-2547	Reliability	_	_	
9-2	2548-2563	characteristics	_	_	
9-3	2564-2572	obtained	_	_	
9-4	2573-2580	through	_	_	
9-5	2581-2585	this	_	_	
9-6	2586-2595	operation	_	_	
9-7	2596-2599	are	_	_	
9-8	2600-2609	described	_	_	
9-9	2610-2615	below	_	_	
9-10	2615-2616	.	_	_	
9-11	2617-2618	[	_	_	
9-12	2618-2622	0065	_	_	
9-13	2622-2623	]	_	_	
9-14	2624-2627	FIG	_	_	
9-15	2627-2628	.	_	_	
9-16	2629-2630	3	_	_	
9-17	2631-2633	is	_	_	
9-18	2634-2635	a	_	_	
9-19	2636-2641	graph	_	_	
9-20	2642-2649	showing	_	_	
9-21	2650-2651	a	_	_	
9-22	2652-2656	chip	_	_	
9-23	2657-2661	fail	_	_	
9-24	2662-2666	rate	_	_	
9-25	2667-2670	and	_	_	
9-26	2671-2672	a	_	_	
9-27	2673-2676	raw	_	_	
9-28	2677-2680	bit	_	_	
9-29	2681-2686	error	_	_	
9-30	2687-2691	rate	_	_	
9-31	2692-2693	(	_	_	
9-32	2693-2696	BER	_	_	
9-33	2696-2697	)	_	_	
9-34	2698-2700	of	_	_	
9-35	2701-2707	blocks	_	_	
9-36	2708-2717	according	_	_	
9-37	2718-2720	to	_	_	
9-38	2721-2732	embodiments	_	_	
9-39	2733-2734	1	_	_	
9-40	2735-2738	and	_	_	
9-41	2739-2740	2	_	_	
9-42	2741-2743	of	_	_	
9-43	2744-2748	this	_	_	
9-44	2749-2759	disclosure	_	_	
9-45	2760-2763	and	_	_	
9-46	2764-2770	blocks	_	_	
9-47	2771-2780	according	_	_	
9-48	2781-2783	to	_	_	
9-49	2784-2794	comparison	_	_	
9-50	2795-2803	examples	_	_	
9-51	2804-2805	1	_	_	
9-52	2806-2809	and	_	_	
9-53	2810-2811	2	_	_	
9-54	2811-2812	.	_	_	

#Text=Here, the raw BER refers to the BER that is actually generated when the ECC method is not performed.
#Text=[0066] Referring to FIG. 3, in the embodiment 1 of this disclosure, error correction is performed using an ECC method, and, if 4 error bits are included in the unit data 512 bytes, data stored in a corresponding block is programmed into another block according to the method of operating the nonvolatile memory device in accordance with this disclosure, and the corresponding block is treated as being invalid.
10-1	2813-2817	Here	_	_	
10-2	2817-2818	,	_	_	
10-3	2819-2822	the	_	_	
10-4	2823-2826	raw	_	_	
10-5	2827-2830	BER	_	_	
10-6	2831-2837	refers	_	_	
10-7	2838-2840	to	_	_	
10-8	2841-2844	the	_	_	
10-9	2845-2848	BER	_	_	
10-10	2849-2853	that	_	_	
10-11	2854-2856	is	_	_	
10-12	2857-2865	actually	_	_	
10-13	2866-2875	generated	_	_	
10-14	2876-2880	when	_	_	
10-15	2881-2884	the	_	_	
10-16	2885-2888	ECC	_	_	
10-17	2889-2895	method	_	_	
10-18	2896-2898	is	_	_	
10-19	2899-2902	not	_	_	
10-20	2903-2912	performed	_	_	
10-21	2912-2913	.	_	_	
10-22	2914-2915	[	_	_	
10-23	2915-2919	0066	_	_	
10-24	2919-2920	]	_	_	
10-25	2921-2930	Referring	_	_	
10-26	2931-2933	to	_	_	
10-27	2934-2937	FIG	_	_	
10-28	2937-2938	.	_	_	
10-29	2939-2940	3	_	_	
10-30	2940-2941	,	_	_	
10-31	2942-2944	in	_	_	
10-32	2945-2948	the	_	_	
10-33	2949-2959	embodiment	_	_	
10-34	2960-2961	1	_	_	
10-35	2962-2964	of	_	_	
10-36	2965-2969	this	_	_	
10-37	2970-2980	disclosure	_	_	
10-38	2980-2981	,	_	_	
10-39	2982-2987	error	_	_	
10-40	2988-2998	correction	_	_	
10-41	2999-3001	is	_	_	
10-42	3002-3011	performed	_	_	
10-43	3012-3017	using	_	_	
10-44	3018-3020	an	_	_	
10-45	3021-3024	ECC	_	_	
10-46	3025-3031	method	_	_	
10-47	3031-3032	,	_	_	
10-48	3033-3036	and	_	_	
10-49	3036-3037	,	_	_	
10-50	3038-3040	if	_	_	
10-51	3041-3042	4	_	_	
10-52	3043-3048	error	_	_	
10-53	3049-3053	bits	_	_	
10-54	3054-3057	are	_	_	
10-55	3058-3066	included	_	_	
10-56	3067-3069	in	_	_	
10-57	3070-3073	the	_	_	
10-58	3074-3078	unit	_	_	
10-59	3079-3083	data	_	_	
10-60	3084-3087	512	_	_	
10-61	3088-3093	bytes	_	_	
10-62	3093-3094	,	_	_	
10-63	3095-3099	data	_	_	
10-64	3100-3106	stored	_	_	
10-65	3107-3109	in	_	_	
10-66	3110-3111	a	_	_	
10-67	3112-3125	corresponding	_	_	
10-68	3126-3131	block	_	_	
10-69	3132-3134	is	_	_	
10-70	3135-3145	programmed	_	_	
10-71	3146-3150	into	_	_	
10-72	3151-3158	another	_	_	
10-73	3159-3164	block	_	_	
10-74	3165-3174	according	_	_	
10-75	3175-3177	to	_	_	
10-76	3178-3181	the	_	_	
10-77	3182-3188	method	_	_	
10-78	3189-3191	of	_	_	
10-79	3192-3201	operating	_	_	
10-80	3202-3205	the	_	_	
10-81	3206-3217	nonvolatile	_	_	
10-82	3218-3224	memory	_	_	
10-83	3225-3231	device	_	_	
10-84	3232-3234	in	_	_	
10-85	3235-3245	accordance	_	_	
10-86	3246-3250	with	_	_	
10-87	3251-3255	this	_	_	
10-88	3256-3266	disclosure	_	_	
10-89	3266-3267	,	_	_	
10-90	3268-3271	and	_	_	
10-91	3272-3275	the	_	_	
10-92	3276-3289	corresponding	_	_	
10-93	3290-3295	block	_	_	
10-94	3296-3298	is	_	_	
10-95	3299-3306	treated	_	_	
10-96	3307-3309	as	_	_	
10-97	3310-3315	being	_	_	
10-98	3316-3323	invalid	_	_	
10-99	3323-3324	.	_	_	

#Text=Furthermore, in the embodiment 2 of this disclosure, error correction is performed through an ECC method, and, if 8 error bits are included in the unit data 512 bytes, data stored in a corresponding block is programmed into another block according to the method of operating the nonvolatile memory device in accordance with this disclosure, and the corresponding block is treated as being invalid.
11-1	3325-3336	Furthermore	_	_	
11-2	3336-3337	,	_	_	
11-3	3338-3340	in	_	_	
11-4	3341-3344	the	_	_	
11-5	3345-3355	embodiment	_	_	
11-6	3356-3357	2	_	_	
11-7	3358-3360	of	_	_	
11-8	3361-3365	this	_	_	
11-9	3366-3376	disclosure	_	_	
11-10	3376-3377	,	_	_	
11-11	3378-3383	error	_	_	
11-12	3384-3394	correction	_	_	
11-13	3395-3397	is	_	_	
11-14	3398-3407	performed	_	_	
11-15	3408-3415	through	_	_	
11-16	3416-3418	an	_	_	
11-17	3419-3422	ECC	_	_	
11-18	3423-3429	method	_	_	
11-19	3429-3430	,	_	_	
11-20	3431-3434	and	_	_	
11-21	3434-3435	,	_	_	
11-22	3436-3438	if	_	_	
11-23	3439-3440	8	_	_	
11-24	3441-3446	error	_	_	
11-25	3447-3451	bits	_	_	
11-26	3452-3455	are	_	_	
11-27	3456-3464	included	_	_	
11-28	3465-3467	in	_	_	
11-29	3468-3471	the	_	_	
11-30	3472-3476	unit	_	_	
11-31	3477-3481	data	_	_	
11-32	3482-3485	512	_	_	
11-33	3486-3491	bytes	_	_	
11-34	3491-3492	,	_	_	
11-35	3493-3497	data	_	_	
11-36	3498-3504	stored	_	_	
11-37	3505-3507	in	_	_	
11-38	3508-3509	a	_	_	
11-39	3510-3523	corresponding	_	_	
11-40	3524-3529	block	_	_	
11-41	3530-3532	is	_	_	
11-42	3533-3543	programmed	_	_	
11-43	3544-3548	into	_	_	
11-44	3549-3556	another	_	_	
11-45	3557-3562	block	_	_	
11-46	3563-3572	according	_	_	
11-47	3573-3575	to	_	_	
11-48	3576-3579	the	_	_	
11-49	3580-3586	method	_	_	
11-50	3587-3589	of	_	_	
11-51	3590-3599	operating	_	_	
11-52	3600-3603	the	_	_	
11-53	3604-3615	nonvolatile	_	_	
11-54	3616-3622	memory	_	_	
11-55	3623-3629	device	_	_	
11-56	3630-3632	in	_	_	
11-57	3633-3643	accordance	_	_	
11-58	3644-3648	with	_	_	
11-59	3649-3653	this	_	_	
11-60	3654-3664	disclosure	_	_	
11-61	3664-3665	,	_	_	
11-62	3666-3669	and	_	_	
11-63	3670-3673	the	_	_	
11-64	3674-3687	corresponding	_	_	
11-65	3688-3693	block	_	_	
11-66	3694-3696	is	_	_	
11-67	3697-3704	treated	_	_	
11-68	3705-3707	as	_	_	
11-69	3708-3713	being	_	_	
11-70	3714-3721	invalid	_	_	
11-71	3721-3722	.	_	_	

#Text=Furthermore, in the comparison example 1 of this disclosure, error correction is performed through an ECC method, but a corresponding block is not treated as being invalid.
12-1	3723-3734	Furthermore	_	_	
12-2	3734-3735	,	_	_	
12-3	3736-3738	in	_	_	
12-4	3739-3742	the	_	_	
12-5	3743-3753	comparison	_	_	
12-6	3754-3761	example	_	_	
12-7	3762-3763	1	_	_	
12-8	3764-3766	of	_	_	
12-9	3767-3771	this	_	_	
12-10	3772-3782	disclosure	_	_	
12-11	3782-3783	,	_	_	
12-12	3784-3789	error	_	_	
12-13	3790-3800	correction	_	_	
12-14	3801-3803	is	_	_	
12-15	3804-3813	performed	_	_	
12-16	3814-3821	through	_	_	
12-17	3822-3824	an	_	_	
12-18	3825-3828	ECC	_	_	
12-19	3829-3835	method	_	_	
12-20	3835-3836	,	_	_	
12-21	3837-3840	but	_	_	
12-22	3841-3842	a	_	_	
12-23	3843-3856	corresponding	_	_	
12-24	3857-3862	block	_	_	
12-25	3863-3865	is	_	_	
12-26	3866-3869	not	_	_	
12-27	3870-3877	treated	_	_	
12-28	3878-3880	as	_	_	
12-29	3881-3886	being	_	_	
12-30	3887-3894	invalid	_	_	
12-31	3894-3895	.	_	_	

#Text=Also, in the comparison example 2 of this disclosure, error correction is performed through an ECC method, but a corresponding block is not treated as being invalid.
13-1	3896-3900	Also	_	_	
13-2	3900-3901	,	_	_	
13-3	3902-3904	in	_	_	
13-4	3905-3908	the	_	_	
13-5	3909-3919	comparison	_	_	
13-6	3920-3927	example	_	_	
13-7	3928-3929	2	_	_	
13-8	3930-3932	of	_	_	
13-9	3933-3937	this	_	_	
13-10	3938-3948	disclosure	_	_	
13-11	3948-3949	,	_	_	
13-12	3950-3955	error	_	_	
13-13	3956-3966	correction	_	_	
13-14	3967-3969	is	_	_	
13-15	3970-3979	performed	_	_	
13-16	3980-3987	through	_	_	
13-17	3988-3990	an	_	_	
13-18	3991-3994	ECC	_	_	
13-19	3995-4001	method	_	_	
13-20	4001-4002	,	_	_	
13-21	4003-4006	but	_	_	
13-22	4007-4008	a	_	_	
13-23	4009-4022	corresponding	_	_	
13-24	4023-4028	block	_	_	
13-25	4029-4031	is	_	_	
13-26	4032-4035	not	_	_	
13-27	4036-4043	treated	_	_	
13-28	4044-4046	as	_	_	
13-29	4047-4052	being	_	_	
13-30	4053-4060	invalid	_	_	
13-31	4060-4061	.	_	_	
