{
    "name": "Grande-Risco-5",
    "folder": "Grande-Risco-5",
    "sim_files": [
        "rtl/external_peripheral/SPI-Master/tb/tb_spi_master.v",
        "rtl/external_peripheral/DRAM_Controller/tb/async_fifo_tb.sv",
        "rtl/external_peripheral/DRAM_Controller/tb/dram_controller_tb.sv",
        "rtl/external_peripheral/DRAM_Controller/tb/fifo_tb.sv",
        "rtl/external_peripheral/I2C-Master/tb/spi_slave_tb.sv",
        "rtl/external_peripheral/SPI-Slave/tb/spi_slave_tb.sv",
        "testbenchs/alu_tb.sv",
        "testbenchs/async_fifo_tb.sv",
        "testbenchs/bmu_tb.sv",
        "testbenchs/core_tb.sv",
        "testbenchs/d_cache_tb.sv",
        "testbenchs/fifo_tb.sv",
        "testbenchs/gpio_tb.sv",
        "testbenchs/i_cache_tb.sv",
        "testbenchs/immediate_generator_tb.sv",
        "testbenchs/mdu_tb.sv",
        "testbenchs/memory.sv",
        "testbenchs/mux_tb.sv",
        "testbenchs/registers_tb.sv",
        "testbenchs/soc_test.sv",
        "testbenchs/uart_rx_tb.sv",
        "testbenchs/uart_tb.sv",
        "testbenchs/uart_tx_tb.sv"
    ],
    "files": [
        "rtl/core/alu.sv",
        "rtl/core/alu_control.sv",
        "rtl/core/branch_prediction.sv",
        "rtl/core/core.sv",
        "rtl/core/csr_unit.sv",
        "rtl/core/forwarding_unit.sv",
        "rtl/core/grande_risco5_types.sv",
        "rtl/core/immediate_generator.sv",
        "rtl/core/invalid_ir_check.sv",
        "rtl/core/ir_decomp.sv",
        "rtl/core/mdu.sv",
        "rtl/core/mux.sv",
        "rtl/core/registers.sv"
    ],
    "include_dirs": [
        "rtl/core",
        "rtl/peripheral"
    ],
    "repository": "https://github.com/JN513/Grande-Risco-5.git",
    "top_module": "Core",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}