Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/Projects/Logic/phase_2/Test_isim_beh.exe -prj F:/Projects/Logic/phase_2/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Projects/Logic/phase_2/timer.v" into library work
Analyzing Verilog file "F:/Projects/Logic/phase_2/ram.v" into library work
Analyzing Verilog file "F:/Projects/Logic/phase_2/comparator.v" into library work
Analyzing Verilog file "F:/Projects/Logic/phase_2/manager.v" into library work
WARNING:HDLCompiler:370 - "F:/Projects/Logic/phase_2/manager.v" Line 24: Empty port in module declaration
Analyzing Verilog file "F:/Projects/Logic/phase_2/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "F:/Projects/Logic/phase_2/RAM.vhd" into library work
Parsing VHDL file "F:/Projects/Logic/phase_2/counter.vhd" into library work
Parsing VHDL file "F:/Projects/Logic/phase_2/compare.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/Projects/Logic/phase_2/manager.v" Line 126: Size mismatch in connection of port <period>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "F:/Projects/Logic/phase_2/manager.v" Line 131: Size mismatch in connection of port <comp1>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module ram
Compiling module timer
Compiling module comparator
Compiling module manager
Compiling module Test
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity SYNCSRAM [syncsram_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture rtl of entity compare [\compare(4)\]
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Compiled 6 Verilog Units
Built simulation executable F:/Projects/Logic/phase_2/Test_isim_beh.exe
Fuse Memory Usage: 36404 KB
Fuse CPU Usage: 546 ms
