# Description of the AXI interconnect and its components

**Source**: Page 110, Chunk 839  
**Category**: Description of the AXI interconnect and its components  
**Chunk Index**: 839

---

Figure 2. AXI interconnect
Masters: D2 AHB C-M7 SDMMC1 MDMA DMA2D LTDC
AHB AXI AHB AXI AXI AXI
ASIBs: INI 1 INI 2 INI 3 INI 4 INI 5 INI 6
default
GPV AXI switch matrix
slave
AXI
AMIBs: TARG 1 TARG 2 TARG 3 TARG 4 TARG 5 TARG 6 TARG 7
interconnect

---

**AI Reasoning**: The content describes the AXI interconnect, which is part of the memory and bus architecture specifications. It includes details about masters, ASIBs, AMIBs, and slaves, which are technical specifications of the interconnect system. Placing it under 'specifications' makes it easily discoverable for those looking for detailed architectural information.
