<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/insts/fplib.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/arm/insts/fplib.hh</h1><code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &quot;<a class="el" href="arm_2miscregs_8hh_source.html">arch/arm/miscregs.hh</a>&quot;</code><br/>

<p><a href="fplib_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html">ArmISA</a></td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23">FPRounding</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23a689bcabf5ded815e4d9fc68cdac6a5ae">FPRounding_TIEEVEN</a> =  0, 
<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23a95f550bf7258c7187786df4e71b6dde8">FPRounding_POSINF</a> =  1, 
<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23a90625b90d9549783d34ea896cb1edb82">FPRounding_NEGINF</a> =  2, 
<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23abe9986d8b46e7e94b35fd34c63c5fdae">FPRounding_ZERO</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23a60da886b9a77b5bf61278046265f7b4c">FPRounding_TIEAWAY</a> =  4, 
<a class="el" href="namespaceArmISA.html#a1d30750bfd1f4a9f3f05ee7b04c4cf23ab0a26e378304d5f480f92c188616392d">FPRounding_ODD</a> =  5
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static FPRounding&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3868bde2da2b545550e434e63ec639d">FPCRRounding</a> (FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a888bd6abac5be37569c1be05c211950a">fplibAbs</a> (T op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab73a401eddcaa9e4dc9f2f288cdc2b7a">fplibAdd</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a27a358780589526383b6db4e16b745cd">fplibCompare</a> (T op1, T op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab1db62fd53aa91385df2d302e2624e66">fplibCompareEQ</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d57df170677640bd336eb5d18eb90bb">fplibCompareGE</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af8bf41a06c3abd7396711e548bceacd4">fplibCompareGT</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T2&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc1596c73e52fbe5ef29e9bc8d8ba3c5">fplibConvert</a> (T1 op, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0060cb6f390a8bb09eac101b7cf152a3">fplibDiv</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4280642b8a01e5575a1e42f3992f248">fplibMax</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e2ac16cb240b3fb44750b434c96d3dc">fplibMaxNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a67beae0f92dc6bcb3cd1c38d26265390">fplibMin</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0603d9eb4ccf0dc512e43adb6f4649c1">fplibMinNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a174265ad6a6053a7da475ad194bd2c0f">fplibMul</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a5b0d51e8d25a3473e402f4d1ed325c">fplibMulAdd</a> (T addend, T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a18f7fa6967a9f299c8a1f6f3c7744c0a">fplibMulX</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aac4fe516ce5f34eea0b52c2699653787">fplibNeg</a> (T op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4beff8d3fe80e352c5c2c5140464a764">fplibRSqrtEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8cb7f151ff242af9be800dc20581efa0">fplibRSqrtStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acdf022cf0182b670183c7e784ee9ab4d">fplibRecipEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a723e6dd081ffeae26d68f3a337e6b613">fplibRecipStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b97f022fbe4068ed0ac1aee8bbabc03">fplibRecpX</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbff4129231b5fde47b44645b9aa9cc7">fplibRoundInt</a> (T op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8646271a6c71610d417bf3e00f5dfdad">fplibSqrt</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae2fc2a943d32c1fa631731b827322e1">fplibSub</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T2&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aee22b90d54d8f518c006d4f23057465d">fplibFPToFixed</a> (T1 op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4003e2ce5ab8d3923852099c02f0b0aa">fplibFixedToFP</a> (uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a88f7062127be5875d97894bec7466af9">fplibAbs</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a04937664ed06f6928dd084ea9dda23f5">fplibAbs</a> (uint64_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a953ee43de9711746b8bf39b152e07c3c">fplibAdd</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a23e05961468137d56912572aaeb94899">fplibAdd</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adae25f4c649c825b6ab862cafa8392d2">fplibCompare</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34beafb8d1858aca73f2d6ba19d2d071">fplibCompare</a> (uint64_t op1, uint64_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5a452aacea8a693e3b3d23e37aed05bd">fplibCompareEQ</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> a, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab90e5e9c468f8626bb827d3221c50bfd">fplibCompareEQ</a> (uint64_t a, uint64_t b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a784bceb28834cf03f2f443bd3ae013cc">fplibCompareGE</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> a, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab43e211947eccc582edade9ac9c05d0d">fplibCompareGE</a> (uint64_t a, uint64_t b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a73ac687d8fc0aa9507a3171faebce253">fplibCompareGT</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> a, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acdee82f04dfce59d6a6d75111186b10f">fplibCompareGT</a> (uint64_t a, uint64_t b, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a12a7749861b3585bb2c43f78eda6e2ef">fplibConvert</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0d7d74a7a0431161d354f48235fa703c">fplibConvert</a> (uint64_t op, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d14d713d9f3cfef7dbdb425921e1901">fplibConvert</a> (uint16_t op, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a7d5aa817c9203e4833f8b489e53f2c">fplibDiv</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3cc02ce3278c0fe894a6679eec13708">fplibDiv</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4eb73ac0de762b9681b3a982015b8772">fplibMax</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a720c9091d2417c687a7484d5763d5399">fplibMax</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9502bd6b59d0aa250036f8798ee5d268">fplibMaxNum</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf68e1b0753edbc365983bb151397dbd">fplibMaxNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaff91a9ef684a2fbae263d7e28bb47a3">fplibMin</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adccfc63adcbc150079bce67e7ec56c70">fplibMin</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf433633709ae6dec5ce4dfa468003d7">fplibMinNum</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3ca9e11dede5d04890a1ab1cb309eede">fplibMinNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a76377f5422d9c42beeb46d780d9e67fc">fplibMul</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66fc4c66f4abf6a7af8bb4f8f60a1261">fplibMul</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42dcc9fb6e3a3023d21c268e3e9b4165">fplibMulAdd</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> addend, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa01f1b2bea210e2574431638c11bc4f8">fplibMulAdd</a> (uint64_t addend, uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3b7e2c49fcae44b9e8277cb5a8071b2a">fplibMulX</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe97f5706de61e00c4f093937991b79c">fplibMulX</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab5b770580085f7dac4b6f4b89b790980">fplibNeg</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb18f5e163418323be5a8ddea3e390e5">fplibNeg</a> (uint64_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7a6eda02787e25034d915f9b2bc1269">fplibRSqrtEstimate</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2de808db4046cfa989a9ed16cb2b8017">fplibRSqrtEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a101a644231829e76613bfeef72004f89">fplibRSqrtStepFused</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42463571963b5c39d18b6bec17137464">fplibRSqrtStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abde99661be8e680808632aea977225f6">fplibRecipEstimate</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbf845d772e3ee728e4b76f7002c81f6">fplibRecipEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1cb770590af9161319a168035eea258d">fplibRecipStepFused</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a88aa4942c898d4ae0d9ee5e83f18e990">fplibRecipStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92558db61b13348bea996a347e807cce">fplibRecpX</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a979b5637f94e8f08eb0975ab140add28">fplibRecpX</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6868618a91c5e94f964e05c0dca0c118">fplibRoundInt</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad37c4d61469775f44abb3c133f07ce7a">fplibRoundInt</a> (uint64_t op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad32495f160fbc72be7ab48a53b25b11c">fplibSqrt</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acd9428eb95f8827df7cc066ca19f6fec">fplibSqrt</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb0bc3ee8ee781a2038e66289a323a7d">fplibSub</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5539c238bb713d0c19f26de311cc79a0">fplibSub</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7ceb39cb77f124c2c26f681bd0df8956">fplibFPToFixed</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f2d3f03200c9b30566340f50f9678fe">fplibFPToFixed</a> (uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad1582732786716fd44209d3a9935bba7">fplibFixedToFP</a> (uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Floating-point library code, which will gradually replace <a class="el" href="vfp_8hh.html">vfp.hh</a>. For portability, this library does not use floating-point data types. Currently, C's standard integer types are used in the API, though this could be changed to something like class Fp32 { uint32_t x; }, etc. </p>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
