// Seed: 1095212018
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wor id_2,
    output wand id_3,
    output wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12
    , id_27, id_28,
    input wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input uwire id_16,
    output wand id_17,
    input wand id_18,
    input tri id_19,
    output tri0 id_20,
    input wire id_21,
    output wor id_22,
    input wor id_23,
    input tri1 id_24,
    output tri0 id_25
);
  assign id_9 = 1'b0;
  wire id_29;
  wire id_30;
  wire id_31, id_32;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri  id_3
);
  logic [7:0][1 : {
1 'b0
}] id_5 (
      1,
      id_0,
      1
  );
  module_0(
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2
  );
endmodule
