%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.7-rc1-83-g1005f75cdb)*%
%TF.CreationDate,2022-08-17T14:22:35+01:00*%
%TF.ProjectId,GfxFPGAS3,47667846-5047-4415-9333-2e6b69636164,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.7-rc1-83-g1005f75cdb)) date 2022-08-17 14:22:35*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.250000X0.250000X0.475000X-0.250000X0.475000X-0.250000X-0.475000X0.250000X-0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.250000X-0.250000X-0.475000X0.250000X-0.475000X0.250000X0.475000X-0.250000X0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.250000X-0.550000X1.050000X-0.550000X-1.050000X0.550000X-1.050000X0.550000X1.050000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.249999X0.525001X0.525001X-0.525001X0.525001X-0.525001X-0.525001X0.525001X-0.525001X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.550000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,4.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.250000X-0.262500X-0.450000X0.262500X-0.450000X0.262500X0.450000X-0.262500X0.450000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.150000X0.150000X-0.825000X0.150000X0.825000X-0.150000X0.825000X-0.150000X-0.825000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20R,1.500000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21R,3.800000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22R,1.500000X0.280000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23R,0.280000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24R,1.610000X0.580000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,1.475000X0.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26R,0.300000X1.475000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27R,0.410000X1.570000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28R,1.300000X0.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.250000X-1.050000X-0.550000X1.050000X-0.550000X1.050000X0.550000X-1.050000X0.550000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.250000X0.375000X0.625000X-0.375000X0.625000X-0.375000X-0.625000X0.375000X-0.625000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD32O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.250000X0.450000X-0.262500X0.450000X0.262500X-0.450000X0.262500X-0.450000X-0.262500X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD34C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD35C,0.210000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD36C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD37C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,C101,1*%
%TO.N,+3V3*%
X111094000Y-118727000D03*
%TO.P,C101,2*%
%TO.N,GND*%
X109194000Y-118727000D03*
%TD*%
D11*
%TO.P,C102,1*%
%TO.N,+5V*%
X104450000Y-139600000D03*
%TO.P,C102,2*%
%TO.N,GND*%
X106350000Y-139600000D03*
%TD*%
%TO.P,C104,1*%
%TO.N,+5V*%
X104700000Y-125400000D03*
%TO.P,C104,2*%
%TO.N,GND*%
X106600000Y-125400000D03*
%TD*%
D12*
%TO.P,C105,1*%
%TO.N,+1V2*%
X116444000Y-104527000D03*
%TO.P,C105,2*%
%TO.N,GND*%
X116444000Y-108127000D03*
%TD*%
D11*
%TO.P,C501,1*%
%TO.N,+3V3*%
X186944000Y-79027000D03*
%TO.P,C501,2*%
%TO.N,Net-(C501-Pad2)*%
X188844000Y-79027000D03*
%TD*%
%TO.P,C502,1*%
%TO.N,+3V3*%
X186944000Y-82827000D03*
%TO.P,C502,2*%
%TO.N,Net-(C502-Pad2)*%
X188844000Y-82827000D03*
%TD*%
D13*
%TO.P,J101,A1,+5V*%
%TO.N,+5V*%
X188976000Y-144780000D03*
D14*
%TO.P,J101,A2,GND*%
%TO.N,GND*%
X186436000Y-144780000D03*
%TO.P,J101,A3,D0*%
%TO.N,/CPU_D0*%
X183896000Y-144780000D03*
%TO.P,J101,A4,D2*%
%TO.N,/CPU_D2*%
X181356000Y-144780000D03*
%TO.P,J101,A5,D4*%
%TO.N,/CPU_D4*%
X178816000Y-144780000D03*
%TO.P,J101,A6,D6*%
%TO.N,/CPU_D6*%
X176276000Y-144780000D03*
%TO.P,J101,A7,D8*%
%TO.N,/CPU_D8*%
X173736000Y-144780000D03*
%TO.P,J101,A8,D10*%
%TO.N,/CPU_D10*%
X171196000Y-144780000D03*
%TO.P,J101,A9,D12*%
%TO.N,/CPU_D12*%
X168656000Y-144780000D03*
%TO.P,J101,A10,D14*%
%TO.N,/CPU_D14*%
X166116000Y-144780000D03*
%TO.P,J101,A11,GND*%
%TO.N,GND*%
X163576000Y-144780000D03*
%TO.P,J101,A12,A1*%
%TO.N,/CPU_A1*%
X161036000Y-144780000D03*
%TO.P,J101,A13,A3*%
%TO.N,/CPU_A3*%
X158496000Y-144780000D03*
%TO.P,J101,A14,A5*%
%TO.N,/CPU_A5*%
X155956000Y-144780000D03*
%TO.P,J101,A15,A7*%
%TO.N,/CPU_A7*%
X153416000Y-144780000D03*
%TO.P,J101,A16,A9*%
%TO.N,/CPU_A9*%
X150876000Y-144780000D03*
%TO.P,J101,A17,A11*%
%TO.N,/CPU_A11*%
X148336000Y-144780000D03*
%TO.P,J101,A18,A13*%
%TO.N,/CPU_A13*%
X145796000Y-144780000D03*
%TO.P,J101,A19,A15*%
%TO.N,/CPU_A15*%
X143256000Y-144780000D03*
%TO.P,J101,A20,A17*%
%TO.N,/CPU_A17*%
X140716000Y-144780000D03*
%TO.P,J101,A21,A19*%
%TO.N,/CPU_A19*%
X138176000Y-144780000D03*
%TO.P,J101,A22,~{AS}*%
%TO.N,/~{CPU_AS}*%
X135636000Y-144780000D03*
%TO.P,J101,A23,~{VPA}*%
%TO.N,unconnected-(J101-PadA23)*%
X133096000Y-144780000D03*
%TO.P,J101,A24,+5V*%
%TO.N,+5V*%
X130556000Y-144780000D03*
%TO.P,J101,A25,~{LDS}*%
%TO.N,/~{CPU_LDS}*%
X128016000Y-144780000D03*
%TO.P,J101,A26,R/~{W}*%
%TO.N,/CPU_R~{W}*%
X125476000Y-144780000D03*
%TO.P,J101,A27,~{ID}*%
%TO.N,/~{CPU_REGCS}*%
X122936000Y-144780000D03*
%TO.P,J101,A28,~{IRQ}*%
%TO.N,Net-(J101-PadA28)*%
X120396000Y-144780000D03*
%TO.P,J101,A29,~{BERR}*%
%TO.N,unconnected-(J101-PadA29)*%
X117856000Y-144780000D03*
%TO.P,J101,A30,-12V*%
%TO.N,unconnected-(J101-PadA30)*%
X115316000Y-144780000D03*
%TO.P,J101,A31,+12V*%
%TO.N,unconnected-(J101-PadA31)*%
X112776000Y-144780000D03*
%TO.P,J101,A32,GND*%
%TO.N,GND*%
X110236000Y-144780000D03*
%TO.P,J101,C1,+5V*%
%TO.N,+5V*%
X188976000Y-139700000D03*
%TO.P,J101,C2,5V_STANDBY*%
%TO.N,unconnected-(J101-PadC2)*%
X186436000Y-139700000D03*
%TO.P,J101,C3,D1*%
%TO.N,/CPU_D1*%
X183896000Y-139700000D03*
%TO.P,J101,C4,D3*%
%TO.N,/CPU_D3*%
X181356000Y-139700000D03*
%TO.P,J101,C5,D5*%
%TO.N,/CPU_D5*%
X178816000Y-139700000D03*
%TO.P,J101,C6,D7*%
%TO.N,/CPU_D7*%
X176276000Y-139700000D03*
%TO.P,J101,C7,D9*%
%TO.N,/CPU_D9*%
X173736000Y-139700000D03*
%TO.P,J101,C8,D11*%
%TO.N,/CPU_D11*%
X171196000Y-139700000D03*
%TO.P,J101,C9,D13*%
%TO.N,/CPU_D13*%
X168656000Y-139700000D03*
%TO.P,J101,C10,D15*%
%TO.N,/CPU_D15*%
X166116000Y-139700000D03*
%TO.P,J101,C11,GND*%
%TO.N,GND*%
X163576000Y-139700000D03*
%TO.P,J101,C12,A2*%
%TO.N,/CPU_A2*%
X161036000Y-139700000D03*
%TO.P,J101,C13,A4*%
%TO.N,/CPU_A4*%
X158496000Y-139700000D03*
%TO.P,J101,C14,A6*%
%TO.N,/CPU_A6*%
X155956000Y-139700000D03*
%TO.P,J101,C15,A8*%
%TO.N,/CPU_A8*%
X153416000Y-139700000D03*
%TO.P,J101,C16,A10*%
%TO.N,/CPU_A10*%
X150876000Y-139700000D03*
%TO.P,J101,C17,A12*%
%TO.N,/CPU_A12*%
X148336000Y-139700000D03*
%TO.P,J101,C18,A14*%
%TO.N,/CPU_A14*%
X145796000Y-139700000D03*
%TO.P,J101,C19,A16*%
%TO.N,/CPU_A16*%
X143256000Y-139700000D03*
%TO.P,J101,C20,A18*%
%TO.N,/CPU_A18*%
X140716000Y-139700000D03*
%TO.P,J101,C21,E*%
%TO.N,unconnected-(J101-PadC21)*%
X138176000Y-139700000D03*
%TO.P,J101,C22,~{VMA}*%
%TO.N,unconnected-(J101-PadC22)*%
X135636000Y-139700000D03*
%TO.P,J101,C23,SYS_CLK*%
%TO.N,/CPU_CLK*%
X133096000Y-139700000D03*
%TO.P,J101,C24,GND*%
%TO.N,GND*%
X130556000Y-139700000D03*
%TO.P,J101,C25,~{UDS}*%
%TO.N,/~{CPU_UDS}*%
X128016000Y-139700000D03*
%TO.P,J101,C26,~{RESET}*%
%TO.N,/~{CPU_RESET}*%
X125476000Y-139700000D03*
%TO.P,J101,C27,~{CS}*%
%TO.N,/~{CPU_DATACS}*%
X122936000Y-139700000D03*
%TO.P,J101,C28,~{ACK}*%
%TO.N,Net-(J101-PadC28)*%
X120396000Y-139700000D03*
%TO.P,J101,C29,~{PRD}*%
%TO.N,GND*%
X117856000Y-139700000D03*
%TO.P,J101,C30,+3.3V*%
%TO.N,+3V3*%
X115316000Y-139700000D03*
%TO.P,J101,C31,+12V*%
%TO.N,unconnected-(J101-PadC31)*%
X112776000Y-139700000D03*
%TO.P,J101,C32,GND*%
%TO.N,GND*%
X110236000Y-139700000D03*
%TD*%
D15*
%TO.P,J501,0*%
%TO.N,GND*%
X194470000Y-105260000D03*
X194470000Y-80260000D03*
D16*
%TO.P,J501,1*%
%TO.N,Net-(J501-Pad1)*%
X192420000Y-88445000D03*
D17*
%TO.P,J501,2*%
%TO.N,Net-(J501-Pad2)*%
X192420000Y-90735000D03*
%TO.P,J501,3*%
%TO.N,Net-(J501-Pad3)*%
X192420000Y-93025000D03*
%TO.P,J501,4*%
%TO.N,unconnected-(J501-Pad4)*%
X192420000Y-95315000D03*
%TO.P,J501,5*%
%TO.N,GND*%
X192420000Y-97605000D03*
%TO.P,J501,6*%
X194400000Y-87300000D03*
%TO.P,J501,7*%
X194400000Y-89590000D03*
%TO.P,J501,8*%
X194400000Y-91880000D03*
%TO.P,J501,9*%
%TO.N,unconnected-(J501-Pad9)*%
X194400000Y-94170000D03*
%TO.P,J501,10*%
%TO.N,GND*%
X194400000Y-96460000D03*
%TO.P,J501,11*%
%TO.N,unconnected-(J501-Pad11)*%
X196380000Y-88445000D03*
%TO.P,J501,12*%
%TO.N,unconnected-(J501-Pad12)*%
X196380000Y-90735000D03*
%TO.P,J501,13*%
%TO.N,Net-(J501-Pad13)*%
X196380000Y-93025000D03*
%TO.P,J501,14*%
%TO.N,Net-(J501-Pad14)*%
X196380000Y-95315000D03*
%TO.P,J501,15*%
%TO.N,unconnected-(J501-Pad15)*%
X196380000Y-97605000D03*
%TD*%
D18*
%TO.P,R101,1*%
%TO.N,+1V2*%
X104681500Y-105327000D03*
%TO.P,R101,2*%
%TO.N,GND*%
X106506500Y-105327000D03*
%TD*%
%TO.P,R501,1*%
%TO.N,GND*%
X182719000Y-79027000D03*
%TO.P,R501,2*%
%TO.N,Net-(R501-Pad2)*%
X184544000Y-79027000D03*
%TD*%
%TO.P,R502,1*%
%TO.N,+3V3*%
X178756500Y-79027000D03*
%TO.P,R502,2*%
%TO.N,Net-(R502-Pad2)*%
X180581500Y-79027000D03*
%TD*%
%TO.P,R503,1*%
%TO.N,/FPGA/HSYNC*%
X186544000Y-104027000D03*
%TO.P,R503,2*%
%TO.N,Net-(J501-Pad13)*%
X188369000Y-104027000D03*
%TD*%
%TO.P,R504,1*%
%TO.N,/FPGA/VSYNC*%
X186544000Y-100627000D03*
%TO.P,R504,2*%
%TO.N,Net-(J501-Pad14)*%
X188369000Y-100627000D03*
%TD*%
D19*
%TO.P,U101,1*%
%TO.N,+5V*%
X104990000Y-133475000D03*
%TO.P,U101,2*%
%TO.N,GND*%
X106260000Y-133475000D03*
%TO.P,U101,3*%
%TO.N,unconnected-(U101-Pad3)*%
X107530000Y-133475000D03*
%TO.P,U101,4*%
%TO.N,/~{CPU_IRQ}*%
X108800000Y-133475000D03*
%TO.P,U101,5*%
%TO.N,GND*%
X110070000Y-133475000D03*
%TO.P,U101,6*%
%TO.N,Net-(J101-PadA28)*%
X111340000Y-133475000D03*
%TO.P,U101,7,GND*%
%TO.N,GND*%
X112610000Y-133475000D03*
%TO.P,U101,8*%
%TO.N,Net-(J101-PadC28)*%
X112610000Y-128525000D03*
%TO.P,U101,9*%
%TO.N,GND*%
X111340000Y-128525000D03*
%TO.P,U101,10*%
%TO.N,/~{CPU_DTACK}*%
X110070000Y-128525000D03*
%TO.P,U101,11*%
%TO.N,unconnected-(U101-Pad11)*%
X108800000Y-128525000D03*
%TO.P,U101,12*%
%TO.N,GND*%
X107530000Y-128525000D03*
%TO.P,U101,13*%
%TO.N,+5V*%
X106260000Y-128525000D03*
%TO.P,U101,14,VCC*%
X104990000Y-128525000D03*
%TD*%
D20*
%TO.P,U102,1,GND*%
%TO.N,GND*%
X106544000Y-115127000D03*
D21*
%TO.P,U102,2,VO*%
%TO.N,+1V2*%
X108844000Y-108827000D03*
D20*
X108844000Y-115127000D03*
%TO.P,U102,3,VI*%
%TO.N,+3V3*%
X111144000Y-115127000D03*
%TD*%
D22*
%TO.P,U301,1,PROG_B*%
%TO.N,/FPGA/FPGA_PROGB*%
X142585000Y-81315000D03*
%TO.P,U301,2,IO_L01P_3*%
%TO.N,/FPGA/SRAM_D0*%
X142585000Y-81815000D03*
%TO.P,U301,3,IO_L01N_3*%
%TO.N,/FPGA/SRAM_D1*%
X142585000Y-82315000D03*
%TO.P,U301,4,IO_L02P_3*%
%TO.N,/FPGA/SRAM_D2*%
X142585000Y-82815000D03*
%TO.P,U301,5,IO_L02N_3/VREF*%
%TO.N,/FPGA/SRAM_D3*%
X142585000Y-83315000D03*
%TO.P,U301,6,IP*%
%TO.N,unconnected-(U301-Pad6)*%
X142585000Y-83815000D03*
%TO.P,U301,7,VCCAUX*%
%TO.N,+3V3*%
X142585000Y-84315000D03*
%TO.P,U301,8,IO_L03P_3*%
%TO.N,/FPGA/SRAM_D4*%
X142585000Y-84815000D03*
%TO.P,U301,9,IO_L03N_P*%
%TO.N,/FPGA/SRAM_D5*%
X142585000Y-85315000D03*
%TO.P,U301,10,GND*%
%TO.N,GND*%
X142585000Y-85815000D03*
%TO.P,U301,11,IO_L04P_3*%
%TO.N,/FPGA/SRAM_D6*%
X142585000Y-86315000D03*
%TO.P,U301,12,IO_L03N_3*%
%TO.N,/FPGA/SRAM_D7*%
X142585000Y-86815000D03*
%TO.P,U301,13,VCCINT*%
%TO.N,+1V2*%
X142585000Y-87315000D03*
%TO.P,U301,14,IP*%
%TO.N,unconnected-(U301-Pad14)*%
X142585000Y-87815000D03*
%TO.P,U301,15,IO_L05P_3*%
%TO.N,/FPGA/SRAM_D28*%
X142585000Y-88315000D03*
%TO.P,U301,16,IO_L05N_3*%
%TO.N,/FPGA/SRAM_D29*%
X142585000Y-88815000D03*
%TO.P,U301,17,GND*%
%TO.N,GND*%
X142585000Y-89315000D03*
%TO.P,U301,18,IO_L06P_3*%
%TO.N,/FPGA/SRAM_D30*%
X142585000Y-89815000D03*
%TO.P,U301,19,IO_L06N_3*%
%TO.N,/FPGA/SRAM_D31*%
X142585000Y-90315000D03*
%TO.P,U301,20,IP/VREF_3*%
%TO.N,unconnected-(U301-Pad20)*%
X142585000Y-90815000D03*
%TO.P,U301,21,VCCO_3*%
%TO.N,+3V3*%
X142585000Y-91315000D03*
%TO.P,U301,22,IO_L07P_3/LHCLK0*%
%TO.N,/FPGA/~{SRAM_LB1}*%
X142585000Y-91815000D03*
%TO.P,U301,23,IO_L07N_3/LHCLK1*%
%TO.N,/FPGA/~{SRAM_UB1}*%
X142585000Y-92315000D03*
%TO.P,U301,24,IO_L08P_3/LHCLK2*%
%TO.N,/FPGA/SRAM_A5*%
X142585000Y-92815000D03*
%TO.P,U301,25,IO_L08N_3/LHCLK3/IRDY2*%
%TO.N,/FPGA/SRAM_A6*%
X142585000Y-93315000D03*
%TO.P,U301,26,IP*%
%TO.N,/FPGA/~{RESET}*%
X142585000Y-93815000D03*
%TO.P,U301,27,GND*%
%TO.N,GND*%
X142585000Y-94315000D03*
%TO.P,U301,28,IO_L09P_3/LHCLK3/TRDY2*%
%TO.N,/FPGA/SRAM_A7*%
X142585000Y-94815000D03*
%TO.P,U301,29,IO_L09N_3/LHCLK5*%
%TO.N,/FPGA/SRAM_A8*%
X142585000Y-95315000D03*
%TO.P,U301,30,IO_L10P_3/LHCLK6*%
%TO.N,/FPGA/~{SRAM_UB0}*%
X142585000Y-95815000D03*
%TO.P,U301,31,IO_L10N_3/LHCLK7*%
%TO.N,/FPGA/~{SRAM_LB0}*%
X142585000Y-96315000D03*
%TO.P,U301,32,IP*%
%TO.N,/FPGA/~{UDS}*%
X142585000Y-96815000D03*
%TO.P,U301,33,IO_L11P_3*%
%TO.N,/FPGA/SRAM_D15*%
X142585000Y-97315000D03*
%TO.P,U301,34,IO_L11N_3*%
%TO.N,/FPGA/SRAM_D14*%
X142585000Y-97815000D03*
%TO.P,U301,35,IO_L12P_3*%
%TO.N,/FPGA/SRAM_D13*%
X142585000Y-98315000D03*
%TO.P,U301,36,IO_L12N_3*%
%TO.N,/FPGA/SRAM_D12*%
X142585000Y-98815000D03*
%TO.P,U301,37,GND*%
%TO.N,GND*%
X142585000Y-99315000D03*
%TO.P,U301,38,VCCO_3*%
%TO.N,+3V3*%
X142585000Y-99815000D03*
%TO.P,U301,39,IO_L13P_3*%
%TO.N,/FPGA/SRAM_D11*%
X142585000Y-100315000D03*
%TO.P,U301,40,IO_L13N_3*%
%TO.N,/FPGA/SRAM_D10*%
X142585000Y-100815000D03*
%TO.P,U301,41,IO_L14P_3*%
%TO.N,/FPGA/SRAM_D9*%
X142585000Y-101315000D03*
%TO.P,U301,42,IO_L14N_3*%
%TO.N,/FPGA/SRAM_D8*%
X142585000Y-101815000D03*
%TO.P,U301,43,IP*%
%TO.N,/FPGA/~{LDS}*%
X142585000Y-102315000D03*
%TO.P,U301,44,VCCAUX*%
%TO.N,+3V3*%
X142585000Y-102815000D03*
%TO.P,U301,45,IO/VREF_3*%
%TO.N,unconnected-(U301-Pad45)*%
X142585000Y-103315000D03*
%TO.P,U301,46,VCCO_3*%
%TO.N,+3V3*%
X142585000Y-103815000D03*
%TO.P,U301,47,IO_L15P_3*%
%TO.N,/~{CPU_IRQ}*%
X142585000Y-104315000D03*
%TO.P,U301,48,IO_L15N_3*%
%TO.N,/~{CPU_DTACK}*%
X142585000Y-104815000D03*
%TO.P,U301,49,IO_L16P_3*%
%TO.N,/FPGA/DATA_DIR*%
X142585000Y-105315000D03*
%TO.P,U301,50,IO_L16N_3*%
%TO.N,/FPGA/~{ACCESS_LED}*%
X142585000Y-105815000D03*
%TO.P,U301,51,IP*%
%TO.N,/FPGA/R~{W}*%
X142585000Y-106315000D03*
%TO.P,U301,52,GND*%
%TO.N,GND*%
X142585000Y-106815000D03*
D23*
%TO.P,U301,53,GND*%
X144800000Y-109030000D03*
%TO.P,U301,54,IP*%
%TO.N,/FPGA/~{AS}*%
X145300000Y-109030000D03*
%TO.P,U301,55,IO_L01P_2/CSO_B*%
%TO.N,/FPGA/~{FLASH_CS}*%
X145800000Y-109030000D03*
%TO.P,U301,56,IO_L01N_2/INIT_B*%
%TO.N,/FPGA/FPGA_INITB*%
X146300000Y-109030000D03*
%TO.P,U301,57,IO_L02P_2*%
%TO.N,/FPGA/~{CPU_DATAEN}*%
X146800000Y-109030000D03*
%TO.P,U301,58,IO_L01N_2*%
%TO.N,/FPGA/A19*%
X147300000Y-109030000D03*
%TO.P,U301,59,VCCO_2*%
%TO.N,+3V3*%
X147800000Y-109030000D03*
%TO.P,U301,60,IO_L03P_2/DOUT/BUSY*%
%TO.N,/FPGA/A17*%
X148300000Y-109030000D03*
%TO.P,U301,61,IO_L03N_2/MOSI/CSI_B*%
%TO.N,/FPGA/FLASH_DI*%
X148800000Y-109030000D03*
%TO.P,U301,62,IO_L04P_2*%
%TO.N,/FPGA/A18*%
X149300000Y-109030000D03*
%TO.P,U301,63,IO_L04N_2*%
%TO.N,/FPGA/~{BUSEN}*%
X149800000Y-109030000D03*
%TO.P,U301,64,IO_L05P_2*%
%TO.N,/FPGA/A16*%
X150300000Y-109030000D03*
%TO.P,U301,65,IO_L05N_2*%
%TO.N,/FPGA/A15*%
X150800000Y-109030000D03*
%TO.P,U301,66,VCCAUX*%
%TO.N,+3V3*%
X151300000Y-109030000D03*
%TO.P,U301,67,VCCINT*%
%TO.N,+1V2*%
X151800000Y-109030000D03*
%TO.P,U301,68,IO_L06P_2*%
%TO.N,/FPGA/A14*%
X152300000Y-109030000D03*
%TO.P,U301,69,IO_L06N_2*%
%TO.N,/FPGA/A13*%
X152800000Y-109030000D03*
%TO.P,U301,70,GND*%
%TO.N,GND*%
X153300000Y-109030000D03*
%TO.P,U301,71,IP_L07P_2*%
%TO.N,/FPGA/A12*%
X153800000Y-109030000D03*
%TO.P,U301,72,IP_L07N_2/VREF*%
%TO.N,/FPGA/A11*%
X154300000Y-109030000D03*
%TO.P,U301,73,VCCO_2*%
%TO.N,+3V3*%
X154800000Y-109030000D03*
%TO.P,U301,74,IO_L08P_2/D7/GCLK12*%
%TO.N,/FPGA/A10*%
X155300000Y-109030000D03*
%TO.P,U301,75,IO_L08N_2/DD/GCLK13*%
%TO.N,/FPGA/A9*%
X155800000Y-109030000D03*
%TO.P,U301,76,IO/D5*%
%TO.N,/FPGA/A8*%
X156300000Y-109030000D03*
%TO.P,U301,77,IO_L09P_2/D4/GCLK14*%
%TO.N,/FPGA/A7*%
X156800000Y-109030000D03*
%TO.P,U301,78,IO_L09N_2/D3/GCLK15*%
%TO.N,/FPGA/A6*%
X157300000Y-109030000D03*
%TO.P,U301,79,GND*%
%TO.N,GND*%
X157800000Y-109030000D03*
%TO.P,U301,80,IP_L10P_2/RDWR_B/GCLK0*%
%TO.N,/FPGA/CLK_25MHZ*%
X158300000Y-109030000D03*
%TO.P,U301,81,IP_L10N_2/M2/GCLK1*%
%TO.N,/FPGA/A4*%
X158800000Y-109030000D03*
%TO.P,U301,82,IO_L11P_2/D2/GCLK2*%
%TO.N,/FPGA/A3*%
X159300000Y-109030000D03*
%TO.P,U301,83,IO_L11N_2/D1/GCLK3*%
%TO.N,/FPGA/A2*%
X159800000Y-109030000D03*
%TO.P,U301,84,IO/M1*%
%TO.N,/FPGA/A1*%
X160300000Y-109030000D03*
%TO.P,U301,85,GND*%
%TO.N,GND*%
X160800000Y-109030000D03*
%TO.P,U301,86,IO_12P_2/M0*%
%TO.N,/FPGA/D15*%
X161300000Y-109030000D03*
%TO.P,U301,87,IO_12N_2/DIN/D0*%
%TO.N,/FPGA/D14*%
X161800000Y-109030000D03*
%TO.P,U301,88,VCCO_2*%
%TO.N,+3V3*%
X162300000Y-109030000D03*
%TO.P,U301,89,IO_L13P_2*%
%TO.N,/FPGA/D13*%
X162800000Y-109030000D03*
%TO.P,U301,90,IO_L13N_2*%
%TO.N,/FPGA/D12*%
X163300000Y-109030000D03*
%TO.P,U301,91,IP*%
%TO.N,/FPGA/A5*%
X163800000Y-109030000D03*
%TO.P,U301,92,VCCAUX*%
%TO.N,+3V3*%
X164300000Y-109030000D03*
%TO.P,U301,93,IO_L14P_2/A23*%
%TO.N,/FPGA/D11*%
X164800000Y-109030000D03*
%TO.P,U301,94,IO_L14N_2/A22*%
%TO.N,/FPGA/D10*%
X165300000Y-109030000D03*
%TO.P,U301,95,GND*%
%TO.N,GND*%
X165800000Y-109030000D03*
%TO.P,U301,96,IO_L15P_2/A21*%
%TO.N,/FPGA/D9*%
X166300000Y-109030000D03*
%TO.P,U301,97,IO_L15N_2/A20*%
%TO.N,/FPGA/D8*%
X166800000Y-109030000D03*
%TO.P,U301,98,IO/VREF_2*%
%TO.N,/FPGA/D7*%
X167300000Y-109030000D03*
%TO.P,U301,99,IO_L16P_2/VS2/A19*%
%TO.N,/FPGA/D6*%
X167800000Y-109030000D03*
%TO.P,U301,100,IO_L16N_2/VS1/A18*%
%TO.N,/FPGA/D5*%
X168300000Y-109030000D03*
%TO.P,U301,101,IP*%
%TO.N,unconnected-(U301-Pad101)*%
X168800000Y-109030000D03*
%TO.P,U301,102,IO_L17P_2/VS0/A17*%
%TO.N,/FPGA/D4*%
X169300000Y-109030000D03*
%TO.P,U301,103,IO_L17N_2/CCLK*%
%TO.N,/FPGA/FLASH_CLK*%
X169800000Y-109030000D03*
%TO.P,U301,104,DONE*%
%TO.N,/FPGA/FPGA_DONE*%
X170300000Y-109030000D03*
D22*
%TO.P,U301,105,GND*%
%TO.N,GND*%
X172515000Y-106815000D03*
%TO.P,U301,106,IO_L01P_1/A16*%
%TO.N,/FPGA/D3*%
X172515000Y-106315000D03*
%TO.P,U301,107,IO_L01N_1/A15*%
%TO.N,/FPGA/D2*%
X172515000Y-105815000D03*
%TO.P,U301,108,IO_L02P_1/A14*%
%TO.N,/FPGA/D1*%
X172515000Y-105315000D03*
%TO.P,U301,109,IO_L02N_1/A13*%
%TO.N,/FPGA/D0*%
X172515000Y-104815000D03*
%TO.P,U301,110,IP*%
%TO.N,unconnected-(U301-Pad110)*%
X172515000Y-104315000D03*
%TO.P,U301,111,VCCAUX*%
%TO.N,+3V3*%
X172515000Y-103815000D03*
%TO.P,U301,112,IO_L03P_1*%
%TO.N,/FPGA/HSYNC*%
X172515000Y-103315000D03*
%TO.P,U301,113,IO_L03N_1/VREF*%
%TO.N,/FPGA/VSYNC*%
X172515000Y-102815000D03*
%TO.P,U301,114,VCCO_1*%
%TO.N,+3V3*%
X172515000Y-102315000D03*
%TO.P,U301,115,IO_L04P_1*%
%TO.N,/FPGA/PIXELCLOCK*%
X172515000Y-101815000D03*
%TO.P,U301,116,IO_L04N_1*%
%TO.N,/FPGA/B7*%
X172515000Y-101315000D03*
%TO.P,U301,117,VCCINT*%
%TO.N,+1V2*%
X172515000Y-100815000D03*
%TO.P,U301,118,IP*%
%TO.N,unconnected-(U301-Pad118)*%
X172515000Y-100315000D03*
%TO.P,U301,119,IO_L05P_1/A12*%
%TO.N,/FPGA/B6*%
X172515000Y-99815000D03*
%TO.P,U301,120,IO_L05N_1/A11*%
%TO.N,/FPGA/B5*%
X172515000Y-99315000D03*
%TO.P,U301,121,GND*%
%TO.N,GND*%
X172515000Y-98815000D03*
%TO.P,U301,122,IO_L06P_1*%
%TO.N,/FPGA/B4*%
X172515000Y-98315000D03*
%TO.P,U301,123,IO_L06N_1/VREF_1*%
%TO.N,/FPGA/B3*%
X172515000Y-97815000D03*
%TO.P,U301,124,IP*%
%TO.N,unconnected-(U301-Pad124)*%
X172515000Y-97315000D03*
%TO.P,U301,125,VCCO_1*%
%TO.N,+3V3*%
X172515000Y-96815000D03*
%TO.P,U301,126,IO_L07P_1/A10/RHCLK0*%
%TO.N,/FPGA/B2*%
X172515000Y-96315000D03*
%TO.P,U301,127,IO_L07N_1/A9/RHCLK1*%
%TO.N,/FPGA/B1*%
X172515000Y-95815000D03*
%TO.P,U301,128,IO_L08P_1/A8/RHCLK2*%
%TO.N,/FPGA/B0*%
X172515000Y-95315000D03*
%TO.P,U301,129,IO_L08N_1/A7/RHCLK3/TRDY1*%
%TO.N,/FPGA/~{BLANK}*%
X172515000Y-94815000D03*
%TO.P,U301,130,IP*%
%TO.N,unconnected-(U301-Pad130)*%
X172515000Y-94315000D03*
%TO.P,U301,131,GND*%
%TO.N,GND*%
X172515000Y-93815000D03*
%TO.P,U301,132,IO_L09P_1/A6/RHCLK4/IRDY1*%
%TO.N,/FPGA/G7*%
X172515000Y-93315000D03*
%TO.P,U301,133,IO_L09N_1/A5/RHCLK5*%
%TO.N,/FPGA/G6*%
X172515000Y-92815000D03*
%TO.P,U301,134,IO_L10P_1/A4/RHCLK6*%
%TO.N,/FPGA/G5*%
X172515000Y-92315000D03*
%TO.P,U301,135,IO_L10N_1/A3/RHCLK7*%
%TO.N,/FPGA/G4*%
X172515000Y-91815000D03*
%TO.P,U301,136,IP/VREF_1*%
%TO.N,unconnected-(U301-Pad136)*%
X172515000Y-91315000D03*
%TO.P,U301,137,IO_L11P_1/A2*%
%TO.N,/FPGA/G3*%
X172515000Y-90815000D03*
%TO.P,U301,138,IO_L11N_1/A1*%
%TO.N,/FPGA/G2*%
X172515000Y-90315000D03*
%TO.P,U301,139,IO_L12P_1*%
%TO.N,/FPGA/G1*%
X172515000Y-89815000D03*
%TO.P,U301,140,IO_L12N_1/A0*%
%TO.N,/FPGA/G0*%
X172515000Y-89315000D03*
%TO.P,U301,141,GND*%
%TO.N,GND*%
X172515000Y-88815000D03*
%TO.P,U301,142,IP*%
%TO.N,unconnected-(U301-Pad142)*%
X172515000Y-88315000D03*
%TO.P,U301,143,VCCO_1*%
%TO.N,+3V3*%
X172515000Y-87815000D03*
%TO.P,U301,144,IO_L13P_1*%
%TO.N,/FPGA/R7*%
X172515000Y-87315000D03*
%TO.P,U301,145,IO_L13N_1*%
%TO.N,/FPGA/R6*%
X172515000Y-86815000D03*
%TO.P,U301,146,IO_L14P_1*%
%TO.N,/FPGA/R5*%
X172515000Y-86315000D03*
%TO.P,U301,147,IO_L14N_1*%
%TO.N,/FPGA/R4*%
X172515000Y-85815000D03*
%TO.P,U301,148,IP*%
%TO.N,unconnected-(U301-Pad148)*%
X172515000Y-85315000D03*
%TO.P,U301,149,VCCAUX*%
%TO.N,+3V3*%
X172515000Y-84815000D03*
%TO.P,U301,150,IO_L15P_1/HDC*%
%TO.N,/FPGA/R3*%
X172515000Y-84315000D03*
%TO.P,U301,151,IO_L15N_1/LDC0*%
%TO.N,/FPGA/R2*%
X172515000Y-83815000D03*
%TO.P,U301,152,IO_L16P_1/LDC1*%
%TO.N,/FPGA/R1*%
X172515000Y-83315000D03*
%TO.P,U301,153,IO_L16N_1/LDC2*%
%TO.N,/FPGA/R0*%
X172515000Y-82815000D03*
%TO.P,U301,154,IP*%
%TO.N,unconnected-(U301-Pad154)*%
X172515000Y-82315000D03*
%TO.P,U301,155,TMS*%
%TO.N,Net-(J1-Pad5)*%
X172515000Y-81815000D03*
%TO.P,U301,156,GND*%
%TO.N,GND*%
X172515000Y-81315000D03*
D23*
%TO.P,U301,157,TDO*%
%TO.N,Net-(J1-Pad4)*%
X170300000Y-79100000D03*
%TO.P,U301,158,TCK*%
%TO.N,Net-(J1-Pad2)*%
X169800000Y-79100000D03*
%TO.P,U301,159,IP*%
%TO.N,unconnected-(U301-Pad159)*%
X169300000Y-79100000D03*
%TO.P,U301,160,IO_L01P_0*%
%TO.N,/FPGA/SRAM_A14*%
X168800000Y-79100000D03*
%TO.P,U301,161,IO_L01N_0*%
%TO.N,/FPGA/SRAM_A13*%
X168300000Y-79100000D03*
%TO.P,U301,162,IO_L02P_0*%
%TO.N,/FPGA/SRAM_A12*%
X167800000Y-79100000D03*
%TO.P,U301,163,IO_L02N_0/VREF*%
%TO.N,/FPGA/SRAM_A11*%
X167300000Y-79100000D03*
%TO.P,U301,164,IO_L03P_0*%
%TO.N,/FPGA/SRAM_A10*%
X166800000Y-79100000D03*
%TO.P,U301,165,IO_L03N_0*%
%TO.N,/FPGA/SRAM_A9*%
X166300000Y-79100000D03*
%TO.P,U301,166,VCCAUX*%
%TO.N,+3V3*%
X165800000Y-79100000D03*
%TO.P,U301,167,IO_L04P_0*%
%TO.N,/FPGA/SRAM_D24*%
X165300000Y-79100000D03*
%TO.P,U301,168,IO_L04N_0/VREF_0*%
%TO.N,/FPGA/SRAM_D25*%
X164800000Y-79100000D03*
%TO.P,U301,169,IP*%
%TO.N,unconnected-(U301-Pad169)*%
X164300000Y-79100000D03*
%TO.P,U301,170,VCCINT*%
%TO.N,+1V2*%
X163800000Y-79100000D03*
%TO.P,U301,171,IO_L05P_0*%
%TO.N,/FPGA/SRAM_D26*%
X163300000Y-79100000D03*
%TO.P,U301,172,IO_L05N_0*%
%TO.N,/FPGA/SRAM_D27*%
X162800000Y-79100000D03*
%TO.P,U301,173,GND*%
%TO.N,GND*%
X162300000Y-79100000D03*
%TO.P,U301,174,IP_L06P_0*%
%TO.N,unconnected-(U301-Pad174)*%
X161800000Y-79100000D03*
%TO.P,U301,175,IP_L06N_0*%
%TO.N,unconnected-(U301-Pad175)*%
X161300000Y-79100000D03*
%TO.P,U301,176,VCCO_0*%
%TO.N,+3V3*%
X160800000Y-79100000D03*
%TO.P,U301,177,IO_L07P_0/GCLK4*%
%TO.N,/FPGA/SRAM_A15*%
X160300000Y-79100000D03*
%TO.P,U301,178,IO_L07N_0/GCLK5*%
%TO.N,/FPGA/SRAM_A16*%
X159800000Y-79100000D03*
%TO.P,U301,179,IO/VREF_0*%
%TO.N,/FPGA/SRAM_A17*%
X159300000Y-79100000D03*
%TO.P,U301,180,IO_L08P_0/GCLK6*%
%TO.N,/FPGA/SRAM_A18*%
X158800000Y-79100000D03*
%TO.P,U301,181,IO_L08N_0/GCLK7*%
%TO.N,/FPGA/SRAM_A19*%
X158300000Y-79100000D03*
%TO.P,U301,182,GND*%
%TO.N,GND*%
X157800000Y-79100000D03*
%TO.P,U301,183,IP_L09P_0/GCLK8*%
%TO.N,/FPGA/HOST_CLK*%
X157300000Y-79100000D03*
%TO.P,U301,184,IP_L09N_0/GCLK9*%
%TO.N,/FPGA/~{DATACS}*%
X156800000Y-79100000D03*
%TO.P,U301,185,IO_L10P_0/GCLK10*%
%TO.N,/FPGA/~{SRAM_WE}*%
X156300000Y-79100000D03*
%TO.P,U301,186,IO_L10N_0/GCLK11*%
%TO.N,/FPGA/SRAM_D23*%
X155800000Y-79100000D03*
%TO.P,U301,187,IO*%
%TO.N,/FPGA/SRAM_D22*%
X155300000Y-79100000D03*
%TO.P,U301,188,GND*%
%TO.N,GND*%
X154800000Y-79100000D03*
%TO.P,U301,189,IO_L11P_0*%
%TO.N,/FPGA/SRAM_D21*%
X154300000Y-79100000D03*
%TO.P,U301,190,IO_L11N_0*%
%TO.N,/FPGA/SRAM_D20*%
X153800000Y-79100000D03*
%TO.P,U301,191,VCCO_0*%
%TO.N,+3V3*%
X153300000Y-79100000D03*
%TO.P,U301,192,IO_L12P_0*%
%TO.N,/FPGA/SRAM_D19*%
X152800000Y-79100000D03*
%TO.P,U301,193,IO_L12N_0/VREF_0*%
%TO.N,/FPGA/SRAM_D18*%
X152300000Y-79100000D03*
%TO.P,U301,194,IP*%
%TO.N,unconnected-(U301-Pad194)*%
X151800000Y-79100000D03*
%TO.P,U301,195,VCCAUX*%
%TO.N,+3V3*%
X151300000Y-79100000D03*
%TO.P,U301,196,IO_L13P_0*%
%TO.N,/FPGA/SRAM_D17*%
X150800000Y-79100000D03*
%TO.P,U301,197,IO_L13N_0*%
%TO.N,/FPGA/SRAM_D16*%
X150300000Y-79100000D03*
%TO.P,U301,198,GND*%
%TO.N,GND*%
X149800000Y-79100000D03*
%TO.P,U301,199,IO_L14P_0*%
%TO.N,/FPGA/~{SRAM_CS}*%
X149300000Y-79100000D03*
%TO.P,U301,200,IO_L14N_0/VREF_0*%
%TO.N,/FPGA/SRAM_A0*%
X148800000Y-79100000D03*
%TO.P,U301,201,VCCO_0*%
%TO.N,+3V3*%
X148300000Y-79100000D03*
%TO.P,U301,202,IO_L15P_0*%
%TO.N,/FPGA/SRAM_A1*%
X147800000Y-79100000D03*
%TO.P,U301,203,IO_L15N_0*%
%TO.N,/FPGA/SRAM_A2*%
X147300000Y-79100000D03*
%TO.P,U301,204,IP*%
%TO.N,/FPGA/~{REGCS}*%
X146800000Y-79100000D03*
%TO.P,U301,205,IO_L16P_0*%
%TO.N,/FPGA/SRAM_A3*%
X146300000Y-79100000D03*
%TO.P,U301,206,IO_L16N_0/HSWAP*%
%TO.N,/FPGA/SRAM_A4*%
X145800000Y-79100000D03*
%TO.P,U301,207,TDI*%
%TO.N,Net-(J1-Pad3)*%
X145300000Y-79100000D03*
%TO.P,U301,208,GND*%
%TO.N,GND*%
X144800000Y-79100000D03*
%TD*%
D24*
%TO.P,U302,1,~{CS}*%
%TO.N,/FPGA/~{FLASH_CS}*%
X131960000Y-113490000D03*
%TO.P,U302,2,DO/IO1*%
%TO.N,/FPGA/D14*%
X131960000Y-114760000D03*
%TO.P,U302,3,WP/IO2*%
%TO.N,Net-(R301-Pad2)*%
X131960000Y-116030000D03*
%TO.P,U302,4,GND*%
%TO.N,GND*%
X131960000Y-117300000D03*
%TO.P,U302,5,DI/IO0*%
%TO.N,/FPGA/FLASH_DI*%
X139170000Y-117300000D03*
%TO.P,U302,6,CLK*%
%TO.N,/FPGA/FLASH_CLK*%
X139170000Y-116030000D03*
%TO.P,U302,7,HOLD/IO3*%
%TO.N,Net-(R303-Pad2)*%
X139170000Y-114760000D03*
%TO.P,U302,8,VCC*%
%TO.N,+3V3*%
X139170000Y-113490000D03*
%TD*%
D25*
%TO.P,U501,1,G0*%
%TO.N,GND*%
X178844000Y-89075000D03*
%TO.P,U501,2,G1*%
X178844000Y-89575000D03*
%TO.P,U501,3,G2*%
%TO.N,/FPGA/G0*%
X178844000Y-90075000D03*
%TO.P,U501,4,G3*%
%TO.N,/FPGA/G1*%
X178844000Y-90575000D03*
%TO.P,U501,5,G4*%
%TO.N,/FPGA/G2*%
X178844000Y-91075000D03*
%TO.P,U501,6,G5*%
%TO.N,/FPGA/G3*%
X178844000Y-91575000D03*
%TO.P,U501,7,G6*%
%TO.N,/FPGA/G4*%
X178844000Y-92075000D03*
%TO.P,U501,8,G7*%
%TO.N,/FPGA/G5*%
X178844000Y-92575000D03*
%TO.P,U501,9,G8*%
%TO.N,/FPGA/G6*%
X178844000Y-93075000D03*
%TO.P,U501,10,G9*%
%TO.N,/FPGA/G7*%
X178844000Y-93575000D03*
%TO.P,U501,11,~{BLANK}*%
%TO.N,/FPGA/~{BLANK}*%
X178844000Y-94075000D03*
%TO.P,U501,12,~{SYNC}*%
%TO.N,GND*%
X178844000Y-94575000D03*
D26*
%TO.P,U501,13,VAA*%
%TO.N,+3V3*%
X180332000Y-96063000D03*
%TO.P,U501,14,B0*%
%TO.N,GND*%
X180832000Y-96063000D03*
%TO.P,U501,15,B1*%
X181332000Y-96063000D03*
%TO.P,U501,16,B2*%
%TO.N,/FPGA/B0*%
X181832000Y-96063000D03*
%TO.P,U501,17,B3*%
%TO.N,/FPGA/B1*%
X182332000Y-96063000D03*
%TO.P,U501,18,B4*%
%TO.N,/FPGA/B2*%
X182832000Y-96063000D03*
%TO.P,U501,19,B5*%
%TO.N,/FPGA/B3*%
X183332000Y-96063000D03*
%TO.P,U501,20,B6*%
%TO.N,/FPGA/B4*%
X183832000Y-96063000D03*
%TO.P,U501,21,B7*%
%TO.N,/FPGA/B5*%
X184332000Y-96063000D03*
%TO.P,U501,22,B8*%
%TO.N,/FPGA/B6*%
X184832000Y-96063000D03*
%TO.P,U501,23,B9*%
%TO.N,/FPGA/B7*%
X185332000Y-96063000D03*
%TO.P,U501,24,CLOCK*%
%TO.N,/FPGA/PIXELCLOCK*%
X185832000Y-96063000D03*
D25*
%TO.P,U501,25,GND*%
%TO.N,GND*%
X187320000Y-94575000D03*
%TO.P,U501,26,GND*%
X187320000Y-94075000D03*
%TO.P,U501,27,~{IOB}*%
X187320000Y-93575000D03*
%TO.P,U501,28,IOB*%
%TO.N,Net-(J501-Pad3)*%
X187320000Y-93075000D03*
%TO.P,U501,29,VAA*%
%TO.N,+3V3*%
X187320000Y-92575000D03*
%TO.P,U501,30,VAA*%
X187320000Y-92075000D03*
%TO.P,U501,31,~{IOG}*%
%TO.N,GND*%
X187320000Y-91575000D03*
%TO.P,U501,32,IOG*%
%TO.N,Net-(J501-Pad2)*%
X187320000Y-91075000D03*
%TO.P,U501,33,~{IOR}*%
%TO.N,GND*%
X187320000Y-90575000D03*
%TO.P,U501,34,IOR*%
%TO.N,Net-(J501-Pad1)*%
X187320000Y-90075000D03*
%TO.P,U501,35,COMP*%
%TO.N,Net-(C501-Pad2)*%
X187320000Y-89575000D03*
%TO.P,U501,36,VREF*%
%TO.N,Net-(C502-Pad2)*%
X187320000Y-89075000D03*
D26*
%TO.P,U501,37,RSET*%
%TO.N,Net-(R501-Pad2)*%
X185832000Y-87587000D03*
%TO.P,U501,38,~{PSAVE}*%
%TO.N,Net-(R502-Pad2)*%
X185332000Y-87587000D03*
%TO.P,U501,39,R0*%
%TO.N,GND*%
X184832000Y-87587000D03*
%TO.P,U501,40,R1*%
X184332000Y-87587000D03*
%TO.P,U501,41,R2*%
%TO.N,/FPGA/R0*%
X183832000Y-87587000D03*
%TO.P,U501,42,R3*%
%TO.N,/FPGA/R1*%
X183332000Y-87587000D03*
%TO.P,U501,43,R4*%
%TO.N,/FPGA/R2*%
X182832000Y-87587000D03*
%TO.P,U501,44,R5*%
%TO.N,/FPGA/R3*%
X182332000Y-87587000D03*
%TO.P,U501,45,R6*%
%TO.N,/FPGA/R4*%
X181832000Y-87587000D03*
%TO.P,U501,46,R7*%
%TO.N,/FPGA/R5*%
X181332000Y-87587000D03*
%TO.P,U501,47,R8*%
%TO.N,/FPGA/R6*%
X180832000Y-87587000D03*
%TO.P,U501,48,R9*%
%TO.N,/FPGA/R7*%
X180332000Y-87587000D03*
%TD*%
D27*
%TO.P,U201,1,VCCA*%
%TO.N,+5V*%
X154825000Y-133870000D03*
%TO.P,U201,2,DIR*%
X155475000Y-133870000D03*
%TO.P,U201,3,A1*%
%TO.N,/CPU_A8*%
X156125000Y-133870000D03*
%TO.P,U201,4,A2*%
%TO.N,/CPU_A7*%
X156775000Y-133870000D03*
%TO.P,U201,5,A3*%
%TO.N,/CPU_A6*%
X157425000Y-133870000D03*
%TO.P,U201,6,A4*%
%TO.N,/CPU_A5*%
X158075000Y-133870000D03*
%TO.P,U201,7,A5*%
%TO.N,/CPU_A4*%
X158725000Y-133870000D03*
%TO.P,U201,8,A6*%
%TO.N,/CPU_A3*%
X159375000Y-133870000D03*
%TO.P,U201,9,A7*%
%TO.N,/CPU_A2*%
X160025000Y-133870000D03*
%TO.P,U201,10,A8*%
%TO.N,/CPU_A1*%
X160675000Y-133870000D03*
%TO.P,U201,11,GND*%
%TO.N,GND*%
X161325000Y-133870000D03*
%TO.P,U201,12,GND*%
X161975000Y-133870000D03*
%TO.P,U201,13,GND*%
X161975000Y-128130000D03*
%TO.P,U201,14,B8*%
%TO.N,/FPGA/A1*%
X161325000Y-128130000D03*
%TO.P,U201,15,B7*%
%TO.N,/FPGA/A2*%
X160675000Y-128130000D03*
%TO.P,U201,16,B6*%
%TO.N,/FPGA/A3*%
X160025000Y-128130000D03*
%TO.P,U201,17,B5*%
%TO.N,/FPGA/A4*%
X159375000Y-128130000D03*
%TO.P,U201,18,B4*%
%TO.N,/FPGA/A5*%
X158725000Y-128130000D03*
%TO.P,U201,19,B3*%
%TO.N,/FPGA/A6*%
X158075000Y-128130000D03*
%TO.P,U201,20,B2*%
%TO.N,/FPGA/A7*%
X157425000Y-128130000D03*
%TO.P,U201,21,B1*%
%TO.N,/FPGA/A8*%
X156775000Y-128130000D03*
%TO.P,U201,22,~{OE}*%
%TO.N,/FPGA/~{BUSEN}*%
X156125000Y-128130000D03*
%TO.P,U201,23,VCCB*%
%TO.N,+3V3*%
X155475000Y-128130000D03*
%TO.P,U201,24,VCCB*%
X154825000Y-128130000D03*
%TD*%
%TO.P,U202,1,VCCA*%
%TO.N,+5V*%
X143225000Y-133870000D03*
%TO.P,U202,2,DIR*%
X143875000Y-133870000D03*
%TO.P,U202,3,A1*%
%TO.N,/CPU_A16*%
X144525000Y-133870000D03*
%TO.P,U202,4,A2*%
%TO.N,/CPU_A15*%
X145175000Y-133870000D03*
%TO.P,U202,5,A3*%
%TO.N,/CPU_A14*%
X145825000Y-133870000D03*
%TO.P,U202,6,A4*%
%TO.N,/CPU_A13*%
X146475000Y-133870000D03*
%TO.P,U202,7,A5*%
%TO.N,/CPU_A12*%
X147125000Y-133870000D03*
%TO.P,U202,8,A6*%
%TO.N,/CPU_A11*%
X147775000Y-133870000D03*
%TO.P,U202,9,A7*%
%TO.N,/CPU_A10*%
X148425000Y-133870000D03*
%TO.P,U202,10,A8*%
%TO.N,/CPU_A9*%
X149075000Y-133870000D03*
%TO.P,U202,11,GND*%
%TO.N,GND*%
X149725000Y-133870000D03*
%TO.P,U202,12,GND*%
X150375000Y-133870000D03*
%TO.P,U202,13,GND*%
X150375000Y-128130000D03*
%TO.P,U202,14,B8*%
%TO.N,/FPGA/A9*%
X149725000Y-128130000D03*
%TO.P,U202,15,B7*%
%TO.N,/FPGA/A10*%
X149075000Y-128130000D03*
%TO.P,U202,16,B6*%
%TO.N,/FPGA/A11*%
X148425000Y-128130000D03*
%TO.P,U202,17,B5*%
%TO.N,/FPGA/A12*%
X147775000Y-128130000D03*
%TO.P,U202,18,B4*%
%TO.N,/FPGA/A13*%
X147125000Y-128130000D03*
%TO.P,U202,19,B3*%
%TO.N,/FPGA/A14*%
X146475000Y-128130000D03*
%TO.P,U202,20,B2*%
%TO.N,/FPGA/A15*%
X145825000Y-128130000D03*
%TO.P,U202,21,B1*%
%TO.N,/FPGA/A16*%
X145175000Y-128130000D03*
%TO.P,U202,22,~{OE}*%
%TO.N,/FPGA/~{BUSEN}*%
X144525000Y-128130000D03*
%TO.P,U202,23,VCCB*%
%TO.N,+3V3*%
X143875000Y-128130000D03*
%TO.P,U202,24,VCCB*%
X143225000Y-128130000D03*
%TD*%
%TO.P,U204,1,VCCA*%
%TO.N,+5V*%
X118625000Y-133870000D03*
%TO.P,U204,2,DIR*%
X119275000Y-133870000D03*
%TO.P,U204,3,A1*%
%TO.N,/~{CPU_REGCS}*%
X119925000Y-133870000D03*
%TO.P,U204,4,A2*%
%TO.N,/~{CPU_DATACS}*%
X120575000Y-133870000D03*
%TO.P,U204,5,A3*%
%TO.N,/CPU_R~{W}*%
X121225000Y-133870000D03*
%TO.P,U204,6,A4*%
%TO.N,/~{CPU_RESET}*%
X121875000Y-133870000D03*
%TO.P,U204,7,A5*%
%TO.N,/~{CPU_LDS}*%
X122525000Y-133870000D03*
%TO.P,U204,8,A6*%
%TO.N,/~{CPU_UDS}*%
X123175000Y-133870000D03*
%TO.P,U204,9,A7*%
%TO.N,/~{CPU_AS}*%
X123825000Y-133870000D03*
%TO.P,U204,10,A8*%
%TO.N,unconnected-(U204-Pad10)*%
X124475000Y-133870000D03*
%TO.P,U204,11,GND*%
%TO.N,GND*%
X125125000Y-133870000D03*
%TO.P,U204,12,GND*%
X125775000Y-133870000D03*
%TO.P,U204,13,GND*%
X125775000Y-128130000D03*
%TO.P,U204,14,B8*%
%TO.N,unconnected-(U204-Pad14)*%
X125125000Y-128130000D03*
%TO.P,U204,15,B7*%
%TO.N,/FPGA/~{AS}*%
X124475000Y-128130000D03*
%TO.P,U204,16,B6*%
%TO.N,/FPGA/~{UDS}*%
X123825000Y-128130000D03*
%TO.P,U204,17,B5*%
%TO.N,/FPGA/~{LDS}*%
X123175000Y-128130000D03*
%TO.P,U204,18,B4*%
%TO.N,/FPGA/~{RESET}*%
X122525000Y-128130000D03*
%TO.P,U204,19,B3*%
%TO.N,/FPGA/R~{W}*%
X121875000Y-128130000D03*
%TO.P,U204,20,B2*%
%TO.N,/FPGA/~{DATACS}*%
X121225000Y-128130000D03*
%TO.P,U204,21,B1*%
%TO.N,/FPGA/~{REGCS}*%
X120575000Y-128130000D03*
%TO.P,U204,22,~{OE}*%
%TO.N,/FPGA/~{BUSEN}*%
X119925000Y-128130000D03*
%TO.P,U204,23,VCCB*%
%TO.N,+3V3*%
X119275000Y-128130000D03*
%TO.P,U204,24,VCCB*%
X118625000Y-128130000D03*
%TD*%
%TO.P,U205,1,VCCA*%
%TO.N,+5V*%
X179825000Y-133870000D03*
%TO.P,U205,2,DIR*%
%TO.N,/FPGA/DATA_DIR*%
X180475000Y-133870000D03*
%TO.P,U205,3,A1*%
%TO.N,/CPU_D7*%
X181125000Y-133870000D03*
%TO.P,U205,4,A2*%
%TO.N,/CPU_D6*%
X181775000Y-133870000D03*
%TO.P,U205,5,A3*%
%TO.N,/CPU_D5*%
X182425000Y-133870000D03*
%TO.P,U205,6,A4*%
%TO.N,/CPU_D4*%
X183075000Y-133870000D03*
%TO.P,U205,7,A5*%
%TO.N,/CPU_D3*%
X183725000Y-133870000D03*
%TO.P,U205,8,A6*%
%TO.N,/CPU_D2*%
X184375000Y-133870000D03*
%TO.P,U205,9,A7*%
%TO.N,/CPU_D1*%
X185025000Y-133870000D03*
%TO.P,U205,10,A8*%
%TO.N,/CPU_D0*%
X185675000Y-133870000D03*
%TO.P,U205,11,GND*%
%TO.N,GND*%
X186325000Y-133870000D03*
%TO.P,U205,12,GND*%
X186975000Y-133870000D03*
%TO.P,U205,13,GND*%
X186975000Y-128130000D03*
%TO.P,U205,14,B8*%
%TO.N,/FPGA/D0*%
X186325000Y-128130000D03*
%TO.P,U205,15,B7*%
%TO.N,/FPGA/D1*%
X185675000Y-128130000D03*
%TO.P,U205,16,B6*%
%TO.N,/FPGA/D2*%
X185025000Y-128130000D03*
%TO.P,U205,17,B5*%
%TO.N,/FPGA/D3*%
X184375000Y-128130000D03*
%TO.P,U205,18,B4*%
%TO.N,/FPGA/D4*%
X183725000Y-128130000D03*
%TO.P,U205,19,B3*%
%TO.N,/FPGA/D5*%
X183075000Y-128130000D03*
%TO.P,U205,20,B2*%
%TO.N,/FPGA/D6*%
X182425000Y-128130000D03*
%TO.P,U205,21,B1*%
%TO.N,/FPGA/D7*%
X181775000Y-128130000D03*
%TO.P,U205,22,~{OE}*%
%TO.N,/FPGA/~{CPU_DATAEN}*%
X181125000Y-128130000D03*
%TO.P,U205,23,VCCB*%
%TO.N,+3V3*%
X180475000Y-128130000D03*
%TO.P,U205,24,VCCB*%
X179825000Y-128130000D03*
%TD*%
%TO.P,U206,1,VCCA*%
%TO.N,+5V*%
X166960000Y-133870000D03*
%TO.P,U206,2,DIR*%
%TO.N,/FPGA/DATA_DIR*%
X167610000Y-133870000D03*
%TO.P,U206,3,A1*%
%TO.N,/CPU_D15*%
X168260000Y-133870000D03*
%TO.P,U206,4,A2*%
%TO.N,/CPU_D14*%
X168910000Y-133870000D03*
%TO.P,U206,5,A3*%
%TO.N,/CPU_D13*%
X169560000Y-133870000D03*
%TO.P,U206,6,A4*%
%TO.N,/CPU_D12*%
X170210000Y-133870000D03*
%TO.P,U206,7,A5*%
%TO.N,/CPU_D11*%
X170860000Y-133870000D03*
%TO.P,U206,8,A6*%
%TO.N,/CPU_D10*%
X171510000Y-133870000D03*
%TO.P,U206,9,A7*%
%TO.N,/CPU_D9*%
X172160000Y-133870000D03*
%TO.P,U206,10,A8*%
%TO.N,/CPU_D8*%
X172810000Y-133870000D03*
%TO.P,U206,11,GND*%
%TO.N,GND*%
X173460000Y-133870000D03*
%TO.P,U206,12,GND*%
X174110000Y-133870000D03*
%TO.P,U206,13,GND*%
X174110000Y-128130000D03*
%TO.P,U206,14,B8*%
%TO.N,/FPGA/D8*%
X173460000Y-128130000D03*
%TO.P,U206,15,B7*%
%TO.N,/FPGA/D9*%
X172810000Y-128130000D03*
%TO.P,U206,16,B6*%
%TO.N,/FPGA/D10*%
X172160000Y-128130000D03*
%TO.P,U206,17,B5*%
%TO.N,/FPGA/D11*%
X171510000Y-128130000D03*
%TO.P,U206,18,B4*%
%TO.N,/FPGA/D12*%
X170860000Y-128130000D03*
%TO.P,U206,19,B3*%
%TO.N,/FPGA/D13*%
X170210000Y-128130000D03*
%TO.P,U206,20,B2*%
%TO.N,/FPGA/D14*%
X169560000Y-128130000D03*
%TO.P,U206,21,B1*%
%TO.N,/FPGA/D15*%
X168910000Y-128130000D03*
%TO.P,U206,22,~{OE}*%
%TO.N,/FPGA/~{CPU_DATAEN}*%
X168260000Y-128130000D03*
%TO.P,U206,23,VCCB*%
%TO.N,+3V3*%
X167610000Y-128130000D03*
%TO.P,U206,24,VCCB*%
X166960000Y-128130000D03*
%TD*%
%TO.P,U203,1,VCCA*%
%TO.N,+5V*%
X131025000Y-133870000D03*
%TO.P,U203,2,DIR*%
X131675000Y-133870000D03*
%TO.P,U203,3,A1*%
%TO.N,/CPU_CLK*%
X132325000Y-133870000D03*
%TO.P,U203,4,A2*%
%TO.N,unconnected-(U203-Pad4)*%
X132975000Y-133870000D03*
%TO.P,U203,5,A3*%
%TO.N,unconnected-(U203-Pad5)*%
X133625000Y-133870000D03*
%TO.P,U203,6,A4*%
%TO.N,unconnected-(U203-Pad6)*%
X134275000Y-133870000D03*
%TO.P,U203,7,A5*%
%TO.N,unconnected-(U203-Pad7)*%
X134925000Y-133870000D03*
%TO.P,U203,8,A6*%
%TO.N,/CPU_A19*%
X135575000Y-133870000D03*
%TO.P,U203,9,A7*%
%TO.N,/CPU_A17*%
X136225000Y-133870000D03*
%TO.P,U203,10,A8*%
%TO.N,/CPU_A18*%
X136875000Y-133870000D03*
%TO.P,U203,11,GND*%
%TO.N,GND*%
X137525000Y-133870000D03*
%TO.P,U203,12,GND*%
X138175000Y-133870000D03*
%TO.P,U203,13,GND*%
X138175000Y-128130000D03*
%TO.P,U203,14,B8*%
%TO.N,/FPGA/A18*%
X137525000Y-128130000D03*
%TO.P,U203,15,B7*%
%TO.N,/FPGA/A17*%
X136875000Y-128130000D03*
%TO.P,U203,16,B6*%
%TO.N,/FPGA/A19*%
X136225000Y-128130000D03*
%TO.P,U203,17,B5*%
%TO.N,unconnected-(U203-Pad17)*%
X135575000Y-128130000D03*
%TO.P,U203,18,B4*%
%TO.N,unconnected-(U203-Pad18)*%
X134925000Y-128130000D03*
%TO.P,U203,19,B3*%
%TO.N,unconnected-(U203-Pad19)*%
X134275000Y-128130000D03*
%TO.P,U203,20,B2*%
%TO.N,unconnected-(U203-Pad20)*%
X133625000Y-128130000D03*
%TO.P,U203,21,B1*%
%TO.N,/FPGA/HOST_CLK*%
X132975000Y-128130000D03*
%TO.P,U203,22,~{OE}*%
%TO.N,/FPGA/~{BUSEN}*%
X132325000Y-128130000D03*
%TO.P,U203,23,VCCB*%
%TO.N,+3V3*%
X131675000Y-128130000D03*
%TO.P,U203,24,VCCB*%
X131025000Y-128130000D03*
%TD*%
D11*
%TO.P,C106,1*%
%TO.N,+1V2*%
X108794000Y-105327000D03*
%TO.P,C106,2*%
%TO.N,GND*%
X110694000Y-105327000D03*
%TD*%
D28*
%TO.P,U402,1,A4*%
%TO.N,/FPGA/SRAM_A4*%
X138594000Y-69277000D03*
%TO.P,U402,2,A3*%
%TO.N,/FPGA/SRAM_A3*%
X138594000Y-68777000D03*
%TO.P,U402,3,A2*%
%TO.N,/FPGA/SRAM_A2*%
X138594000Y-68277000D03*
%TO.P,U402,4,A1*%
%TO.N,/FPGA/SRAM_A1*%
X138594000Y-67777000D03*
%TO.P,U402,5,A0*%
%TO.N,/FPGA/SRAM_A0*%
X138594000Y-67277000D03*
%TO.P,U402,6,NC_1*%
%TO.N,unconnected-(U402-Pad6)*%
X138594000Y-66777000D03*
%TO.P,U402,7,~{CS}*%
%TO.N,/FPGA/~{SRAM_CS}*%
X138594000Y-66277000D03*
%TO.P,U402,8,I/O0*%
%TO.N,/FPGA/SRAM_D16*%
X138594000Y-65777000D03*
%TO.P,U402,9,I/O1*%
%TO.N,/FPGA/SRAM_D17*%
X138594000Y-65277000D03*
%TO.P,U402,10,I/O2*%
%TO.N,/FPGA/SRAM_D18*%
X138594000Y-64777000D03*
%TO.P,U402,11,I/O3*%
%TO.N,/FPGA/SRAM_D19*%
X138594000Y-64277000D03*
%TO.P,U402,12,VDD*%
%TO.N,+3V3*%
X138594000Y-63777000D03*
%TO.P,U402,13,VSS*%
%TO.N,GND*%
X138594000Y-63277000D03*
%TO.P,U402,14,I/O4*%
%TO.N,/FPGA/SRAM_D20*%
X138594000Y-62777000D03*
%TO.P,U402,15,I/O5*%
%TO.N,/FPGA/SRAM_D21*%
X138594000Y-62277000D03*
%TO.P,U402,16,I/O6*%
%TO.N,/FPGA/SRAM_D22*%
X138594000Y-61777000D03*
%TO.P,U402,17,I/O7*%
%TO.N,/FPGA/SRAM_D23*%
X138594000Y-61277000D03*
%TO.P,U402,18,~{WE}*%
%TO.N,/FPGA/~{SRAM_WE}*%
X138594000Y-60777000D03*
%TO.P,U402,19,NC_2*%
%TO.N,unconnected-(U402-Pad19)*%
X138594000Y-60277000D03*
%TO.P,U402,20,A19*%
%TO.N,/FPGA/SRAM_A19*%
X138594000Y-59777000D03*
%TO.P,U402,21,A18*%
%TO.N,/FPGA/SRAM_A18*%
X138594000Y-59277000D03*
%TO.P,U402,22,A17*%
%TO.N,/FPGA/SRAM_A17*%
X138594000Y-58777000D03*
%TO.P,U402,23,A16*%
%TO.N,/FPGA/SRAM_A16*%
X138594000Y-58277000D03*
%TO.P,U402,24,A15*%
%TO.N,/FPGA/SRAM_A15*%
X138594000Y-57777000D03*
%TO.P,U402,25,A14*%
%TO.N,/FPGA/SRAM_A14*%
X118894000Y-57777000D03*
%TO.P,U402,26,A13*%
%TO.N,/FPGA/SRAM_A13*%
X118894000Y-58277000D03*
%TO.P,U402,27,A12*%
%TO.N,/FPGA/SRAM_A12*%
X118894000Y-58777000D03*
%TO.P,U402,28,A11*%
%TO.N,/FPGA/SRAM_A11*%
X118894000Y-59277000D03*
%TO.P,U402,29,A10*%
%TO.N,/FPGA/SRAM_A10*%
X118894000Y-59777000D03*
%TO.P,U402,30,A9*%
%TO.N,/FPGA/SRAM_A9*%
X118894000Y-60277000D03*
%TO.P,U402,31,NC_3*%
%TO.N,unconnected-(U402-Pad31)*%
X118894000Y-60777000D03*
%TO.P,U402,32,I/O8*%
%TO.N,/FPGA/SRAM_D24*%
X118894000Y-61277000D03*
%TO.P,U402,33,I/O9*%
%TO.N,/FPGA/SRAM_D25*%
X118894000Y-61777000D03*
%TO.P,U402,34,I/O10*%
%TO.N,/FPGA/SRAM_D26*%
X118894000Y-62277000D03*
%TO.P,U402,35,I/O11*%
%TO.N,/FPGA/SRAM_D27*%
X118894000Y-62777000D03*
%TO.P,U402,36,VDD*%
%TO.N,+3V3*%
X118894000Y-63277000D03*
%TO.P,U402,37,VSS*%
%TO.N,GND*%
X118894000Y-63777000D03*
%TO.P,U402,38,I/O12*%
%TO.N,/FPGA/SRAM_D28*%
X118894000Y-64277000D03*
%TO.P,U402,39,I/O13*%
%TO.N,/FPGA/SRAM_D29*%
X118894000Y-64777000D03*
%TO.P,U402,40,I/O14*%
%TO.N,/FPGA/SRAM_D30*%
X118894000Y-65277000D03*
%TO.P,U402,41,I/O15*%
%TO.N,/FPGA/SRAM_D31*%
X118894000Y-65777000D03*
%TO.P,U402,42,~{LB}*%
%TO.N,/FPGA/~{SRAM_LB1}*%
X118894000Y-66277000D03*
%TO.P,U402,43,~{UB}*%
%TO.N,/FPGA/~{SRAM_UB1}*%
X118894000Y-66777000D03*
%TO.P,U402,44,~{OE}*%
%TO.N,GND*%
X118894000Y-67277000D03*
%TO.P,U402,45,A8*%
%TO.N,/FPGA/SRAM_A8*%
X118894000Y-67777000D03*
%TO.P,U402,46,A7*%
%TO.N,/FPGA/SRAM_A7*%
X118894000Y-68277000D03*
%TO.P,U402,47,A6*%
%TO.N,/FPGA/SRAM_A6*%
X118894000Y-68777000D03*
%TO.P,U402,48,A5*%
%TO.N,/FPGA/SRAM_A5*%
X118894000Y-69277000D03*
%TD*%
%TO.P,U401,1,A4*%
%TO.N,/FPGA/SRAM_A4*%
X129944000Y-85027000D03*
%TO.P,U401,2,A3*%
%TO.N,/FPGA/SRAM_A3*%
X129944000Y-84527000D03*
%TO.P,U401,3,A2*%
%TO.N,/FPGA/SRAM_A2*%
X129944000Y-84027000D03*
%TO.P,U401,4,A1*%
%TO.N,/FPGA/SRAM_A1*%
X129944000Y-83527000D03*
%TO.P,U401,5,A0*%
%TO.N,/FPGA/SRAM_A0*%
X129944000Y-83027000D03*
%TO.P,U401,6,NC_1*%
%TO.N,unconnected-(U401-Pad6)*%
X129944000Y-82527000D03*
%TO.P,U401,7,~{CS}*%
%TO.N,/FPGA/~{SRAM_CS}*%
X129944000Y-82027000D03*
%TO.P,U401,8,I/O0*%
%TO.N,/FPGA/SRAM_D0*%
X129944000Y-81527000D03*
%TO.P,U401,9,I/O1*%
%TO.N,/FPGA/SRAM_D1*%
X129944000Y-81027000D03*
%TO.P,U401,10,I/O2*%
%TO.N,/FPGA/SRAM_D2*%
X129944000Y-80527000D03*
%TO.P,U401,11,I/O3*%
%TO.N,/FPGA/SRAM_D3*%
X129944000Y-80027000D03*
%TO.P,U401,12,VDD*%
%TO.N,+3V3*%
X129944000Y-79527000D03*
%TO.P,U401,13,VSS*%
%TO.N,GND*%
X129944000Y-79027000D03*
%TO.P,U401,14,I/O4*%
%TO.N,/FPGA/SRAM_D4*%
X129944000Y-78527000D03*
%TO.P,U401,15,I/O5*%
%TO.N,/FPGA/SRAM_D5*%
X129944000Y-78027000D03*
%TO.P,U401,16,I/O6*%
%TO.N,/FPGA/SRAM_D6*%
X129944000Y-77527000D03*
%TO.P,U401,17,I/O7*%
%TO.N,/FPGA/SRAM_D7*%
X129944000Y-77027000D03*
%TO.P,U401,18,~{WE}*%
%TO.N,/FPGA/~{SRAM_WE}*%
X129944000Y-76527000D03*
%TO.P,U401,19,NC_2*%
%TO.N,unconnected-(U401-Pad19)*%
X129944000Y-76027000D03*
%TO.P,U401,20,A19*%
%TO.N,/FPGA/SRAM_A19*%
X129944000Y-75527000D03*
%TO.P,U401,21,A18*%
%TO.N,/FPGA/SRAM_A18*%
X129944000Y-75027000D03*
%TO.P,U401,22,A17*%
%TO.N,/FPGA/SRAM_A17*%
X129944000Y-74527000D03*
%TO.P,U401,23,A16*%
%TO.N,/FPGA/SRAM_A16*%
X129944000Y-74027000D03*
%TO.P,U401,24,A15*%
%TO.N,/FPGA/SRAM_A15*%
X129944000Y-73527000D03*
%TO.P,U401,25,A14*%
%TO.N,/FPGA/SRAM_A14*%
X110244000Y-73527000D03*
%TO.P,U401,26,A13*%
%TO.N,/FPGA/SRAM_A13*%
X110244000Y-74027000D03*
%TO.P,U401,27,A12*%
%TO.N,/FPGA/SRAM_A12*%
X110244000Y-74527000D03*
%TO.P,U401,28,A11*%
%TO.N,/FPGA/SRAM_A11*%
X110244000Y-75027000D03*
%TO.P,U401,29,A10*%
%TO.N,/FPGA/SRAM_A10*%
X110244000Y-75527000D03*
%TO.P,U401,30,A9*%
%TO.N,/FPGA/SRAM_A9*%
X110244000Y-76027000D03*
%TO.P,U401,31,NC_3*%
%TO.N,unconnected-(U401-Pad31)*%
X110244000Y-76527000D03*
%TO.P,U401,32,I/O8*%
%TO.N,/FPGA/SRAM_D8*%
X110244000Y-77027000D03*
%TO.P,U401,33,I/O9*%
%TO.N,/FPGA/SRAM_D9*%
X110244000Y-77527000D03*
%TO.P,U401,34,I/O10*%
%TO.N,/FPGA/SRAM_D10*%
X110244000Y-78027000D03*
%TO.P,U401,35,I/O11*%
%TO.N,/FPGA/SRAM_D11*%
X110244000Y-78527000D03*
%TO.P,U401,36,VDD*%
%TO.N,+3V3*%
X110244000Y-79027000D03*
%TO.P,U401,37,VSS*%
%TO.N,GND*%
X110244000Y-79527000D03*
%TO.P,U401,38,I/O12*%
%TO.N,/FPGA/SRAM_D12*%
X110244000Y-80027000D03*
%TO.P,U401,39,I/O13*%
%TO.N,/FPGA/SRAM_D13*%
X110244000Y-80527000D03*
%TO.P,U401,40,I/O14*%
%TO.N,/FPGA/SRAM_D14*%
X110244000Y-81027000D03*
%TO.P,U401,41,I/O15*%
%TO.N,/FPGA/SRAM_D15*%
X110244000Y-81527000D03*
%TO.P,U401,42,~{LB}*%
%TO.N,/FPGA/~{SRAM_LB0}*%
X110244000Y-82027000D03*
%TO.P,U401,43,~{UB}*%
%TO.N,/FPGA/~{SRAM_UB0}*%
X110244000Y-82527000D03*
%TO.P,U401,44,~{OE}*%
%TO.N,GND*%
X110244000Y-83027000D03*
%TO.P,U401,45,A8*%
%TO.N,/FPGA/SRAM_A8*%
X110244000Y-83527000D03*
%TO.P,U401,46,A7*%
%TO.N,/FPGA/SRAM_A7*%
X110244000Y-84027000D03*
%TO.P,U401,47,A6*%
%TO.N,/FPGA/SRAM_A6*%
X110244000Y-84527000D03*
%TO.P,U401,48,A5*%
%TO.N,/FPGA/SRAM_A5*%
X110244000Y-85027000D03*
%TD*%
D29*
%TO.P,C1,1*%
%TO.N,/FPGA/FPGA_PROGB*%
X139644000Y-73327000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X143244000Y-73327000D03*
%TD*%
D30*
%TO.P,D2,1,K*%
%TO.N,/FPGA/~{ACCESS_LED}*%
X197200000Y-119500000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-Pad2)*%
X194400000Y-119500000D03*
%TD*%
D31*
%TO.P,J1,1,Pin_1*%
%TO.N,+3V3*%
X173544000Y-71727000D03*
D32*
%TO.P,J1,2,Pin_2*%
%TO.N,Net-(J1-Pad2)*%
X176084000Y-71727000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,Net-(J1-Pad3)*%
X178624000Y-71727000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,Net-(J1-Pad4)*%
X181164000Y-71727000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,Net-(J1-Pad5)*%
X183704000Y-71727000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GND*%
X186244000Y-71727000D03*
%TD*%
D30*
%TO.P,D1,1,K*%
%TO.N,GND*%
X197200000Y-113500000D03*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-Pad2)*%
X194400000Y-113500000D03*
%TD*%
D10*
%TO.P,C103,1*%
%TO.N,+5V*%
X117000000Y-125800000D03*
%TO.P,C103,2*%
%TO.N,GND*%
X115100000Y-125800000D03*
%TD*%
D18*
%TO.P,R12,1*%
%TO.N,+3V3*%
X189575000Y-119500000D03*
%TO.P,R12,2*%
%TO.N,Net-(D2-Pad2)*%
X191400000Y-119500000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,+3V3*%
X141675000Y-124900000D03*
%TO.P,R7,2*%
%TO.N,/FPGA/~{BUSEN}*%
X143500000Y-124900000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,/FPGA/FPGA_DONE*%
X189675000Y-113500000D03*
%TO.P,R2,2*%
%TO.N,Net-(D1-Pad2)*%
X191500000Y-113500000D03*
%TD*%
D33*
%TO.P,R8,1*%
%TO.N,+3V3*%
X192500000Y-133600000D03*
%TO.P,R8,2*%
%TO.N,/FPGA/~{CPU_DATAEN}*%
X192500000Y-131775000D03*
%TD*%
D34*
%TO.N,GND*%
X106500000Y-113700000D03*
X161900000Y-132300000D03*
X115644000Y-66827000D03*
X132044000Y-78527000D03*
X107050000Y-130750000D03*
X149844000Y-81227000D03*
X112744000Y-82427000D03*
X138000000Y-129800000D03*
X156100000Y-100600000D03*
X106500000Y-116600000D03*
X163800000Y-101900000D03*
X160400000Y-106000000D03*
X148800000Y-130100000D03*
X169444000Y-89627000D03*
X111340000Y-130440000D03*
X157250000Y-106550000D03*
X188844000Y-94827000D03*
X180344000Y-89527000D03*
X170544000Y-106527000D03*
X185444000Y-90427000D03*
X169944000Y-81327000D03*
X186300000Y-132000000D03*
X125500000Y-132400000D03*
X156100000Y-98100000D03*
X162244000Y-82027000D03*
X160900000Y-130000000D03*
X154300000Y-106500000D03*
X135150000Y-109750000D03*
X144744000Y-106827000D03*
X106544000Y-106327000D03*
X116444000Y-109827000D03*
X173700000Y-132500000D03*
X182744000Y-80627000D03*
X111644000Y-105227000D03*
X169100000Y-98800000D03*
X136344000Y-62727000D03*
X145844000Y-98727000D03*
X159850500Y-90233500D03*
X181844000Y-93427000D03*
X112744000Y-79527000D03*
X145744000Y-89227000D03*
X130200000Y-117700000D03*
X150100000Y-132400000D03*
X107900000Y-118700000D03*
X145744000Y-93727000D03*
X173400000Y-129900000D03*
X145244000Y-85327000D03*
X124300000Y-129900000D03*
X168800000Y-94800000D03*
X137900000Y-132400000D03*
X154944000Y-82027000D03*
X158800000Y-82700000D03*
X156350500Y-90233500D03*
X106300000Y-140800000D03*
X165544000Y-107127000D03*
X150800000Y-96800000D03*
X181844000Y-90027000D03*
X197200000Y-111700000D03*
X144194000Y-76777000D03*
X116244000Y-64327000D03*
X186900000Y-129800000D03*
%TO.N,+3V3*%
X155100000Y-129900000D03*
X159844000Y-88327000D03*
X136400000Y-117600000D03*
X188400000Y-119500000D03*
X143450000Y-129800000D03*
X155800000Y-106600000D03*
X148144000Y-105827000D03*
X153560000Y-102740000D03*
X179344000Y-95727000D03*
X132044000Y-80127000D03*
X116244000Y-62927000D03*
X183694000Y-91677000D03*
X162000000Y-101800000D03*
X111144000Y-113727000D03*
X136344000Y-64127000D03*
X131200000Y-129800000D03*
X169744000Y-103027000D03*
X185444000Y-92027000D03*
X148544000Y-83027000D03*
X156450500Y-88333500D03*
X145944000Y-100627000D03*
X170144000Y-85027000D03*
X136625000Y-113475000D03*
X145744000Y-91727000D03*
X111144000Y-116927000D03*
X153044000Y-82027000D03*
X145000000Y-102600000D03*
X162300000Y-106000000D03*
X133150000Y-109650000D03*
X166800000Y-129800000D03*
X186944000Y-80927000D03*
X193600000Y-133600000D03*
X162100000Y-95700000D03*
X112744000Y-78027000D03*
X160244000Y-81527000D03*
X166700000Y-97000000D03*
X180500000Y-129900000D03*
X118900000Y-129900000D03*
X166244000Y-81527000D03*
X178744000Y-80527000D03*
X169444000Y-87827000D03*
X169000000Y-96900000D03*
%TO.N,+5V*%
X167000000Y-132500000D03*
X131300000Y-132400000D03*
X143500000Y-132400000D03*
X119000000Y-132700000D03*
X179800000Y-132500000D03*
X104990000Y-135590000D03*
X155000000Y-132400000D03*
%TO.N,+1V2*%
X108844000Y-111827000D03*
X111444000Y-108827000D03*
X151500000Y-105300000D03*
X105944000Y-108827000D03*
X169200000Y-100700000D03*
X145844000Y-87327000D03*
X164144000Y-82027000D03*
%TO.N,Net-(J501-Pad13)*%
X191300000Y-101900000D03*
%TO.N,Net-(R301-Pad2)*%
X130400000Y-115750000D03*
%TO.N,/FPGA/~{FLASH_CS}*%
X131950000Y-112500000D03*
%TO.N,Net-(R303-Pad2)*%
X142400000Y-114750000D03*
%TO.N,/FPGA/~{CPU_DATAEN}*%
X145600000Y-112300000D03*
X190625000Y-131775000D03*
%TO.N,/FPGA/HOST_CLK*%
X156600000Y-82900000D03*
X127950000Y-112950000D03*
%TO.N,/FPGA/~{LDS}*%
X112000000Y-121100000D03*
X124400000Y-121100000D03*
%TO.N,/FPGA/~{UDS}*%
X128900000Y-109550000D03*
X128900000Y-97700000D03*
%TO.N,/FPGA/~{RESET}*%
X123200000Y-122200000D03*
X103300000Y-122200000D03*
X113800000Y-93400000D03*
X102700000Y-103300000D03*
%TO.N,/FPGA/~{REGCS}*%
X141600000Y-76700000D03*
X122150000Y-109300000D03*
%TO.N,/FPGA/~{DATACS}*%
X126000000Y-108000000D03*
X157200000Y-74100000D03*
%TO.N,/FPGA/A1*%
X157900000Y-98300000D03*
%TO.N,/FPGA/A4*%
X153700000Y-98200000D03*
%TO.N,/FPGA/A5*%
X167300000Y-121900000D03*
X158300000Y-121900000D03*
%TO.N,/FPGA/DATA_DIR*%
X180350000Y-121500000D03*
X149850000Y-102350000D03*
X178100000Y-135900000D03*
X180300000Y-112750000D03*
X165300000Y-135900000D03*
%TO.N,/FPGA/FPGA_PROGB*%
X145644000Y-81827000D03*
%TO.N,/FPGA/~{ACCESS_LED}*%
X197350000Y-122000000D03*
X120250000Y-123200000D03*
%TO.N,/FPGA/FPGA_INITB*%
X146344000Y-105727000D03*
%TO.N,/FPGA/CLK_25MHZ*%
X156100000Y-105300000D03*
%TO.N,/FPGA/FPGA_DONE*%
X189700000Y-110600000D03*
X182600000Y-110600000D03*
%TO.N,/FPGA/FLASH_DI*%
X144750000Y-114400000D03*
X147800000Y-114400000D03*
%TO.N,/FPGA/FLASH_CLK*%
X141200000Y-116050000D03*
X174950000Y-116050000D03*
%TO.N,Net-(J1-Pad3)*%
X144444000Y-70327000D03*
%TO.N,/FPGA/D6*%
X160000000Y-98300000D03*
%TO.N,/FPGA/D5*%
X165800000Y-102000000D03*
%TO.N,/FPGA/D4*%
X163900000Y-98400000D03*
%TO.N,/FPGA/D15*%
X160000000Y-102300000D03*
%TO.N,/FPGA/D14*%
X134100000Y-123150000D03*
X163950000Y-124550000D03*
%TD*%
D35*
%TO.N,GND*%
X111340000Y-130940000D02*
X111340000Y-130440000D01*
X138175000Y-129325000D02*
X138175000Y-128130000D01*
X157800000Y-107100000D02*
X157250000Y-106550000D01*
X150100000Y-132400000D02*
X149850000Y-132400000D01*
X131544000Y-79027000D02*
X132044000Y-78527000D01*
X184344000Y-89027000D02*
X183844000Y-89027000D01*
X160800000Y-106400000D02*
X160400000Y-106000000D01*
X138000000Y-129800000D02*
X138000000Y-129500000D01*
X111340000Y-126760000D02*
X112300000Y-125800000D01*
X154944000Y-82027000D02*
X154944000Y-80427000D01*
X174110000Y-129190000D02*
X174110000Y-128130000D01*
X165800000Y-107383000D02*
X165544000Y-107127000D01*
X186192000Y-91575000D02*
X185444000Y-90827000D01*
X106600000Y-126000000D02*
X106600000Y-125400000D01*
X186325000Y-133870000D02*
X186325000Y-132025000D01*
X142585000Y-99315000D02*
X145256000Y-99315000D01*
X173700000Y-132500000D02*
X173460000Y-132740000D01*
X186900000Y-129800000D02*
X186900000Y-129500000D01*
X186900000Y-129500000D02*
X187000000Y-129400000D01*
X149844000Y-81227000D02*
X149800000Y-80883000D01*
X187320000Y-94575000D02*
X188592000Y-94575000D01*
X181332000Y-94439000D02*
X181360500Y-94410500D01*
X149850000Y-132400000D02*
X149725000Y-132525000D01*
X110244000Y-79527000D02*
X112744000Y-79527000D01*
X106350000Y-140750000D02*
X106300000Y-140800000D01*
X106350000Y-139600000D02*
X106350000Y-140750000D01*
X144800000Y-109030000D02*
X144800000Y-106883000D01*
X157800000Y-109030000D02*
X157800000Y-107100000D01*
X187320000Y-90575000D02*
X185592000Y-90575000D01*
X162300000Y-81971000D02*
X162244000Y-82027000D01*
X161325000Y-132725000D02*
X161325000Y-133870000D01*
X138594000Y-63277000D02*
X136894000Y-63277000D01*
X150375000Y-129325000D02*
X150100000Y-129600000D01*
X184832000Y-88539000D02*
X184344000Y-89027000D01*
X182719000Y-79027000D02*
X182719000Y-80602000D01*
X184832000Y-87587000D02*
X184832000Y-88539000D01*
X187320000Y-94575000D02*
X187320000Y-93575000D01*
X186975000Y-133870000D02*
X186325000Y-133870000D01*
X106544000Y-116556000D02*
X106500000Y-116600000D01*
X111340000Y-130260000D02*
X111340000Y-130140000D01*
X107530000Y-130270000D02*
X107530000Y-128525000D01*
X172515000Y-93815000D02*
X169785000Y-93815000D01*
X161975000Y-133870000D02*
X161325000Y-133870000D01*
X110244000Y-83027000D02*
X112144000Y-83027000D01*
X142585000Y-85815000D02*
X144756000Y-85815000D01*
X106260000Y-131540000D02*
X107050000Y-130750000D01*
X145156000Y-94315000D02*
X145744000Y-93727000D01*
X188592000Y-94575000D02*
X188844000Y-94827000D01*
X169785000Y-93815000D02*
X168800000Y-94800000D01*
X149600000Y-130100000D02*
X148800000Y-130100000D01*
X112610000Y-133475000D02*
X112610000Y-132210000D01*
X183844000Y-89027000D02*
X183841750Y-89024750D01*
X153300000Y-109030000D02*
X153300000Y-107500000D01*
X110070000Y-133475000D02*
X110070000Y-131530000D01*
X130600000Y-117300000D02*
X130200000Y-117700000D01*
X165800000Y-109030000D02*
X165800000Y-107383000D01*
X116094000Y-67277000D02*
X115644000Y-66827000D01*
X144800000Y-79100000D02*
X144800000Y-77383000D01*
X106544000Y-115127000D02*
X106544000Y-116556000D01*
X169444000Y-89627000D02*
X170256000Y-88815000D01*
X183841750Y-89024750D02*
X182839500Y-90027000D01*
X118894000Y-63777000D02*
X116794000Y-63777000D01*
X197200000Y-113500000D02*
X197200000Y-111700000D01*
X160900000Y-130000000D02*
X161300000Y-130000000D01*
X162300000Y-79100000D02*
X162300000Y-81971000D01*
X186325000Y-132025000D02*
X186300000Y-132000000D01*
X187000000Y-129400000D02*
X186975000Y-129375000D01*
X116794000Y-63777000D02*
X116244000Y-64327000D01*
X111544000Y-105327000D02*
X111644000Y-105227000D01*
X110694000Y-105327000D02*
X111544000Y-105327000D01*
X129944000Y-79027000D02*
X131544000Y-79027000D01*
X173400000Y-129900000D02*
X174110000Y-129190000D01*
X145656000Y-89315000D02*
X145744000Y-89227000D01*
X111340000Y-129960000D02*
X111340000Y-130440000D01*
X112610000Y-132210000D02*
X111340000Y-130940000D01*
X125775000Y-128130000D02*
X125775000Y-129225000D01*
X179892000Y-89075000D02*
X180344000Y-89527000D01*
X180296000Y-89575000D02*
X180344000Y-89527000D01*
X144800000Y-106883000D02*
X144744000Y-106827000D01*
X142585000Y-89315000D02*
X145656000Y-89315000D01*
X125775000Y-129225000D02*
X125400000Y-129600000D01*
X125250000Y-132400000D02*
X125125000Y-132525000D01*
X181332000Y-96063000D02*
X181332000Y-94439000D01*
X106506500Y-106289500D02*
X106544000Y-106327000D01*
X112300000Y-125800000D02*
X115100000Y-125800000D01*
X185592000Y-90575000D02*
X185444000Y-90427000D01*
X125125000Y-132525000D02*
X125125000Y-133870000D01*
X150375000Y-133870000D02*
X149725000Y-133870000D01*
X170256000Y-88815000D02*
X172515000Y-88815000D01*
X107530000Y-126930000D02*
X106600000Y-126000000D01*
X170832000Y-106815000D02*
X170544000Y-106527000D01*
X182719000Y-80602000D02*
X182744000Y-80627000D01*
X125400000Y-129600000D02*
X125100000Y-129900000D01*
X106544000Y-115127000D02*
X106544000Y-113744000D01*
X111340000Y-130140000D02*
X111340000Y-129960000D01*
X138000000Y-129500000D02*
X138175000Y-129325000D01*
X184332000Y-87587000D02*
X184332000Y-88534500D01*
X181844000Y-93927000D02*
X181844000Y-93427000D01*
X144732000Y-106815000D02*
X144744000Y-106827000D01*
X184332000Y-88534500D02*
X183841750Y-89024750D01*
X178844000Y-94575000D02*
X179996000Y-94575000D01*
X125100000Y-129900000D02*
X124300000Y-129900000D01*
X144800000Y-77383000D02*
X144194000Y-76777000D01*
X149800000Y-80883000D02*
X149800000Y-79100000D01*
X178844000Y-89575000D02*
X180296000Y-89575000D01*
X111340000Y-129960000D02*
X111340000Y-128525000D01*
X161975000Y-129325000D02*
X161975000Y-128130000D01*
X169956000Y-81315000D02*
X169944000Y-81327000D01*
X186975000Y-129375000D02*
X186975000Y-128130000D01*
X160800000Y-109030000D02*
X160800000Y-106400000D01*
X181144000Y-93427000D02*
X181844000Y-93427000D01*
X107530000Y-128525000D02*
X107530000Y-126930000D01*
X143244000Y-75827000D02*
X143244000Y-73327000D01*
X154944000Y-80427000D02*
X154800000Y-80283000D01*
X112144000Y-83027000D02*
X112744000Y-82427000D01*
X157800000Y-81700000D02*
X158800000Y-82700000D01*
X106544000Y-113744000D02*
X106500000Y-113700000D01*
X150375000Y-128130000D02*
X150375000Y-129325000D01*
X131960000Y-117300000D02*
X130600000Y-117300000D01*
X107050000Y-130750000D02*
X107530000Y-130270000D01*
X137525000Y-133870000D02*
X138175000Y-133870000D01*
X106506500Y-105327000D02*
X106506500Y-106289500D01*
X150100000Y-129600000D02*
X149600000Y-130100000D01*
X187320000Y-91575000D02*
X186192000Y-91575000D01*
X169115000Y-98815000D02*
X169100000Y-98800000D01*
X161750000Y-132300000D02*
X161325000Y-132725000D01*
X142585000Y-94315000D02*
X145156000Y-94315000D01*
X144194000Y-76777000D02*
X143244000Y-75827000D01*
X125500000Y-132400000D02*
X125250000Y-132400000D01*
X172515000Y-98815000D02*
X169115000Y-98815000D01*
X157800000Y-79100000D02*
X157800000Y-81700000D01*
X172515000Y-81315000D02*
X169956000Y-81315000D01*
X137900000Y-132400000D02*
X137525000Y-132775000D01*
X145256000Y-99315000D02*
X145844000Y-98727000D01*
X118894000Y-67277000D02*
X116094000Y-67277000D01*
X149725000Y-132525000D02*
X149725000Y-133870000D01*
X107927000Y-118727000D02*
X107900000Y-118700000D01*
X173460000Y-133870000D02*
X174110000Y-133870000D01*
X179996000Y-94575000D02*
X181144000Y-93427000D01*
X180832000Y-96063000D02*
X180832000Y-94939000D01*
X172515000Y-106815000D02*
X170832000Y-106815000D01*
X181360500Y-94410500D02*
X181844000Y-93927000D01*
X109194000Y-118727000D02*
X107927000Y-118727000D01*
X178844000Y-89075000D02*
X179892000Y-89075000D01*
X154800000Y-80283000D02*
X154800000Y-79100000D01*
X136894000Y-63277000D02*
X136344000Y-62727000D01*
X153300000Y-107500000D02*
X154300000Y-106500000D01*
X182839500Y-90027000D02*
X181844000Y-90027000D01*
X185444000Y-90827000D02*
X185444000Y-90427000D01*
X180832000Y-94939000D02*
X181360500Y-94410500D01*
X116444000Y-108127000D02*
X116444000Y-109827000D01*
X144756000Y-85815000D02*
X145244000Y-85327000D01*
X173460000Y-132740000D02*
X173460000Y-133870000D01*
X137525000Y-132775000D02*
X137525000Y-133870000D01*
X161300000Y-130000000D02*
X161975000Y-129325000D01*
X125775000Y-133870000D02*
X125125000Y-133870000D01*
X142585000Y-106815000D02*
X144732000Y-106815000D01*
X161900000Y-132300000D02*
X161750000Y-132300000D01*
X111340000Y-130440000D02*
X111340000Y-130140000D01*
X111340000Y-128525000D02*
X111340000Y-126760000D01*
X106260000Y-133475000D02*
X106260000Y-131540000D01*
X110070000Y-131530000D02*
X111340000Y-130260000D01*
%TO.N,+3V3*%
X142585000Y-99815000D02*
X143432000Y-99815000D01*
X165800000Y-79100000D02*
X165800000Y-81083000D01*
X178756500Y-79027000D02*
X178756500Y-80514500D01*
D36*
X111094000Y-118727000D02*
X111094000Y-116977000D01*
D35*
X187320000Y-92575000D02*
X185992000Y-92575000D01*
X116594000Y-63277000D02*
X116244000Y-62927000D01*
X145332000Y-91315000D02*
X145744000Y-91727000D01*
X143550000Y-129800000D02*
X143875000Y-129475000D01*
X145000000Y-102600000D02*
X143785000Y-103815000D01*
X152244000Y-82027000D02*
X153044000Y-82027000D01*
X172515000Y-87815000D02*
X169556000Y-87815000D01*
X187320000Y-92075000D02*
X185492000Y-92075000D01*
X129944000Y-79527000D02*
X131444000Y-79527000D01*
X180475000Y-128130000D02*
X179825000Y-128130000D01*
X110244000Y-79027000D02*
X111744000Y-79027000D01*
X136640000Y-113490000D02*
X136625000Y-113475000D01*
X165800000Y-81083000D02*
X166244000Y-81527000D01*
X143225000Y-128130000D02*
X143875000Y-128130000D01*
X171256000Y-102315000D02*
X170544000Y-103027000D01*
X142585000Y-84315000D02*
X147256000Y-84315000D01*
X136694000Y-63777000D02*
X136344000Y-64127000D01*
X144785000Y-102815000D02*
X142585000Y-102815000D01*
X154800000Y-107600000D02*
X155800000Y-106600000D01*
X185992000Y-92575000D02*
X185444000Y-92027000D01*
X142585000Y-91315000D02*
X145332000Y-91315000D01*
X164300000Y-107250000D02*
X163050000Y-106000000D01*
X118625000Y-128130000D02*
X119275000Y-128130000D01*
X166800000Y-129800000D02*
X167420000Y-129800000D01*
X172515000Y-103815000D02*
X170532000Y-103815000D01*
X151300000Y-107683000D02*
X149444000Y-105827000D01*
X155100000Y-129900000D02*
X155100000Y-129750000D01*
X172515000Y-96815000D02*
X169085000Y-96815000D01*
X160800000Y-79100000D02*
X160800000Y-80971000D01*
X147256000Y-84315000D02*
X148544000Y-83027000D01*
X170544000Y-103027000D02*
X169744000Y-103027000D01*
X186944000Y-80927000D02*
X186944000Y-79027000D01*
X180332000Y-96063000D02*
X179680000Y-96063000D01*
X170532000Y-103815000D02*
X169744000Y-103027000D01*
X131675000Y-129325000D02*
X131675000Y-128130000D01*
X151300000Y-79100000D02*
X151300000Y-81083000D01*
X164300000Y-109030000D02*
X164300000Y-107250000D01*
X148544000Y-81227000D02*
X148544000Y-83027000D01*
X144244000Y-100627000D02*
X145944000Y-100627000D01*
X163050000Y-106000000D02*
X162300000Y-106000000D01*
X153044000Y-80827000D02*
X153044000Y-82027000D01*
X118900000Y-129900000D02*
X118900000Y-129400000D01*
X111944000Y-78827000D02*
X112744000Y-78027000D01*
X143785000Y-103815000D02*
X142585000Y-103815000D01*
X148300000Y-80983000D02*
X148544000Y-81227000D01*
X160800000Y-80971000D02*
X160244000Y-81527000D01*
X148144000Y-107227000D02*
X148144000Y-105827000D01*
X143875000Y-129475000D02*
X143875000Y-128130000D01*
X167610000Y-129610000D02*
X167610000Y-128130000D01*
D36*
X111144000Y-116927000D02*
X111144000Y-115127000D01*
D35*
X162300000Y-109030000D02*
X162300000Y-106000000D01*
X118894000Y-63277000D02*
X116594000Y-63277000D01*
X169556000Y-87815000D02*
X169544000Y-87827000D01*
X185492000Y-92075000D02*
X185444000Y-92027000D01*
X172515000Y-102315000D02*
X171256000Y-102315000D01*
X154825000Y-128130000D02*
X155475000Y-128130000D01*
X149444000Y-105827000D02*
X148144000Y-105827000D01*
X138594000Y-63777000D02*
X136694000Y-63777000D01*
X139170000Y-113490000D02*
X136640000Y-113490000D01*
X172515000Y-84815000D02*
X170356000Y-84815000D01*
X143225000Y-128130000D02*
X143225000Y-127075000D01*
X147800000Y-109030000D02*
X147800000Y-107571000D01*
X151300000Y-109030000D02*
X151300000Y-107683000D01*
X143450000Y-129800000D02*
X143550000Y-129800000D01*
X131200000Y-129800000D02*
X131675000Y-129325000D01*
X180475000Y-129875000D02*
X180475000Y-128130000D01*
X153300000Y-79100000D02*
X153300000Y-80571000D01*
X147800000Y-107571000D02*
X148144000Y-107227000D01*
X153300000Y-80571000D02*
X153044000Y-80827000D01*
X118900000Y-129400000D02*
X119275000Y-129025000D01*
X166960000Y-128130000D02*
X167610000Y-128130000D01*
X148300000Y-79100000D02*
X148300000Y-80983000D01*
X178756500Y-80514500D02*
X178744000Y-80527000D01*
X131444000Y-79527000D02*
X132044000Y-80127000D01*
D36*
X111144000Y-115127000D02*
X111144000Y-113727000D01*
D35*
X155100000Y-129750000D02*
X155475000Y-129375000D01*
X143432000Y-99815000D02*
X143944000Y-100327000D01*
X145000000Y-102600000D02*
X144785000Y-102815000D01*
X141675000Y-125525000D02*
X141675000Y-124900000D01*
X151300000Y-81083000D02*
X152244000Y-82027000D01*
X189575000Y-119500000D02*
X188400000Y-119500000D01*
X143225000Y-127075000D02*
X141675000Y-125525000D01*
X169544000Y-87827000D02*
X169444000Y-87827000D01*
X179680000Y-96063000D02*
X179344000Y-95727000D01*
X119275000Y-129025000D02*
X119275000Y-128130000D01*
X167420000Y-129800000D02*
X167610000Y-129610000D01*
X111094000Y-116977000D02*
X111144000Y-116927000D01*
X180500000Y-129900000D02*
X180475000Y-129875000D01*
X111744000Y-79027000D02*
X111944000Y-78827000D01*
X169085000Y-96815000D02*
X169000000Y-96900000D01*
X143944000Y-100327000D02*
X144244000Y-100627000D01*
X170356000Y-84815000D02*
X170144000Y-85027000D01*
X155475000Y-129375000D02*
X155475000Y-128130000D01*
X154800000Y-109030000D02*
X154800000Y-107600000D01*
X131025000Y-128130000D02*
X131675000Y-128130000D01*
X192500000Y-133600000D02*
X193600000Y-133600000D01*
X186944000Y-82827000D02*
X186944000Y-80927000D01*
%TO.N,+5V*%
X155475000Y-132525000D02*
X155475000Y-133870000D01*
X166960000Y-132740000D02*
X166960000Y-133870000D01*
X119275000Y-132975000D02*
X119275000Y-133870000D01*
X104990000Y-133475000D02*
X104990000Y-128525000D01*
X154825000Y-132575000D02*
X155000000Y-132400000D01*
X104990000Y-133475000D02*
X104990000Y-135590000D01*
X167000000Y-132500000D02*
X167000000Y-132700000D01*
X131675000Y-132725000D02*
X131675000Y-133870000D01*
X179800000Y-132500000D02*
X179825000Y-132525000D01*
X104700000Y-126500000D02*
X105100000Y-126900000D01*
X143225000Y-133870000D02*
X143875000Y-133870000D01*
X104700000Y-125400000D02*
X104700000Y-126500000D01*
X104990000Y-136960000D02*
X104990000Y-135590000D01*
X104450000Y-137500000D02*
X104990000Y-136960000D01*
X117000000Y-125800000D02*
X117000000Y-131300000D01*
X179825000Y-132525000D02*
X179825000Y-133870000D01*
X143875000Y-132775000D02*
X143875000Y-133870000D01*
X117000000Y-131300000D02*
X118400000Y-132700000D01*
X155000000Y-132400000D02*
X155350000Y-132400000D01*
X104450000Y-139600000D02*
X104450000Y-137500000D01*
X131025000Y-133870000D02*
X131675000Y-133870000D01*
X167000000Y-132700000D02*
X166960000Y-132740000D01*
X131300000Y-132400000D02*
X131350000Y-132400000D01*
X155350000Y-132400000D02*
X155475000Y-132525000D01*
X119275000Y-133870000D02*
X118625000Y-133870000D01*
X143500000Y-132400000D02*
X143875000Y-132775000D01*
X118400000Y-132700000D02*
X119000000Y-132700000D01*
X106260000Y-128525000D02*
X104990000Y-128525000D01*
X105100000Y-128415000D02*
X104990000Y-128525000D01*
X105100000Y-126900000D02*
X105100000Y-128415000D01*
X119000000Y-132700000D02*
X119275000Y-132975000D01*
X154825000Y-133870000D02*
X154825000Y-132575000D01*
X131350000Y-132400000D02*
X131675000Y-132725000D01*
D36*
%TO.N,+1V2*%
X108844000Y-105377000D02*
X108844000Y-107227000D01*
X113344000Y-106927000D02*
X113344000Y-105427000D01*
X105944000Y-108827000D02*
X108844000Y-108827000D01*
D35*
X164144000Y-81427000D02*
X163800000Y-81083000D01*
X108794000Y-105327000D02*
X108844000Y-105377000D01*
D36*
X108844000Y-115127000D02*
X108844000Y-111827000D01*
X104681500Y-105327000D02*
X104681500Y-107564500D01*
X108844000Y-107227000D02*
X108844000Y-108827000D01*
X111444000Y-108827000D02*
X113344000Y-106927000D01*
D35*
X151800000Y-109030000D02*
X151800000Y-105600000D01*
X163800000Y-81083000D02*
X163800000Y-79100000D01*
X145832000Y-87315000D02*
X145844000Y-87327000D01*
D36*
X108844000Y-111827000D02*
X108844000Y-108827000D01*
D35*
X169315000Y-100815000D02*
X169200000Y-100700000D01*
X164144000Y-82027000D02*
X164144000Y-81427000D01*
D36*
X114244000Y-104527000D02*
X116444000Y-104527000D01*
D35*
X172515000Y-100815000D02*
X169315000Y-100815000D01*
D36*
X108844000Y-108827000D02*
X111444000Y-108827000D01*
D35*
X151800000Y-105600000D02*
X151500000Y-105300000D01*
X142585000Y-87315000D02*
X145832000Y-87315000D01*
D36*
X104681500Y-107564500D02*
X105944000Y-108827000D01*
X113344000Y-105427000D02*
X114244000Y-104527000D01*
D35*
%TO.N,Net-(C501-Pad2)*%
X187320000Y-89575000D02*
X188596000Y-89575000D01*
X190000000Y-80183000D02*
X188844000Y-79027000D01*
X190000000Y-88171000D02*
X190000000Y-80183000D01*
X188596000Y-89575000D02*
X190000000Y-88171000D01*
%TO.N,Net-(C502-Pad2)*%
X188844000Y-88527000D02*
X188844000Y-82827000D01*
X187320000Y-89075000D02*
X188296000Y-89075000D01*
X188296000Y-89075000D02*
X188844000Y-88527000D01*
%TO.N,Net-(J101-PadC28)*%
X114100000Y-131300000D02*
X112610000Y-129810000D01*
X120396000Y-139700000D02*
X120396000Y-138477959D01*
X112610000Y-129810000D02*
X112610000Y-128525000D01*
X114100000Y-136600000D02*
X114100000Y-131300000D01*
X118718041Y-136800000D02*
X114300000Y-136800000D01*
X114300000Y-136800000D02*
X114100000Y-136600000D01*
X120396000Y-138477959D02*
X118718041Y-136800000D01*
%TO.N,/~{CPU_DATACS}*%
X122936000Y-139700000D02*
X122936000Y-138744000D01*
X122936000Y-138744000D02*
X120575000Y-136383000D01*
X120575000Y-136383000D02*
X120575000Y-133870000D01*
%TO.N,/~{CPU_RESET}*%
X124882520Y-136880520D02*
X122850520Y-136880520D01*
X125476000Y-137474000D02*
X124882520Y-136880520D01*
X121875000Y-135905000D02*
X121875000Y-133870000D01*
X122850520Y-136880520D02*
X121875000Y-135905000D01*
X125476000Y-139700000D02*
X125476000Y-137474000D01*
%TO.N,/~{CPU_UDS}*%
X128016000Y-139700000D02*
X128016000Y-136839000D01*
X123175000Y-135427000D02*
X123175000Y-133870000D01*
X123786000Y-136038000D02*
X123175000Y-135427000D01*
X127215000Y-136038000D02*
X123786000Y-136038000D01*
X128016000Y-136839000D02*
X127215000Y-136038000D01*
%TO.N,/CPU_CLK*%
X132325000Y-133870000D02*
X132325000Y-135306000D01*
X132325000Y-135306000D02*
X133096000Y-136077000D01*
X133096000Y-136077000D02*
X133096000Y-139700000D01*
%TO.N,/CPU_A18*%
X136875000Y-134776000D02*
X140716000Y-138617000D01*
X140716000Y-138617000D02*
X140716000Y-139700000D01*
X136875000Y-133870000D02*
X136875000Y-134776000D01*
%TO.N,/CPU_A16*%
X144525000Y-136127000D02*
X143256000Y-137396000D01*
X143256000Y-137396000D02*
X143256000Y-139700000D01*
X144525000Y-133870000D02*
X144525000Y-136127000D01*
%TO.N,/CPU_A14*%
X145825000Y-133870000D02*
X145825000Y-139671000D01*
X145825000Y-139671000D02*
X145796000Y-139700000D01*
%TO.N,/CPU_A12*%
X147125000Y-133870000D02*
X147125000Y-136263000D01*
X148336000Y-137474000D02*
X148336000Y-139700000D01*
X147125000Y-136263000D02*
X148336000Y-137474000D01*
%TO.N,/CPU_A10*%
X148425000Y-135404000D02*
X150876000Y-137855000D01*
X150876000Y-137855000D02*
X150876000Y-139700000D01*
X148425000Y-133870000D02*
X148425000Y-135404000D01*
%TO.N,/CPU_A8*%
X153416000Y-137884000D02*
X153416000Y-139700000D01*
X156125000Y-133870000D02*
X156125000Y-135175000D01*
X156125000Y-135175000D02*
X153416000Y-137884000D01*
%TO.N,/CPU_A6*%
X155956000Y-138158000D02*
X155956000Y-139700000D01*
X157425000Y-136689000D02*
X155956000Y-138158000D01*
X157425000Y-133870000D02*
X157425000Y-136689000D01*
%TO.N,/CPU_A4*%
X158725000Y-138183000D02*
X158496000Y-138412000D01*
X158725000Y-133870000D02*
X158725000Y-138183000D01*
X158496000Y-138412000D02*
X158496000Y-139700000D01*
%TO.N,/CPU_A2*%
X160025000Y-136463000D02*
X161036000Y-137474000D01*
X161036000Y-137474000D02*
X161036000Y-139700000D01*
X160025000Y-133870000D02*
X160025000Y-136463000D01*
%TO.N,/CPU_D15*%
X166116000Y-137650000D02*
X166116000Y-139700000D01*
X168260000Y-133870000D02*
X168260000Y-135506000D01*
X168260000Y-135506000D02*
X166116000Y-137650000D01*
%TO.N,/CPU_D13*%
X168656000Y-138412000D02*
X168656000Y-139700000D01*
X169560000Y-137508000D02*
X168656000Y-138412000D01*
X169560000Y-133870000D02*
X169560000Y-137508000D01*
%TO.N,/CPU_D11*%
X171196000Y-139700000D02*
X171196000Y-137220000D01*
X170860000Y-136884000D02*
X170860000Y-133870000D01*
X171196000Y-137220000D02*
X170860000Y-136884000D01*
%TO.N,/CPU_D9*%
X173736000Y-136966000D02*
X173736000Y-139700000D01*
X172160000Y-133870000D02*
X172160000Y-135390000D01*
X172160000Y-135390000D02*
X173736000Y-136966000D01*
%TO.N,/CPU_D7*%
X176276000Y-137904000D02*
X176872000Y-137308000D01*
X181125000Y-135275000D02*
X181125000Y-133870000D01*
X176276000Y-139700000D02*
X176276000Y-137904000D01*
X176872000Y-137308000D02*
X179092000Y-137308000D01*
X179092000Y-137308000D02*
X181125000Y-135275000D01*
%TO.N,/CPU_D5*%
X178816000Y-139284000D02*
X182425000Y-135675000D01*
X178816000Y-139700000D02*
X178816000Y-139284000D01*
X182425000Y-135675000D02*
X182425000Y-133870000D01*
%TO.N,/CPU_D3*%
X183725000Y-136575000D02*
X181356000Y-138944000D01*
X181356000Y-138944000D02*
X181356000Y-139700000D01*
X183725000Y-133870000D02*
X183725000Y-136575000D01*
%TO.N,/CPU_D1*%
X183896000Y-138158000D02*
X183896000Y-139700000D01*
X185025000Y-133870000D02*
X185025000Y-137029000D01*
X185025000Y-137029000D02*
X183896000Y-138158000D01*
%TO.N,Net-(J101-PadA28)*%
X111340000Y-136740000D02*
X112100000Y-137500000D01*
X111340000Y-133475000D02*
X111340000Y-136740000D01*
X119087000Y-142007000D02*
X120396000Y-143316000D01*
X118263000Y-137500000D02*
X119087000Y-138324000D01*
X120396000Y-143316000D02*
X120396000Y-144780000D01*
X112100000Y-137500000D02*
X118263000Y-137500000D01*
X119087000Y-138324000D02*
X119087000Y-142007000D01*
%TO.N,/~{CPU_REGCS}*%
X121627000Y-138705000D02*
X121627000Y-141880000D01*
X119925000Y-137003000D02*
X121627000Y-138705000D01*
X119925000Y-133870000D02*
X119925000Y-137003000D01*
X121627000Y-141880000D02*
X122936000Y-143189000D01*
X122936000Y-143189000D02*
X122936000Y-144780000D01*
%TO.N,/CPU_R~{W}*%
X125476000Y-143189000D02*
X125476000Y-144780000D01*
X121225000Y-133870000D02*
X121225000Y-136144000D01*
X122516000Y-137435000D02*
X123532000Y-137435000D01*
X124167000Y-138070000D02*
X124167000Y-141880000D01*
X124167000Y-141880000D02*
X125476000Y-143189000D01*
X123532000Y-137435000D02*
X124167000Y-138070000D01*
X121225000Y-136144000D02*
X122516000Y-137435000D01*
%TO.N,/~{CPU_LDS}*%
X126199000Y-136546000D02*
X126707000Y-137054000D01*
X122525000Y-135666000D02*
X123405000Y-136546000D01*
X126707000Y-141499000D02*
X128016000Y-142808000D01*
X128016000Y-142808000D02*
X128016000Y-144780000D01*
X126707000Y-137054000D02*
X126707000Y-141499000D01*
X123405000Y-136546000D02*
X126199000Y-136546000D01*
X122525000Y-133870000D02*
X122525000Y-135666000D01*
%TO.N,/~{CPU_AS}*%
X132295000Y-142261000D02*
X134962000Y-142261000D01*
X123825000Y-133870000D02*
X123825000Y-134934000D01*
X124421000Y-135530000D02*
X130644000Y-135530000D01*
X134962000Y-142261000D02*
X135636000Y-142935000D01*
X130644000Y-135530000D02*
X131787000Y-136673000D01*
X131787000Y-136673000D02*
X131787000Y-141753000D01*
X135636000Y-142935000D02*
X135636000Y-144780000D01*
X123825000Y-134934000D02*
X124421000Y-135530000D01*
X131787000Y-141753000D02*
X132295000Y-142261000D01*
%TO.N,/CPU_A19*%
X135575000Y-136143000D02*
X136867000Y-137435000D01*
X135575000Y-133870000D02*
X135575000Y-136143000D01*
X138176000Y-142808000D02*
X138176000Y-144780000D01*
X136867000Y-141499000D02*
X138176000Y-142808000D01*
X136867000Y-137435000D02*
X136867000Y-141499000D01*
%TO.N,/CPU_A17*%
X140716000Y-142554000D02*
X140716000Y-144780000D01*
X139407000Y-141245000D02*
X140716000Y-142554000D01*
X136225000Y-133870000D02*
X136225000Y-135142000D01*
X136225000Y-135142000D02*
X139407000Y-138324000D01*
X139407000Y-138324000D02*
X139407000Y-141245000D01*
%TO.N,/CPU_A15*%
X144614000Y-141245000D02*
X143256000Y-142603000D01*
X145175000Y-133870000D02*
X145175000Y-136239000D01*
X143256000Y-142603000D02*
X143256000Y-144780000D01*
X145175000Y-136239000D02*
X144614000Y-136800000D01*
X144614000Y-136800000D02*
X144614000Y-141245000D01*
%TO.N,/CPU_A13*%
X147154000Y-137562000D02*
X147154000Y-141245000D01*
X147154000Y-141245000D02*
X145796000Y-142603000D01*
X146475000Y-136883000D02*
X147154000Y-137562000D01*
X145796000Y-142603000D02*
X145796000Y-144780000D01*
X146475000Y-133870000D02*
X146475000Y-136883000D01*
%TO.N,/CPU_A11*%
X147775000Y-135897000D02*
X149340511Y-137462511D01*
X149340511Y-141979489D02*
X148336000Y-142984000D01*
X149340511Y-137462511D02*
X149340511Y-141979489D01*
X147775000Y-133870000D02*
X147775000Y-135897000D01*
X148336000Y-142984000D02*
X148336000Y-144780000D01*
%TO.N,/CPU_A9*%
X152107000Y-137943000D02*
X149075000Y-134911000D01*
X152107000Y-141245000D02*
X152107000Y-137943000D01*
X150876000Y-144780000D02*
X150876000Y-142476000D01*
X150876000Y-142476000D02*
X152107000Y-141245000D01*
X149075000Y-134911000D02*
X149075000Y-133870000D01*
%TO.N,/CPU_A7*%
X154700000Y-141200000D02*
X153416000Y-142484000D01*
X154700000Y-138000000D02*
X154700000Y-141200000D01*
X153416000Y-142484000D02*
X153416000Y-144780000D01*
X156775000Y-133870000D02*
X156775000Y-135925000D01*
X156775000Y-135925000D02*
X154700000Y-138000000D01*
%TO.N,/CPU_A5*%
X158075000Y-137055000D02*
X157314000Y-137816000D01*
X157314000Y-141626000D02*
X155956000Y-142984000D01*
X155956000Y-142984000D02*
X155956000Y-144780000D01*
X158075000Y-133870000D02*
X158075000Y-137055000D01*
X157314000Y-137816000D02*
X157314000Y-141626000D01*
%TO.N,/CPU_A3*%
X159854000Y-140864000D02*
X158496000Y-142222000D01*
X159375000Y-133870000D02*
X159375000Y-137845000D01*
X159375000Y-137845000D02*
X159854000Y-138324000D01*
X158496000Y-142222000D02*
X158496000Y-144780000D01*
X159854000Y-138324000D02*
X159854000Y-140864000D01*
%TO.N,/CPU_A1*%
X162394000Y-141118000D02*
X161036000Y-142476000D01*
X161036000Y-142476000D02*
X161036000Y-144780000D01*
X162394000Y-137562000D02*
X162394000Y-141118000D01*
X160675000Y-133870000D02*
X160675000Y-135843000D01*
X160675000Y-135843000D02*
X162394000Y-137562000D01*
%TO.N,/CPU_D14*%
X167474000Y-138070000D02*
X167474000Y-141880000D01*
X168910000Y-136634000D02*
X167474000Y-138070000D01*
X166116000Y-143238000D02*
X167474000Y-141880000D01*
X166116000Y-144780000D02*
X166116000Y-143238000D01*
X168910000Y-133870000D02*
X168910000Y-136634000D01*
%TO.N,/CPU_D12*%
X170268000Y-138324000D02*
X169760000Y-138832000D01*
X170210000Y-133870000D02*
X170210000Y-137758000D01*
X170210000Y-137758000D02*
X170268000Y-137816000D01*
X169760000Y-142134000D02*
X168656000Y-143238000D01*
X169760000Y-138832000D02*
X169760000Y-142134000D01*
X168656000Y-143238000D02*
X168656000Y-144780000D01*
X170268000Y-137816000D02*
X170268000Y-138324000D01*
%TO.N,/CPU_D10*%
X172554000Y-137054000D02*
X172554000Y-141626000D01*
X171510000Y-136010000D02*
X172554000Y-137054000D01*
X171510000Y-133870000D02*
X171510000Y-136010000D01*
X171196000Y-142984000D02*
X171196000Y-144780000D01*
X172554000Y-141626000D02*
X171196000Y-142984000D01*
%TO.N,/CPU_D8*%
X172810000Y-135278000D02*
X172810000Y-133870000D01*
X175094000Y-137562000D02*
X172810000Y-135278000D01*
X175094000Y-140610000D02*
X175094000Y-137562000D01*
X173736000Y-144780000D02*
X173736000Y-141968000D01*
X173736000Y-141968000D02*
X175094000Y-140610000D01*
%TO.N,/CPU_D6*%
X176276000Y-142730000D02*
X176276000Y-144780000D01*
X181775000Y-135525000D02*
X179400000Y-137900000D01*
X179400000Y-137900000D02*
X178500000Y-137900000D01*
X178500000Y-137900000D02*
X177634000Y-138766000D01*
X177634000Y-138766000D02*
X177634000Y-141372000D01*
X177634000Y-141372000D02*
X176276000Y-142730000D01*
X181775000Y-133870000D02*
X181775000Y-135525000D01*
%TO.N,/CPU_D4*%
X180047000Y-140737000D02*
X178816000Y-141968000D01*
X178816000Y-141968000D02*
X178816000Y-144780000D01*
X183075000Y-136125000D02*
X180047000Y-139153000D01*
X183075000Y-133870000D02*
X183075000Y-136125000D01*
X180047000Y-139153000D02*
X180047000Y-140737000D01*
%TO.N,/CPU_D2*%
X184375000Y-136825000D02*
X182587000Y-138613000D01*
X182587000Y-141499000D02*
X181356000Y-142730000D01*
X181356000Y-142730000D02*
X181356000Y-144780000D01*
X184375000Y-133870000D02*
X184375000Y-136825000D01*
X182587000Y-138613000D02*
X182587000Y-141499000D01*
%TO.N,/CPU_D0*%
X185127000Y-138070000D02*
X185127000Y-141499000D01*
X183896000Y-142730000D02*
X183896000Y-144780000D01*
X185127000Y-141499000D02*
X183896000Y-142730000D01*
X185675000Y-133870000D02*
X185675000Y-137522000D01*
X185675000Y-137522000D02*
X185127000Y-138070000D01*
%TO.N,Net-(J501-Pad14)*%
X197815000Y-95315000D02*
X196380000Y-95315000D01*
X197173000Y-100627000D02*
X198200000Y-99600000D01*
X188369000Y-100627000D02*
X197173000Y-100627000D01*
X198200000Y-95700000D02*
X197815000Y-95315000D01*
X198200000Y-99600000D02*
X198200000Y-95700000D01*
%TO.N,Net-(J501-Pad13)*%
X191000000Y-101900000D02*
X191300000Y-101900000D01*
X190000000Y-102900000D02*
X191000000Y-101900000D01*
X188873000Y-104027000D02*
X190000000Y-102900000D01*
X188369000Y-104027000D02*
X188873000Y-104027000D01*
%TO.N,Net-(J501-Pad3)*%
X190025000Y-93075000D02*
X187320000Y-93075000D01*
X192420000Y-93025000D02*
X190075000Y-93025000D01*
X190075000Y-93025000D02*
X190025000Y-93075000D01*
%TO.N,Net-(J501-Pad2)*%
X187320000Y-91075000D02*
X190425000Y-91075000D01*
X190765000Y-90735000D02*
X192420000Y-90735000D01*
X190425000Y-91075000D02*
X190765000Y-90735000D01*
%TO.N,Net-(J501-Pad1)*%
X189425000Y-90075000D02*
X191055000Y-88445000D01*
X187320000Y-90075000D02*
X189425000Y-90075000D01*
X191055000Y-88445000D02*
X192420000Y-88445000D01*
%TO.N,Net-(R301-Pad2)*%
X130680000Y-116030000D02*
X130400000Y-115750000D01*
X131960000Y-116030000D02*
X130680000Y-116030000D01*
D37*
%TO.N,/FPGA/~{FLASH_CS}*%
X133740000Y-113490000D02*
X131960000Y-113490000D01*
X135400000Y-111850000D02*
X133750000Y-113500000D01*
X145800000Y-110807433D02*
X144757433Y-111850000D01*
X131950000Y-113480000D02*
X131960000Y-113490000D01*
X144757433Y-111850000D02*
X135400000Y-111850000D01*
X133750000Y-113500000D02*
X133740000Y-113490000D01*
X131950000Y-112500000D02*
X131950000Y-113480000D01*
X145800000Y-109030000D02*
X145800000Y-110807433D01*
D35*
%TO.N,Net-(R303-Pad2)*%
X139170000Y-114760000D02*
X142390000Y-114760000D01*
X142390000Y-114760000D02*
X142400000Y-114750000D01*
%TO.N,Net-(R502-Pad2)*%
X180581500Y-81864500D02*
X180581500Y-79027000D01*
X182944000Y-82327000D02*
X181044000Y-82327000D01*
X185332000Y-84715000D02*
X182944000Y-82327000D01*
X185332000Y-87587000D02*
X185332000Y-84715000D01*
X181044000Y-82327000D02*
X180581500Y-81864500D01*
%TO.N,/FPGA/HSYNC*%
X183732000Y-103315000D02*
X184444000Y-104027000D01*
X184444000Y-104027000D02*
X186544000Y-104027000D01*
X172515000Y-103315000D02*
X183732000Y-103315000D01*
%TO.N,/FPGA/VSYNC*%
X183256000Y-102815000D02*
X185444000Y-100627000D01*
X185444000Y-100627000D02*
X186544000Y-100627000D01*
X172515000Y-102815000D02*
X183256000Y-102815000D01*
%TO.N,/~{CPU_DTACK}*%
X121000000Y-110600000D02*
X116900000Y-114700000D01*
X116900000Y-119500000D02*
X110070000Y-126330000D01*
X121835000Y-104815000D02*
X121000000Y-105650000D01*
X110070000Y-126330000D02*
X110070000Y-128525000D01*
X116900000Y-114700000D02*
X116900000Y-119500000D01*
X121000000Y-105650000D02*
X121000000Y-110600000D01*
X142585000Y-104815000D02*
X121835000Y-104815000D01*
%TO.N,/~{CPU_IRQ}*%
X116100000Y-114600000D02*
X116100000Y-118700000D01*
X142585000Y-104315000D02*
X120885000Y-104315000D01*
X109500000Y-130400000D02*
X108800000Y-131100000D01*
X116100000Y-118700000D02*
X109500000Y-125300000D01*
X108800000Y-131100000D02*
X108800000Y-133475000D01*
X120125000Y-105075000D02*
X120125000Y-110575000D01*
X109500000Y-125300000D02*
X109500000Y-130400000D01*
X120885000Y-104315000D02*
X120125000Y-105075000D01*
X120125000Y-110575000D02*
X116100000Y-114600000D01*
D37*
%TO.N,/FPGA/~{CPU_DATAEN}*%
X181800000Y-129950000D02*
X181800000Y-130800000D01*
X146000000Y-111900000D02*
X145600000Y-112300000D01*
X168260000Y-130090000D02*
X168260000Y-128130000D01*
X168950000Y-130800000D02*
X168250000Y-130100000D01*
X192500000Y-131775000D02*
X190625000Y-131775000D01*
X181125000Y-129275000D02*
X181800000Y-129950000D01*
X190625000Y-131775000D02*
X189825000Y-131775000D01*
X181800000Y-130800000D02*
X168950000Y-130800000D01*
X146800000Y-111100000D02*
X146000000Y-111900000D01*
X189825000Y-131775000D02*
X188850000Y-130800000D01*
X188850000Y-130800000D02*
X181800000Y-130800000D01*
X168250000Y-130100000D02*
X168260000Y-130090000D01*
X181125000Y-128130000D02*
X181125000Y-129275000D01*
X146800000Y-109030000D02*
X146800000Y-111100000D01*
%TO.N,/FPGA/~{BUSEN}*%
X156125000Y-128130000D02*
X156125000Y-130475000D01*
X144525000Y-124975000D02*
X144525000Y-128130000D01*
X156125000Y-130475000D02*
X155500000Y-131100000D01*
X132500000Y-131100000D02*
X120600000Y-131100000D01*
X144525000Y-131075000D02*
X144500000Y-131100000D01*
X119925000Y-130425000D02*
X120600000Y-131100000D01*
X132500000Y-129340000D02*
X132500000Y-131100000D01*
X132325000Y-129165000D02*
X132500000Y-129340000D01*
X144500000Y-131100000D02*
X132500000Y-131100000D01*
X149800000Y-115500000D02*
X144525000Y-120775000D01*
X155500000Y-131100000D02*
X144500000Y-131100000D01*
X132325000Y-128130000D02*
X132325000Y-129165000D01*
X119925000Y-128130000D02*
X119925000Y-130425000D01*
X143500000Y-124900000D02*
X144450000Y-124900000D01*
X144450000Y-124900000D02*
X144525000Y-124975000D01*
X144525000Y-128130000D02*
X144525000Y-131075000D01*
X149800000Y-109030000D02*
X149800000Y-115500000D01*
X144525000Y-120775000D02*
X144525000Y-124975000D01*
D35*
%TO.N,/FPGA/HOST_CLK*%
X132975000Y-126675000D02*
X132975000Y-128130000D01*
X127950000Y-121650000D02*
X132975000Y-126675000D01*
X127950000Y-112950000D02*
X127950000Y-121650000D01*
X157300000Y-82200000D02*
X156600000Y-82900000D01*
X157300000Y-79100000D02*
X157300000Y-82200000D01*
%TO.N,/FPGA/~{LDS}*%
X120500000Y-103600000D02*
X139500000Y-103600000D01*
X123175000Y-128130000D02*
X123175000Y-123575000D01*
X115000000Y-118100000D02*
X115000000Y-114800000D01*
X123175000Y-123575000D02*
X124400000Y-122350000D01*
X119475000Y-104625000D02*
X120500000Y-103600000D01*
X139500000Y-103600000D02*
X140785000Y-102315000D01*
X124400000Y-122350000D02*
X124400000Y-121100000D01*
X119475000Y-110325000D02*
X119475000Y-104625000D01*
X112000000Y-121100000D02*
X115000000Y-118100000D01*
X140785000Y-102315000D02*
X142585000Y-102315000D01*
X115000000Y-114800000D02*
X119475000Y-110325000D01*
%TO.N,/FPGA/~{UDS}*%
X128900000Y-109550000D02*
X128100000Y-109550000D01*
X125800000Y-111850000D02*
X125800000Y-122100000D01*
X125800000Y-122100000D02*
X123825000Y-124075000D01*
X142585000Y-96815000D02*
X135785000Y-96815000D01*
X128100000Y-109550000D02*
X125800000Y-111850000D01*
X135785000Y-96815000D02*
X134900000Y-97700000D01*
X134900000Y-97700000D02*
X128900000Y-97700000D01*
X123825000Y-124075000D02*
X123825000Y-128130000D01*
%TO.N,/FPGA/R~{W}*%
X141065000Y-106335000D02*
X140100000Y-107300000D01*
X142585000Y-106315000D02*
X141065000Y-106315000D01*
X141065000Y-106315000D02*
X141065000Y-106335000D01*
X129350000Y-107300000D02*
X121875000Y-114775000D01*
X140100000Y-107300000D02*
X129350000Y-107300000D01*
X121875000Y-114775000D02*
X121875000Y-128130000D01*
%TO.N,/FPGA/~{AS}*%
X126700000Y-112000000D02*
X126700000Y-122350000D01*
X127600000Y-111100000D02*
X126700000Y-112000000D01*
X144900000Y-111100000D02*
X127600000Y-111100000D01*
X145300000Y-109030000D02*
X145300000Y-110700000D01*
X124475000Y-124575000D02*
X124475000Y-128130000D01*
X145300000Y-110700000D02*
X144900000Y-111100000D01*
X126700000Y-122350000D02*
X124475000Y-124575000D01*
%TO.N,/FPGA/~{RESET}*%
X122525000Y-126675000D02*
X122525000Y-128130000D01*
X122525000Y-122875000D02*
X123200000Y-122200000D01*
X115100000Y-93400000D02*
X113800000Y-93400000D01*
X103300000Y-122200000D02*
X103300000Y-107000000D01*
X115515000Y-93815000D02*
X115100000Y-93400000D01*
X122525000Y-126675000D02*
X122525000Y-122875000D01*
X102800000Y-106500000D02*
X102700000Y-106400000D01*
X102700000Y-106400000D02*
X102700000Y-103300000D01*
X142585000Y-93815000D02*
X115515000Y-93815000D01*
X103300000Y-107000000D02*
X102800000Y-106500000D01*
%TO.N,/FPGA/~{REGCS}*%
X122200000Y-110750000D02*
X119100000Y-113850000D01*
X144100000Y-80600000D02*
X146600000Y-80600000D01*
X119100000Y-117300000D02*
X119100000Y-123500000D01*
X122200000Y-109350000D02*
X122200000Y-110750000D01*
X141600000Y-78100000D02*
X144100000Y-80600000D01*
X122150000Y-109300000D02*
X122200000Y-109350000D01*
X119100000Y-123500000D02*
X120575000Y-124975000D01*
X146800000Y-80400000D02*
X146800000Y-79100000D01*
X119100000Y-113850000D02*
X119100000Y-117300000D01*
X120575000Y-128130000D02*
X120575000Y-124975000D01*
X146600000Y-80600000D02*
X146800000Y-80400000D01*
X141600000Y-76700000D02*
X141600000Y-78100000D01*
%TO.N,/FPGA/~{DATACS}*%
X156800000Y-76800000D02*
X156800000Y-79100000D01*
X157200000Y-74100000D02*
X157200000Y-76400000D01*
X157200000Y-76400000D02*
X156800000Y-76800000D01*
X121225000Y-114525000D02*
X121225000Y-128130000D01*
X126000000Y-109750000D02*
X121225000Y-114525000D01*
X126000000Y-108000000D02*
X126000000Y-109750000D01*
%TO.N,/FPGA/A1*%
X160300000Y-119200000D02*
X160300000Y-109030000D01*
X159400000Y-106700000D02*
X159400000Y-106200000D01*
X158800000Y-102700000D02*
X157900000Y-101800000D01*
X160300000Y-107600000D02*
X159800000Y-107100000D01*
X159800000Y-107100000D02*
X159400000Y-106700000D01*
X159400000Y-106200000D02*
X159400000Y-103300000D01*
X161325000Y-120225000D02*
X160300000Y-119200000D01*
X160300000Y-109030000D02*
X160300000Y-107600000D01*
X161325000Y-128130000D02*
X161325000Y-120225000D01*
X159400000Y-103300000D02*
X158800000Y-102700000D01*
X157900000Y-101800000D02*
X157900000Y-98300000D01*
%TO.N,/FPGA/A2*%
X160675000Y-128130000D02*
X160675000Y-120775000D01*
X160675000Y-120775000D02*
X159800000Y-119900000D01*
X159800000Y-119900000D02*
X159800000Y-109030000D01*
%TO.N,/FPGA/A3*%
X159300000Y-109030000D02*
X159300000Y-120400000D01*
X159300000Y-120400000D02*
X160025000Y-121125000D01*
X160025000Y-121125000D02*
X160025000Y-128130000D01*
%TO.N,/FPGA/A4*%
X158800000Y-109030000D02*
X158800000Y-103900000D01*
X158300000Y-103400000D02*
X156800000Y-101900000D01*
X159375000Y-128130000D02*
X159375000Y-121575000D01*
X158800000Y-121000000D02*
X158800000Y-109030000D01*
X156000000Y-101900000D02*
X154500000Y-101900000D01*
X158800000Y-103900000D02*
X158300000Y-103400000D01*
X153800000Y-101200000D02*
X153700000Y-101100000D01*
X159375000Y-121575000D02*
X158800000Y-121000000D01*
X156800000Y-101900000D02*
X156000000Y-101900000D01*
X153700000Y-101100000D02*
X153700000Y-98200000D01*
X154500000Y-101900000D02*
X153800000Y-101200000D01*
%TO.N,/FPGA/A5*%
X158725000Y-123225000D02*
X158300000Y-122800000D01*
X158300000Y-122800000D02*
X158300000Y-121900000D01*
X158725000Y-128130000D02*
X158725000Y-123225000D01*
X165700000Y-118400000D02*
X167300000Y-120000000D01*
X167300000Y-120000000D02*
X167300000Y-121900000D01*
X163800000Y-116500000D02*
X165700000Y-118400000D01*
X163800000Y-109030000D02*
X163800000Y-116500000D01*
%TO.N,/FPGA/A6*%
X157300000Y-123500000D02*
X158075000Y-124275000D01*
X157300000Y-109030000D02*
X157300000Y-123500000D01*
X158075000Y-124275000D02*
X158075000Y-128130000D01*
%TO.N,/FPGA/A7*%
X157425000Y-128130000D02*
X157425000Y-124425000D01*
X156800000Y-123800000D02*
X156800000Y-109030000D01*
X157425000Y-124425000D02*
X156800000Y-123800000D01*
D37*
%TO.N,/FPGA/DATA_DIR*%
X165300000Y-135900000D02*
X166800000Y-135900000D01*
X180300000Y-121450000D02*
X180350000Y-121500000D01*
X180300000Y-135200000D02*
X179600000Y-135900000D01*
X147450000Y-102350000D02*
X144485000Y-105315000D01*
X180475000Y-135025000D02*
X180300000Y-135200000D01*
X179600000Y-135900000D02*
X178400000Y-135900000D01*
X166800000Y-135900000D02*
X167610000Y-135090000D01*
X167610000Y-135090000D02*
X167610000Y-133870000D01*
X144485000Y-105315000D02*
X142585000Y-105315000D01*
X178400000Y-135900000D02*
X178100000Y-135900000D01*
X180300000Y-112750000D02*
X180300000Y-121450000D01*
X180475000Y-133870000D02*
X180475000Y-135025000D01*
X149850000Y-102350000D02*
X147450000Y-102350000D01*
D35*
%TO.N,/FPGA/A8*%
X156775000Y-124775000D02*
X156300000Y-124300000D01*
X156775000Y-128130000D02*
X156775000Y-124775000D01*
X156300000Y-124300000D02*
X156300000Y-109030000D01*
%TO.N,/FPGA/A9*%
X155800000Y-109030000D02*
X155800000Y-118300000D01*
X149725000Y-124375000D02*
X149725000Y-128130000D01*
X155800000Y-118300000D02*
X149725000Y-124375000D01*
%TO.N,/FPGA/A10*%
X155300000Y-109030000D02*
X155300000Y-117800000D01*
X155300000Y-117800000D02*
X149075000Y-124025000D01*
X149075000Y-124025000D02*
X149075000Y-128130000D01*
%TO.N,/FPGA/A11*%
X154300000Y-109030000D02*
X154300000Y-117700000D01*
X148425000Y-123575000D02*
X148425000Y-128130000D01*
X154300000Y-117700000D02*
X148425000Y-123575000D01*
%TO.N,/FPGA/A12*%
X153800000Y-116900000D02*
X147775000Y-122925000D01*
X153800000Y-109030000D02*
X153800000Y-116900000D01*
X147775000Y-122925000D02*
X147775000Y-128130000D01*
%TO.N,/FPGA/A13*%
X152800000Y-109030000D02*
X152800000Y-116700000D01*
X152800000Y-116700000D02*
X147125000Y-122375000D01*
X147125000Y-122375000D02*
X147125000Y-128130000D01*
%TO.N,/FPGA/A14*%
X152300000Y-109030000D02*
X152300000Y-116100000D01*
X146475000Y-121925000D02*
X146475000Y-128130000D01*
X152300000Y-116100000D02*
X146475000Y-121925000D01*
%TO.N,/FPGA/A15*%
X150800000Y-109030000D02*
X150800000Y-116500000D01*
X150800000Y-116500000D02*
X145825000Y-121475000D01*
X145825000Y-121475000D02*
X145825000Y-128130000D01*
D37*
%TO.N,/FPGA/FPGA_PROGB*%
X142585000Y-81315000D02*
X145132000Y-81315000D01*
X142585000Y-81315000D02*
X141232000Y-81315000D01*
X139644000Y-79727000D02*
X139644000Y-73327000D01*
X141232000Y-81315000D02*
X139644000Y-79727000D01*
X145132000Y-81315000D02*
X145644000Y-81827000D01*
%TO.N,Net-(D1-Pad2)*%
X194400000Y-113500000D02*
X191500000Y-113500000D01*
%TO.N,/FPGA/~{ACCESS_LED}*%
X124100000Y-106250000D02*
X123950000Y-106400000D01*
X122150000Y-112250000D02*
X120250000Y-114150000D01*
X197350000Y-122000000D02*
X197350000Y-119650000D01*
X142585000Y-105815000D02*
X124535000Y-105815000D01*
X123950000Y-106400000D02*
X123950000Y-109450000D01*
X123950000Y-109450000D02*
X123950000Y-110450000D01*
X197350000Y-119650000D02*
X197200000Y-119500000D01*
X120250000Y-114150000D02*
X120250000Y-123200000D01*
X124535000Y-105815000D02*
X124100000Y-106250000D01*
X123950000Y-110450000D02*
X122150000Y-112250000D01*
%TO.N,/FPGA/FPGA_INITB*%
X146300000Y-109030000D02*
X146300000Y-105771000D01*
X146300000Y-105771000D02*
X146344000Y-105727000D01*
%TO.N,/FPGA/CLK_25MHZ*%
X157800000Y-105300000D02*
X156100000Y-105300000D01*
X158000000Y-105500000D02*
X157800000Y-105300000D01*
X158300000Y-105800000D02*
X158000000Y-105500000D01*
X158300000Y-109030000D02*
X158300000Y-105800000D01*
%TO.N,/FPGA/FPGA_DONE*%
X170300000Y-109030000D02*
X170300000Y-110000000D01*
X189700000Y-110600000D02*
X189700000Y-113475000D01*
X170600000Y-110300000D02*
X170900000Y-110600000D01*
X189700000Y-113475000D02*
X189675000Y-113500000D01*
X170300000Y-110000000D02*
X170600000Y-110300000D01*
X170900000Y-110600000D02*
X182600000Y-110600000D01*
%TO.N,/FPGA/FLASH_DI*%
X148800000Y-113400000D02*
X147800000Y-114400000D01*
X142550000Y-117300000D02*
X139170000Y-117300000D01*
X144750000Y-115100000D02*
X142550000Y-117300000D01*
X148800000Y-109030000D02*
X148800000Y-113400000D01*
X144750000Y-114400000D02*
X144750000Y-115100000D01*
%TO.N,Net-(J1-Pad5)*%
X172515000Y-81815000D02*
X174456000Y-81815000D01*
X174456000Y-81815000D02*
X175144000Y-81127000D01*
X183244000Y-75927000D02*
X183704000Y-75467000D01*
X175844000Y-75927000D02*
X183244000Y-75927000D01*
X175144000Y-76627000D02*
X175844000Y-75927000D01*
X183704000Y-75467000D02*
X183704000Y-71727000D01*
X175144000Y-81127000D02*
X175144000Y-76627000D01*
%TO.N,Net-(J1-Pad4)*%
X170300000Y-79100000D02*
X170300000Y-75971000D01*
X180644000Y-75227000D02*
X181164000Y-74707000D01*
X181164000Y-74707000D02*
X181164000Y-71727000D01*
X170300000Y-75971000D02*
X171044000Y-75227000D01*
X171044000Y-75227000D02*
X180644000Y-75227000D01*
%TO.N,Net-(J1-Pad2)*%
X170544000Y-74527000D02*
X175744000Y-74527000D01*
X176084000Y-74187000D02*
X176084000Y-71727000D01*
X175744000Y-74527000D02*
X176084000Y-74187000D01*
X169800000Y-75271000D02*
X170544000Y-74527000D01*
X169800000Y-79100000D02*
X169800000Y-75271000D01*
D35*
%TO.N,/FPGA/FLASH_CLK*%
X139170000Y-116030000D02*
X141180000Y-116030000D01*
X174950000Y-116050000D02*
X169800000Y-110900000D01*
X169800000Y-110900000D02*
X169800000Y-109030000D01*
X141180000Y-116030000D02*
X141200000Y-116050000D01*
%TO.N,/FPGA/SRAM_A5*%
X117494000Y-69277000D02*
X118894000Y-69277000D01*
X117144000Y-69627000D02*
X117494000Y-69277000D01*
X117144000Y-78027000D02*
X117144000Y-85027000D01*
X117144000Y-78027000D02*
X117144000Y-69627000D01*
X114244000Y-85027000D02*
X112944000Y-85027000D01*
X117532000Y-92815000D02*
X121932000Y-92815000D01*
X117144000Y-85027000D02*
X117144000Y-92427000D01*
X117144000Y-92427000D02*
X117532000Y-92815000D01*
X114244000Y-85027000D02*
X117144000Y-85027000D01*
X142585000Y-92815000D02*
X121932000Y-92815000D01*
X110244000Y-85027000D02*
X112944000Y-85027000D01*
%TO.N,/FPGA/SRAM_A6*%
X116715000Y-93315000D02*
X116300000Y-92900000D01*
X116300000Y-92900000D02*
X116300000Y-86900000D01*
X108644000Y-85944000D02*
X108644000Y-84827000D01*
X109000000Y-86300000D02*
X108644000Y-85944000D01*
X116300000Y-86900000D02*
X115700000Y-86300000D01*
X116344000Y-83527000D02*
X116344000Y-69627000D01*
X116344000Y-69627000D02*
X117194000Y-68777000D01*
X115700000Y-86300000D02*
X109000000Y-86300000D01*
X108644000Y-84827000D02*
X108944000Y-84527000D01*
X108944000Y-84527000D02*
X110244000Y-84527000D01*
X110244000Y-84527000D02*
X115344000Y-84527000D01*
X115344000Y-84527000D02*
X116344000Y-83527000D01*
X117194000Y-68777000D02*
X118894000Y-68777000D01*
X142585000Y-93315000D02*
X116715000Y-93315000D01*
%TO.N,/FPGA/SRAM_A7*%
X108844000Y-84027000D02*
X110244000Y-84027000D01*
X115644000Y-83127000D02*
X115644000Y-69527000D01*
X108144000Y-94127000D02*
X108144000Y-84427000D01*
X108544000Y-84027000D02*
X108844000Y-84027000D01*
X108744000Y-84027000D02*
X108844000Y-84027000D01*
X114744000Y-84027000D02*
X115644000Y-83127000D01*
X115644000Y-69527000D02*
X116894000Y-68277000D01*
X116894000Y-68277000D02*
X118894000Y-68277000D01*
X108832000Y-94815000D02*
X108144000Y-94127000D01*
X108144000Y-84427000D02*
X108544000Y-84027000D01*
X110244000Y-84027000D02*
X114744000Y-84027000D01*
X142585000Y-94815000D02*
X108832000Y-94815000D01*
%TO.N,/FPGA/SRAM_A8*%
X115044000Y-69327000D02*
X116594000Y-67777000D01*
X142585000Y-95315000D02*
X108232000Y-95315000D01*
X116594000Y-67777000D02*
X118894000Y-67777000D01*
X114244000Y-83527000D02*
X115044000Y-82727000D01*
X107544000Y-84327000D02*
X108344000Y-83527000D01*
X108232000Y-95315000D02*
X107544000Y-94627000D01*
X115044000Y-82727000D02*
X115044000Y-69327000D01*
X107544000Y-94627000D02*
X107544000Y-84327000D01*
X108344000Y-83527000D02*
X110244000Y-83527000D01*
X110244000Y-83527000D02*
X114244000Y-83527000D01*
%TO.N,/FPGA/~{SRAM_UB0}*%
X107044000Y-95127000D02*
X107044000Y-83627000D01*
X107732000Y-95815000D02*
X107044000Y-95127000D01*
X108144000Y-82527000D02*
X110244000Y-82527000D01*
X142585000Y-95815000D02*
X107732000Y-95815000D01*
X107044000Y-83627000D02*
X108144000Y-82527000D01*
%TO.N,/FPGA/~{SRAM_LB0}*%
X107744000Y-82027000D02*
X110244000Y-82027000D01*
X142585000Y-96315000D02*
X107132000Y-96315000D01*
X106444000Y-83327000D02*
X107744000Y-82027000D01*
X106444000Y-95627000D02*
X106444000Y-83327000D01*
X107132000Y-96315000D02*
X106444000Y-95627000D01*
%TO.N,/FPGA/SRAM_A9*%
X126544000Y-59227000D02*
X126544000Y-55627000D01*
X113544000Y-62727000D02*
X115994000Y-60277000D01*
X156644000Y-54827000D02*
X166300000Y-64483000D01*
X166300000Y-64483000D02*
X166300000Y-79100000D01*
X110244000Y-76027000D02*
X112944000Y-76027000D01*
X118894000Y-60277000D02*
X125494000Y-60277000D01*
X125494000Y-60277000D02*
X126544000Y-59227000D01*
X112944000Y-76027000D02*
X113544000Y-75427000D01*
X126544000Y-55627000D02*
X127344000Y-54827000D01*
X113544000Y-75427000D02*
X113544000Y-62727000D01*
X115994000Y-60277000D02*
X118894000Y-60277000D01*
X127344000Y-54827000D02*
X156644000Y-54827000D01*
%TO.N,/FPGA/SRAM_A10*%
X112244000Y-75527000D02*
X112944000Y-74827000D01*
X126644000Y-54327000D02*
X157044000Y-54327000D01*
X115394000Y-59777000D02*
X118894000Y-59777000D01*
X125944000Y-58727000D02*
X125944000Y-55027000D01*
X166800000Y-64083000D02*
X166800000Y-79100000D01*
X110244000Y-75527000D02*
X112244000Y-75527000D01*
X124894000Y-59777000D02*
X125944000Y-58727000D01*
X112944000Y-62227000D02*
X115394000Y-59777000D01*
X125944000Y-55027000D02*
X126644000Y-54327000D01*
X112944000Y-74827000D02*
X112944000Y-62227000D01*
X118894000Y-59777000D02*
X124894000Y-59777000D01*
X157044000Y-54327000D02*
X166800000Y-64083000D01*
%TO.N,/FPGA/SRAM_A11*%
X125244000Y-58327000D02*
X125244000Y-54527000D01*
X114894000Y-59277000D02*
X118894000Y-59277000D01*
X124294000Y-59277000D02*
X125244000Y-58327000D01*
X118894000Y-59277000D02*
X124294000Y-59277000D01*
X157444000Y-53827000D02*
X167300000Y-63683000D01*
X167300000Y-63683000D02*
X167300000Y-79100000D01*
X112444000Y-74527000D02*
X112444000Y-61727000D01*
X125944000Y-53827000D02*
X157444000Y-53827000D01*
X110244000Y-75027000D02*
X111944000Y-75027000D01*
X112444000Y-61727000D02*
X114894000Y-59277000D01*
X111944000Y-75027000D02*
X112444000Y-74527000D01*
X125244000Y-54527000D02*
X125944000Y-53827000D01*
%TO.N,/FPGA/SRAM_A12*%
X123944000Y-58777000D02*
X118894000Y-58777000D01*
X167800000Y-63383000D02*
X157744000Y-53327000D01*
X114294000Y-58777000D02*
X118894000Y-58777000D01*
X124544000Y-53927000D02*
X124544000Y-58177000D01*
X110244000Y-74527000D02*
X111544000Y-74527000D01*
X111944000Y-74127000D02*
X111944000Y-61127000D01*
X111944000Y-61127000D02*
X114294000Y-58777000D01*
X124544000Y-58177000D02*
X123944000Y-58777000D01*
X125144000Y-53327000D02*
X124544000Y-53927000D01*
X167800000Y-79100000D02*
X167800000Y-63383000D01*
X111544000Y-74527000D02*
X111944000Y-74127000D01*
X157744000Y-53327000D02*
X125144000Y-53327000D01*
%TO.N,/FPGA/SRAM_A13*%
X124044000Y-57827000D02*
X123594000Y-58277000D01*
X111444000Y-73727000D02*
X111444000Y-60627000D01*
X111444000Y-60627000D02*
X113794000Y-58277000D01*
X124717082Y-52827000D02*
X124044000Y-53500082D01*
X110244000Y-74027000D02*
X111144000Y-74027000D01*
X111144000Y-74027000D02*
X111444000Y-73727000D01*
X124044000Y-53500082D02*
X124044000Y-57827000D01*
X113794000Y-58277000D02*
X118894000Y-58277000D01*
X168300000Y-63183000D02*
X157944000Y-52827000D01*
X168300000Y-79100000D02*
X168300000Y-63183000D01*
X157944000Y-52827000D02*
X124717082Y-52827000D01*
X123594000Y-58277000D02*
X118894000Y-58277000D01*
%TO.N,/FPGA/SRAM_A14*%
X123444000Y-57527000D02*
X123194000Y-57777000D01*
X158144000Y-52327000D02*
X124444000Y-52327000D01*
X123194000Y-57777000D02*
X118894000Y-57777000D01*
X108444000Y-60327000D02*
X110994000Y-57777000D01*
X123444000Y-53327000D02*
X123444000Y-57527000D01*
X110244000Y-73527000D02*
X108844000Y-73527000D01*
X168800000Y-62983000D02*
X158144000Y-52327000D01*
X108444000Y-73127000D02*
X108444000Y-60327000D01*
X110994000Y-57777000D02*
X118894000Y-57777000D01*
X108844000Y-73527000D02*
X108444000Y-73127000D01*
X124444000Y-52327000D02*
X123444000Y-53327000D01*
X168800000Y-79100000D02*
X168800000Y-62983000D01*
%TO.N,/FPGA/SRAM_A15*%
X131044000Y-73327000D02*
X131044000Y-60527000D01*
X130844000Y-73527000D02*
X131044000Y-73327000D01*
X131044000Y-60527000D02*
X133794000Y-57777000D01*
X129944000Y-73527000D02*
X130844000Y-73527000D01*
X138594000Y-57777000D02*
X154894000Y-57777000D01*
X133794000Y-57777000D02*
X138594000Y-57777000D01*
X160300000Y-63183000D02*
X160300000Y-79100000D01*
X154894000Y-57777000D02*
X160300000Y-63183000D01*
%TO.N,/FPGA/SRAM_A16*%
X131044000Y-74027000D02*
X131544000Y-73527000D01*
X129944000Y-74027000D02*
X131044000Y-74027000D01*
X131544000Y-73527000D02*
X131544000Y-60727000D01*
X138594000Y-58277000D02*
X154494000Y-58277000D01*
X154494000Y-58277000D02*
X159800000Y-63583000D01*
X159800000Y-63583000D02*
X159800000Y-79100000D01*
X133994000Y-58277000D02*
X138594000Y-58277000D01*
X131544000Y-60727000D02*
X133994000Y-58277000D01*
%TO.N,/FPGA/SRAM_A17*%
X159300000Y-64183000D02*
X159300000Y-79100000D01*
X134494000Y-58777000D02*
X138594000Y-58777000D01*
X153894000Y-58777000D02*
X159300000Y-64183000D01*
X132044000Y-73727000D02*
X132044000Y-61227000D01*
X138594000Y-58777000D02*
X153894000Y-58777000D01*
X132044000Y-61227000D02*
X134494000Y-58777000D01*
X129944000Y-74527000D02*
X131244000Y-74527000D01*
X131244000Y-74527000D02*
X132044000Y-73727000D01*
%TO.N,/FPGA/SRAM_A18*%
X132544000Y-61627000D02*
X134894000Y-59277000D01*
X158800000Y-64583000D02*
X158800000Y-79100000D01*
X134894000Y-59277000D02*
X138594000Y-59277000D01*
X132544000Y-74327000D02*
X132544000Y-61627000D01*
X131844000Y-75027000D02*
X132544000Y-74327000D01*
X153494000Y-59277000D02*
X158800000Y-64583000D01*
X138594000Y-59277000D02*
X153494000Y-59277000D01*
X129944000Y-75027000D02*
X131844000Y-75027000D01*
%TO.N,/FPGA/SRAM_A19*%
X129944000Y-75527000D02*
X132444000Y-75527000D01*
X152994000Y-59777000D02*
X158300000Y-65083000D01*
X132444000Y-75527000D02*
X133144000Y-74827000D01*
X133144000Y-74827000D02*
X133144000Y-61927000D01*
X135294000Y-59777000D02*
X138594000Y-59777000D01*
X138594000Y-59777000D02*
X152994000Y-59777000D01*
X158300000Y-65083000D02*
X158300000Y-79100000D01*
X133144000Y-61927000D02*
X135294000Y-59777000D01*
%TO.N,/FPGA/~{SRAM_CS}*%
X135894000Y-66277000D02*
X138594000Y-66277000D01*
X129944000Y-82027000D02*
X132444000Y-82027000D01*
X134344000Y-67827000D02*
X135894000Y-66277000D01*
X132444000Y-82027000D02*
X134344000Y-80127000D01*
X134344000Y-80127000D02*
X134344000Y-67827000D01*
X149300000Y-67183000D02*
X149300000Y-79100000D01*
X148394000Y-66277000D02*
X149300000Y-67183000D01*
X138594000Y-66277000D02*
X148394000Y-66277000D01*
%TO.N,/FPGA/SRAM_A0*%
X132244000Y-83027000D02*
X134944000Y-80327000D01*
X135894000Y-67277000D02*
X138594000Y-67277000D01*
X129944000Y-83027000D02*
X132244000Y-83027000D01*
X134944000Y-80327000D02*
X134944000Y-68227000D01*
X134944000Y-68227000D02*
X135894000Y-67277000D01*
X148094000Y-67277000D02*
X138594000Y-67277000D01*
X148800000Y-67983000D02*
X148094000Y-67277000D01*
X148800000Y-79100000D02*
X148800000Y-67983000D01*
%TO.N,/FPGA/SRAM_A1*%
X129944000Y-83527000D02*
X132644000Y-83527000D01*
X132644000Y-83527000D02*
X135544000Y-80627000D01*
X135544000Y-80627000D02*
X135544000Y-68527000D01*
X135544000Y-68527000D02*
X136294000Y-67777000D01*
X136294000Y-67777000D02*
X138594000Y-67777000D01*
X138594000Y-67777000D02*
X147194000Y-67777000D01*
X147194000Y-67777000D02*
X147800000Y-68383000D01*
X147800000Y-68383000D02*
X147800000Y-79100000D01*
%TO.N,/FPGA/SRAM_A2*%
X133044000Y-84027000D02*
X136144000Y-80927000D01*
X136144000Y-80927000D02*
X136144000Y-68927000D01*
X129944000Y-84027000D02*
X133044000Y-84027000D01*
X136144000Y-68927000D02*
X136794000Y-68277000D01*
X136794000Y-68277000D02*
X138594000Y-68277000D01*
X147300000Y-68783000D02*
X147300000Y-79100000D01*
X138594000Y-68277000D02*
X146794000Y-68277000D01*
X146794000Y-68277000D02*
X147300000Y-68783000D01*
%TO.N,/FPGA/SRAM_A3*%
X133444000Y-84527000D02*
X136644000Y-81327000D01*
X137094000Y-68777000D02*
X138594000Y-68777000D01*
X136644000Y-69227000D02*
X137094000Y-68777000D01*
X129944000Y-84527000D02*
X133444000Y-84527000D01*
X136644000Y-81327000D02*
X136644000Y-69227000D01*
X145894000Y-68777000D02*
X138594000Y-68777000D01*
X146300000Y-69183000D02*
X145894000Y-68777000D01*
X146300000Y-79100000D02*
X146300000Y-69183000D01*
%TO.N,/FPGA/SRAM_A4*%
X129944000Y-85027000D02*
X133944000Y-85027000D01*
X133944000Y-85027000D02*
X137144000Y-81827000D01*
X137144000Y-81827000D02*
X137144000Y-69527000D01*
X137394000Y-69277000D02*
X138594000Y-69277000D01*
X137144000Y-69527000D02*
X137394000Y-69277000D01*
X145194000Y-69277000D02*
X138594000Y-69277000D01*
X145800000Y-69883000D02*
X145194000Y-69277000D01*
X145800000Y-79100000D02*
X145800000Y-69883000D01*
%TO.N,/FPGA/~{SRAM_UB1}*%
X121544000Y-90727000D02*
X123132000Y-92315000D01*
X118894000Y-66777000D02*
X120694000Y-66777000D01*
X142585000Y-92315000D02*
X124956000Y-92315000D01*
X123132000Y-92315000D02*
X124956000Y-92315000D01*
X121544000Y-67627000D02*
X121544000Y-90727000D01*
X120694000Y-66777000D02*
X121544000Y-67627000D01*
%TO.N,/FPGA/~{SRAM_LB1}*%
X122144000Y-67427000D02*
X122144000Y-90427000D01*
X120994000Y-66277000D02*
X122144000Y-67427000D01*
X118894000Y-66277000D02*
X120994000Y-66277000D01*
X122144000Y-90427000D02*
X123532000Y-91815000D01*
X123532000Y-91815000D02*
X142585000Y-91815000D01*
%TO.N,/FPGA/R7*%
X179744000Y-86527000D02*
X178956000Y-87315000D01*
X178956000Y-87315000D02*
X172515000Y-87315000D01*
X180144000Y-86527000D02*
X179744000Y-86527000D01*
X180332000Y-86715000D02*
X180144000Y-86527000D01*
X180332000Y-87587000D02*
X180332000Y-86715000D01*
%TO.N,/FPGA/R6*%
X178556000Y-86815000D02*
X179244000Y-86127000D01*
X180444000Y-86127000D02*
X180832000Y-86515000D01*
X179244000Y-86127000D02*
X180444000Y-86127000D01*
X180832000Y-86515000D02*
X180832000Y-87587000D01*
X172515000Y-86815000D02*
X178556000Y-86815000D01*
%TO.N,/FPGA/R5*%
X181332000Y-86215000D02*
X181332000Y-87587000D01*
X178944000Y-85627000D02*
X180744000Y-85627000D01*
X172515000Y-86315000D02*
X178256000Y-86315000D01*
X180744000Y-85627000D02*
X181332000Y-86215000D01*
X178256000Y-86315000D02*
X178944000Y-85627000D01*
%TO.N,/FPGA/R4*%
X172515000Y-85815000D02*
X177556000Y-85815000D01*
X178078520Y-85292480D02*
X181109480Y-85292480D01*
X177556000Y-85815000D02*
X178078520Y-85292480D01*
X181832000Y-86015000D02*
X181832000Y-87587000D01*
X181109480Y-85292480D02*
X181832000Y-86015000D01*
%TO.N,/FPGA/R3*%
X182332000Y-85715000D02*
X182332000Y-87587000D01*
X172515000Y-84315000D02*
X180932000Y-84315000D01*
X180932000Y-84315000D02*
X182332000Y-85715000D01*
%TO.N,/FPGA/R2*%
X172515000Y-83815000D02*
X181232000Y-83815000D01*
X182832000Y-85415000D02*
X182832000Y-87587000D01*
X181232000Y-83815000D02*
X182832000Y-85415000D01*
%TO.N,/FPGA/R1*%
X172515000Y-83315000D02*
X181632000Y-83315000D01*
X181632000Y-83315000D02*
X183332000Y-85015000D01*
X183332000Y-85015000D02*
X183332000Y-87587000D01*
%TO.N,/FPGA/R0*%
X172515000Y-82815000D02*
X181832000Y-82815000D01*
X183832000Y-84815000D02*
X183832000Y-87587000D01*
X181832000Y-82815000D02*
X183832000Y-84815000D01*
%TO.N,/FPGA/PIXELCLOCK*%
X172515000Y-101815000D02*
X182856000Y-101815000D01*
X182856000Y-101815000D02*
X185832000Y-98839000D01*
X185832000Y-98839000D02*
X185832000Y-96063000D01*
%TO.N,/FPGA/B7*%
X182856000Y-101315000D02*
X185332000Y-98839000D01*
X172515000Y-101315000D02*
X182856000Y-101315000D01*
X185332000Y-98839000D02*
X185332000Y-96063000D01*
%TO.N,/FPGA/B6*%
X182544000Y-99827000D02*
X183617082Y-99827000D01*
X183617082Y-99827000D02*
X184832000Y-98612082D01*
X182532000Y-99815000D02*
X182544000Y-99827000D01*
X184832000Y-98612082D02*
X184832000Y-96063000D01*
X172515000Y-99815000D02*
X182532000Y-99815000D01*
%TO.N,/FPGA/B5*%
X172515000Y-99315000D02*
X183656000Y-99315000D01*
X183656000Y-99315000D02*
X184332000Y-98639000D01*
X184332000Y-98639000D02*
X184332000Y-96063000D01*
%TO.N,/FPGA/B4*%
X183044000Y-98927000D02*
X178244000Y-98927000D01*
X183832000Y-96063000D02*
X183832000Y-98139000D01*
X178244000Y-98927000D02*
X177632000Y-98315000D01*
X183832000Y-98139000D02*
X183044000Y-98927000D01*
X177632000Y-98315000D02*
X172515000Y-98315000D01*
%TO.N,/FPGA/B3*%
X178644000Y-98527000D02*
X177932000Y-97815000D01*
X182644000Y-98527000D02*
X178644000Y-98527000D01*
X183332000Y-96063000D02*
X183332000Y-97839000D01*
X177932000Y-97815000D02*
X172515000Y-97815000D01*
X183332000Y-97839000D02*
X182644000Y-98527000D01*
%TO.N,/FPGA/B2*%
X182544000Y-98127000D02*
X179044000Y-98127000D01*
X179044000Y-98127000D02*
X177232000Y-96315000D01*
X177232000Y-96315000D02*
X172515000Y-96315000D01*
X182832000Y-97839000D02*
X182544000Y-98127000D01*
X182832000Y-96063000D02*
X182832000Y-97839000D01*
%TO.N,/FPGA/B1*%
X177332000Y-95815000D02*
X179244000Y-97727000D01*
X179244000Y-97727000D02*
X182044000Y-97727000D01*
X172515000Y-95815000D02*
X177332000Y-95815000D01*
X182044000Y-97727000D02*
X182332000Y-97439000D01*
X182332000Y-97439000D02*
X182332000Y-96063000D01*
%TO.N,/FPGA/B0*%
X181832000Y-96939000D02*
X181544000Y-97227000D01*
X181544000Y-97227000D02*
X179344000Y-97227000D01*
X179344000Y-97227000D02*
X177432000Y-95315000D01*
X177432000Y-95315000D02*
X172515000Y-95315000D01*
X181832000Y-96063000D02*
X181832000Y-96939000D01*
%TO.N,/FPGA/~{BLANK}*%
X174696000Y-94075000D02*
X178844000Y-94075000D01*
X172515000Y-94815000D02*
X173956000Y-94815000D01*
X173956000Y-94815000D02*
X174696000Y-94075000D01*
%TO.N,/FPGA/G7*%
X175792000Y-93575000D02*
X175532000Y-93315000D01*
X175532000Y-93315000D02*
X172515000Y-93315000D01*
X178844000Y-93575000D02*
X175792000Y-93575000D01*
%TO.N,/FPGA/G6*%
X175892000Y-93075000D02*
X178844000Y-93075000D01*
X175632000Y-92815000D02*
X175892000Y-93075000D01*
X172515000Y-92815000D02*
X175632000Y-92815000D01*
%TO.N,/FPGA/G5*%
X178844000Y-92575000D02*
X175992000Y-92575000D01*
X175732000Y-92315000D02*
X172515000Y-92315000D01*
X175992000Y-92575000D02*
X175732000Y-92315000D01*
%TO.N,/FPGA/G4*%
X175732000Y-91815000D02*
X175992000Y-92075000D01*
X172515000Y-91815000D02*
X175732000Y-91815000D01*
X175992000Y-92075000D02*
X178844000Y-92075000D01*
%TO.N,/FPGA/G3*%
X175332000Y-90815000D02*
X172515000Y-90815000D01*
X176092000Y-91575000D02*
X175332000Y-90815000D01*
X178844000Y-91575000D02*
X176092000Y-91575000D01*
%TO.N,/FPGA/G2*%
X175432000Y-90315000D02*
X172515000Y-90315000D01*
X178844000Y-91075000D02*
X176192000Y-91075000D01*
X176192000Y-91075000D02*
X175432000Y-90315000D01*
%TO.N,/FPGA/G1*%
X172515000Y-89815000D02*
X175532000Y-89815000D01*
X175532000Y-89815000D02*
X176292000Y-90575000D01*
X176292000Y-90575000D02*
X178844000Y-90575000D01*
%TO.N,/FPGA/G0*%
X175732000Y-89315000D02*
X172515000Y-89315000D01*
X176492000Y-90075000D02*
X175732000Y-89315000D01*
X178844000Y-90075000D02*
X176492000Y-90075000D01*
%TO.N,Net-(R501-Pad2)*%
X185832000Y-84415000D02*
X184544000Y-83127000D01*
X185832000Y-87587000D02*
X185832000Y-84415000D01*
X184544000Y-83127000D02*
X184544000Y-79027000D01*
D37*
%TO.N,Net-(J1-Pad3)*%
X145300000Y-71183000D02*
X144444000Y-70327000D01*
X145300000Y-79100000D02*
X145300000Y-71183000D01*
D35*
%TO.N,/FPGA/SRAM_D15*%
X121715000Y-97315000D02*
X106732000Y-97315000D01*
X123100000Y-98700000D02*
X121715000Y-97315000D01*
X105944000Y-82827000D02*
X107244000Y-81527000D01*
X135500000Y-98700000D02*
X123100000Y-98700000D01*
X107244000Y-81527000D02*
X110244000Y-81527000D01*
X106732000Y-97315000D02*
X105944000Y-96527000D01*
X105944000Y-96527000D02*
X105944000Y-82827000D01*
X142585000Y-97315000D02*
X136885000Y-97315000D01*
X136885000Y-97315000D02*
X135500000Y-98700000D01*
%TO.N,/FPGA/SRAM_D14*%
X105444000Y-82127000D02*
X106544000Y-81027000D01*
X137685000Y-97815000D02*
X136100000Y-99400000D01*
X106544000Y-81027000D02*
X110244000Y-81027000D01*
X105444000Y-97227000D02*
X105444000Y-82127000D01*
X106032000Y-97815000D02*
X105444000Y-97227000D01*
X142585000Y-97815000D02*
X137685000Y-97815000D01*
X122570000Y-99400000D02*
X120985000Y-97815000D01*
X136100000Y-99400000D02*
X122570000Y-99400000D01*
X120985000Y-97815000D02*
X106032000Y-97815000D01*
%TO.N,/FPGA/SRAM_D13*%
X121900000Y-100000000D02*
X120215000Y-98315000D01*
X104844000Y-81827000D02*
X106144000Y-80527000D01*
X106144000Y-80527000D02*
X110244000Y-80527000D01*
X138185000Y-98315000D02*
X136500000Y-100000000D01*
X136500000Y-100000000D02*
X121900000Y-100000000D01*
X120215000Y-98315000D02*
X105532000Y-98315000D01*
X104844000Y-97627000D02*
X104844000Y-81827000D01*
X105532000Y-98315000D02*
X104844000Y-97627000D01*
X142585000Y-98315000D02*
X138185000Y-98315000D01*
%TO.N,/FPGA/SRAM_D12*%
X105132000Y-98815000D02*
X104244000Y-97927000D01*
X105644000Y-80027000D02*
X110244000Y-80027000D01*
X104244000Y-81427000D02*
X105644000Y-80027000D01*
X121570000Y-100700000D02*
X119685000Y-98815000D01*
X119685000Y-98815000D02*
X105132000Y-98815000D01*
X136900000Y-100700000D02*
X121570000Y-100700000D01*
X104244000Y-97927000D02*
X104244000Y-81427000D01*
X142585000Y-98815000D02*
X138785000Y-98815000D01*
X138785000Y-98815000D02*
X136900000Y-100700000D01*
%TO.N,/FPGA/SRAM_D11*%
X138385000Y-100315000D02*
X137400000Y-101300000D01*
X137400000Y-101300000D02*
X120970000Y-101300000D01*
X103644000Y-99027000D02*
X103644000Y-80027000D01*
X120970000Y-101300000D02*
X119985000Y-100315000D01*
X105144000Y-78527000D02*
X110244000Y-78527000D01*
X119985000Y-100315000D02*
X104932000Y-100315000D01*
X142585000Y-100315000D02*
X138385000Y-100315000D01*
X104932000Y-100315000D02*
X103644000Y-99027000D01*
X103644000Y-80027000D02*
X105144000Y-78527000D01*
%TO.N,/FPGA/SRAM_D10*%
X104244000Y-100827000D02*
X103044000Y-99627000D01*
X103044000Y-79427000D02*
X104444000Y-78027000D01*
X142585000Y-100815000D02*
X138985000Y-100815000D01*
X119373000Y-100827000D02*
X104244000Y-100827000D01*
X137900000Y-101900000D02*
X120446000Y-101900000D01*
X138985000Y-100815000D02*
X137900000Y-101900000D01*
X103044000Y-99627000D02*
X103044000Y-79427000D01*
X104444000Y-78027000D02*
X110244000Y-78027000D01*
X120446000Y-101900000D02*
X119373000Y-100827000D01*
%TO.N,/FPGA/SRAM_D9*%
X138400000Y-102500000D02*
X119770000Y-102500000D01*
X142585000Y-101315000D02*
X139585000Y-101315000D01*
X103844000Y-77527000D02*
X110244000Y-77527000D01*
X102444000Y-100027000D02*
X102444000Y-78927000D01*
X139585000Y-101315000D02*
X138400000Y-102500000D01*
X118585000Y-101315000D02*
X103732000Y-101315000D01*
X102444000Y-78927000D02*
X103844000Y-77527000D01*
X119770000Y-102500000D02*
X118585000Y-101315000D01*
X103732000Y-101315000D02*
X102444000Y-100027000D01*
%TO.N,/FPGA/SRAM_D8*%
X101844000Y-100527000D02*
X101844000Y-78527000D01*
X101844000Y-78527000D02*
X103344000Y-77027000D01*
X139000000Y-103000000D02*
X119470000Y-103000000D01*
X118285000Y-101815000D02*
X103132000Y-101815000D01*
X140185000Y-101815000D02*
X139000000Y-103000000D01*
X103132000Y-101815000D02*
X101844000Y-100527000D01*
X142585000Y-101815000D02*
X140185000Y-101815000D01*
X119470000Y-103000000D02*
X118285000Y-101815000D01*
X103344000Y-77027000D02*
X110244000Y-77027000D01*
%TO.N,/FPGA/SRAM_D7*%
X136344000Y-89327000D02*
X138856000Y-86815000D01*
X138856000Y-86815000D02*
X142585000Y-86815000D01*
X125044000Y-78927000D02*
X125044000Y-87827000D01*
X126944000Y-77027000D02*
X125044000Y-78927000D01*
X129944000Y-77027000D02*
X126944000Y-77027000D01*
X125044000Y-87827000D02*
X126544000Y-89327000D01*
X126544000Y-89327000D02*
X136344000Y-89327000D01*
%TO.N,/FPGA/SRAM_D6*%
X138656000Y-86315000D02*
X136144000Y-88827000D01*
X125544000Y-79127000D02*
X127144000Y-77527000D01*
X127044000Y-88827000D02*
X125544000Y-87327000D01*
X142585000Y-86315000D02*
X138656000Y-86315000D01*
X125544000Y-87327000D02*
X125544000Y-79127000D01*
X136144000Y-88827000D02*
X127044000Y-88827000D01*
X127144000Y-77527000D02*
X129944000Y-77527000D01*
%TO.N,/FPGA/SRAM_D5*%
X135844000Y-88327000D02*
X127444000Y-88327000D01*
X127444000Y-88327000D02*
X126044000Y-86927000D01*
X142585000Y-85315000D02*
X138856000Y-85315000D01*
X138856000Y-85315000D02*
X135844000Y-88327000D01*
X126044000Y-86927000D02*
X126044000Y-79327000D01*
X126044000Y-79327000D02*
X127344000Y-78027000D01*
X127344000Y-78027000D02*
X129944000Y-78027000D01*
%TO.N,/FPGA/SRAM_D4*%
X135544000Y-87827000D02*
X127744000Y-87827000D01*
X127744000Y-87827000D02*
X126544000Y-86627000D01*
X142585000Y-84815000D02*
X138556000Y-84815000D01*
X126544000Y-86627000D02*
X126544000Y-79527000D01*
X126544000Y-79527000D02*
X127544000Y-78527000D01*
X138556000Y-84815000D02*
X135544000Y-87827000D01*
X127544000Y-78527000D02*
X129944000Y-78527000D01*
%TO.N,/FPGA/SRAM_D3*%
X128094000Y-87327000D02*
X127008990Y-86241990D01*
X142585000Y-83315000D02*
X139156000Y-83315000D01*
X139156000Y-83315000D02*
X135144000Y-87327000D01*
X135144000Y-87327000D02*
X128094000Y-87327000D01*
X127008990Y-86241990D02*
X127008990Y-80462010D01*
X127444000Y-80027000D02*
X129944000Y-80027000D01*
X127008990Y-80462010D02*
X127444000Y-80027000D01*
%TO.N,/FPGA/SRAM_D2*%
X127844000Y-80527000D02*
X129944000Y-80527000D01*
X128244000Y-86827000D02*
X127444000Y-86027000D01*
X127444000Y-86027000D02*
X127444000Y-80927000D01*
X127444000Y-80927000D02*
X127844000Y-80527000D01*
X138856000Y-82815000D02*
X134844000Y-86827000D01*
X142585000Y-82815000D02*
X138856000Y-82815000D01*
X134844000Y-86827000D02*
X128244000Y-86827000D01*
%TO.N,/FPGA/SRAM_D1*%
X128244000Y-81027000D02*
X127944000Y-81327000D01*
X134544000Y-86327000D02*
X138556000Y-82315000D01*
X138556000Y-82315000D02*
X142585000Y-82315000D01*
X127944000Y-81327000D02*
X127944000Y-85727000D01*
X128544000Y-86327000D02*
X134544000Y-86327000D01*
X129944000Y-81027000D02*
X128244000Y-81027000D01*
X127944000Y-85727000D02*
X128544000Y-86327000D01*
%TO.N,/FPGA/SRAM_D0*%
X134144000Y-85927000D02*
X128744000Y-85927000D01*
X128444000Y-81727000D02*
X128644000Y-81527000D01*
X138256000Y-81815000D02*
X134144000Y-85927000D01*
X128744000Y-85927000D02*
X128444000Y-85627000D01*
X142585000Y-81815000D02*
X138256000Y-81815000D01*
X128644000Y-81527000D02*
X129944000Y-81527000D01*
X128444000Y-85627000D02*
X128444000Y-81727000D01*
%TO.N,/FPGA/SRAM_D31*%
X121594000Y-65777000D02*
X122644000Y-66827000D01*
X138144000Y-91327000D02*
X139156000Y-90315000D01*
X118894000Y-65777000D02*
X121594000Y-65777000D01*
X122644000Y-89927000D02*
X124044000Y-91327000D01*
X122644000Y-66827000D02*
X122644000Y-89927000D01*
X139156000Y-90315000D02*
X142585000Y-90315000D01*
X124044000Y-91327000D02*
X138144000Y-91327000D01*
%TO.N,/FPGA/SRAM_D30*%
X123244000Y-89127000D02*
X123244000Y-66674000D01*
X124944000Y-90827000D02*
X123244000Y-89127000D01*
X142585000Y-89815000D02*
X138705000Y-89815000D01*
X138705000Y-89815000D02*
X137693000Y-90827000D01*
X123244000Y-66674000D02*
X121847000Y-65277000D01*
X137693000Y-90827000D02*
X124944000Y-90827000D01*
X121847000Y-65277000D02*
X118894000Y-65277000D01*
%TO.N,/FPGA/SRAM_D29*%
X142585000Y-88815000D02*
X138943000Y-88815000D01*
X123844000Y-66385000D02*
X122236000Y-64777000D01*
X125444000Y-90327000D02*
X123844000Y-88727000D01*
X138943000Y-88815000D02*
X137431000Y-90327000D01*
X122236000Y-64777000D02*
X118894000Y-64777000D01*
X123844000Y-88727000D02*
X123844000Y-66385000D01*
X137431000Y-90327000D02*
X125444000Y-90327000D01*
%TO.N,/FPGA/SRAM_D28*%
X124444000Y-88327000D02*
X125944000Y-89827000D01*
X125944000Y-89827000D02*
X137042000Y-89827000D01*
X118894000Y-64277000D02*
X122694000Y-64277000D01*
X137042000Y-89827000D02*
X138554000Y-88315000D01*
X124444000Y-66027000D02*
X124444000Y-88327000D01*
X122694000Y-64277000D02*
X124444000Y-66027000D01*
X138554000Y-88315000D02*
X142585000Y-88315000D01*
%TO.N,/FPGA/SRAM_D27*%
X129044000Y-60627000D02*
X129044000Y-57827000D01*
X129044000Y-57827000D02*
X129944000Y-56927000D01*
X155044000Y-56927000D02*
X162800000Y-64683000D01*
X162800000Y-64683000D02*
X162800000Y-79100000D01*
X118894000Y-62777000D02*
X126894000Y-62777000D01*
X126894000Y-62777000D02*
X129044000Y-60627000D01*
X129944000Y-56927000D02*
X155044000Y-56927000D01*
%TO.N,/FPGA/SRAM_D26*%
X163300000Y-64383000D02*
X163300000Y-79100000D01*
X128444000Y-57327000D02*
X129344000Y-56427000D01*
X129344000Y-56427000D02*
X155344000Y-56427000D01*
X155344000Y-56427000D02*
X163300000Y-64383000D01*
X126394000Y-62277000D02*
X128444000Y-60227000D01*
X118894000Y-62277000D02*
X126394000Y-62277000D01*
X128444000Y-60227000D02*
X128444000Y-57327000D01*
%TO.N,/FPGA/SRAM_D25*%
X164800000Y-64783000D02*
X164800000Y-79100000D01*
X155844000Y-55827000D02*
X164800000Y-64783000D01*
X127844000Y-59827000D02*
X127844000Y-56727000D01*
X127844000Y-56727000D02*
X128744000Y-55827000D01*
X128744000Y-55827000D02*
X155844000Y-55827000D01*
X118894000Y-61777000D02*
X125894000Y-61777000D01*
X125894000Y-61777000D02*
X127844000Y-59827000D01*
%TO.N,/FPGA/SRAM_D24*%
X118894000Y-61277000D02*
X125494000Y-61277000D01*
X127944000Y-55327000D02*
X156244000Y-55327000D01*
X125494000Y-61277000D02*
X127244000Y-59527000D01*
X127244000Y-56027000D02*
X127944000Y-55327000D01*
X165300000Y-64383000D02*
X165300000Y-79100000D01*
X156244000Y-55327000D02*
X165300000Y-64383000D01*
X127244000Y-59527000D02*
X127244000Y-56027000D01*
%TO.N,/FPGA/SRAM_D23*%
X155800000Y-64783000D02*
X152294000Y-61277000D01*
X155800000Y-79100000D02*
X155800000Y-64783000D01*
X152294000Y-61277000D02*
X138594000Y-61277000D01*
%TO.N,/FPGA/SRAM_D22*%
X151694000Y-61777000D02*
X138594000Y-61777000D01*
X155300000Y-65383000D02*
X151694000Y-61777000D01*
X155300000Y-79100000D02*
X155300000Y-65383000D01*
%TO.N,/FPGA/SRAM_D21*%
X151194000Y-62277000D02*
X154300000Y-65383000D01*
X138594000Y-62277000D02*
X151194000Y-62277000D01*
X154300000Y-65383000D02*
X154300000Y-79100000D01*
%TO.N,/FPGA/SRAM_D20*%
X153800000Y-79100000D02*
X153800000Y-65983000D01*
X150594000Y-62777000D02*
X138594000Y-62777000D01*
X153800000Y-65983000D02*
X150594000Y-62777000D01*
%TO.N,/FPGA/SRAM_D19*%
X152800000Y-66483000D02*
X152800000Y-79100000D01*
X150594000Y-64277000D02*
X152800000Y-66483000D01*
X138594000Y-64277000D02*
X150594000Y-64277000D01*
%TO.N,/FPGA/SRAM_D18*%
X152300000Y-67083000D02*
X149994000Y-64777000D01*
X152300000Y-79100000D02*
X152300000Y-67083000D01*
X149994000Y-64777000D02*
X138594000Y-64777000D01*
%TO.N,/FPGA/SRAM_D17*%
X149394000Y-65277000D02*
X150800000Y-66683000D01*
X150800000Y-66683000D02*
X150800000Y-79100000D01*
X138594000Y-65277000D02*
X149394000Y-65277000D01*
%TO.N,/FPGA/SRAM_D16*%
X150300000Y-67083000D02*
X148994000Y-65777000D01*
X148994000Y-65777000D02*
X138594000Y-65777000D01*
X150300000Y-79100000D02*
X150300000Y-67083000D01*
%TO.N,/FPGA/~{SRAM_WE}*%
X138594000Y-60777000D02*
X152894000Y-60777000D01*
X135194000Y-60777000D02*
X138594000Y-60777000D01*
X152894000Y-60777000D02*
X156300000Y-64183000D01*
X132344000Y-76527000D02*
X133744000Y-75127000D01*
X133744000Y-62227000D02*
X135194000Y-60777000D01*
X133744000Y-75127000D02*
X133744000Y-62227000D01*
X156300000Y-64183000D02*
X156300000Y-79100000D01*
X129944000Y-76527000D02*
X132344000Y-76527000D01*
D37*
%TO.N,/FPGA/D0*%
X183015000Y-104815000D02*
X172515000Y-104815000D01*
X186325000Y-128130000D02*
X186325000Y-108125000D01*
X186325000Y-108125000D02*
X183015000Y-104815000D01*
%TO.N,/FPGA/A16*%
X150300000Y-109030000D02*
X150300000Y-116200000D01*
X145175000Y-121325000D02*
X145175000Y-128130000D01*
X150300000Y-116200000D02*
X145175000Y-121325000D01*
%TO.N,/FPGA/A19*%
X145975000Y-115525000D02*
X145975000Y-113425000D01*
X138500000Y-120900000D02*
X140600000Y-120900000D01*
X145975000Y-113425000D02*
X147300000Y-112100000D01*
X136225000Y-123175000D02*
X138500000Y-120900000D01*
X147300000Y-112100000D02*
X147300000Y-109030000D01*
X136225000Y-128130000D02*
X136225000Y-123175000D01*
X140600000Y-120900000D02*
X145975000Y-115525000D01*
%TO.N,/FPGA/A17*%
X136875000Y-123625000D02*
X138500000Y-122000000D01*
X148264511Y-112235489D02*
X148264511Y-109035489D01*
X148264511Y-109035489D02*
X148270000Y-109030000D01*
X138500000Y-122000000D02*
X140700000Y-122000000D01*
X140700000Y-122000000D02*
X146675000Y-116025000D01*
X146675000Y-116025000D02*
X146675000Y-113825000D01*
X146675000Y-113825000D02*
X148264511Y-112235489D01*
X136875000Y-128130000D02*
X136875000Y-123625000D01*
X148270000Y-109030000D02*
X148300000Y-109030000D01*
%TO.N,/FPGA/A18*%
X149300000Y-114600000D02*
X141000000Y-122900000D01*
X141000000Y-122900000D02*
X139200000Y-122900000D01*
X137525000Y-124575000D02*
X137525000Y-128130000D01*
X149300000Y-109030000D02*
X149300000Y-114600000D01*
X139200000Y-122900000D02*
X137525000Y-124575000D01*
%TO.N,/FPGA/D7*%
X174950000Y-124150000D02*
X174950000Y-121450000D01*
X181775000Y-126275000D02*
X181000000Y-125500000D01*
X167300000Y-113800000D02*
X167300000Y-109030000D01*
X181775000Y-128130000D02*
X181775000Y-126275000D01*
X176300000Y-125500000D02*
X174950000Y-124150000D01*
X181000000Y-125500000D02*
X176300000Y-125500000D01*
X174950000Y-121450000D02*
X167300000Y-113800000D01*
%TO.N,/FPGA/D6*%
X167800000Y-107500000D02*
X166700000Y-106400000D01*
X163200000Y-100400000D02*
X161100000Y-98300000D01*
X167800000Y-109030000D02*
X167800000Y-107500000D01*
X166700000Y-103600000D02*
X166200000Y-103100000D01*
X182425000Y-125925000D02*
X181300000Y-124800000D01*
X164400000Y-100400000D02*
X163200000Y-100400000D01*
X164800000Y-100800000D02*
X164400000Y-100400000D01*
X176700000Y-124800000D02*
X175800000Y-123900000D01*
X164800000Y-102700000D02*
X164800000Y-100800000D01*
X166700000Y-106400000D02*
X166700000Y-103600000D01*
X167800000Y-113300000D02*
X167800000Y-109030000D01*
X166200000Y-103100000D02*
X165200000Y-103100000D01*
X175800000Y-123900000D02*
X175800000Y-121300000D01*
X181300000Y-124800000D02*
X176700000Y-124800000D01*
X165200000Y-103100000D02*
X164800000Y-102700000D01*
X161100000Y-98300000D02*
X160000000Y-98300000D01*
X175800000Y-121300000D02*
X167800000Y-113300000D01*
X182425000Y-128130000D02*
X182425000Y-125925000D01*
%TO.N,/FPGA/D5*%
X168300000Y-109030000D02*
X168300000Y-107200000D01*
X167700000Y-106600000D02*
X167300000Y-106200000D01*
X167300000Y-105800000D02*
X167300000Y-102300000D01*
X183075000Y-125375000D02*
X183075000Y-128130000D01*
X167300000Y-106200000D02*
X167300000Y-105800000D01*
X177700000Y-124100000D02*
X181800000Y-124100000D01*
X176800000Y-121400000D02*
X176800000Y-123200000D01*
X167000000Y-102000000D02*
X165800000Y-102000000D01*
X176800000Y-123200000D02*
X177700000Y-124100000D01*
X167300000Y-102300000D02*
X167000000Y-102000000D01*
X168300000Y-112900000D02*
X176800000Y-121400000D01*
X168300000Y-109030000D02*
X168300000Y-112900000D01*
X181800000Y-124100000D02*
X183075000Y-125375000D01*
X168300000Y-107200000D02*
X167700000Y-106600000D01*
%TO.N,/FPGA/D4*%
X169300000Y-109030000D02*
X169300000Y-107200000D01*
X183725000Y-124925000D02*
X183725000Y-128130000D01*
X167300000Y-98400000D02*
X163900000Y-98400000D01*
X178200000Y-123300000D02*
X182100000Y-123300000D01*
X182100000Y-123300000D02*
X183725000Y-124925000D01*
X169300000Y-112600000D02*
X177800000Y-121100000D01*
X177800000Y-122900000D02*
X178200000Y-123300000D01*
X168000000Y-99100000D02*
X167300000Y-98400000D01*
X169300000Y-109030000D02*
X169300000Y-112600000D01*
X169300000Y-107200000D02*
X168000000Y-105900000D01*
X168000000Y-105900000D02*
X168000000Y-99100000D01*
X177800000Y-121100000D02*
X177800000Y-122900000D01*
%TO.N,/FPGA/D3*%
X172515000Y-106315000D02*
X181415000Y-106315000D01*
X184375000Y-109275000D02*
X184375000Y-128130000D01*
X181415000Y-106315000D02*
X184375000Y-109275000D01*
%TO.N,/FPGA/D2*%
X181915000Y-105815000D02*
X172515000Y-105815000D01*
X185025000Y-108925000D02*
X181915000Y-105815000D01*
X185025000Y-128130000D02*
X185025000Y-108925000D01*
%TO.N,/FPGA/D1*%
X172515000Y-105315000D02*
X182515000Y-105315000D01*
X185675000Y-108475000D02*
X185675000Y-128130000D01*
X182515000Y-105315000D02*
X185675000Y-108475000D01*
%TO.N,/FPGA/D15*%
X162200000Y-120000000D02*
X162200000Y-125150000D01*
X161300000Y-119100000D02*
X162200000Y-120000000D01*
X161300000Y-109030000D02*
X161300000Y-103000000D01*
X160600000Y-102300000D02*
X160000000Y-102300000D01*
X161300000Y-109030000D02*
X161300000Y-119100000D01*
X160800000Y-102500000D02*
X160600000Y-102300000D01*
X168910000Y-126660000D02*
X168910000Y-128130000D01*
X168350000Y-126100000D02*
X168910000Y-126660000D01*
X161300000Y-103000000D02*
X160800000Y-102500000D01*
X163150000Y-126100000D02*
X168350000Y-126100000D01*
X162200000Y-125150000D02*
X163150000Y-126100000D01*
%TO.N,/FPGA/D14*%
X163100000Y-123700000D02*
X163950000Y-124550000D01*
X164800000Y-125400000D02*
X168850000Y-125400000D01*
X133610000Y-114760000D02*
X134100000Y-115250000D01*
X134100000Y-115250000D02*
X134100000Y-123150000D01*
X168850000Y-125400000D02*
X169560000Y-126110000D01*
X169560000Y-126110000D02*
X169560000Y-128130000D01*
X131960000Y-114760000D02*
X133610000Y-114760000D01*
X163950000Y-124550000D02*
X164800000Y-125400000D01*
X161800000Y-118400000D02*
X163100000Y-119700000D01*
X163100000Y-119700000D02*
X163100000Y-123700000D01*
X161800000Y-109030000D02*
X161800000Y-118400000D01*
%TO.N,/FPGA/D13*%
X164000000Y-123200000D02*
X164500000Y-123700000D01*
X164500000Y-123700000D02*
X168900000Y-123700000D01*
X168900000Y-123700000D02*
X170210000Y-125010000D01*
X164000000Y-119500000D02*
X164000000Y-123200000D01*
X162800000Y-109030000D02*
X162800000Y-118300000D01*
X170210000Y-125010000D02*
X170210000Y-128130000D01*
X162800000Y-118300000D02*
X164000000Y-119500000D01*
%TO.N,/FPGA/D12*%
X165300000Y-123000000D02*
X164800000Y-122500000D01*
X164800000Y-119200000D02*
X163300000Y-117700000D01*
X170860000Y-124660000D02*
X169200000Y-123000000D01*
X164800000Y-122500000D02*
X164800000Y-119200000D01*
X169200000Y-123000000D02*
X165300000Y-123000000D01*
X170860000Y-128130000D02*
X170860000Y-124660000D01*
X163300000Y-117700000D02*
X163300000Y-109030000D01*
%TO.N,/FPGA/D11*%
X171510000Y-122710000D02*
X164800000Y-116000000D01*
X171510000Y-128130000D02*
X171510000Y-122710000D01*
X164800000Y-116000000D02*
X164800000Y-109030000D01*
%TO.N,/FPGA/D10*%
X172160000Y-121860000D02*
X172160000Y-128130000D01*
X165300000Y-109030000D02*
X165300000Y-115000000D01*
X165300000Y-115000000D02*
X172160000Y-121860000D01*
%TO.N,/FPGA/D9*%
X166300000Y-114800000D02*
X172810000Y-121310000D01*
X166300000Y-109030000D02*
X166300000Y-114800000D01*
X172810000Y-121310000D02*
X172810000Y-128130000D01*
%TO.N,/FPGA/D8*%
X166800000Y-109030000D02*
X166800000Y-114300000D01*
X173460000Y-120960000D02*
X173460000Y-128130000D01*
X166800000Y-114300000D02*
X173460000Y-120960000D01*
%TO.N,Net-(D2-Pad2)*%
X191400000Y-119500000D02*
X194400000Y-119500000D01*
%TD*%
M02*
