// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/08/2022 10:35:58"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RF_ALU (
	clk,
	reset,
	regWrite,
	shiftOrALU,
	alusrca,
	alusrcb,
	shiftDirection,
	aluControl,
	regAddress1,
	regAddress2,
	immediate,
	shiftType,
	pc,
	jumpEN,
	RTarget,
	jalEN,
	ALUselect,
	Rlink,
	result,
	pcreg,
	PSR);
input 	clk;
input 	reset;
input 	regWrite;
input 	shiftOrALU;
input 	alusrca;
input 	alusrcb;
input 	[15:0] shiftDirection;
input 	[3:0] aluControl;
input 	[3:0] regAddress1;
input 	[3:0] regAddress2;
input 	[15:0] immediate;
input 	shiftType;
input 	[15:0] pc;
input 	jumpEN;
input 	[15:0] RTarget;
input 	jalEN;
input 	ALUselect;
output 	[15:0] Rlink;
output 	[15:0] result;
output 	[15:0] pcreg;
output 	[7:0] PSR;

// Design Ports Information
// pc[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[1]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[5]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[8]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[9]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[11]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[14]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[15]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[0]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[6]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[9]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[10]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[13]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[14]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rlink[15]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[8]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[9]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[10]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[11]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[13]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[14]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcreg[15]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[5]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSR[7]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTarget[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alusrca	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress1[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress1[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress1[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress1[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftOrALU	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[11]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[12]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[13]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[14]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[3]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftDirection[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUselect	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jumpEN	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alusrcb	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress2[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress2[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress2[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regAddress2[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jalEN	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluControl[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[9]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[12]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[14]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immediate[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shiftType	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pc[0]~input_o ;
wire \pc[1]~input_o ;
wire \pc[2]~input_o ;
wire \pc[3]~input_o ;
wire \pc[4]~input_o ;
wire \pc[5]~input_o ;
wire \pc[6]~input_o ;
wire \pc[7]~input_o ;
wire \pc[8]~input_o ;
wire \pc[9]~input_o ;
wire \pc[10]~input_o ;
wire \pc[11]~input_o ;
wire \pc[12]~input_o ;
wire \pc[13]~input_o ;
wire \pc[14]~input_o ;
wire \pc[15]~input_o ;
wire \RTarget[1]~input_o ;
wire \RTarget[2]~input_o ;
wire \RTarget[3]~input_o ;
wire \RTarget[4]~input_o ;
wire \RTarget[5]~input_o ;
wire \RTarget[6]~input_o ;
wire \RTarget[7]~input_o ;
wire \RTarget[8]~input_o ;
wire \RTarget[9]~input_o ;
wire \RTarget[10]~input_o ;
wire \RTarget[11]~input_o ;
wire \RTarget[12]~input_o ;
wire \RTarget[13]~input_o ;
wire \RTarget[14]~input_o ;
wire \RTarget[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \RTarget[0]~input_o ;
wire \alusrca~input_o ;
wire \regAddress1[1]~input_o ;
wire \regAddress1[3]~input_o ;
wire \regAddress1[0]~input_o ;
wire \regAddress1[2]~input_o ;
wire \regFile|WideOr0~combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \shiftDirection[0]~input_o ;
wire \shiftDirection[3]~input_o ;
wire \shiftDirection[4]~input_o ;
wire \shiftDirection[2]~input_o ;
wire \shiftDirection[1]~input_o ;
wire \shifterUnit|Equal0~1_combout ;
wire \shiftDirection[7]~input_o ;
wire \shiftDirection[10]~input_o ;
wire \shiftDirection[9]~input_o ;
wire \shiftDirection[8]~input_o ;
wire \shiftDirection[6]~input_o ;
wire \shifterUnit|Equal0~2_combout ;
wire \shiftDirection[5]~input_o ;
wire \shiftDirection[11]~input_o ;
wire \shiftDirection[12]~input_o ;
wire \shiftDirection[14]~input_o ;
wire \shiftDirection[13]~input_o ;
wire \shiftDirection[15]~input_o ;
wire \shifterUnit|Equal0~0_combout ;
wire \shifterUnit|Equal0~3_combout ;
wire \reset~input_o ;
wire \shiftOrALU~input_o ;
wire \ALUselect~input_o ;
wire \aluControl[3]~input_o ;
wire \aluControl[2]~input_o ;
wire \outputMux|y[1]~2_combout ;
wire \regAddress2[2]~input_o ;
wire \regAddress2[3]~input_o ;
wire \alusrcb~input_o ;
wire \regAddress2[0]~input_o ;
wire \regAddress2[1]~input_o ;
wire \src2mux|y[15]~0_combout ;
wire \immediate[0]~input_o ;
wire \regWrite~input_o ;
wire \regFile|RAM~426_combout ;
wire \regFile|RAM~160_q ;
wire \regFile|RAM~32feeder_combout ;
wire \regFile|RAM~424_combout ;
wire \regFile|RAM~32_q ;
wire \regFile|RAM~425_combout ;
wire \regFile|RAM~96_q ;
wire \regFile|RAM~338_combout ;
wire \regFile|RAM~421_combout ;
wire \regFile|RAM~80_q ;
wire \regFile|RAM~422_combout ;
wire \regFile|RAM~144_q ;
wire \regFile|RAM~423_combout ;
wire \regFile|RAM~208_q ;
wire \regFile|RAM~433_combout ;
wire \regFile|RAM~420_combout ;
wire \regFile|RAM~16_q ;
wire \regFile|RAM~337_combout ;
wire \regFile|RAM~416_combout ;
wire \regFile|RAM~0_q ;
wire \regFile|RAM~418_combout ;
wire \regFile|RAM~128_q ;
wire \regFile|RAM~432_combout ;
wire \regFile|RAM~417_combout ;
wire \regFile|RAM~64_q ;
wire \regFile|RAM~419_combout ;
wire \regFile|RAM~192_q ;
wire \regFile|RAM~336_combout ;
wire \regFile|RAM~429_combout ;
wire \regFile|RAM~112_q ;
wire \regFile|RAM~430_combout ;
wire \regFile|RAM~176_q ;
wire \regFile|RAM~428_combout ;
wire \regFile|RAM~48_q ;
wire \regFile|RAM~431_combout ;
wire \regFile|RAM~240_q ;
wire \regFile|RAM~339_combout ;
wire \regFile|RAM~340_combout ;
wire \src2mux|y[0]~22_combout ;
wire \alu_unit|_~1_sumout ;
wire \aluControl[0]~input_o ;
wire \src2mux|y[0]~1_combout ;
wire \aluControl[1]~input_o ;
wire \pc_ALU|Add1~1_sumout ;
wire \alu_unit|Mux15~0_combout ;
wire \jumpEN~input_o ;
wire \pc_ALU|pcOut[15]~0_combout ;
wire \jalEN~input_o ;
wire \outputMux|y[0]~1_combout ;
wire \outputMux|y[0]~3_combout ;
wire \outputMux|y[0]~55_combout ;
wire \regFile|RAM~427_combout ;
wire \regFile|RAM~224_q ;
wire \regFile|RAM~258_combout ;
wire \regFile|RAM~257_combout ;
wire \regFile|RAM~256_combout ;
wire \regFile|RAM~259_combout ;
wire \regFile|RAM~260_combout ;
wire \src1Mux|y[0]~0_combout ;
wire \shifterUnit|Equal1~1_combout ;
wire \shifterUnit|Equal1~2_combout ;
wire \shifterUnit|Equal1~0_combout ;
wire \shifterUnit|Equal1~3_combout ;
wire \outputMux|y[1]~8_combout ;
wire \outputMux|y[1]~9_combout ;
wire \outputMux|y[15]~50_combout ;
wire \shiftType~input_o ;
wire \outputMux|y[15]~53_combout ;
wire \immediate[15]~input_o ;
wire \src2mux|y[15]~17_combout ;
wire \src1Mux|y[6]~16_combout ;
wire \regFile|RAM~95feeder_combout ;
wire \regFile|RAM~95_q ;
wire \regFile|RAM~127feeder_combout ;
wire \regFile|RAM~127_q ;
wire \regFile|RAM~111_q ;
wire \regFile|RAM~467_combout ;
wire \regFile|RAM~79_q ;
wire \regFile|RAM~332_combout ;
wire \regFile|RAM~255_q ;
wire \regFile|RAM~239_q ;
wire \regFile|RAM~223feeder_combout ;
wire \regFile|RAM~223_q ;
wire \regFile|RAM~207feeder_combout ;
wire \regFile|RAM~207_q ;
wire \regFile|RAM~334_combout ;
wire \regFile|RAM~143feeder_combout ;
wire \regFile|RAM~143_q ;
wire \regFile|RAM~175feeder_combout ;
wire \regFile|RAM~175_q ;
wire \regFile|RAM~159feeder_combout ;
wire \regFile|RAM~159_q ;
wire \regFile|RAM~333_combout ;
wire \regFile|RAM~15feeder_combout ;
wire \regFile|RAM~15_q ;
wire \regFile|RAM~466_combout ;
wire \regFile|RAM~47_q ;
wire \regFile|RAM~465_combout ;
wire \regFile|RAM~31_q ;
wire \regFile|RAM~63feeder_combout ;
wire \regFile|RAM~63_q ;
wire \regFile|RAM~331_combout ;
wire \regFile|RAM~335_combout ;
wire \src1Mux|y[15]~17_combout ;
wire \alu_unit|Mux0~0_combout ;
wire \outputMux|y[15]~51_combout ;
wire \regFile|RAM~222feeder_combout ;
wire \regFile|RAM~222_q ;
wire \regFile|RAM~94_q ;
wire \regFile|RAM~158feeder_combout ;
wire \regFile|RAM~158_q ;
wire \regFile|RAM~464_combout ;
wire \regFile|RAM~30_q ;
wire \regFile|RAM~327_combout ;
wire \regFile|RAM~238feeder_combout ;
wire \regFile|RAM~238_q ;
wire \regFile|RAM~174feeder_combout ;
wire \regFile|RAM~174_q ;
wire \regFile|RAM~110feeder_combout ;
wire \regFile|RAM~110_q ;
wire \regFile|RAM~46feeder_combout ;
wire \regFile|RAM~46_q ;
wire \regFile|RAM~328_combout ;
wire \regFile|RAM~190feeder_combout ;
wire \regFile|RAM~190_q ;
wire \regFile|RAM~126_q ;
wire \regFile|RAM~62_q ;
wire \regFile|RAM~254_q ;
wire \regFile|RAM~329_combout ;
wire \regFile|RAM~78feeder_combout ;
wire \regFile|RAM~78_q ;
wire \regFile|RAM~206feeder_combout ;
wire \regFile|RAM~206_q ;
wire \regFile|RAM~142feeder_combout ;
wire \regFile|RAM~142_q ;
wire \regFile|RAM~14_q ;
wire \regFile|RAM~326_combout ;
wire \regFile|RAM~330_combout ;
wire \regFile|RAM~141feeder_combout ;
wire \regFile|RAM~141_q ;
wire \regFile|RAM~189_q ;
wire \regFile|RAM~157feeder_combout ;
wire \regFile|RAM~157_q ;
wire \regFile|RAM~173_q ;
wire \regFile|RAM~323_combout ;
wire \regFile|RAM~462_combout ;
wire \regFile|RAM~45_q ;
wire \regFile|RAM~13_q ;
wire \regFile|RAM~461_combout ;
wire \regFile|RAM~29_q ;
wire \regFile|RAM~61_q ;
wire \regFile|RAM~321_combout ;
wire \regFile|RAM~125_q ;
wire \regFile|RAM~93_q ;
wire \regFile|RAM~463_combout ;
wire \regFile|RAM~77_q ;
wire \regFile|RAM~109feeder_combout ;
wire \regFile|RAM~109_q ;
wire \regFile|RAM~322_combout ;
wire \regFile|RAM~205feeder_combout ;
wire \regFile|RAM~205_q ;
wire \regFile|RAM~237_q ;
wire \regFile|RAM~221_q ;
wire \regFile|RAM~253_q ;
wire \regFile|RAM~324_combout ;
wire \regFile|RAM~325_combout ;
wire \regFile|RAM~204feeder_combout ;
wire \regFile|RAM~204_q ;
wire \regFile|RAM~140feeder_combout ;
wire \regFile|RAM~140_q ;
wire \regFile|RAM~459_combout ;
wire \regFile|RAM~76_q ;
wire \regFile|RAM~12_q ;
wire \regFile|RAM~316_combout ;
wire \regFile|RAM~236_q ;
wire \regFile|RAM~44_q ;
wire \regFile|RAM~108_q ;
wire \regFile|RAM~172_q ;
wire \regFile|RAM~318_combout ;
wire \regFile|RAM~460_combout ;
wire \regFile|RAM~28_q ;
wire \regFile|RAM~156_q ;
wire \regFile|RAM~220_q ;
wire \regFile|RAM~92feeder_combout ;
wire \regFile|RAM~92_q ;
wire \regFile|RAM~317_combout ;
wire \regFile|RAM~60_q ;
wire \regFile|RAM~188feeder_combout ;
wire \regFile|RAM~188_q ;
wire \regFile|RAM~124feeder_combout ;
wire \regFile|RAM~124_q ;
wire \regFile|RAM~252_q ;
wire \regFile|RAM~319_combout ;
wire \regFile|RAM~320_combout ;
wire \regFile|RAM~11_q ;
wire \regFile|RAM~59_q ;
wire \regFile|RAM~457_combout ;
wire \regFile|RAM~43_q ;
wire \regFile|RAM~456_combout ;
wire \regFile|RAM~27_q ;
wire \regFile|RAM~311_combout ;
wire \regFile|RAM~187_q ;
wire \regFile|RAM~171feeder_combout ;
wire \regFile|RAM~171_q ;
wire \regFile|RAM~139feeder_combout ;
wire \regFile|RAM~139_q ;
wire \regFile|RAM~155feeder_combout ;
wire \regFile|RAM~155_q ;
wire \regFile|RAM~313_combout ;
wire \regFile|RAM~91feeder_combout ;
wire \regFile|RAM~91_q ;
wire \regFile|RAM~123_q ;
wire \regFile|RAM~107_q ;
wire \regFile|RAM~458_combout ;
wire \regFile|RAM~75_q ;
wire \regFile|RAM~312_combout ;
wire \regFile|RAM~219_q ;
wire \regFile|RAM~235_q ;
wire \regFile|RAM~203_q ;
wire \regFile|RAM~251_q ;
wire \regFile|RAM~314_combout ;
wire \regFile|RAM~315_combout ;
wire \regFile|RAM~234feeder_combout ;
wire \regFile|RAM~234_q ;
wire \regFile|RAM~42feeder_combout ;
wire \regFile|RAM~42_q ;
wire \regFile|RAM~106feeder_combout ;
wire \regFile|RAM~106_q ;
wire \regFile|RAM~170_q ;
wire \regFile|RAM~308_combout ;
wire \regFile|RAM~202_q ;
wire \regFile|RAM~138_q ;
wire \regFile|RAM~74feeder_combout ;
wire \regFile|RAM~74_q ;
wire \regFile|RAM~10_q ;
wire \regFile|RAM~306_combout ;
wire \regFile|RAM~455_combout ;
wire \regFile|RAM~26_q ;
wire \regFile|RAM~218_q ;
wire \regFile|RAM~90feeder_combout ;
wire \regFile|RAM~90_q ;
wire \regFile|RAM~154feeder_combout ;
wire \regFile|RAM~154_q ;
wire \regFile|RAM~307_combout ;
wire \regFile|RAM~186_q ;
wire \regFile|RAM~58_q ;
wire \regFile|RAM~122_q ;
wire \regFile|RAM~250_q ;
wire \regFile|RAM~309_combout ;
wire \regFile|RAM~310_combout ;
wire \regFile|RAM~57feeder_combout ;
wire \regFile|RAM~57_q ;
wire \regFile|RAM~9_q ;
wire \regFile|RAM~452_combout ;
wire \regFile|RAM~25_q ;
wire \regFile|RAM~453_combout ;
wire \regFile|RAM~41_q ;
wire \regFile|RAM~301_combout ;
wire \regFile|RAM~121_q ;
wire \regFile|RAM~89_q ;
wire \regFile|RAM~454_combout ;
wire \regFile|RAM~73_q ;
wire \regFile|RAM~105_q ;
wire \regFile|RAM~302_combout ;
wire \regFile|RAM~153feeder_combout ;
wire \regFile|RAM~153_q ;
wire \regFile|RAM~185feeder_combout ;
wire \regFile|RAM~185_q ;
wire \regFile|RAM~169feeder_combout ;
wire \regFile|RAM~169_q ;
wire \regFile|RAM~137feeder_combout ;
wire \regFile|RAM~137_q ;
wire \regFile|RAM~303_combout ;
wire \regFile|RAM~217_q ;
wire \regFile|RAM~201feeder_combout ;
wire \regFile|RAM~201_q ;
wire \regFile|RAM~233_q ;
wire \regFile|RAM~249_q ;
wire \regFile|RAM~304_combout ;
wire \regFile|RAM~305_combout ;
wire \regFile|RAM~200feeder_combout ;
wire \regFile|RAM~200_q ;
wire \regFile|RAM~8feeder_combout ;
wire \regFile|RAM~8_q ;
wire \regFile|RAM~450_combout ;
wire \regFile|RAM~72_q ;
wire \regFile|RAM~136feeder_combout ;
wire \regFile|RAM~136_q ;
wire \regFile|RAM~296_combout ;
wire \regFile|RAM~104_q ;
wire \regFile|RAM~232_q ;
wire \regFile|RAM~40_q ;
wire \regFile|RAM~168_q ;
wire \regFile|RAM~298_combout ;
wire \regFile|RAM~216_q ;
wire \regFile|RAM~451_combout ;
wire \regFile|RAM~24_q ;
wire \regFile|RAM~88feeder_combout ;
wire \regFile|RAM~88_q ;
wire \regFile|RAM~152feeder_combout ;
wire \regFile|RAM~152_q ;
wire \regFile|RAM~297_combout ;
wire \regFile|RAM~120feeder_combout ;
wire \regFile|RAM~120_q ;
wire \regFile|RAM~56_q ;
wire \regFile|RAM~184_q ;
wire \regFile|RAM~248_q ;
wire \regFile|RAM~299_combout ;
wire \regFile|RAM~300_combout ;
wire \regFile|RAM~151feeder_combout ;
wire \regFile|RAM~151_q ;
wire \regFile|RAM~183_q ;
wire \regFile|RAM~135feeder_combout ;
wire \regFile|RAM~135_q ;
wire \regFile|RAM~167_q ;
wire \regFile|RAM~293_combout ;
wire \regFile|RAM~7_q ;
wire \regFile|RAM~55_q ;
wire \regFile|RAM~447_combout ;
wire \regFile|RAM~23_q ;
wire \regFile|RAM~448_combout ;
wire \regFile|RAM~39_q ;
wire \regFile|RAM~291_combout ;
wire \regFile|RAM~231_q ;
wire \regFile|RAM~215_q ;
wire \regFile|RAM~199_q ;
wire \regFile|RAM~247_q ;
wire \regFile|RAM~294_combout ;
wire \regFile|RAM~449_combout ;
wire \regFile|RAM~71_q ;
wire \regFile|RAM~119_q ;
wire \regFile|RAM~103_q ;
wire \regFile|RAM~87feeder_combout ;
wire \regFile|RAM~87_q ;
wire \regFile|RAM~292_combout ;
wire \regFile|RAM~295_combout ;
wire \regFile|RAM~230_q ;
wire \regFile|RAM~102feeder_combout ;
wire \regFile|RAM~102_q ;
wire \regFile|RAM~166_q ;
wire \regFile|RAM~38feeder_combout ;
wire \regFile|RAM~38_q ;
wire \regFile|RAM~288_combout ;
wire \regFile|RAM~70feeder_combout ;
wire \regFile|RAM~70_q ;
wire \regFile|RAM~198_q ;
wire \regFile|RAM~134_q ;
wire \regFile|RAM~6feeder_combout ;
wire \regFile|RAM~6_q ;
wire \regFile|RAM~286_combout ;
wire \regFile|RAM~246_q ;
wire \regFile|RAM~182_q ;
wire \regFile|RAM~118_q ;
wire \regFile|RAM~54_q ;
wire \regFile|RAM~289_combout ;
wire \regFile|RAM~214_q ;
wire \regFile|RAM~446_combout ;
wire \regFile|RAM~22_q ;
wire \regFile|RAM~150feeder_combout ;
wire \regFile|RAM~150_q ;
wire \regFile|RAM~86_q ;
wire \regFile|RAM~287_combout ;
wire \regFile|RAM~290_combout ;
wire \regFile|RAM~5_q ;
wire \regFile|RAM~53_q ;
wire \regFile|RAM~444_combout ;
wire \regFile|RAM~37_q ;
wire \regFile|RAM~443_combout ;
wire \regFile|RAM~21_q ;
wire \regFile|RAM~281_combout ;
wire \regFile|RAM~101_q ;
wire \regFile|RAM~85_q ;
wire \regFile|RAM~117_q ;
wire \regFile|RAM~445_combout ;
wire \regFile|RAM~69_q ;
wire \regFile|RAM~282_combout ;
wire \regFile|RAM~181feeder_combout ;
wire \regFile|RAM~181_q ;
wire \regFile|RAM~149_q ;
wire \regFile|RAM~133feeder_combout ;
wire \regFile|RAM~133_q ;
wire \regFile|RAM~165_q ;
wire \regFile|RAM~283_combout ;
wire \regFile|RAM~213feeder_combout ;
wire \regFile|RAM~213_q ;
wire \regFile|RAM~229feeder_combout ;
wire \regFile|RAM~229_q ;
wire \regFile|RAM~197feeder_combout ;
wire \regFile|RAM~197_q ;
wire \regFile|RAM~245_q ;
wire \regFile|RAM~284_combout ;
wire \regFile|RAM~285_combout ;
wire \regFile|RAM~442_combout ;
wire \regFile|RAM~20_q ;
wire \regFile|RAM~212_q ;
wire \regFile|RAM~84feeder_combout ;
wire \regFile|RAM~84_q ;
wire \regFile|RAM~148_q ;
wire \regFile|RAM~277_combout ;
wire \regFile|RAM~180_q ;
wire \regFile|RAM~52_q ;
wire \regFile|RAM~244feeder_combout ;
wire \regFile|RAM~244_q ;
wire \regFile|RAM~116_q ;
wire \regFile|RAM~279_combout ;
wire \regFile|RAM~441_combout ;
wire \regFile|RAM~68_q ;
wire \regFile|RAM~196_q ;
wire \regFile|RAM~132feeder_combout ;
wire \regFile|RAM~132_q ;
wire \regFile|RAM~4feeder_combout ;
wire \regFile|RAM~4_q ;
wire \regFile|RAM~276_combout ;
wire \regFile|RAM~100_q ;
wire \regFile|RAM~164_q ;
wire \regFile|RAM~228_q ;
wire \regFile|RAM~36_q ;
wire \regFile|RAM~278_combout ;
wire \regFile|RAM~280_combout ;
wire \regFile|RAM~115feeder_combout ;
wire \regFile|RAM~115_q ;
wire \regFile|RAM~440_combout ;
wire \regFile|RAM~67_q ;
wire \regFile|RAM~83_q ;
wire \regFile|RAM~99_q ;
wire \regFile|RAM~272_combout ;
wire \regFile|RAM~179_q ;
wire \regFile|RAM~131feeder_combout ;
wire \regFile|RAM~131_q ;
wire \regFile|RAM~163feeder_combout ;
wire \regFile|RAM~163_q ;
wire \regFile|RAM~147feeder_combout ;
wire \regFile|RAM~147_q ;
wire \regFile|RAM~273_combout ;
wire \regFile|RAM~195_q ;
wire \regFile|RAM~227feeder_combout ;
wire \regFile|RAM~227_q ;
wire \regFile|RAM~211feeder_combout ;
wire \regFile|RAM~211_q ;
wire \regFile|RAM~243_q ;
wire \regFile|RAM~274_combout ;
wire \regFile|RAM~438_combout ;
wire \regFile|RAM~19_q ;
wire \regFile|RAM~51_q ;
wire \regFile|RAM~3_q ;
wire \regFile|RAM~439_combout ;
wire \regFile|RAM~35_q ;
wire \regFile|RAM~271_combout ;
wire \regFile|RAM~275_combout ;
wire \regFile|RAM~114_q ;
wire \regFile|RAM~178_q ;
wire \regFile|RAM~50_q ;
wire \regFile|RAM~242_q ;
wire \regFile|RAM~269_combout ;
wire \regFile|RAM~226_q ;
wire \regFile|RAM~162feeder_combout ;
wire \regFile|RAM~162_q ;
wire \regFile|RAM~98feeder_combout ;
wire \regFile|RAM~98_q ;
wire \regFile|RAM~34feeder_combout ;
wire \regFile|RAM~34_q ;
wire \regFile|RAM~268_combout ;
wire \regFile|RAM~66_q ;
wire \regFile|RAM~194_q ;
wire \regFile|RAM~2_q ;
wire \regFile|RAM~130feeder_combout ;
wire \regFile|RAM~130_q ;
wire \regFile|RAM~266_combout ;
wire \regFile|RAM~82_q ;
wire \regFile|RAM~210_q ;
wire \regFile|RAM~146_q ;
wire \regFile|RAM~437_combout ;
wire \regFile|RAM~18_q ;
wire \regFile|RAM~267_combout ;
wire \regFile|RAM~270_combout ;
wire \regFile|RAM~129_q ;
wire \regFile|RAM~177_q ;
wire \regFile|RAM~145_q ;
wire \regFile|RAM~161_q ;
wire \regFile|RAM~263_combout ;
wire \regFile|RAM~97_q ;
wire \regFile|RAM~113_q ;
wire \regFile|RAM~81feeder_combout ;
wire \regFile|RAM~81_q ;
wire \regFile|RAM~436_combout ;
wire \regFile|RAM~65_q ;
wire \regFile|RAM~262_combout ;
wire \regFile|RAM~225_q ;
wire \regFile|RAM~209_q ;
wire \regFile|RAM~193_q ;
wire \regFile|RAM~241_q ;
wire \regFile|RAM~264_combout ;
wire \regFile|RAM~434_combout ;
wire \regFile|RAM~17_q ;
wire \regFile|RAM~1_q ;
wire \regFile|RAM~49_q ;
wire \regFile|RAM~435_combout ;
wire \regFile|RAM~33_q ;
wire \regFile|RAM~261_combout ;
wire \regFile|RAM~265_combout ;
wire \pc_ALU|Add0~2 ;
wire \pc_ALU|Add0~6 ;
wire \pc_ALU|Add0~10 ;
wire \pc_ALU|Add0~14 ;
wire \pc_ALU|Add0~18 ;
wire \pc_ALU|Add0~22 ;
wire \pc_ALU|Add0~26 ;
wire \pc_ALU|Add0~30 ;
wire \pc_ALU|Add0~34 ;
wire \pc_ALU|Add0~38 ;
wire \pc_ALU|Add0~42 ;
wire \pc_ALU|Add0~46 ;
wire \pc_ALU|Add0~50 ;
wire \pc_ALU|Add0~54 ;
wire \pc_ALU|Add0~58 ;
wire \pc_ALU|Add0~61_sumout ;
wire \immediate[14]~input_o ;
wire \regFile|RAM~408_combout ;
wire \regFile|RAM~407_combout ;
wire \regFile|RAM~406_combout ;
wire \regFile|RAM~409_combout ;
wire \regFile|RAM~410_combout ;
wire \src2mux|y[14]~15_combout ;
wire \immediate[13]~input_o ;
wire \regFile|RAM~401_combout ;
wire \regFile|RAM~403_combout ;
wire \regFile|RAM~402_combout ;
wire \regFile|RAM~404_combout ;
wire \regFile|RAM~405_combout ;
wire \src2mux|y[13]~14_combout ;
wire \immediate[12]~input_o ;
wire \regFile|RAM~399_combout ;
wire \regFile|RAM~398_combout ;
wire \regFile|RAM~396_combout ;
wire \regFile|RAM~397_combout ;
wire \regFile|RAM~400_combout ;
wire \src2mux|y[12]~13_combout ;
wire \immediate[11]~input_o ;
wire \regFile|RAM~394_combout ;
wire \regFile|RAM~392_combout ;
wire \regFile|RAM~391_combout ;
wire \regFile|RAM~393_combout ;
wire \regFile|RAM~395_combout ;
wire \src2mux|y[11]~12_combout ;
wire \immediate[10]~input_o ;
wire \regFile|RAM~388_combout ;
wire \regFile|RAM~389_combout ;
wire \regFile|RAM~386_combout ;
wire \regFile|RAM~387_combout ;
wire \regFile|RAM~390_combout ;
wire \src2mux|y[10]~11_combout ;
wire \immediate[9]~input_o ;
wire \regFile|RAM~384_combout ;
wire \regFile|RAM~382_combout ;
wire \regFile|RAM~383_combout ;
wire \regFile|RAM~381_combout ;
wire \regFile|RAM~385_combout ;
wire \src2mux|y[9]~10_combout ;
wire \immediate[8]~input_o ;
wire \regFile|RAM~378_combout ;
wire \regFile|RAM~379_combout ;
wire \regFile|RAM~376_combout ;
wire \regFile|RAM~377_combout ;
wire \regFile|RAM~380_combout ;
wire \src2mux|y[8]~9_combout ;
wire \regFile|RAM~372_combout ;
wire \regFile|RAM~373_combout ;
wire \regFile|RAM~374_combout ;
wire \regFile|RAM~371_combout ;
wire \regFile|RAM~375_combout ;
wire \immediate[7]~input_o ;
wire \src2mux|y[7]~8_combout ;
wire \immediate[6]~input_o ;
wire \regFile|RAM~368_combout ;
wire \regFile|RAM~366_combout ;
wire \regFile|RAM~367_combout ;
wire \regFile|RAM~369_combout ;
wire \regFile|RAM~370_combout ;
wire \src2mux|y[6]~7_combout ;
wire \immediate[5]~input_o ;
wire \regFile|RAM~362_combout ;
wire \regFile|RAM~361_combout ;
wire \regFile|RAM~363_combout ;
wire \regFile|RAM~364_combout ;
wire \regFile|RAM~365_combout ;
wire \src2mux|y[5]~6_combout ;
wire \immediate[4]~input_o ;
wire \regFile|RAM~356_combout ;
wire \regFile|RAM~359_combout ;
wire \regFile|RAM~358_combout ;
wire \regFile|RAM~357_combout ;
wire \regFile|RAM~360_combout ;
wire \src2mux|y[4]~5_combout ;
wire \immediate[3]~input_o ;
wire \regFile|RAM~353_combout ;
wire \regFile|RAM~351_combout ;
wire \regFile|RAM~354_combout ;
wire \regFile|RAM~352_combout ;
wire \regFile|RAM~355_combout ;
wire \src2mux|y[3]~4_combout ;
wire \immediate[2]~input_o ;
wire \regFile|RAM~347_combout ;
wire \regFile|RAM~348_combout ;
wire \regFile|RAM~349_combout ;
wire \regFile|RAM~346_combout ;
wire \regFile|RAM~350_combout ;
wire \src2mux|y[2]~3_combout ;
wire \immediate[1]~input_o ;
wire \regFile|RAM~341_combout ;
wire \regFile|RAM~343_combout ;
wire \regFile|RAM~342_combout ;
wire \regFile|RAM~344_combout ;
wire \regFile|RAM~345_combout ;
wire \src2mux|y[1]~2_combout ;
wire \pc_ALU|Add1~2 ;
wire \pc_ALU|Add1~6 ;
wire \pc_ALU|Add1~10 ;
wire \pc_ALU|Add1~14 ;
wire \pc_ALU|Add1~18 ;
wire \pc_ALU|Add1~22 ;
wire \pc_ALU|Add1~26 ;
wire \pc_ALU|Add1~30 ;
wire \pc_ALU|Add1~34 ;
wire \pc_ALU|Add1~38 ;
wire \pc_ALU|Add1~42 ;
wire \pc_ALU|Add1~46 ;
wire \pc_ALU|Add1~50 ;
wire \pc_ALU|Add1~54 ;
wire \pc_ALU|Add1~58 ;
wire \pc_ALU|Add1~61_sumout ;
wire \outputMux|y[15]~52_combout ;
wire \outputMux|y[15]~56_combout ;
wire \regFile|RAM~191feeder_combout ;
wire \regFile|RAM~191_q ;
wire \regFile|RAM~413_combout ;
wire \regFile|RAM~412_combout ;
wire \regFile|RAM~411_combout ;
wire \regFile|RAM~414_combout ;
wire \regFile|RAM~415_combout ;
wire \src2mux|y[15]~16_combout ;
wire \src2mux|y[14]~20_combout ;
wire \src2mux|y[13]~19_combout ;
wire \src2mux|y[12]~18_combout ;
wire \src2mux|y[11]~33_combout ;
wire \src2mux|y[10]~32_combout ;
wire \src2mux|y[9]~31_combout ;
wire \src2mux|y[8]~30_combout ;
wire \src2mux|y[7]~29_combout ;
wire \src2mux|y[6]~28_combout ;
wire \src2mux|y[5]~27_combout ;
wire \src2mux|y[4]~26_combout ;
wire \src2mux|y[3]~25_combout ;
wire \src2mux|y[2]~24_combout ;
wire \src2mux|y[1]~23_combout ;
wire \alu_unit|_~2 ;
wire \alu_unit|_~3 ;
wire \alu_unit|_~6 ;
wire \alu_unit|_~7 ;
wire \alu_unit|_~10 ;
wire \alu_unit|_~11 ;
wire \alu_unit|_~14 ;
wire \alu_unit|_~15 ;
wire \alu_unit|_~18 ;
wire \alu_unit|_~19 ;
wire \alu_unit|_~22 ;
wire \alu_unit|_~23 ;
wire \alu_unit|_~26 ;
wire \alu_unit|_~27 ;
wire \alu_unit|_~30 ;
wire \alu_unit|_~31 ;
wire \alu_unit|_~34 ;
wire \alu_unit|_~35 ;
wire \alu_unit|_~38 ;
wire \alu_unit|_~39 ;
wire \alu_unit|_~42 ;
wire \alu_unit|_~43 ;
wire \alu_unit|_~46 ;
wire \alu_unit|_~47 ;
wire \alu_unit|_~50 ;
wire \alu_unit|_~51 ;
wire \alu_unit|_~54 ;
wire \alu_unit|_~55 ;
wire \alu_unit|_~58 ;
wire \alu_unit|_~59 ;
wire \alu_unit|_~61_sumout ;
wire \outputMux|y[15]~54_combout ;
wire \pcregUnit|q~15_combout ;
wire \src1Mux|y[15]~15_combout ;
wire \outputMux|y[1]~6_combout ;
wire \outputMux|y[1]~5_combout ;
wire \pc_ALU|Add0~57_sumout ;
wire \pc_ALU|Add1~57_sumout ;
wire \alu_unit|_~57_sumout ;
wire \outputMux|y[14]~47_combout ;
wire \outputMux|y[14]~48_combout ;
wire \outputMux|y[14]~49_combout ;
wire \pcregUnit|q~14_combout ;
wire \src1Mux|y[14]~14_combout ;
wire \pc_ALU|Add1~53_sumout ;
wire \pc_ALU|Add0~53_sumout ;
wire \alu_unit|_~53_sumout ;
wire \outputMux|y[13]~44_combout ;
wire \outputMux|y[13]~45_combout ;
wire \outputMux|y[13]~46_combout ;
wire \pcregUnit|q~13_combout ;
wire \src1Mux|y[13]~13_combout ;
wire \pc_ALU|Add1~49_sumout ;
wire \pc_ALU|Add0~49_sumout ;
wire \alu_unit|_~49_sumout ;
wire \outputMux|y[12]~41_combout ;
wire \outputMux|y[12]~42_combout ;
wire \outputMux|y[12]~43_combout ;
wire \pcregUnit|q~12_combout ;
wire \src1Mux|y[12]~12_combout ;
wire \pc_ALU|Add0~45_sumout ;
wire \pc_ALU|Add1~45_sumout ;
wire \alu_unit|_~45_sumout ;
wire \outputMux|y[11]~38_combout ;
wire \outputMux|y[11]~39_combout ;
wire \outputMux|y[11]~40_combout ;
wire \pcregUnit|q~11_combout ;
wire \src1Mux|y[11]~11_combout ;
wire \pc_ALU|Add1~41_sumout ;
wire \pc_ALU|Add0~41_sumout ;
wire \alu_unit|_~41_sumout ;
wire \outputMux|y[10]~35_combout ;
wire \outputMux|y[10]~36_combout ;
wire \outputMux|y[10]~37_combout ;
wire \pcregUnit|q~10_combout ;
wire \src1Mux|y[10]~10_combout ;
wire \pc_ALU|Add1~37_sumout ;
wire \pc_ALU|Add0~37_sumout ;
wire \alu_unit|_~37_sumout ;
wire \outputMux|y[9]~32_combout ;
wire \outputMux|y[9]~33_combout ;
wire \outputMux|y[9]~34_combout ;
wire \pcregUnit|q~9_combout ;
wire \src1Mux|y[9]~9_combout ;
wire \pc_ALU|Add0~33_sumout ;
wire \pc_ALU|Add1~33_sumout ;
wire \alu_unit|_~33_sumout ;
wire \outputMux|y[8]~29_combout ;
wire \outputMux|y[8]~30_combout ;
wire \outputMux|y[8]~31_combout ;
wire \pcregUnit|q~8_combout ;
wire \src1Mux|y[8]~8_combout ;
wire \pc_ALU|Add1~29_sumout ;
wire \pc_ALU|Add0~29_sumout ;
wire \alu_unit|_~29_sumout ;
wire \outputMux|y[7]~26_combout ;
wire \outputMux|y[7]~27_combout ;
wire \outputMux|y[7]~28_combout ;
wire \pcregUnit|q~7_combout ;
wire \pcregUnit|q[7]~feeder_combout ;
wire \src1Mux|y[7]~7_combout ;
wire \pc_ALU|Add0~25_sumout ;
wire \pc_ALU|Add1~25_sumout ;
wire \alu_unit|_~25_sumout ;
wire \outputMux|y[6]~23_combout ;
wire \outputMux|y[6]~24_combout ;
wire \outputMux|y[6]~25_combout ;
wire \pcregUnit|q~6_combout ;
wire \src1Mux|y[6]~6_combout ;
wire \pc_ALU|Add0~21_sumout ;
wire \pc_ALU|Add1~21_sumout ;
wire \alu_unit|_~21_sumout ;
wire \outputMux|y[5]~20_combout ;
wire \outputMux|y[5]~21_combout ;
wire \outputMux|y[5]~22_combout ;
wire \pcregUnit|q~5_combout ;
wire \pcregUnit|q[5]~feeder_combout ;
wire \src1Mux|y[5]~5_combout ;
wire \pc_ALU|Add0~17_sumout ;
wire \pc_ALU|Add1~17_sumout ;
wire \alu_unit|_~17_sumout ;
wire \outputMux|y[4]~17_combout ;
wire \outputMux|y[4]~18_combout ;
wire \outputMux|y[4]~19_combout ;
wire \pcregUnit|q~4_combout ;
wire \pcregUnit|q[4]~feeder_combout ;
wire \src1Mux|y[4]~4_combout ;
wire \pc_ALU|Add1~13_sumout ;
wire \pc_ALU|Add0~13_sumout ;
wire \alu_unit|_~13_sumout ;
wire \outputMux|y[3]~14_combout ;
wire \outputMux|y[3]~15_combout ;
wire \outputMux|y[3]~16_combout ;
wire \pcregUnit|q~3_combout ;
wire \src1Mux|y[3]~3_combout ;
wire \pc_ALU|Add0~9_sumout ;
wire \alu_unit|_~9_sumout ;
wire \outputMux|y[2]~11_combout ;
wire \pc_ALU|Add1~9_sumout ;
wire \outputMux|y[2]~12_combout ;
wire \outputMux|y[2]~13_combout ;
wire \pcregUnit|q~2_combout ;
wire \src1Mux|y[2]~2_combout ;
wire \pc_ALU|Add0~5_sumout ;
wire \alu_unit|_~5_sumout ;
wire \outputMux|y[1]~4_combout ;
wire \pc_ALU|Add1~5_sumout ;
wire \outputMux|y[1]~7_combout ;
wire \outputMux|y[1]~10_combout ;
wire \pcregUnit|q~1_combout ;
wire \src1Mux|y[1]~1_combout ;
wire \outputMux|y[0]~0_combout ;
wire \pcregUnit|q~0_combout ;
wire \pc_ALU|Add0~1_sumout ;
wire \pc_ALU|Rlink[0]~0_combout ;
wire \pc_ALU|Rlink[1]~1_combout ;
wire \pc_ALU|Rlink[2]~2_combout ;
wire \pc_ALU|Rlink[3]~3_combout ;
wire \pc_ALU|Rlink[4]~4_combout ;
wire \pc_ALU|Rlink[5]~5_combout ;
wire \pc_ALU|Rlink[6]~6_combout ;
wire \pc_ALU|Rlink[7]~7_combout ;
wire \pc_ALU|Rlink[8]~8_combout ;
wire \pc_ALU|Rlink[9]~9_combout ;
wire \pc_ALU|Rlink[10]~10_combout ;
wire \pc_ALU|Rlink[11]~11_combout ;
wire \pc_ALU|Rlink[12]~12_combout ;
wire \pc_ALU|Rlink[13]~13_combout ;
wire \pc_ALU|Rlink[14]~14_combout ;
wire \pc_ALU|Rlink[15]~15_combout ;
wire \resultreg|q[5]~feeder_combout ;
wire \resultreg|q[7]~feeder_combout ;
wire \resultreg|q[12]~feeder_combout ;
wire \alu_unit|PSR[0]~0_combout ;
wire \alu_unit|LessThan0~11_combout ;
wire \alu_unit|LessThan0~12_combout ;
wire \alu_unit|LessThan0~2_combout ;
wire \alu_unit|LessThan0~3_combout ;
wire \alu_unit|LessThan0~4_combout ;
wire \alu_unit|LessThan0~5_combout ;
wire \alu_unit|LessThan0~0_combout ;
wire \alu_unit|LessThan0~1_combout ;
wire \alu_unit|LessThan0~6_combout ;
wire \alu_unit|LessThan0~7_combout ;
wire \alu_unit|LessThan0~8_combout ;
wire \alu_unit|LessThan0~9_combout ;
wire \alu_unit|LessThan0~10_combout ;
wire \alu_unit|PSR[0]~1_combout ;
wire \alu_unit|WideOr0~0_combout ;
wire \alu_unit|Selector0~0_combout ;
wire \alu_unit|LessThan5~7_combout ;
wire \alu_unit|LessThan1~4_combout ;
wire \alu_unit|Selector2~1_combout ;
wire \alu_unit|LessThan1~1_combout ;
wire \alu_unit|LessThan1~0_combout ;
wire \alu_unit|LessThan1~2_combout ;
wire \alu_unit|LessThan1~3_combout ;
wire \alu_unit|LessThan1~5_combout ;
wire \alu_unit|LessThan1~6_combout ;
wire \alu_unit|Selector2~2_combout ;
wire \src2mux|y[15]~21_combout ;
wire \alu_unit|LessThan5~8_combout ;
wire \alu_unit|LessThan5~2_combout ;
wire \alu_unit|LessThan5~5_combout ;
wire \alu_unit|LessThan5~4_combout ;
wire \alu_unit|LessThan5~0_combout ;
wire \alu_unit|LessThan5~1_combout ;
wire \alu_unit|LessThan5~3_combout ;
wire \alu_unit|LessThan5~6_combout ;
wire \alu_unit|Selector2~3_combout ;
wire \alu_unit|Selector2~0_combout ;
wire \alu_unit|Selector2~4_combout ;
wire \alu_unit|Selector1~1_combout ;
wire \alu_unit|Selector1~2_combout ;
wire \alu_unit|Selector1~0_combout ;
wire \alu_unit|Selector2~5_combout ;
wire \alu_unit|LessThan7~6_combout ;
wire \alu_unit|LessThan7~7_combout ;
wire \alu_unit|LessThan7~9_combout ;
wire \alu_unit|LessThan7~5_combout ;
wire \alu_unit|LessThan7~8_combout ;
wire \alu_unit|LessThan7~4_combout ;
wire \alu_unit|LessThan7~10_combout ;
wire \alu_unit|Selector3~1_combout ;
wire \alu_unit|LessThan7~13_combout ;
wire \alu_unit|LessThan7~2_combout ;
wire \alu_unit|LessThan7~1_combout ;
wire \alu_unit|LessThan7~0_combout ;
wire \alu_unit|LessThan7~14_combout ;
wire \alu_unit|Selector3~0_combout ;
wire \alu_unit|LessThan7~3_combout ;
wire \alu_unit|LessThan7~11_combout ;
wire \alu_unit|LessThan7~12_combout ;
wire \alu_unit|Selector3~2_combout ;
wire \alu_unit|Selector1~3_combout ;
wire \alu_unit|Selector1~4_combout ;
wire \alu_unit|Selector1~5_combout ;
wire [7:0] \PSRreg|q ;
wire [15:0] \resultreg|q ;
wire [15:0] \pcregUnit|q ;


// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \Rlink[0]~output (
	.i(\pc_ALU|Rlink[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[0]),
	.obar());
// synopsys translate_off
defparam \Rlink[0]~output .bus_hold = "false";
defparam \Rlink[0]~output .open_drain_output = "false";
defparam \Rlink[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \Rlink[1]~output (
	.i(\pc_ALU|Rlink[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[1]),
	.obar());
// synopsys translate_off
defparam \Rlink[1]~output .bus_hold = "false";
defparam \Rlink[1]~output .open_drain_output = "false";
defparam \Rlink[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \Rlink[2]~output (
	.i(\pc_ALU|Rlink[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[2]),
	.obar());
// synopsys translate_off
defparam \Rlink[2]~output .bus_hold = "false";
defparam \Rlink[2]~output .open_drain_output = "false";
defparam \Rlink[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \Rlink[3]~output (
	.i(\pc_ALU|Rlink[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[3]),
	.obar());
// synopsys translate_off
defparam \Rlink[3]~output .bus_hold = "false";
defparam \Rlink[3]~output .open_drain_output = "false";
defparam \Rlink[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \Rlink[4]~output (
	.i(\pc_ALU|Rlink[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[4]),
	.obar());
// synopsys translate_off
defparam \Rlink[4]~output .bus_hold = "false";
defparam \Rlink[4]~output .open_drain_output = "false";
defparam \Rlink[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \Rlink[5]~output (
	.i(\pc_ALU|Rlink[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[5]),
	.obar());
// synopsys translate_off
defparam \Rlink[5]~output .bus_hold = "false";
defparam \Rlink[5]~output .open_drain_output = "false";
defparam \Rlink[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \Rlink[6]~output (
	.i(\pc_ALU|Rlink[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[6]),
	.obar());
// synopsys translate_off
defparam \Rlink[6]~output .bus_hold = "false";
defparam \Rlink[6]~output .open_drain_output = "false";
defparam \Rlink[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \Rlink[7]~output (
	.i(\pc_ALU|Rlink[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[7]),
	.obar());
// synopsys translate_off
defparam \Rlink[7]~output .bus_hold = "false";
defparam \Rlink[7]~output .open_drain_output = "false";
defparam \Rlink[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \Rlink[8]~output (
	.i(\pc_ALU|Rlink[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[8]),
	.obar());
// synopsys translate_off
defparam \Rlink[8]~output .bus_hold = "false";
defparam \Rlink[8]~output .open_drain_output = "false";
defparam \Rlink[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \Rlink[9]~output (
	.i(\pc_ALU|Rlink[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[9]),
	.obar());
// synopsys translate_off
defparam \Rlink[9]~output .bus_hold = "false";
defparam \Rlink[9]~output .open_drain_output = "false";
defparam \Rlink[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \Rlink[10]~output (
	.i(\pc_ALU|Rlink[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[10]),
	.obar());
// synopsys translate_off
defparam \Rlink[10]~output .bus_hold = "false";
defparam \Rlink[10]~output .open_drain_output = "false";
defparam \Rlink[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \Rlink[11]~output (
	.i(\pc_ALU|Rlink[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[11]),
	.obar());
// synopsys translate_off
defparam \Rlink[11]~output .bus_hold = "false";
defparam \Rlink[11]~output .open_drain_output = "false";
defparam \Rlink[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \Rlink[12]~output (
	.i(\pc_ALU|Rlink[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[12]),
	.obar());
// synopsys translate_off
defparam \Rlink[12]~output .bus_hold = "false";
defparam \Rlink[12]~output .open_drain_output = "false";
defparam \Rlink[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \Rlink[13]~output (
	.i(\pc_ALU|Rlink[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[13]),
	.obar());
// synopsys translate_off
defparam \Rlink[13]~output .bus_hold = "false";
defparam \Rlink[13]~output .open_drain_output = "false";
defparam \Rlink[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \Rlink[14]~output (
	.i(\pc_ALU|Rlink[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[14]),
	.obar());
// synopsys translate_off
defparam \Rlink[14]~output .bus_hold = "false";
defparam \Rlink[14]~output .open_drain_output = "false";
defparam \Rlink[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \Rlink[15]~output (
	.i(\pc_ALU|Rlink[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rlink[15]),
	.obar());
// synopsys translate_off
defparam \Rlink[15]~output .bus_hold = "false";
defparam \Rlink[15]~output .open_drain_output = "false";
defparam \Rlink[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \result[0]~output (
	.i(\resultreg|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[0]),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
defparam \result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \result[1]~output (
	.i(\resultreg|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[1]),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
defparam \result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \result[2]~output (
	.i(\resultreg|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[2]),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
defparam \result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \result[3]~output (
	.i(\resultreg|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[3]),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
defparam \result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \result[4]~output (
	.i(\resultreg|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[4]),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
defparam \result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \result[5]~output (
	.i(\resultreg|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[5]),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
defparam \result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \result[6]~output (
	.i(\resultreg|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[6]),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
defparam \result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \result[7]~output (
	.i(\resultreg|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[7]),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
defparam \result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \result[8]~output (
	.i(\resultreg|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[8]),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
defparam \result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \result[9]~output (
	.i(\resultreg|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[9]),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
defparam \result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \result[10]~output (
	.i(\resultreg|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[10]),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
defparam \result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \result[11]~output (
	.i(\resultreg|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[11]),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
defparam \result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \result[12]~output (
	.i(\resultreg|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[12]),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
defparam \result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \result[13]~output (
	.i(\resultreg|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[13]),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
defparam \result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \result[14]~output (
	.i(\resultreg|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[14]),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
defparam \result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \result[15]~output (
	.i(\resultreg|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[15]),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
defparam \result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \pcreg[0]~output (
	.i(\pcregUnit|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[0]),
	.obar());
// synopsys translate_off
defparam \pcreg[0]~output .bus_hold = "false";
defparam \pcreg[0]~output .open_drain_output = "false";
defparam \pcreg[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \pcreg[1]~output (
	.i(\pcregUnit|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[1]),
	.obar());
// synopsys translate_off
defparam \pcreg[1]~output .bus_hold = "false";
defparam \pcreg[1]~output .open_drain_output = "false";
defparam \pcreg[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \pcreg[2]~output (
	.i(\pcregUnit|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[2]),
	.obar());
// synopsys translate_off
defparam \pcreg[2]~output .bus_hold = "false";
defparam \pcreg[2]~output .open_drain_output = "false";
defparam \pcreg[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \pcreg[3]~output (
	.i(\pcregUnit|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[3]),
	.obar());
// synopsys translate_off
defparam \pcreg[3]~output .bus_hold = "false";
defparam \pcreg[3]~output .open_drain_output = "false";
defparam \pcreg[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \pcreg[4]~output (
	.i(\pcregUnit|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[4]),
	.obar());
// synopsys translate_off
defparam \pcreg[4]~output .bus_hold = "false";
defparam \pcreg[4]~output .open_drain_output = "false";
defparam \pcreg[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \pcreg[5]~output (
	.i(\pcregUnit|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[5]),
	.obar());
// synopsys translate_off
defparam \pcreg[5]~output .bus_hold = "false";
defparam \pcreg[5]~output .open_drain_output = "false";
defparam \pcreg[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \pcreg[6]~output (
	.i(\pcregUnit|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[6]),
	.obar());
// synopsys translate_off
defparam \pcreg[6]~output .bus_hold = "false";
defparam \pcreg[6]~output .open_drain_output = "false";
defparam \pcreg[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \pcreg[7]~output (
	.i(\pcregUnit|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[7]),
	.obar());
// synopsys translate_off
defparam \pcreg[7]~output .bus_hold = "false";
defparam \pcreg[7]~output .open_drain_output = "false";
defparam \pcreg[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \pcreg[8]~output (
	.i(\pcregUnit|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[8]),
	.obar());
// synopsys translate_off
defparam \pcreg[8]~output .bus_hold = "false";
defparam \pcreg[8]~output .open_drain_output = "false";
defparam \pcreg[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \pcreg[9]~output (
	.i(\pcregUnit|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[9]),
	.obar());
// synopsys translate_off
defparam \pcreg[9]~output .bus_hold = "false";
defparam \pcreg[9]~output .open_drain_output = "false";
defparam \pcreg[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \pcreg[10]~output (
	.i(\pcregUnit|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[10]),
	.obar());
// synopsys translate_off
defparam \pcreg[10]~output .bus_hold = "false";
defparam \pcreg[10]~output .open_drain_output = "false";
defparam \pcreg[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \pcreg[11]~output (
	.i(\pcregUnit|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[11]),
	.obar());
// synopsys translate_off
defparam \pcreg[11]~output .bus_hold = "false";
defparam \pcreg[11]~output .open_drain_output = "false";
defparam \pcreg[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \pcreg[12]~output (
	.i(\pcregUnit|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[12]),
	.obar());
// synopsys translate_off
defparam \pcreg[12]~output .bus_hold = "false";
defparam \pcreg[12]~output .open_drain_output = "false";
defparam \pcreg[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \pcreg[13]~output (
	.i(\pcregUnit|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[13]),
	.obar());
// synopsys translate_off
defparam \pcreg[13]~output .bus_hold = "false";
defparam \pcreg[13]~output .open_drain_output = "false";
defparam \pcreg[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \pcreg[14]~output (
	.i(\pcregUnit|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[14]),
	.obar());
// synopsys translate_off
defparam \pcreg[14]~output .bus_hold = "false";
defparam \pcreg[14]~output .open_drain_output = "false";
defparam \pcreg[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \pcreg[15]~output (
	.i(\pcregUnit|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcreg[15]),
	.obar());
// synopsys translate_off
defparam \pcreg[15]~output .bus_hold = "false";
defparam \pcreg[15]~output .open_drain_output = "false";
defparam \pcreg[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \PSR[0]~output (
	.i(\PSRreg|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[0]),
	.obar());
// synopsys translate_off
defparam \PSR[0]~output .bus_hold = "false";
defparam \PSR[0]~output .open_drain_output = "false";
defparam \PSR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \PSR[1]~output (
	.i(\PSRreg|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[1]),
	.obar());
// synopsys translate_off
defparam \PSR[1]~output .bus_hold = "false";
defparam \PSR[1]~output .open_drain_output = "false";
defparam \PSR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \PSR[2]~output (
	.i(\PSRreg|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[2]),
	.obar());
// synopsys translate_off
defparam \PSR[2]~output .bus_hold = "false";
defparam \PSR[2]~output .open_drain_output = "false";
defparam \PSR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \PSR[3]~output (
	.i(\PSRreg|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[3]),
	.obar());
// synopsys translate_off
defparam \PSR[3]~output .bus_hold = "false";
defparam \PSR[3]~output .open_drain_output = "false";
defparam \PSR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \PSR[4]~output (
	.i(\PSRreg|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[4]),
	.obar());
// synopsys translate_off
defparam \PSR[4]~output .bus_hold = "false";
defparam \PSR[4]~output .open_drain_output = "false";
defparam \PSR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \PSR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[5]),
	.obar());
// synopsys translate_off
defparam \PSR[5]~output .bus_hold = "false";
defparam \PSR[5]~output .open_drain_output = "false";
defparam \PSR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \PSR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[6]),
	.obar());
// synopsys translate_off
defparam \PSR[6]~output .bus_hold = "false";
defparam \PSR[6]~output .open_drain_output = "false";
defparam \PSR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \PSR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PSR[7]),
	.obar());
// synopsys translate_off
defparam \PSR[7]~output .bus_hold = "false";
defparam \PSR[7]~output .open_drain_output = "false";
defparam \PSR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \RTarget[0]~input (
	.i(RTarget[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[0]~input_o ));
// synopsys translate_off
defparam \RTarget[0]~input .bus_hold = "false";
defparam \RTarget[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \alusrca~input (
	.i(alusrca),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alusrca~input_o ));
// synopsys translate_off
defparam \alusrca~input .bus_hold = "false";
defparam \alusrca~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \regAddress1[1]~input (
	.i(regAddress1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress1[1]~input_o ));
// synopsys translate_off
defparam \regAddress1[1]~input .bus_hold = "false";
defparam \regAddress1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \regAddress1[3]~input (
	.i(regAddress1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress1[3]~input_o ));
// synopsys translate_off
defparam \regAddress1[3]~input .bus_hold = "false";
defparam \regAddress1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \regAddress1[0]~input (
	.i(regAddress1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress1[0]~input_o ));
// synopsys translate_off
defparam \regAddress1[0]~input .bus_hold = "false";
defparam \regAddress1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \regAddress1[2]~input (
	.i(regAddress1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress1[2]~input_o ));
// synopsys translate_off
defparam \regAddress1[2]~input .bus_hold = "false";
defparam \regAddress1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \regFile|WideOr0 (
// Equation(s):
// \regFile|WideOr0~combout  = ( !\regAddress1[2]~input_o  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[3]~input_o  & !\regAddress1[0]~input_o )) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(gnd),
	.datad(!\regAddress1[0]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|WideOr0 .extended_lut = "off";
defparam \regFile|WideOr0 .lut_mask = 64'h8800880000000000;
defparam \regFile|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \shiftDirection[0]~input (
	.i(shiftDirection[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[0]~input_o ));
// synopsys translate_off
defparam \shiftDirection[0]~input .bus_hold = "false";
defparam \shiftDirection[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \shiftDirection[3]~input (
	.i(shiftDirection[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[3]~input_o ));
// synopsys translate_off
defparam \shiftDirection[3]~input .bus_hold = "false";
defparam \shiftDirection[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \shiftDirection[4]~input (
	.i(shiftDirection[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[4]~input_o ));
// synopsys translate_off
defparam \shiftDirection[4]~input .bus_hold = "false";
defparam \shiftDirection[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \shiftDirection[2]~input (
	.i(shiftDirection[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[2]~input_o ));
// synopsys translate_off
defparam \shiftDirection[2]~input .bus_hold = "false";
defparam \shiftDirection[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \shiftDirection[1]~input (
	.i(shiftDirection[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[1]~input_o ));
// synopsys translate_off
defparam \shiftDirection[1]~input .bus_hold = "false";
defparam \shiftDirection[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N48
cyclonev_lcell_comb \shifterUnit|Equal0~1 (
// Equation(s):
// \shifterUnit|Equal0~1_combout  = ( \shiftDirection[2]~input_o  & ( \shiftDirection[1]~input_o  & ( (\shiftDirection[0]~input_o  & (\shiftDirection[3]~input_o  & \shiftDirection[4]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\shiftDirection[0]~input_o ),
	.datac(!\shiftDirection[3]~input_o ),
	.datad(!\shiftDirection[4]~input_o ),
	.datae(!\shiftDirection[2]~input_o ),
	.dataf(!\shiftDirection[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal0~1 .extended_lut = "off";
defparam \shifterUnit|Equal0~1 .lut_mask = 64'h0000000000000003;
defparam \shifterUnit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \shiftDirection[7]~input (
	.i(shiftDirection[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[7]~input_o ));
// synopsys translate_off
defparam \shiftDirection[7]~input .bus_hold = "false";
defparam \shiftDirection[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \shiftDirection[10]~input (
	.i(shiftDirection[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[10]~input_o ));
// synopsys translate_off
defparam \shiftDirection[10]~input .bus_hold = "false";
defparam \shiftDirection[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \shiftDirection[9]~input (
	.i(shiftDirection[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[9]~input_o ));
// synopsys translate_off
defparam \shiftDirection[9]~input .bus_hold = "false";
defparam \shiftDirection[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \shiftDirection[8]~input (
	.i(shiftDirection[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[8]~input_o ));
// synopsys translate_off
defparam \shiftDirection[8]~input .bus_hold = "false";
defparam \shiftDirection[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \shiftDirection[6]~input (
	.i(shiftDirection[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[6]~input_o ));
// synopsys translate_off
defparam \shiftDirection[6]~input .bus_hold = "false";
defparam \shiftDirection[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N9
cyclonev_lcell_comb \shifterUnit|Equal0~2 (
// Equation(s):
// \shifterUnit|Equal0~2_combout  = ( \shiftDirection[8]~input_o  & ( \shiftDirection[6]~input_o  & ( (\shiftDirection[7]~input_o  & (\shiftDirection[10]~input_o  & \shiftDirection[9]~input_o )) ) ) )

	.dataa(!\shiftDirection[7]~input_o ),
	.datab(!\shiftDirection[10]~input_o ),
	.datac(!\shiftDirection[9]~input_o ),
	.datad(gnd),
	.datae(!\shiftDirection[8]~input_o ),
	.dataf(!\shiftDirection[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal0~2 .extended_lut = "off";
defparam \shifterUnit|Equal0~2 .lut_mask = 64'h0000000000000101;
defparam \shifterUnit|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \shiftDirection[5]~input (
	.i(shiftDirection[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[5]~input_o ));
// synopsys translate_off
defparam \shiftDirection[5]~input .bus_hold = "false";
defparam \shiftDirection[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \shiftDirection[11]~input (
	.i(shiftDirection[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[11]~input_o ));
// synopsys translate_off
defparam \shiftDirection[11]~input .bus_hold = "false";
defparam \shiftDirection[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \shiftDirection[12]~input (
	.i(shiftDirection[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[12]~input_o ));
// synopsys translate_off
defparam \shiftDirection[12]~input .bus_hold = "false";
defparam \shiftDirection[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \shiftDirection[14]~input (
	.i(shiftDirection[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[14]~input_o ));
// synopsys translate_off
defparam \shiftDirection[14]~input .bus_hold = "false";
defparam \shiftDirection[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \shiftDirection[13]~input (
	.i(shiftDirection[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[13]~input_o ));
// synopsys translate_off
defparam \shiftDirection[13]~input .bus_hold = "false";
defparam \shiftDirection[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \shiftDirection[15]~input (
	.i(shiftDirection[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftDirection[15]~input_o ));
// synopsys translate_off
defparam \shiftDirection[15]~input .bus_hold = "false";
defparam \shiftDirection[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N15
cyclonev_lcell_comb \shifterUnit|Equal0~0 (
// Equation(s):
// \shifterUnit|Equal0~0_combout  = ( \shiftDirection[13]~input_o  & ( \shiftDirection[15]~input_o  & ( (\shiftDirection[12]~input_o  & \shiftDirection[14]~input_o ) ) ) )

	.dataa(!\shiftDirection[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shiftDirection[14]~input_o ),
	.datae(!\shiftDirection[13]~input_o ),
	.dataf(!\shiftDirection[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal0~0 .extended_lut = "off";
defparam \shifterUnit|Equal0~0 .lut_mask = 64'h0000000000000055;
defparam \shifterUnit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N15
cyclonev_lcell_comb \shifterUnit|Equal0~3 (
// Equation(s):
// \shifterUnit|Equal0~3_combout  = ( \shiftDirection[11]~input_o  & ( \shifterUnit|Equal0~0_combout  & ( (\shifterUnit|Equal0~1_combout  & (\shifterUnit|Equal0~2_combout  & \shiftDirection[5]~input_o )) ) ) )

	.dataa(!\shifterUnit|Equal0~1_combout ),
	.datab(!\shifterUnit|Equal0~2_combout ),
	.datac(!\shiftDirection[5]~input_o ),
	.datad(gnd),
	.datae(!\shiftDirection[11]~input_o ),
	.dataf(!\shifterUnit|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal0~3 .extended_lut = "off";
defparam \shifterUnit|Equal0~3 .lut_mask = 64'h0000000000000101;
defparam \shifterUnit|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \shiftOrALU~input (
	.i(shiftOrALU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftOrALU~input_o ));
// synopsys translate_off
defparam \shiftOrALU~input .bus_hold = "false";
defparam \shiftOrALU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \ALUselect~input (
	.i(ALUselect),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALUselect~input_o ));
// synopsys translate_off
defparam \ALUselect~input .bus_hold = "false";
defparam \ALUselect~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \aluControl[3]~input (
	.i(aluControl[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aluControl[3]~input_o ));
// synopsys translate_off
defparam \aluControl[3]~input .bus_hold = "false";
defparam \aluControl[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \aluControl[2]~input (
	.i(aluControl[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aluControl[2]~input_o ));
// synopsys translate_off
defparam \aluControl[2]~input .bus_hold = "false";
defparam \aluControl[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \outputMux|y[1]~2 (
// Equation(s):
// \outputMux|y[1]~2_combout  = ( !\aluControl[2]~input_o  & ( !\aluControl[3]~input_o  ) )

	.dataa(!\aluControl[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluControl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~2 .extended_lut = "off";
defparam \outputMux|y[1]~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \outputMux|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \regAddress2[2]~input (
	.i(regAddress2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress2[2]~input_o ));
// synopsys translate_off
defparam \regAddress2[2]~input .bus_hold = "false";
defparam \regAddress2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \regAddress2[3]~input (
	.i(regAddress2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress2[3]~input_o ));
// synopsys translate_off
defparam \regAddress2[3]~input .bus_hold = "false";
defparam \regAddress2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \alusrcb~input (
	.i(alusrcb),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alusrcb~input_o ));
// synopsys translate_off
defparam \alusrcb~input .bus_hold = "false";
defparam \alusrcb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \regAddress2[0]~input (
	.i(regAddress2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress2[0]~input_o ));
// synopsys translate_off
defparam \regAddress2[0]~input .bus_hold = "false";
defparam \regAddress2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \regAddress2[1]~input (
	.i(regAddress2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regAddress2[1]~input_o ));
// synopsys translate_off
defparam \regAddress2[1]~input .bus_hold = "false";
defparam \regAddress2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \src2mux|y[15]~0 (
// Equation(s):
// \src2mux|y[15]~0_combout  = ( !\regAddress2[1]~input_o  & ( (!\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (!\alusrcb~input_o  & !\regAddress2[0]~input_o ))) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\alusrcb~input_o ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(!\regAddress2[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[15]~0 .extended_lut = "off";
defparam \src2mux|y[15]~0 .lut_mask = 64'h8000000080000000;
defparam \src2mux|y[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \immediate[0]~input (
	.i(immediate[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[0]~input_o ));
// synopsys translate_off
defparam \immediate[0]~input .bus_hold = "false";
defparam \immediate[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \regWrite~input (
	.i(regWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regWrite~input_o ));
// synopsys translate_off
defparam \regWrite~input .bus_hold = "false";
defparam \regWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \regFile|RAM~426 (
// Equation(s):
// \regFile|RAM~426_combout  = ( !\regAddress1[2]~input_o  & ( (\regWrite~input_o  & (!\regAddress1[0]~input_o  & (\regAddress1[3]~input_o  & \regAddress1[1]~input_o ))) ) )

	.dataa(!\regWrite~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regAddress1[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~426 .extended_lut = "off";
defparam \regFile|RAM~426 .lut_mask = 64'h0004000000040000;
defparam \regFile|RAM~426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \regFile|RAM~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~160 .is_wysiwyg = "true";
defparam \regFile|RAM~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \regFile|RAM~32feeder (
// Equation(s):
// \regFile|RAM~32feeder_combout  = ( \outputMux|y[0]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[0]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~32feeder .extended_lut = "off";
defparam \regFile|RAM~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \regFile|RAM~424 (
// Equation(s):
// \regFile|RAM~424_combout  = ( !\regAddress1[0]~input_o  & ( (!\regAddress1[3]~input_o  & (\regWrite~input_o  & (\regAddress1[1]~input_o  & !\regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~424 .extended_lut = "off";
defparam \regFile|RAM~424 .lut_mask = 64'h0200020000000000;
defparam \regFile|RAM~424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N38
dffeas \regFile|RAM~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~32 .is_wysiwyg = "true";
defparam \regFile|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N57
cyclonev_lcell_comb \regFile|RAM~425 (
// Equation(s):
// \regFile|RAM~425_combout  = ( !\regAddress1[0]~input_o  & ( (!\regAddress1[3]~input_o  & (\regWrite~input_o  & (\regAddress1[1]~input_o  & \regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~425 .extended_lut = "off";
defparam \regFile|RAM~425 .lut_mask = 64'h0002000200000000;
defparam \regFile|RAM~425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \regFile|RAM~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~96 .is_wysiwyg = "true";
defparam \regFile|RAM~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \regFile|RAM~338 (
// Equation(s):
// \regFile|RAM~338_combout  = ( \regFile|RAM~224_q  & ( \regFile|RAM~96_q  & ( ((!\regAddress2[3]~input_o  & ((\regFile|RAM~32_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~160_q ))) # (\regAddress2[2]~input_o ) ) ) ) # ( !\regFile|RAM~224_q  & ( 
// \regFile|RAM~96_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~32_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~160_q )))) # (\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )))) ) ) ) # ( \regFile|RAM~224_q  & 
// ( !\regFile|RAM~96_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~32_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~160_q )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )))) ) ) ) # ( !\regFile|RAM~224_q 
//  & ( !\regFile|RAM~96_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~32_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~160_q )))) ) ) )

	.dataa(!\regFile|RAM~160_q ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~32_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~224_q ),
	.dataf(!\regFile|RAM~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~338 .extended_lut = "off";
defparam \regFile|RAM~338 .lut_mask = 64'h0C440C773F443F77;
defparam \regFile|RAM~338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \regFile|RAM~421 (
// Equation(s):
// \regFile|RAM~421_combout  = ( \regAddress1[2]~input_o  & ( (\regAddress1[0]~input_o  & (!\regAddress1[3]~input_o  & (!\regAddress1[1]~input_o  & \regWrite~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regWrite~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~421 .extended_lut = "off";
defparam \regFile|RAM~421 .lut_mask = 64'h0000000000400040;
defparam \regFile|RAM~421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \regFile|RAM~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~80 .is_wysiwyg = "true";
defparam \regFile|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \regFile|RAM~422 (
// Equation(s):
// \regFile|RAM~422_combout  = ( \regAddress1[0]~input_o  & ( (!\regAddress1[1]~input_o  & (\regWrite~input_o  & (\regAddress1[3]~input_o  & !\regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~422 .extended_lut = "off";
defparam \regFile|RAM~422 .lut_mask = 64'h0000000002000200;
defparam \regFile|RAM~422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \regFile|RAM~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~144 .is_wysiwyg = "true";
defparam \regFile|RAM~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N51
cyclonev_lcell_comb \regFile|RAM~423 (
// Equation(s):
// \regFile|RAM~423_combout  = ( \regAddress1[0]~input_o  & ( (!\regAddress1[1]~input_o  & (\regWrite~input_o  & (\regAddress1[3]~input_o  & \regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~423 .extended_lut = "off";
defparam \regFile|RAM~423 .lut_mask = 64'h0000000000020002;
defparam \regFile|RAM~423 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \regFile|RAM~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~208 .is_wysiwyg = "true";
defparam \regFile|RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \regFile|RAM~433 (
// Equation(s):
// \regFile|RAM~433_combout  = ( !\outputMux|y[0]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[0]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~433 .extended_lut = "off";
defparam \regFile|RAM~433 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~433 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \regFile|RAM~420 (
// Equation(s):
// \regFile|RAM~420_combout  = ( !\regAddress1[2]~input_o  & ( (\regAddress1[0]~input_o  & (!\regAddress1[3]~input_o  & (\regWrite~input_o  & !\regAddress1[1]~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regWrite~input_o ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~420 .extended_lut = "off";
defparam \regFile|RAM~420 .lut_mask = 64'h0400040000000000;
defparam \regFile|RAM~420 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \regFile|RAM~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~16 .is_wysiwyg = "true";
defparam \regFile|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \regFile|RAM~337 (
// Equation(s):
// \regFile|RAM~337_combout  = ( \regFile|RAM~208_q  & ( \regFile|RAM~16_q  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~80_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~144_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~208_q  & ( \regFile|RAM~16_q  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~80_q ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~144_q )))) ) ) ) # ( \regFile|RAM~208_q  & ( 
// !\regFile|RAM~16_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~80_q )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~144_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( !\regFile|RAM~208_q  & ( !\regFile|RAM~16_q  & ( 
// (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~80_q )))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~144_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~80_q ),
	.datad(!\regFile|RAM~144_q ),
	.datae(!\regFile|RAM~208_q ),
	.dataf(!\regFile|RAM~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~337 .extended_lut = "off";
defparam \regFile|RAM~337 .lut_mask = 64'h8ACE9BDF02461357;
defparam \regFile|RAM~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \regFile|RAM~416 (
// Equation(s):
// \regFile|RAM~416_combout  = ( !\regAddress1[2]~input_o  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (!\regAddress1[3]~input_o  & \regWrite~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regWrite~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~416 .extended_lut = "off";
defparam \regFile|RAM~416 .lut_mask = 64'h0080008000000000;
defparam \regFile|RAM~416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \regFile|RAM~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~0 .is_wysiwyg = "true";
defparam \regFile|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \regFile|RAM~418 (
// Equation(s):
// \regFile|RAM~418_combout  = ( !\regAddress1[0]~input_o  & ( (!\regAddress1[1]~input_o  & (\regWrite~input_o  & (\regAddress1[3]~input_o  & !\regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~418 .extended_lut = "off";
defparam \regFile|RAM~418 .lut_mask = 64'h0200020000000000;
defparam \regFile|RAM~418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \regFile|RAM~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~128 .is_wysiwyg = "true";
defparam \regFile|RAM~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \regFile|RAM~432 (
// Equation(s):
// \regFile|RAM~432_combout  = ( !\outputMux|y[0]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[0]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~432 .extended_lut = "off";
defparam \regFile|RAM~432 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \regFile|RAM~417 (
// Equation(s):
// \regFile|RAM~417_combout  = ( \regAddress1[2]~input_o  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regWrite~input_o  & !\regAddress1[3]~input_o ))) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regWrite~input_o ),
	.datad(!\regAddress1[3]~input_o ),
	.datae(!\regAddress1[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~417 .extended_lut = "off";
defparam \regFile|RAM~417 .lut_mask = 64'h0000080000000800;
defparam \regFile|RAM~417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \regFile|RAM~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~64 .is_wysiwyg = "true";
defparam \regFile|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \regFile|RAM~419 (
// Equation(s):
// \regFile|RAM~419_combout  = ( !\regAddress1[0]~input_o  & ( (!\regAddress1[1]~input_o  & (\regWrite~input_o  & (\regAddress1[3]~input_o  & \regAddress1[2]~input_o ))) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regWrite~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~419 .extended_lut = "off";
defparam \regFile|RAM~419 .lut_mask = 64'h0002000200000000;
defparam \regFile|RAM~419 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N56
dffeas \regFile|RAM~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~192 .is_wysiwyg = "true";
defparam \regFile|RAM~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \regFile|RAM~336 (
// Equation(s):
// \regFile|RAM~336_combout  = ( \regFile|RAM~64_q  & ( \regFile|RAM~192_q  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~0_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~128_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~64_q  & ( \regFile|RAM~192_q  & ( ((!\regAddress2[3]~input_o  & (\regFile|RAM~0_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~128_q )))) # (\regAddress2[2]~input_o ) ) ) ) # ( \regFile|RAM~64_q  & ( !\regFile|RAM~192_q  & ( 
// (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & (\regFile|RAM~0_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~128_q ))))) ) ) ) # ( !\regFile|RAM~64_q  & ( !\regFile|RAM~192_q  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~0_q )) # 
// (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~128_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~0_q ),
	.datad(!\regFile|RAM~128_q ),
	.datae(!\regFile|RAM~64_q ),
	.dataf(!\regFile|RAM~192_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~336 .extended_lut = "off";
defparam \regFile|RAM~336 .lut_mask = 64'h2A6E084C3B7F195D;
defparam \regFile|RAM~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \regFile|RAM~429 (
// Equation(s):
// \regFile|RAM~429_combout  = ( \regWrite~input_o  & ( (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regAddress1[2]~input_o  & !\regAddress1[3]~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regAddress1[2]~input_o ),
	.datad(!\regAddress1[3]~input_o ),
	.datae(gnd),
	.dataf(!\regWrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~429 .extended_lut = "off";
defparam \regFile|RAM~429 .lut_mask = 64'h0000000001000100;
defparam \regFile|RAM~429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \regFile|RAM~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~112 .is_wysiwyg = "true";
defparam \regFile|RAM~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \regFile|RAM~430 (
// Equation(s):
// \regFile|RAM~430_combout  = ( !\regAddress1[2]~input_o  & ( (\regAddress1[0]~input_o  & (\regAddress1[3]~input_o  & (\regWrite~input_o  & \regAddress1[1]~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regWrite~input_o ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~430 .extended_lut = "off";
defparam \regFile|RAM~430 .lut_mask = 64'h0001000100000000;
defparam \regFile|RAM~430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N14
dffeas \regFile|RAM~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~176 .is_wysiwyg = "true";
defparam \regFile|RAM~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N33
cyclonev_lcell_comb \regFile|RAM~428 (
// Equation(s):
// \regFile|RAM~428_combout  = ( !\regAddress1[2]~input_o  & ( (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (!\regAddress1[3]~input_o  & \regWrite~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regWrite~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~428 .extended_lut = "off";
defparam \regFile|RAM~428 .lut_mask = 64'h0010001000000000;
defparam \regFile|RAM~428 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \regFile|RAM~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~48 .is_wysiwyg = "true";
defparam \regFile|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \regFile|RAM~431 (
// Equation(s):
// \regFile|RAM~431_combout  = ( \regAddress1[2]~input_o  & ( (\regAddress1[0]~input_o  & (\regAddress1[3]~input_o  & (\regAddress1[1]~input_o  & \regWrite~input_o ))) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regWrite~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~431 .extended_lut = "off";
defparam \regFile|RAM~431 .lut_mask = 64'h0000000000010001;
defparam \regFile|RAM~431 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \regFile|RAM~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~240 .is_wysiwyg = "true";
defparam \regFile|RAM~240 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \regFile|RAM~339 (
// Equation(s):
// \regFile|RAM~339_combout  = ( \regFile|RAM~48_q  & ( \regFile|RAM~240_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~176_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~112_q )) # (\regAddress2[3]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~48_q  & ( \regFile|RAM~240_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~176_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~112_q )) # (\regAddress2[3]~input_o ))) ) ) ) # ( \regFile|RAM~48_q  & ( 
// !\regFile|RAM~240_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~176_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (\regFile|RAM~112_q ))) ) ) ) # ( !\regFile|RAM~48_q  & ( !\regFile|RAM~240_q  & ( 
// (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~176_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (\regFile|RAM~112_q ))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~112_q ),
	.datad(!\regFile|RAM~176_q ),
	.datae(!\regFile|RAM~48_q ),
	.dataf(!\regFile|RAM~240_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~339 .extended_lut = "off";
defparam \regFile|RAM~339 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \regFile|RAM~340 (
// Equation(s):
// \regFile|RAM~340_combout  = ( \regFile|RAM~336_combout  & ( \regFile|RAM~339_combout  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~337_combout )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~338_combout )) # 
// (\regAddress2[0]~input_o ))) ) ) ) # ( !\regFile|RAM~336_combout  & ( \regFile|RAM~339_combout  & ( (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & ((\regFile|RAM~337_combout )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~338_combout )) # 
// (\regAddress2[0]~input_o ))) ) ) ) # ( \regFile|RAM~336_combout  & ( !\regFile|RAM~339_combout  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~337_combout )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & 
// (\regFile|RAM~338_combout ))) ) ) ) # ( !\regFile|RAM~336_combout  & ( !\regFile|RAM~339_combout  & ( (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & ((\regFile|RAM~337_combout )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & 
// (\regFile|RAM~338_combout ))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~338_combout ),
	.datad(!\regFile|RAM~337_combout ),
	.datae(!\regFile|RAM~336_combout ),
	.dataf(!\regFile|RAM~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~340 .extended_lut = "off";
defparam \regFile|RAM~340 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \src2mux|y[0]~22 (
// Equation(s):
// \src2mux|y[0]~22_combout  = ( \regFile|RAM~340_combout  & ( (!\alusrcb~input_o ) # (\immediate[0]~input_o ) ) ) # ( !\regFile|RAM~340_combout  & ( (\alusrcb~input_o  & \immediate[0]~input_o ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[0]~22 .extended_lut = "off";
defparam \src2mux|y[0]~22 .lut_mask = 64'h11111111BBBBBBBB;
defparam \src2mux|y[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \alu_unit|_~1 (
// Equation(s):
// \alu_unit|_~1_sumout  = SUM(( !\src1Mux|y[0]~0_combout  $ (((!\src2mux|y[0]~22_combout ) # (\src2mux|y[15]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \alu_unit|_~2  = CARRY(( !\src1Mux|y[0]~0_combout  $ (((!\src2mux|y[0]~22_combout ) # (\src2mux|y[15]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \alu_unit|_~3  = SHARE((!\src2mux|y[15]~0_combout  & ((!\src2mux|y[0]~22_combout  & (\aluControl[3]~input_o )) # (\src2mux|y[0]~22_combout  & ((\src1Mux|y[0]~0_combout ))))) # (\src2mux|y[15]~0_combout  & (\aluControl[3]~input_o )))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[0]~0_combout ),
	.datad(!\src2mux|y[0]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|_~1_sumout ),
	.cout(\alu_unit|_~2 ),
	.shareout(\alu_unit|_~3 ));
// synopsys translate_off
defparam \alu_unit|_~1 .extended_lut = "off";
defparam \alu_unit|_~1 .lut_mask = 64'h0000331B00000FA5;
defparam \alu_unit|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \aluControl[0]~input (
	.i(aluControl[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aluControl[0]~input_o ));
// synopsys translate_off
defparam \aluControl[0]~input .bus_hold = "false";
defparam \aluControl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \src2mux|y[0]~1 (
// Equation(s):
// \src2mux|y[0]~1_combout  = ( \regFile|RAM~340_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[0]~input_o ))) ) ) # ( !\regFile|RAM~340_combout  & ( (\alusrcb~input_o  & (\immediate[0]~input_o  & !\src2mux|y[15]~0_combout )) 
// ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[0]~input_o ),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[0]~1 .extended_lut = "off";
defparam \src2mux|y[0]~1 .lut_mask = 64'h10101010B0B0B0B0;
defparam \src2mux|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \aluControl[1]~input (
	.i(aluControl[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aluControl[1]~input_o ));
// synopsys translate_off
defparam \aluControl[1]~input .bus_hold = "false";
defparam \aluControl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \pc_ALU|Add1~1 (
// Equation(s):
// \pc_ALU|Add1~1_sumout  = SUM(( \src2mux|y[0]~1_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [0])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~260_combout )))) ) + ( !VCC ))
// \pc_ALU|Add1~2  = CARRY(( \src2mux|y[0]~1_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [0])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~260_combout )))) ) + ( !VCC ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [0]),
	.datad(!\src2mux|y[0]~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~1_sumout ),
	.cout(\pc_ALU|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~1 .extended_lut = "off";
defparam \pc_ALU|Add1~1 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \alu_unit|Mux15~0 (
// Equation(s):
// \alu_unit|Mux15~0_combout  = ( \alu_unit|_~1_sumout  & ( \pc_ALU|Add1~1_sumout  & ( (!\aluControl[0]~input_o  & (((!\aluControl[1]~input_o ) # (\src1Mux|y[0]~0_combout )) # (\src2mux|y[0]~1_combout ))) # (\aluControl[0]~input_o  & 
// (((\src2mux|y[0]~1_combout  & \src1Mux|y[0]~0_combout )) # (\aluControl[1]~input_o ))) ) ) ) # ( !\alu_unit|_~1_sumout  & ( \pc_ALU|Add1~1_sumout  & ( (!\aluControl[0]~input_o  & (\aluControl[1]~input_o  & ((\src1Mux|y[0]~0_combout ) # 
// (\src2mux|y[0]~1_combout )))) # (\aluControl[0]~input_o  & (((\src2mux|y[0]~1_combout  & \src1Mux|y[0]~0_combout )) # (\aluControl[1]~input_o ))) ) ) ) # ( \alu_unit|_~1_sumout  & ( !\pc_ALU|Add1~1_sumout  & ( (!\aluControl[0]~input_o  & 
// (((!\aluControl[1]~input_o ) # (\src1Mux|y[0]~0_combout )) # (\src2mux|y[0]~1_combout ))) # (\aluControl[0]~input_o  & (\src2mux|y[0]~1_combout  & (!\aluControl[1]~input_o  & \src1Mux|y[0]~0_combout ))) ) ) ) # ( !\alu_unit|_~1_sumout  & ( 
// !\pc_ALU|Add1~1_sumout  & ( (!\aluControl[0]~input_o  & (\aluControl[1]~input_o  & ((\src1Mux|y[0]~0_combout ) # (\src2mux|y[0]~1_combout )))) # (\aluControl[0]~input_o  & (\src2mux|y[0]~1_combout  & (!\aluControl[1]~input_o  & \src1Mux|y[0]~0_combout ))) 
// ) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\src2mux|y[0]~1_combout ),
	.datac(!\aluControl[1]~input_o ),
	.datad(!\src1Mux|y[0]~0_combout ),
	.datae(!\alu_unit|_~1_sumout ),
	.dataf(!\pc_ALU|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Mux15~0 .extended_lut = "off";
defparam \alu_unit|Mux15~0 .lut_mask = 64'h021AA2BA071FA7BF;
defparam \alu_unit|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \jumpEN~input (
	.i(jumpEN),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\jumpEN~input_o ));
// synopsys translate_off
defparam \jumpEN~input .bus_hold = "false";
defparam \jumpEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \pc_ALU|pcOut[15]~0 (
// Equation(s):
// \pc_ALU|pcOut[15]~0_combout  = ( !\jumpEN~input_o  & ( !\RTarget[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jumpEN~input_o ),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|pcOut[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|pcOut[15]~0 .extended_lut = "off";
defparam \pc_ALU|pcOut[15]~0 .lut_mask = 64'hFFFF000000000000;
defparam \pc_ALU|pcOut[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \jalEN~input (
	.i(jalEN),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\jalEN~input_o ));
// synopsys translate_off
defparam \jalEN~input .bus_hold = "false";
defparam \jalEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \outputMux|y[0]~1 (
// Equation(s):
// \outputMux|y[0]~1_combout  = ( \pc_ALU|Add1~1_sumout  & ( (!\pc_ALU|pcOut[15]~0_combout  & (\src2mux|y[0]~1_combout )) # (\pc_ALU|pcOut[15]~0_combout  & (((\pc_ALU|Add0~1_sumout ) # (\jalEN~input_o )))) ) ) # ( !\pc_ALU|Add1~1_sumout  & ( 
// (!\pc_ALU|pcOut[15]~0_combout  & (\src2mux|y[0]~1_combout )) # (\pc_ALU|pcOut[15]~0_combout  & (((!\jalEN~input_o  & \pc_ALU|Add0~1_sumout )))) ) )

	.dataa(!\pc_ALU|pcOut[15]~0_combout ),
	.datab(!\src2mux|y[0]~1_combout ),
	.datac(!\jalEN~input_o ),
	.datad(!\pc_ALU|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pc_ALU|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[0]~1 .extended_lut = "off";
defparam \outputMux|y[0]~1 .lut_mask = 64'h2272227227772777;
defparam \outputMux|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \outputMux|y[0]~3 (
// Equation(s):
// \outputMux|y[0]~3_combout  = ( \alu_unit|Mux15~0_combout  & ( \outputMux|y[0]~1_combout  & ( ((\alu_unit|_~1_sumout ) # (\outputMux|y[1]~2_combout )) # (\ALUselect~input_o ) ) ) ) # ( !\alu_unit|Mux15~0_combout  & ( \outputMux|y[0]~1_combout  & ( 
// ((!\outputMux|y[1]~2_combout  & \alu_unit|_~1_sumout )) # (\ALUselect~input_o ) ) ) ) # ( \alu_unit|Mux15~0_combout  & ( !\outputMux|y[0]~1_combout  & ( (!\ALUselect~input_o  & ((\alu_unit|_~1_sumout ) # (\outputMux|y[1]~2_combout ))) ) ) ) # ( 
// !\alu_unit|Mux15~0_combout  & ( !\outputMux|y[0]~1_combout  & ( (!\ALUselect~input_o  & (!\outputMux|y[1]~2_combout  & \alu_unit|_~1_sumout )) ) ) )

	.dataa(!\ALUselect~input_o ),
	.datab(!\outputMux|y[1]~2_combout ),
	.datac(!\alu_unit|_~1_sumout ),
	.datad(gnd),
	.datae(!\alu_unit|Mux15~0_combout ),
	.dataf(!\outputMux|y[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[0]~3 .extended_lut = "off";
defparam \outputMux|y[0]~3 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \outputMux|y[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \outputMux|y[0]~55 (
// Equation(s):
// \outputMux|y[0]~55_combout  = ( \outputMux|y[0]~3_combout  & ( (\shiftOrALU~input_o ) # (\outputMux|y[0]~0_combout ) ) ) # ( !\outputMux|y[0]~3_combout  & ( (\outputMux|y[0]~0_combout  & !\shiftOrALU~input_o ) ) )

	.dataa(!\outputMux|y[0]~0_combout ),
	.datab(gnd),
	.datac(!\shiftOrALU~input_o ),
	.datad(gnd),
	.datae(!\outputMux|y[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[0]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[0]~55 .extended_lut = "off";
defparam \outputMux|y[0]~55 .lut_mask = 64'h50505F5F50505F5F;
defparam \outputMux|y[0]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \regFile|RAM~427 (
// Equation(s):
// \regFile|RAM~427_combout  = ( \regAddress1[1]~input_o  & ( (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (!\regAddress1[0]~input_o  & \regWrite~input_o ))) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regAddress1[0]~input_o ),
	.datad(!\regWrite~input_o ),
	.datae(gnd),
	.dataf(!\regAddress1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~427 .extended_lut = "off";
defparam \regFile|RAM~427 .lut_mask = 64'h0000000000100010;
defparam \regFile|RAM~427 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N32
dffeas \regFile|RAM~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[0]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~224 .is_wysiwyg = "true";
defparam \regFile|RAM~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N33
cyclonev_lcell_comb \regFile|RAM~258 (
// Equation(s):
// \regFile|RAM~258_combout  = ( \regFile|RAM~160_q  & ( \regFile|RAM~32_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & ((\regFile|RAM~96_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~224_q ))) ) ) ) # ( !\regFile|RAM~160_q  & ( 
// \regFile|RAM~32_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~96_q )))) # (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~224_q ))) ) ) ) # ( \regFile|RAM~160_q  & ( !\regFile|RAM~32_q  & ( 
// (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~96_q )))) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~224_q )))) ) ) ) # ( !\regFile|RAM~160_q  & ( !\regFile|RAM~32_q  & ( (\regAddress1[2]~input_o  & 
// ((!\regAddress1[3]~input_o  & ((\regFile|RAM~96_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~224_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~224_q ),
	.datad(!\regFile|RAM~96_q ),
	.datae(!\regFile|RAM~160_q ),
	.dataf(!\regFile|RAM~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~258 .extended_lut = "off";
defparam \regFile|RAM~258 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|RAM~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \regFile|RAM~257 (
// Equation(s):
// \regFile|RAM~257_combout  = ( \regFile|RAM~16_q  & ( \regFile|RAM~80_q  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~144_q ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~208_q )))) ) ) ) # ( 
// !\regFile|RAM~16_q  & ( \regFile|RAM~80_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & (\regFile|RAM~144_q )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~208_q )))) ) ) ) # ( \regFile|RAM~16_q  & ( !\regFile|RAM~80_q  & ( 
// (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~144_q )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~208_q ))))) ) ) ) # ( !\regFile|RAM~16_q  & ( !\regFile|RAM~80_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # 
// ((\regFile|RAM~144_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~208_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~144_q ),
	.datad(!\regFile|RAM~208_q ),
	.datae(!\regFile|RAM~16_q ),
	.dataf(!\regFile|RAM~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~257 .extended_lut = "off";
defparam \regFile|RAM~257 .lut_mask = 64'h8A9B0213CEDF4657;
defparam \regFile|RAM~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N57
cyclonev_lcell_comb \regFile|RAM~256 (
// Equation(s):
// \regFile|RAM~256_combout  = ( \regFile|RAM~0_q  & ( \regFile|RAM~64_q  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~128_q )) # (\regAddress1[2]~input_o  & 
// ((\regFile|RAM~192_q ))))) ) ) ) # ( !\regFile|RAM~0_q  & ( \regFile|RAM~64_q  & ( (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~128_q )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~192_q ))))) ) ) ) # ( \regFile|RAM~0_q  & ( 
// !\regFile|RAM~64_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & (\regFile|RAM~128_q )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~192_q )))) ) ) ) # ( !\regFile|RAM~0_q  & ( !\regFile|RAM~64_q  & ( (!\regAddress1[3]~input_o  & 
// (\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~128_q )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~192_q ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~128_q ),
	.datad(!\regFile|RAM~192_q ),
	.datae(!\regFile|RAM~0_q ),
	.dataf(!\regFile|RAM~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~256 .extended_lut = "off";
defparam \regFile|RAM~256 .lut_mask = 64'h2637AEBF04158C9D;
defparam \regFile|RAM~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N15
cyclonev_lcell_comb \regFile|RAM~259 (
// Equation(s):
// \regFile|RAM~259_combout  = ( \regFile|RAM~112_q  & ( \regFile|RAM~240_q  & ( ((!\regAddress1[3]~input_o  & ((\regFile|RAM~48_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~176_q ))) # (\regAddress1[2]~input_o ) ) ) ) # ( !\regFile|RAM~112_q  & ( 
// \regFile|RAM~240_q  & ( (!\regAddress1[3]~input_o  & (((\regFile|RAM~48_q  & !\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (((\regAddress1[2]~input_o )) # (\regFile|RAM~176_q ))) ) ) ) # ( \regFile|RAM~112_q  & ( !\regFile|RAM~240_q  & ( 
// (!\regAddress1[3]~input_o  & (((\regAddress1[2]~input_o ) # (\regFile|RAM~48_q )))) # (\regAddress1[3]~input_o  & (\regFile|RAM~176_q  & ((!\regAddress1[2]~input_o )))) ) ) ) # ( !\regFile|RAM~112_q  & ( !\regFile|RAM~240_q  & ( (!\regAddress1[2]~input_o  
// & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~48_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~176_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regFile|RAM~176_q ),
	.datac(!\regFile|RAM~48_q ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(!\regFile|RAM~112_q ),
	.dataf(!\regFile|RAM~240_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~259 .extended_lut = "off";
defparam \regFile|RAM~259 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \regFile|RAM~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \regFile|RAM~260 (
// Equation(s):
// \regFile|RAM~260_combout  = ( \regFile|RAM~256_combout  & ( \regFile|RAM~259_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~258_combout )))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~257_combout )) # 
// (\regAddress1[1]~input_o ))) ) ) ) # ( !\regFile|RAM~256_combout  & ( \regFile|RAM~259_combout  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~258_combout ))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~257_combout )) # 
// (\regAddress1[1]~input_o ))) ) ) ) # ( \regFile|RAM~256_combout  & ( !\regFile|RAM~259_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~258_combout )))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & 
// ((\regFile|RAM~257_combout )))) ) ) ) # ( !\regFile|RAM~256_combout  & ( !\regFile|RAM~259_combout  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~258_combout ))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & 
// ((\regFile|RAM~257_combout )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~258_combout ),
	.datad(!\regFile|RAM~257_combout ),
	.datae(!\regFile|RAM~256_combout ),
	.dataf(!\regFile|RAM~259_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~260 .extended_lut = "off";
defparam \regFile|RAM~260 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \src1Mux|y[0]~0 (
// Equation(s):
// \src1Mux|y[0]~0_combout  = ( \pcregUnit|q [0] & ( \regFile|RAM~260_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [0] & ( \regFile|RAM~260_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # ( 
// \pcregUnit|q [0] & ( !\regFile|RAM~260_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alusrca~input_o ),
	.datae(!\pcregUnit|q [0]),
	.dataf(!\regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[0]~0 .extended_lut = "off";
defparam \src1Mux|y[0]~0 .lut_mask = 64'h0000FF0000AAFFAA;
defparam \src1Mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \shifterUnit|Equal1~1 (
// Equation(s):
// \shifterUnit|Equal1~1_combout  = ( !\shiftDirection[2]~input_o  & ( !\shiftDirection[1]~input_o  & ( (!\shiftDirection[3]~input_o  & (!\shiftDirection[4]~input_o  & \shiftDirection[0]~input_o )) ) ) )

	.dataa(!\shiftDirection[3]~input_o ),
	.datab(!\shiftDirection[4]~input_o ),
	.datac(!\shiftDirection[0]~input_o ),
	.datad(gnd),
	.datae(!\shiftDirection[2]~input_o ),
	.dataf(!\shiftDirection[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal1~1 .extended_lut = "off";
defparam \shifterUnit|Equal1~1 .lut_mask = 64'h0808000000000000;
defparam \shifterUnit|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N24
cyclonev_lcell_comb \shifterUnit|Equal1~2 (
// Equation(s):
// \shifterUnit|Equal1~2_combout  = ( !\shiftDirection[8]~input_o  & ( !\shiftDirection[10]~input_o  & ( (!\shiftDirection[6]~input_o  & (!\shiftDirection[9]~input_o  & !\shiftDirection[7]~input_o )) ) ) )

	.dataa(!\shiftDirection[6]~input_o ),
	.datab(!\shiftDirection[9]~input_o ),
	.datac(!\shiftDirection[7]~input_o ),
	.datad(gnd),
	.datae(!\shiftDirection[8]~input_o ),
	.dataf(!\shiftDirection[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal1~2 .extended_lut = "off";
defparam \shifterUnit|Equal1~2 .lut_mask = 64'h8080000000000000;
defparam \shifterUnit|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N6
cyclonev_lcell_comb \shifterUnit|Equal1~0 (
// Equation(s):
// \shifterUnit|Equal1~0_combout  = ( !\shiftDirection[13]~input_o  & ( !\shiftDirection[15]~input_o  & ( (!\shiftDirection[12]~input_o  & !\shiftDirection[14]~input_o ) ) ) )

	.dataa(!\shiftDirection[12]~input_o ),
	.datab(gnd),
	.datac(!\shiftDirection[14]~input_o ),
	.datad(gnd),
	.datae(!\shiftDirection[13]~input_o ),
	.dataf(!\shiftDirection[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal1~0 .extended_lut = "off";
defparam \shifterUnit|Equal1~0 .lut_mask = 64'hA0A0000000000000;
defparam \shifterUnit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \shifterUnit|Equal1~3 (
// Equation(s):
// \shifterUnit|Equal1~3_combout  = ( !\shiftDirection[11]~input_o  & ( \shifterUnit|Equal1~0_combout  & ( (\shifterUnit|Equal1~1_combout  & (!\shiftDirection[5]~input_o  & \shifterUnit|Equal1~2_combout )) ) ) )

	.dataa(!\shifterUnit|Equal1~1_combout ),
	.datab(!\shiftDirection[5]~input_o ),
	.datac(!\shifterUnit|Equal1~2_combout ),
	.datad(gnd),
	.datae(!\shiftDirection[11]~input_o ),
	.dataf(!\shifterUnit|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifterUnit|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifterUnit|Equal1~3 .extended_lut = "off";
defparam \shifterUnit|Equal1~3 .lut_mask = 64'h0000000004040000;
defparam \shifterUnit|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \outputMux|y[1]~8 (
// Equation(s):
// \outputMux|y[1]~8_combout  = ( !\shiftOrALU~input_o  & ( \shifterUnit|Equal0~3_combout  & ( !\shifterUnit|Equal1~3_combout  ) ) ) # ( !\shiftOrALU~input_o  & ( !\shifterUnit|Equal0~3_combout  & ( \shifterUnit|Equal1~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shifterUnit|Equal1~3_combout ),
	.datad(gnd),
	.datae(!\shiftOrALU~input_o ),
	.dataf(!\shifterUnit|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~8 .extended_lut = "off";
defparam \outputMux|y[1]~8 .lut_mask = 64'h0F0F0000F0F00000;
defparam \outputMux|y[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \outputMux|y[1]~9 (
// Equation(s):
// \outputMux|y[1]~9_combout  = ( !\shifterUnit|Equal0~3_combout  & ( !\shiftOrALU~input_o  ) )

	.dataa(gnd),
	.datab(!\shiftOrALU~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shifterUnit|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~9 .extended_lut = "off";
defparam \outputMux|y[1]~9 .lut_mask = 64'hCCCCCCCC00000000;
defparam \outputMux|y[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \outputMux|y[15]~50 (
// Equation(s):
// \outputMux|y[15]~50_combout  = ( \outputMux|y[1]~2_combout  & ( (\shiftOrALU~input_o  & !\ALUselect~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shiftOrALU~input_o ),
	.datad(!\ALUselect~input_o ),
	.datae(gnd),
	.dataf(!\outputMux|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~50 .extended_lut = "off";
defparam \outputMux|y[15]~50 .lut_mask = 64'h000000000F000F00;
defparam \outputMux|y[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \shiftType~input (
	.i(shiftType),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shiftType~input_o ));
// synopsys translate_off
defparam \shiftType~input .bus_hold = "false";
defparam \shiftType~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \outputMux|y[15]~53 (
// Equation(s):
// \outputMux|y[15]~53_combout  = ( \src1Mux|y[14]~14_combout  & ( (!\shifterUnit|Equal0~3_combout  & (((\src1Mux|y[15]~15_combout )) # (\shifterUnit|Equal1~3_combout ))) # (\shifterUnit|Equal0~3_combout  & (((\src1Mux|y[15]~15_combout  & !\shiftType~input_o 
// )))) ) ) # ( !\src1Mux|y[14]~14_combout  & ( (\src1Mux|y[15]~15_combout  & ((!\shifterUnit|Equal0~3_combout  & (!\shifterUnit|Equal1~3_combout )) # (\shifterUnit|Equal0~3_combout  & ((!\shiftType~input_o ))))) ) )

	.dataa(!\shifterUnit|Equal1~3_combout ),
	.datab(!\shifterUnit|Equal0~3_combout ),
	.datac(!\src1Mux|y[15]~15_combout ),
	.datad(!\shiftType~input_o ),
	.datae(!\src1Mux|y[14]~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~53 .extended_lut = "off";
defparam \outputMux|y[15]~53 .lut_mask = 64'h0B084F4C0B084F4C;
defparam \outputMux|y[15]~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \immediate[15]~input (
	.i(immediate[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[15]~input_o ));
// synopsys translate_off
defparam \immediate[15]~input .bus_hold = "false";
defparam \immediate[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \src2mux|y[15]~17 (
// Equation(s):
// \src2mux|y[15]~17_combout  = ( !\src2mux|y[15]~0_combout  & ( \src2mux|y[15]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\src2mux|y[15]~0_combout ),
	.dataf(!\src2mux|y[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[15]~17 .extended_lut = "off";
defparam \src2mux|y[15]~17 .lut_mask = 64'h00000000FFFF0000;
defparam \src2mux|y[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \src1Mux|y[6]~16 (
// Equation(s):
// \src1Mux|y[6]~16_combout  = ( !\regAddress1[3]~input_o  & ( \alusrca~input_o  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[1]~input_o  & !\regAddress1[0]~input_o )) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(gnd),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regAddress1[0]~input_o ),
	.datae(!\regAddress1[3]~input_o ),
	.dataf(!\alusrca~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[6]~16 .extended_lut = "off";
defparam \src1Mux|y[6]~16 .lut_mask = 64'h00000000A0000000;
defparam \src1Mux|y[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \regFile|RAM~95feeder (
// Equation(s):
// \regFile|RAM~95feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~95feeder .extended_lut = "off";
defparam \regFile|RAM~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N53
dffeas \regFile|RAM~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~95 .is_wysiwyg = "true";
defparam \regFile|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \regFile|RAM~127feeder (
// Equation(s):
// \regFile|RAM~127feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~127feeder .extended_lut = "off";
defparam \regFile|RAM~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \regFile|RAM~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~127 .is_wysiwyg = "true";
defparam \regFile|RAM~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \regFile|RAM~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[15]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~111 .is_wysiwyg = "true";
defparam \regFile|RAM~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \regFile|RAM~467 (
// Equation(s):
// \regFile|RAM~467_combout  = ( !\outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~467 .extended_lut = "off";
defparam \regFile|RAM~467 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~467 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \regFile|RAM~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~79 .is_wysiwyg = "true";
defparam \regFile|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \regFile|RAM~332 (
// Equation(s):
// \regFile|RAM~332_combout  = ( \regFile|RAM~111_q  & ( \regFile|RAM~79_q  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~95_q ))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~127_q )))) ) ) ) # ( 
// !\regFile|RAM~111_q  & ( \regFile|RAM~79_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~95_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~127_q ))))) ) ) ) # ( \regFile|RAM~111_q  & ( !\regFile|RAM~79_q  & ( 
// (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (\regFile|RAM~95_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~127_q )))) ) ) ) # ( !\regFile|RAM~111_q  & ( !\regFile|RAM~79_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) 
// # ((\regFile|RAM~95_q )))) # (\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & ((\regFile|RAM~127_q )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~95_q ),
	.datad(!\regFile|RAM~127_q ),
	.datae(!\regFile|RAM~111_q ),
	.dataf(!\regFile|RAM~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~332 .extended_lut = "off";
defparam \regFile|RAM~332 .lut_mask = 64'h8A9BCEDF02134657;
defparam \regFile|RAM~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N14
dffeas \regFile|RAM~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[15]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~255 .is_wysiwyg = "true";
defparam \regFile|RAM~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N47
dffeas \regFile|RAM~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[15]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~239 .is_wysiwyg = "true";
defparam \regFile|RAM~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \regFile|RAM~223feeder (
// Equation(s):
// \regFile|RAM~223feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~223feeder .extended_lut = "off";
defparam \regFile|RAM~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \regFile|RAM~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~223 .is_wysiwyg = "true";
defparam \regFile|RAM~223 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \regFile|RAM~207feeder (
// Equation(s):
// \regFile|RAM~207feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~207feeder .extended_lut = "off";
defparam \regFile|RAM~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \regFile|RAM~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~207 .is_wysiwyg = "true";
defparam \regFile|RAM~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \regFile|RAM~334 (
// Equation(s):
// \regFile|RAM~334_combout  = ( \regFile|RAM~223_q  & ( \regFile|RAM~207_q  & ( (!\regAddress1[1]~input_o ) # ((!\regAddress1[0]~input_o  & ((\regFile|RAM~239_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~255_q ))) ) ) ) # ( !\regFile|RAM~223_q  & ( 
// \regFile|RAM~207_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o )) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~239_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~255_q )))) ) ) ) # ( \regFile|RAM~223_q  & ( 
// !\regFile|RAM~207_q  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o )) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~239_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~255_q )))) ) ) ) # ( !\regFile|RAM~223_q  & 
// ( !\regFile|RAM~207_q  & ( (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~239_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~255_q )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~255_q ),
	.datad(!\regFile|RAM~239_q ),
	.datae(!\regFile|RAM~223_q ),
	.dataf(!\regFile|RAM~207_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~334 .extended_lut = "off";
defparam \regFile|RAM~334 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|RAM~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N9
cyclonev_lcell_comb \regFile|RAM~143feeder (
// Equation(s):
// \regFile|RAM~143feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~143feeder .extended_lut = "off";
defparam \regFile|RAM~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \regFile|RAM~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~143 .is_wysiwyg = "true";
defparam \regFile|RAM~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \regFile|RAM~175feeder (
// Equation(s):
// \regFile|RAM~175feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~175feeder .extended_lut = "off";
defparam \regFile|RAM~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \regFile|RAM~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~175 .is_wysiwyg = "true";
defparam \regFile|RAM~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \regFile|RAM~159feeder (
// Equation(s):
// \regFile|RAM~159feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~159feeder .extended_lut = "off";
defparam \regFile|RAM~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \regFile|RAM~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~159 .is_wysiwyg = "true";
defparam \regFile|RAM~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \regFile|RAM~333 (
// Equation(s):
// \regFile|RAM~333_combout  = ( \regFile|RAM~175_q  & ( \regFile|RAM~159_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~143_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~191_q )))) ) ) ) 
// # ( !\regFile|RAM~175_q  & ( \regFile|RAM~159_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & ((\regFile|RAM~143_q )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~191_q )))) ) ) ) # ( \regFile|RAM~175_q  & 
// ( !\regFile|RAM~159_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~143_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~191_q ))) ) ) ) # ( !\regFile|RAM~175_q  & ( !\regFile|RAM~159_q  & ( 
// (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & ((\regFile|RAM~143_q )))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~191_q ))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~191_q ),
	.datad(!\regFile|RAM~143_q ),
	.datae(!\regFile|RAM~175_q ),
	.dataf(!\regFile|RAM~159_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~333 .extended_lut = "off";
defparam \regFile|RAM~333 .lut_mask = 64'h018923AB45CD67EF;
defparam \regFile|RAM~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \regFile|RAM~15feeder (
// Equation(s):
// \regFile|RAM~15feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~15feeder .extended_lut = "off";
defparam \regFile|RAM~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \regFile|RAM~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~15 .is_wysiwyg = "true";
defparam \regFile|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \regFile|RAM~466 (
// Equation(s):
// \regFile|RAM~466_combout  = ( !\outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~466 .extended_lut = "off";
defparam \regFile|RAM~466 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \regFile|RAM~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~47 .is_wysiwyg = "true";
defparam \regFile|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \regFile|RAM~465 (
// Equation(s):
// \regFile|RAM~465_combout  = !\outputMux|y[15]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\outputMux|y[15]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~465 .extended_lut = "off";
defparam \regFile|RAM~465 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regFile|RAM~465 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \regFile|RAM~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~31 .is_wysiwyg = "true";
defparam \regFile|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \regFile|RAM~63feeder (
// Equation(s):
// \regFile|RAM~63feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~63feeder .extended_lut = "off";
defparam \regFile|RAM~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \regFile|RAM~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~63 .is_wysiwyg = "true";
defparam \regFile|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \regFile|RAM~331 (
// Equation(s):
// \regFile|RAM~331_combout  = ( \regFile|RAM~31_q  & ( \regFile|RAM~63_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~15_q ))) # (\regAddress1[1]~input_o  & (((!\regFile|RAM~47_q )) # (\regAddress1[0]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~31_q  & ( \regFile|RAM~63_q  & ( ((!\regAddress1[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress1[1]~input_o  & ((!\regFile|RAM~47_q )))) # (\regAddress1[0]~input_o ) ) ) ) # ( \regFile|RAM~31_q  & ( !\regFile|RAM~63_q  & ( 
// (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress1[1]~input_o  & ((!\regFile|RAM~47_q ))))) ) ) ) # ( !\regFile|RAM~31_q  & ( !\regFile|RAM~63_q  & ( (!\regAddress1[1]~input_o  & (((\regFile|RAM~15_q )) # 
// (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((!\regFile|RAM~47_q )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~15_q ),
	.datad(!\regFile|RAM~47_q ),
	.datae(!\regFile|RAM~31_q ),
	.dataf(!\regFile|RAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~331 .extended_lut = "off";
defparam \regFile|RAM~331 .lut_mask = 64'h6E2A4C087F3B5D19;
defparam \regFile|RAM~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \regFile|RAM~335 (
// Equation(s):
// \regFile|RAM~335_combout  = ( \regFile|RAM~333_combout  & ( \regFile|RAM~331_combout  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~332_combout )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~334_combout )))) ) ) ) # ( 
// !\regFile|RAM~333_combout  & ( \regFile|RAM~331_combout  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~332_combout )) # (\regAddress1[3]~input_o  & 
// ((\regFile|RAM~334_combout ))))) ) ) ) # ( \regFile|RAM~333_combout  & ( !\regFile|RAM~331_combout  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~332_combout )) # 
// (\regAddress1[3]~input_o  & ((\regFile|RAM~334_combout ))))) ) ) ) # ( !\regFile|RAM~333_combout  & ( !\regFile|RAM~331_combout  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~332_combout )) # (\regAddress1[3]~input_o  & 
// ((\regFile|RAM~334_combout ))))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~332_combout ),
	.datad(!\regFile|RAM~334_combout ),
	.datae(!\regFile|RAM~333_combout ),
	.dataf(!\regFile|RAM~331_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~335 .extended_lut = "off";
defparam \regFile|RAM~335 .lut_mask = 64'h041526378C9DAEBF;
defparam \regFile|RAM~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \src1Mux|y[15]~17 (
// Equation(s):
// \src1Mux|y[15]~17_combout  = ( \pcregUnit|q [15] & ( (!\alusrca~input_o ) # (\regFile|RAM~335_combout ) ) ) # ( !\pcregUnit|q [15] & ( (\alusrca~input_o  & \regFile|RAM~335_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alusrca~input_o ),
	.datad(!\regFile|RAM~335_combout ),
	.datae(gnd),
	.dataf(!\pcregUnit|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[15]~17 .extended_lut = "off";
defparam \src1Mux|y[15]~17 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \src1Mux|y[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \alu_unit|Mux0~0 (
// Equation(s):
// \alu_unit|Mux0~0_combout  = ( \src1Mux|y[15]~17_combout  & ( \alu_unit|_~61_sumout  & ( (!\src2mux|y[15]~17_combout  & ((!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # (\aluControl[1]~input_o  & (!\src1Mux|y[6]~16_combout )))) # 
// (\src2mux|y[15]~17_combout  & ((!\aluControl[0]~input_o ) # (!\src1Mux|y[6]~16_combout  $ (\aluControl[1]~input_o )))) ) ) ) # ( !\src1Mux|y[15]~17_combout  & ( \alu_unit|_~61_sumout  & ( (!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # 
// (\aluControl[1]~input_o  & (\src2mux|y[15]~17_combout )) ) ) ) # ( \src1Mux|y[15]~17_combout  & ( !\alu_unit|_~61_sumout  & ( (!\src2mux|y[15]~17_combout  & (!\src1Mux|y[6]~16_combout  & ((\aluControl[1]~input_o )))) # (\src2mux|y[15]~17_combout  & 
// (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (\src1Mux|y[6]~16_combout ))))) ) ) ) # ( !\src1Mux|y[15]~17_combout  & ( !\alu_unit|_~61_sumout  & ( (\src2mux|y[15]~17_combout  & \aluControl[1]~input_o ) ) ) )

	.dataa(!\src2mux|y[15]~17_combout ),
	.datab(!\src1Mux|y[6]~16_combout ),
	.datac(!\aluControl[0]~input_o ),
	.datad(!\aluControl[1]~input_o ),
	.datae(!\src1Mux|y[15]~17_combout ),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Mux0~0 .extended_lut = "off";
defparam \alu_unit|Mux0~0 .lut_mask = 64'h005504D9F055F4D9;
defparam \alu_unit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \outputMux|y[15]~51 (
// Equation(s):
// \outputMux|y[15]~51_combout  = ( \ALUselect~input_o  & ( \shiftOrALU~input_o  ) )

	.dataa(!\shiftOrALU~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUselect~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~51 .extended_lut = "off";
defparam \outputMux|y[15]~51 .lut_mask = 64'h0000555500005555;
defparam \outputMux|y[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \regFile|RAM~222feeder (
// Equation(s):
// \regFile|RAM~222feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~222feeder .extended_lut = "off";
defparam \regFile|RAM~222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \regFile|RAM~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~222 .is_wysiwyg = "true";
defparam \regFile|RAM~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \regFile|RAM~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[14]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~94 .is_wysiwyg = "true";
defparam \regFile|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \regFile|RAM~158feeder (
// Equation(s):
// \regFile|RAM~158feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~158feeder .extended_lut = "off";
defparam \regFile|RAM~158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \regFile|RAM~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~158 .is_wysiwyg = "true";
defparam \regFile|RAM~158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \regFile|RAM~464 (
// Equation(s):
// \regFile|RAM~464_combout  = ( !\outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~464 .extended_lut = "off";
defparam \regFile|RAM~464 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \regFile|RAM~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~30 .is_wysiwyg = "true";
defparam \regFile|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \regFile|RAM~327 (
// Equation(s):
// \regFile|RAM~327_combout  = ( \regFile|RAM~158_q  & ( \regFile|RAM~30_q  & ( (!\regAddress1[3]~input_o  & (((\regAddress1[2]~input_o  & \regFile|RAM~94_q )))) # (\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o )) # (\regFile|RAM~222_q ))) ) ) ) # ( 
// !\regFile|RAM~158_q  & ( \regFile|RAM~30_q  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~94_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~222_q )))) ) ) ) # ( \regFile|RAM~158_q  & ( !\regFile|RAM~30_q  & ( 
// (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & ((\regFile|RAM~94_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~222_q ))) ) ) ) # ( !\regFile|RAM~158_q  & ( !\regFile|RAM~30_q  & ( (!\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o ) 
// # (\regFile|RAM~94_q )))) # (\regAddress1[3]~input_o  & (\regFile|RAM~222_q  & (\regAddress1[2]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~222_q ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regAddress1[2]~input_o ),
	.datad(!\regFile|RAM~94_q ),
	.datae(!\regFile|RAM~158_q ),
	.dataf(!\regFile|RAM~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~327 .extended_lut = "off";
defparam \regFile|RAM~327 .lut_mask = 64'hC1CDF1FD010D313D;
defparam \regFile|RAM~327 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \regFile|RAM~238feeder (
// Equation(s):
// \regFile|RAM~238feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~238feeder .extended_lut = "off";
defparam \regFile|RAM~238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~238feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \regFile|RAM~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~238 .is_wysiwyg = "true";
defparam \regFile|RAM~238 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \regFile|RAM~174feeder (
// Equation(s):
// \regFile|RAM~174feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~174feeder .extended_lut = "off";
defparam \regFile|RAM~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \regFile|RAM~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~174 .is_wysiwyg = "true";
defparam \regFile|RAM~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \regFile|RAM~110feeder (
// Equation(s):
// \regFile|RAM~110feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~110feeder .extended_lut = "off";
defparam \regFile|RAM~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \regFile|RAM~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~110 .is_wysiwyg = "true";
defparam \regFile|RAM~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \regFile|RAM~46feeder (
// Equation(s):
// \regFile|RAM~46feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~46feeder .extended_lut = "off";
defparam \regFile|RAM~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \regFile|RAM~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~46 .is_wysiwyg = "true";
defparam \regFile|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \regFile|RAM~328 (
// Equation(s):
// \regFile|RAM~328_combout  = ( \regFile|RAM~110_q  & ( \regFile|RAM~46_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & ((\regFile|RAM~174_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~238_q ))) ) ) ) # ( !\regFile|RAM~110_q  & ( 
// \regFile|RAM~46_q  & ( (!\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o ) # (\regFile|RAM~174_q )))) # (\regAddress1[2]~input_o  & (\regFile|RAM~238_q  & ((\regAddress1[3]~input_o )))) ) ) ) # ( \regFile|RAM~110_q  & ( !\regFile|RAM~46_q  & ( 
// (!\regAddress1[2]~input_o  & (((\regFile|RAM~174_q  & \regAddress1[3]~input_o )))) # (\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o )) # (\regFile|RAM~238_q ))) ) ) ) # ( !\regFile|RAM~110_q  & ( !\regFile|RAM~46_q  & ( (\regAddress1[3]~input_o  
// & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~174_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~238_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regFile|RAM~238_q ),
	.datac(!\regFile|RAM~174_q ),
	.datad(!\regAddress1[3]~input_o ),
	.datae(!\regFile|RAM~110_q ),
	.dataf(!\regFile|RAM~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~328 .extended_lut = "off";
defparam \regFile|RAM~328 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regFile|RAM~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \regFile|RAM~190feeder (
// Equation(s):
// \regFile|RAM~190feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~190feeder .extended_lut = "off";
defparam \regFile|RAM~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \regFile|RAM~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~190 .is_wysiwyg = "true";
defparam \regFile|RAM~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \regFile|RAM~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[14]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~126 .is_wysiwyg = "true";
defparam \regFile|RAM~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \regFile|RAM~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[14]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~62 .is_wysiwyg = "true";
defparam \regFile|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \regFile|RAM~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[14]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~254 .is_wysiwyg = "true";
defparam \regFile|RAM~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \regFile|RAM~329 (
// Equation(s):
// \regFile|RAM~329_combout  = ( \regFile|RAM~62_q  & ( \regFile|RAM~254_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~190_q )))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~126_q )) # (\regAddress1[3]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~62_q  & ( \regFile|RAM~254_q  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~190_q ))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~126_q )) # (\regAddress1[3]~input_o ))) ) ) ) # ( \regFile|RAM~62_q  & ( 
// !\regFile|RAM~254_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~190_q )))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~126_q )))) ) ) ) # ( !\regFile|RAM~62_q  & ( !\regFile|RAM~254_q  & ( 
// (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~190_q ))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~126_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~190_q ),
	.datad(!\regFile|RAM~126_q ),
	.datae(!\regFile|RAM~62_q ),
	.dataf(!\regFile|RAM~254_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~329 .extended_lut = "off";
defparam \regFile|RAM~329 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \regFile|RAM~78feeder (
// Equation(s):
// \regFile|RAM~78feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~78feeder .extended_lut = "off";
defparam \regFile|RAM~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \regFile|RAM~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~78 .is_wysiwyg = "true";
defparam \regFile|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \regFile|RAM~206feeder (
// Equation(s):
// \regFile|RAM~206feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~206feeder .extended_lut = "off";
defparam \regFile|RAM~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \regFile|RAM~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~206 .is_wysiwyg = "true";
defparam \regFile|RAM~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \regFile|RAM~142feeder (
// Equation(s):
// \regFile|RAM~142feeder_combout  = ( \outputMux|y[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~142feeder .extended_lut = "off";
defparam \regFile|RAM~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \regFile|RAM~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~142 .is_wysiwyg = "true";
defparam \regFile|RAM~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \regFile|RAM~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[14]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~14 .is_wysiwyg = "true";
defparam \regFile|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \regFile|RAM~326 (
// Equation(s):
// \regFile|RAM~326_combout  = ( \regFile|RAM~142_q  & ( \regFile|RAM~14_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~78_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~206_q )))) ) ) ) # ( !\regFile|RAM~142_q  & ( 
// \regFile|RAM~14_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~78_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~206_q ))))) ) ) ) # ( \regFile|RAM~142_q  & ( 
// !\regFile|RAM~14_q  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~78_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~206_q ))))) ) ) ) # ( !\regFile|RAM~142_q  & ( 
// !\regFile|RAM~14_q  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~78_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~206_q ))))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~78_q ),
	.datad(!\regFile|RAM~206_q ),
	.datae(!\regFile|RAM~142_q ),
	.dataf(!\regFile|RAM~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~326 .extended_lut = "off";
defparam \regFile|RAM~326 .lut_mask = 64'h041526378C9DAEBF;
defparam \regFile|RAM~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N33
cyclonev_lcell_comb \regFile|RAM~330 (
// Equation(s):
// \regFile|RAM~330_combout  = ( \regFile|RAM~329_combout  & ( \regFile|RAM~326_combout  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~327_combout )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~328_combout )) # 
// (\regAddress1[0]~input_o ))) ) ) ) # ( !\regFile|RAM~329_combout  & ( \regFile|RAM~326_combout  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~327_combout )))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & 
// ((\regFile|RAM~328_combout )))) ) ) ) # ( \regFile|RAM~329_combout  & ( !\regFile|RAM~326_combout  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~327_combout ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~328_combout )) # 
// (\regAddress1[0]~input_o ))) ) ) ) # ( !\regFile|RAM~329_combout  & ( !\regFile|RAM~326_combout  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~327_combout ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & 
// ((\regFile|RAM~328_combout )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~327_combout ),
	.datad(!\regFile|RAM~328_combout ),
	.datae(!\regFile|RAM~329_combout ),
	.dataf(!\regFile|RAM~326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~330 .extended_lut = "off";
defparam \regFile|RAM~330 .lut_mask = 64'h024613578ACE9BDF;
defparam \regFile|RAM~330 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \regFile|RAM~141feeder (
// Equation(s):
// \regFile|RAM~141feeder_combout  = ( \outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~141feeder .extended_lut = "off";
defparam \regFile|RAM~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \regFile|RAM~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~141 .is_wysiwyg = "true";
defparam \regFile|RAM~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N26
dffeas \regFile|RAM~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~189 .is_wysiwyg = "true";
defparam \regFile|RAM~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \regFile|RAM~157feeder (
// Equation(s):
// \regFile|RAM~157feeder_combout  = ( \outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~157feeder .extended_lut = "off";
defparam \regFile|RAM~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N20
dffeas \regFile|RAM~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~157 .is_wysiwyg = "true";
defparam \regFile|RAM~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \regFile|RAM~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~173 .is_wysiwyg = "true";
defparam \regFile|RAM~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \regFile|RAM~323 (
// Equation(s):
// \regFile|RAM~323_combout  = ( \regFile|RAM~157_q  & ( \regFile|RAM~173_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~141_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~189_q )))) ) ) ) 
// # ( !\regFile|RAM~157_q  & ( \regFile|RAM~173_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~141_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~189_q )))) ) ) ) # ( \regFile|RAM~157_q  & ( 
// !\regFile|RAM~173_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~141_q ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~189_q )))) ) ) ) # ( !\regFile|RAM~157_q  & ( !\regFile|RAM~173_q  & ( 
// (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~141_q ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~189_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~141_q ),
	.datad(!\regFile|RAM~189_q ),
	.datae(!\regFile|RAM~157_q ),
	.dataf(!\regFile|RAM~173_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~323 .extended_lut = "off";
defparam \regFile|RAM~323 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regFile|RAM~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \regFile|RAM~462 (
// Equation(s):
// \regFile|RAM~462_combout  = ( !\outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~462 .extended_lut = "off";
defparam \regFile|RAM~462 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~462 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \regFile|RAM~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~45 .is_wysiwyg = "true";
defparam \regFile|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N56
dffeas \regFile|RAM~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~13 .is_wysiwyg = "true";
defparam \regFile|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \regFile|RAM~461 (
// Equation(s):
// \regFile|RAM~461_combout  = ( !\outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~461 .extended_lut = "off";
defparam \regFile|RAM~461 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \regFile|RAM~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~29 .is_wysiwyg = "true";
defparam \regFile|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \regFile|RAM~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~61 .is_wysiwyg = "true";
defparam \regFile|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \regFile|RAM~321 (
// Equation(s):
// \regFile|RAM~321_combout  = ( \regFile|RAM~29_q  & ( \regFile|RAM~61_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~13_q ))) # (\regAddress1[1]~input_o  & (!\regFile|RAM~45_q )))) # (\regAddress1[0]~input_o  & 
// (\regAddress1[1]~input_o )) ) ) ) # ( !\regFile|RAM~29_q  & ( \regFile|RAM~61_q  & ( ((!\regAddress1[1]~input_o  & ((\regFile|RAM~13_q ))) # (\regAddress1[1]~input_o  & (!\regFile|RAM~45_q ))) # (\regAddress1[0]~input_o ) ) ) ) # ( \regFile|RAM~29_q  & ( 
// !\regFile|RAM~61_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~13_q ))) # (\regAddress1[1]~input_o  & (!\regFile|RAM~45_q )))) ) ) ) # ( !\regFile|RAM~29_q  & ( !\regFile|RAM~61_q  & ( (!\regAddress1[0]~input_o  & 
// ((!\regAddress1[1]~input_o  & ((\regFile|RAM~13_q ))) # (\regAddress1[1]~input_o  & (!\regFile|RAM~45_q )))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o )) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~45_q ),
	.datad(!\regFile|RAM~13_q ),
	.datae(!\regFile|RAM~29_q ),
	.dataf(!\regFile|RAM~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~321 .extended_lut = "off";
defparam \regFile|RAM~321 .lut_mask = 64'h64EC20A875FD31B9;
defparam \regFile|RAM~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \regFile|RAM~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~125 .is_wysiwyg = "true";
defparam \regFile|RAM~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \regFile|RAM~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~93 .is_wysiwyg = "true";
defparam \regFile|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \regFile|RAM~463 (
// Equation(s):
// \regFile|RAM~463_combout  = ( !\outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~463 .extended_lut = "off";
defparam \regFile|RAM~463 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \regFile|RAM~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~77 .is_wysiwyg = "true";
defparam \regFile|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \regFile|RAM~109feeder (
// Equation(s):
// \regFile|RAM~109feeder_combout  = ( \outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~109feeder .extended_lut = "off";
defparam \regFile|RAM~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \regFile|RAM~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~109 .is_wysiwyg = "true";
defparam \regFile|RAM~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \regFile|RAM~322 (
// Equation(s):
// \regFile|RAM~322_combout  = ( \regAddress1[1]~input_o  & ( \regFile|RAM~109_q  & ( (!\regAddress1[0]~input_o ) # (\regFile|RAM~125_q ) ) ) ) # ( !\regAddress1[1]~input_o  & ( \regFile|RAM~109_q  & ( (!\regAddress1[0]~input_o  & ((!\regFile|RAM~77_q ))) # 
// (\regAddress1[0]~input_o  & (\regFile|RAM~93_q )) ) ) ) # ( \regAddress1[1]~input_o  & ( !\regFile|RAM~109_q  & ( (\regFile|RAM~125_q  & \regAddress1[0]~input_o ) ) ) ) # ( !\regAddress1[1]~input_o  & ( !\regFile|RAM~109_q  & ( (!\regAddress1[0]~input_o  
// & ((!\regFile|RAM~77_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~93_q )) ) ) )

	.dataa(!\regFile|RAM~125_q ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~93_q ),
	.datad(!\regFile|RAM~77_q ),
	.datae(!\regAddress1[1]~input_o ),
	.dataf(!\regFile|RAM~109_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~322 .extended_lut = "off";
defparam \regFile|RAM~322 .lut_mask = 64'hCF031111CF03DDDD;
defparam \regFile|RAM~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \regFile|RAM~205feeder (
// Equation(s):
// \regFile|RAM~205feeder_combout  = ( \outputMux|y[13]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~205feeder .extended_lut = "off";
defparam \regFile|RAM~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N14
dffeas \regFile|RAM~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~205 .is_wysiwyg = "true";
defparam \regFile|RAM~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N2
dffeas \regFile|RAM~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~237 .is_wysiwyg = "true";
defparam \regFile|RAM~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N38
dffeas \regFile|RAM~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~221 .is_wysiwyg = "true";
defparam \regFile|RAM~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \regFile|RAM~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~253 .is_wysiwyg = "true";
defparam \regFile|RAM~253 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \regFile|RAM~324 (
// Equation(s):
// \regFile|RAM~324_combout  = ( \regFile|RAM~221_q  & ( \regFile|RAM~253_q  & ( ((!\regAddress1[1]~input_o  & (\regFile|RAM~205_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~237_q )))) # (\regAddress1[0]~input_o ) ) ) ) # ( !\regFile|RAM~221_q  & ( 
// \regFile|RAM~253_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~205_q ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~237_q )) # (\regAddress1[0]~input_o ))) ) ) ) # ( \regFile|RAM~221_q  & ( !\regFile|RAM~253_q  & ( 
// (!\regAddress1[1]~input_o  & (((\regFile|RAM~205_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~237_q )))) ) ) ) # ( !\regFile|RAM~221_q  & ( !\regFile|RAM~253_q  & ( (!\regAddress1[0]~input_o 
//  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~205_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~237_q ))))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~205_q ),
	.datad(!\regFile|RAM~237_q ),
	.datae(!\regFile|RAM~221_q ),
	.dataf(!\regFile|RAM~253_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~324 .extended_lut = "off";
defparam \regFile|RAM~324 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \regFile|RAM~325 (
// Equation(s):
// \regFile|RAM~325_combout  = ( \regFile|RAM~322_combout  & ( \regFile|RAM~324_combout  & ( ((!\regAddress1[3]~input_o  & ((\regFile|RAM~321_combout ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~323_combout ))) # (\regAddress1[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~322_combout  & ( \regFile|RAM~324_combout  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~321_combout )))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~323_combout )) # (\regAddress1[2]~input_o ))) ) ) ) # ( 
// \regFile|RAM~322_combout  & ( !\regFile|RAM~324_combout  & ( (!\regAddress1[3]~input_o  & (((\regFile|RAM~321_combout )) # (\regAddress1[2]~input_o ))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & (\regFile|RAM~323_combout ))) ) ) ) # ( 
// !\regFile|RAM~322_combout  & ( !\regFile|RAM~324_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~321_combout ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~323_combout )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~323_combout ),
	.datad(!\regFile|RAM~321_combout ),
	.datae(!\regFile|RAM~322_combout ),
	.dataf(!\regFile|RAM~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~325 .extended_lut = "off";
defparam \regFile|RAM~325 .lut_mask = 64'h048C26AE159D37BF;
defparam \regFile|RAM~325 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \regFile|RAM~204feeder (
// Equation(s):
// \regFile|RAM~204feeder_combout  = ( \outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~204feeder .extended_lut = "off";
defparam \regFile|RAM~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \regFile|RAM~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~204 .is_wysiwyg = "true";
defparam \regFile|RAM~204 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \regFile|RAM~140feeder (
// Equation(s):
// \regFile|RAM~140feeder_combout  = ( \outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~140feeder .extended_lut = "off";
defparam \regFile|RAM~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \regFile|RAM~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~140 .is_wysiwyg = "true";
defparam \regFile|RAM~140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \regFile|RAM~459 (
// Equation(s):
// \regFile|RAM~459_combout  = ( !\outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~459 .extended_lut = "off";
defparam \regFile|RAM~459 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~459 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \regFile|RAM~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~76 .is_wysiwyg = "true";
defparam \regFile|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N59
dffeas \regFile|RAM~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~12 .is_wysiwyg = "true";
defparam \regFile|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \regFile|RAM~316 (
// Equation(s):
// \regFile|RAM~316_combout  = ( \regFile|RAM~76_q  & ( \regFile|RAM~12_q  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~140_q ))) # (\regAddress1[2]~input_o  & 
// (\regFile|RAM~204_q )))) ) ) ) # ( !\regFile|RAM~76_q  & ( \regFile|RAM~12_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & ((\regFile|RAM~140_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~204_q ))) ) ) ) # ( \regFile|RAM~76_q  & ( 
// !\regFile|RAM~12_q  & ( (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~140_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~204_q )))) ) ) ) # ( !\regFile|RAM~76_q  & ( !\regFile|RAM~12_q  & ( (!\regAddress1[3]~input_o  & 
// (\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~140_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~204_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~204_q ),
	.datad(!\regFile|RAM~140_q ),
	.datae(!\regFile|RAM~76_q ),
	.dataf(!\regFile|RAM~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~316 .extended_lut = "off";
defparam \regFile|RAM~316 .lut_mask = 64'h23670145ABEF89CD;
defparam \regFile|RAM~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \regFile|RAM~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~236 .is_wysiwyg = "true";
defparam \regFile|RAM~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \regFile|RAM~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~44 .is_wysiwyg = "true";
defparam \regFile|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \regFile|RAM~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~108 .is_wysiwyg = "true";
defparam \regFile|RAM~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \regFile|RAM~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~172 .is_wysiwyg = "true";
defparam \regFile|RAM~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \regFile|RAM~318 (
// Equation(s):
// \regFile|RAM~318_combout  = ( \regFile|RAM~108_q  & ( \regFile|RAM~172_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~44_q ) # (\regAddress1[3]~input_o )))) # (\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o )) # (\regFile|RAM~236_q ))) ) ) ) 
// # ( !\regFile|RAM~108_q  & ( \regFile|RAM~172_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~44_q ) # (\regAddress1[3]~input_o )))) # (\regAddress1[2]~input_o  & (\regFile|RAM~236_q  & (\regAddress1[3]~input_o ))) ) ) ) # ( \regFile|RAM~108_q  & ( 
// !\regFile|RAM~172_q  & ( (!\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o  & \regFile|RAM~44_q )))) # (\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o )) # (\regFile|RAM~236_q ))) ) ) ) # ( !\regFile|RAM~108_q  & ( !\regFile|RAM~172_q  & ( 
// (!\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o  & \regFile|RAM~44_q )))) # (\regAddress1[2]~input_o  & (\regFile|RAM~236_q  & (\regAddress1[3]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~236_q ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regAddress1[3]~input_o ),
	.datad(!\regFile|RAM~44_q ),
	.datae(!\regFile|RAM~108_q ),
	.dataf(!\regFile|RAM~172_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~318 .extended_lut = "off";
defparam \regFile|RAM~318 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \regFile|RAM~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \regFile|RAM~460 (
// Equation(s):
// \regFile|RAM~460_combout  = ( !\outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~460 .extended_lut = "off";
defparam \regFile|RAM~460 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N26
dffeas \regFile|RAM~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~28 .is_wysiwyg = "true";
defparam \regFile|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N32
dffeas \regFile|RAM~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~156 .is_wysiwyg = "true";
defparam \regFile|RAM~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N59
dffeas \regFile|RAM~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~220 .is_wysiwyg = "true";
defparam \regFile|RAM~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \regFile|RAM~92feeder (
// Equation(s):
// \regFile|RAM~92feeder_combout  = ( \outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~92feeder .extended_lut = "off";
defparam \regFile|RAM~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N5
dffeas \regFile|RAM~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~92 .is_wysiwyg = "true";
defparam \regFile|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \regFile|RAM~317 (
// Equation(s):
// \regFile|RAM~317_combout  = ( \regFile|RAM~220_q  & ( \regFile|RAM~92_q  & ( ((!\regAddress1[3]~input_o  & (!\regFile|RAM~28_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~156_q )))) # (\regAddress1[2]~input_o ) ) ) ) # ( !\regFile|RAM~220_q  & ( 
// \regFile|RAM~92_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (!\regFile|RAM~28_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~156_q ))))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) ) ) ) # ( \regFile|RAM~220_q  & ( 
// !\regFile|RAM~92_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (!\regFile|RAM~28_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~156_q ))))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) ) ) ) # ( !\regFile|RAM~220_q  & ( 
// !\regFile|RAM~92_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (!\regFile|RAM~28_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~156_q ))))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~28_q ),
	.datad(!\regFile|RAM~156_q ),
	.datae(!\regFile|RAM~220_q ),
	.dataf(!\regFile|RAM~92_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~317 .extended_lut = "off";
defparam \regFile|RAM~317 .lut_mask = 64'h80A291B3C4E6D5F7;
defparam \regFile|RAM~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N44
dffeas \regFile|RAM~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~60 .is_wysiwyg = "true";
defparam \regFile|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \regFile|RAM~188feeder (
// Equation(s):
// \regFile|RAM~188feeder_combout  = ( \outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~188feeder .extended_lut = "off";
defparam \regFile|RAM~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N38
dffeas \regFile|RAM~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~188 .is_wysiwyg = "true";
defparam \regFile|RAM~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \regFile|RAM~124feeder (
// Equation(s):
// \regFile|RAM~124feeder_combout  = ( \outputMux|y[12]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~124feeder .extended_lut = "off";
defparam \regFile|RAM~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N56
dffeas \regFile|RAM~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~124 .is_wysiwyg = "true";
defparam \regFile|RAM~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \regFile|RAM~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[12]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~252 .is_wysiwyg = "true";
defparam \regFile|RAM~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \regFile|RAM~319 (
// Equation(s):
// \regFile|RAM~319_combout  = ( \regFile|RAM~124_q  & ( \regFile|RAM~252_q  & ( ((!\regAddress1[3]~input_o  & (\regFile|RAM~60_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~188_q )))) # (\regAddress1[2]~input_o ) ) ) ) # ( !\regFile|RAM~124_q  & ( 
// \regFile|RAM~252_q  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & (\regFile|RAM~60_q ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~188_q )) # (\regAddress1[2]~input_o ))) ) ) ) # ( \regFile|RAM~124_q  & ( !\regFile|RAM~252_q  & ( 
// (!\regAddress1[3]~input_o  & (((\regFile|RAM~60_q )) # (\regAddress1[2]~input_o ))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~188_q )))) ) ) ) # ( !\regFile|RAM~124_q  & ( !\regFile|RAM~252_q  & ( (!\regAddress1[2]~input_o  
// & ((!\regAddress1[3]~input_o  & (\regFile|RAM~60_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~188_q ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~60_q ),
	.datad(!\regFile|RAM~188_q ),
	.datae(!\regFile|RAM~124_q ),
	.dataf(!\regFile|RAM~252_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~319 .extended_lut = "off";
defparam \regFile|RAM~319 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \regFile|RAM~320 (
// Equation(s):
// \regFile|RAM~320_combout  = ( \regFile|RAM~317_combout  & ( \regFile|RAM~319_combout  & ( ((!\regAddress1[1]~input_o  & (\regFile|RAM~316_combout )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~318_combout )))) # (\regAddress1[0]~input_o ) ) ) ) # ( 
// !\regFile|RAM~317_combout  & ( \regFile|RAM~319_combout  & ( (!\regAddress1[1]~input_o  & (\regFile|RAM~316_combout  & (!\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~318_combout ) # (\regAddress1[0]~input_o )))) ) ) ) # ( 
// \regFile|RAM~317_combout  & ( !\regFile|RAM~319_combout  & ( (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o )) # (\regFile|RAM~316_combout ))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o  & \regFile|RAM~318_combout )))) ) ) ) # ( 
// !\regFile|RAM~317_combout  & ( !\regFile|RAM~319_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~316_combout )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~318_combout ))))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regFile|RAM~316_combout ),
	.datac(!\regAddress1[0]~input_o ),
	.datad(!\regFile|RAM~318_combout ),
	.datae(!\regFile|RAM~317_combout ),
	.dataf(!\regFile|RAM~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~320 .extended_lut = "off";
defparam \regFile|RAM~320 .lut_mask = 64'h20702A7A25752F7F;
defparam \regFile|RAM~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \regFile|RAM~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~11 .is_wysiwyg = "true";
defparam \regFile|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \regFile|RAM~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~59 .is_wysiwyg = "true";
defparam \regFile|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \regFile|RAM~457 (
// Equation(s):
// \regFile|RAM~457_combout  = ( !\outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~457 .extended_lut = "off";
defparam \regFile|RAM~457 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \regFile|RAM~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~43 .is_wysiwyg = "true";
defparam \regFile|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \regFile|RAM~456 (
// Equation(s):
// \regFile|RAM~456_combout  = ( !\outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~456 .extended_lut = "off";
defparam \regFile|RAM~456 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~456 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \regFile|RAM~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~27 .is_wysiwyg = "true";
defparam \regFile|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \regFile|RAM~311 (
// Equation(s):
// \regFile|RAM~311_combout  = ( \regFile|RAM~43_q  & ( \regFile|RAM~27_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~11_q ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~59_q )))) ) ) ) # ( 
// !\regFile|RAM~43_q  & ( \regFile|RAM~27_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~11_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~59_q )))) ) ) ) # ( \regFile|RAM~43_q  & ( 
// !\regFile|RAM~27_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~11_q ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~59_q )))) ) ) ) # ( !\regFile|RAM~43_q  & ( !\regFile|RAM~27_q  & ( 
// (!\regAddress1[0]~input_o  & (((\regFile|RAM~11_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~59_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~11_q ),
	.datad(!\regFile|RAM~59_q ),
	.datae(!\regFile|RAM~43_q ),
	.dataf(!\regFile|RAM~27_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~311 .extended_lut = "off";
defparam \regFile|RAM~311 .lut_mask = 64'h6E7F4C5D2A3B0819;
defparam \regFile|RAM~311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \regFile|RAM~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~187 .is_wysiwyg = "true";
defparam \regFile|RAM~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \regFile|RAM~171feeder (
// Equation(s):
// \regFile|RAM~171feeder_combout  = ( \outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~171feeder .extended_lut = "off";
defparam \regFile|RAM~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \regFile|RAM~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~171 .is_wysiwyg = "true";
defparam \regFile|RAM~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \regFile|RAM~139feeder (
// Equation(s):
// \regFile|RAM~139feeder_combout  = ( \outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~139feeder .extended_lut = "off";
defparam \regFile|RAM~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N53
dffeas \regFile|RAM~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~139 .is_wysiwyg = "true";
defparam \regFile|RAM~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \regFile|RAM~155feeder (
// Equation(s):
// \regFile|RAM~155feeder_combout  = ( \outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~155feeder .extended_lut = "off";
defparam \regFile|RAM~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \regFile|RAM~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~155 .is_wysiwyg = "true";
defparam \regFile|RAM~155 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \regFile|RAM~313 (
// Equation(s):
// \regFile|RAM~313_combout  = ( \regFile|RAM~139_q  & ( \regFile|RAM~155_q  & ( (!\regAddress1[1]~input_o ) # ((!\regAddress1[0]~input_o  & ((\regFile|RAM~171_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~187_q ))) ) ) ) # ( !\regFile|RAM~139_q  & ( 
// \regFile|RAM~155_q  & ( (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~171_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~187_q )))) ) ) ) # ( \regFile|RAM~139_q  
// & ( !\regFile|RAM~155_q  & ( (!\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~171_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~187_q )))) ) ) ) # ( 
// !\regFile|RAM~139_q  & ( !\regFile|RAM~155_q  & ( (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~171_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~187_q )))) ) ) )

	.dataa(!\regFile|RAM~187_q ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~171_q ),
	.datad(!\regAddress1[0]~input_o ),
	.datae(!\regFile|RAM~139_q ),
	.dataf(!\regFile|RAM~155_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~313 .extended_lut = "off";
defparam \regFile|RAM~313 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \regFile|RAM~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \regFile|RAM~91feeder (
// Equation(s):
// \regFile|RAM~91feeder_combout  = ( \outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~91feeder .extended_lut = "off";
defparam \regFile|RAM~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N17
dffeas \regFile|RAM~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~91 .is_wysiwyg = "true";
defparam \regFile|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \regFile|RAM~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~123 .is_wysiwyg = "true";
defparam \regFile|RAM~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \regFile|RAM~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~107 .is_wysiwyg = "true";
defparam \regFile|RAM~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \regFile|RAM~458 (
// Equation(s):
// \regFile|RAM~458_combout  = ( !\outputMux|y[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~458 .extended_lut = "off";
defparam \regFile|RAM~458 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~458 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \regFile|RAM~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~75 .is_wysiwyg = "true";
defparam \regFile|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \regFile|RAM~312 (
// Equation(s):
// \regFile|RAM~312_combout  = ( \regFile|RAM~107_q  & ( \regFile|RAM~75_q  & ( (!\regAddress1[0]~input_o  & (((\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~91_q )) # (\regAddress1[1]~input_o  & 
// ((\regFile|RAM~123_q ))))) ) ) ) # ( !\regFile|RAM~107_q  & ( \regFile|RAM~75_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~91_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~123_q ))))) ) ) ) # ( \regFile|RAM~107_q  & ( 
// !\regFile|RAM~75_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (\regFile|RAM~91_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~123_q )))) ) ) ) # ( !\regFile|RAM~107_q  & ( !\regFile|RAM~75_q  & ( (!\regAddress1[0]~input_o  & 
// (((!\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~91_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~123_q ))))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~91_q ),
	.datac(!\regFile|RAM~123_q ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regFile|RAM~107_q ),
	.dataf(!\regFile|RAM~75_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~312 .extended_lut = "off";
defparam \regFile|RAM~312 .lut_mask = 64'hBB05BBAF110511AF;
defparam \regFile|RAM~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N32
dffeas \regFile|RAM~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~219 .is_wysiwyg = "true";
defparam \regFile|RAM~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N50
dffeas \regFile|RAM~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~235 .is_wysiwyg = "true";
defparam \regFile|RAM~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N23
dffeas \regFile|RAM~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~203 .is_wysiwyg = "true";
defparam \regFile|RAM~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \regFile|RAM~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[11]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~251 .is_wysiwyg = "true";
defparam \regFile|RAM~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \regFile|RAM~314 (
// Equation(s):
// \regFile|RAM~314_combout  = ( \regFile|RAM~203_q  & ( \regFile|RAM~251_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~219_q )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~235_q )) # (\regAddress1[0]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~203_q  & ( \regFile|RAM~251_q  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~219_q ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~235_q )) # (\regAddress1[0]~input_o ))) ) ) ) # ( \regFile|RAM~203_q  & ( 
// !\regFile|RAM~251_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~219_q )))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~235_q )))) ) ) ) # ( !\regFile|RAM~203_q  & ( !\regFile|RAM~251_q  & ( 
// (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~219_q ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~235_q )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~219_q ),
	.datad(!\regFile|RAM~235_q ),
	.datae(!\regFile|RAM~203_q ),
	.dataf(!\regFile|RAM~251_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~314 .extended_lut = "off";
defparam \regFile|RAM~314 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~314 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \regFile|RAM~315 (
// Equation(s):
// \regFile|RAM~315_combout  = ( \regFile|RAM~312_combout  & ( \regFile|RAM~314_combout  & ( ((!\regAddress1[3]~input_o  & (\regFile|RAM~311_combout )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~313_combout )))) # (\regAddress1[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~312_combout  & ( \regFile|RAM~314_combout  & ( (!\regAddress1[3]~input_o  & (\regFile|RAM~311_combout  & ((!\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (((\regAddress1[2]~input_o ) # (\regFile|RAM~313_combout )))) ) ) ) # ( 
// \regFile|RAM~312_combout  & ( !\regFile|RAM~314_combout  & ( (!\regAddress1[3]~input_o  & (((\regAddress1[2]~input_o )) # (\regFile|RAM~311_combout ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~313_combout  & !\regAddress1[2]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~312_combout  & ( !\regFile|RAM~314_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~311_combout )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~313_combout ))))) ) ) )

	.dataa(!\regFile|RAM~311_combout ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~313_combout ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(!\regFile|RAM~312_combout ),
	.dataf(!\regFile|RAM~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~315 .extended_lut = "off";
defparam \regFile|RAM~315 .lut_mask = 64'h470047CC473347FF;
defparam \regFile|RAM~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \regFile|RAM~234feeder (
// Equation(s):
// \regFile|RAM~234feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~234feeder .extended_lut = "off";
defparam \regFile|RAM~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas \regFile|RAM~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~234 .is_wysiwyg = "true";
defparam \regFile|RAM~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N3
cyclonev_lcell_comb \regFile|RAM~42feeder (
// Equation(s):
// \regFile|RAM~42feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~42feeder .extended_lut = "off";
defparam \regFile|RAM~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N5
dffeas \regFile|RAM~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~42 .is_wysiwyg = "true";
defparam \regFile|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N45
cyclonev_lcell_comb \regFile|RAM~106feeder (
// Equation(s):
// \regFile|RAM~106feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~106feeder .extended_lut = "off";
defparam \regFile|RAM~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N47
dffeas \regFile|RAM~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~106 .is_wysiwyg = "true";
defparam \regFile|RAM~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N2
dffeas \regFile|RAM~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~170 .is_wysiwyg = "true";
defparam \regFile|RAM~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \regFile|RAM~308 (
// Equation(s):
// \regFile|RAM~308_combout  = ( \regFile|RAM~106_q  & ( \regFile|RAM~170_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~42_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~234_q )))) ) ) ) 
// # ( !\regFile|RAM~106_q  & ( \regFile|RAM~170_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~42_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~234_q ))) ) ) ) # ( \regFile|RAM~106_q  & ( 
// !\regFile|RAM~170_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~42_q )))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~234_q )))) ) ) ) # ( !\regFile|RAM~106_q  & ( !\regFile|RAM~170_q  & ( 
// (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~42_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~234_q ))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~234_q ),
	.datad(!\regFile|RAM~42_q ),
	.datae(!\regFile|RAM~106_q ),
	.dataf(!\regFile|RAM~170_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~308 .extended_lut = "off";
defparam \regFile|RAM~308 .lut_mask = 64'h018945CD23AB67EF;
defparam \regFile|RAM~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N26
dffeas \regFile|RAM~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~202 .is_wysiwyg = "true";
defparam \regFile|RAM~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \regFile|RAM~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~138 .is_wysiwyg = "true";
defparam \regFile|RAM~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \regFile|RAM~74feeder (
// Equation(s):
// \regFile|RAM~74feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~74feeder .extended_lut = "off";
defparam \regFile|RAM~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \regFile|RAM~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~74 .is_wysiwyg = "true";
defparam \regFile|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \regFile|RAM~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~10 .is_wysiwyg = "true";
defparam \regFile|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \regFile|RAM~306 (
// Equation(s):
// \regFile|RAM~306_combout  = ( \regFile|RAM~74_q  & ( \regFile|RAM~10_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~202_q ))) ) ) ) # ( !\regFile|RAM~74_q  & ( 
// \regFile|RAM~10_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~138_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~202_q ))) ) ) ) # ( \regFile|RAM~74_q  & ( !\regFile|RAM~10_q  & ( 
// (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~138_q )))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~202_q )))) ) ) ) # ( !\regFile|RAM~74_q  & ( !\regFile|RAM~10_q  & ( (\regAddress1[3]~input_o  & 
// ((!\regAddress1[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~202_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~202_q ),
	.datad(!\regFile|RAM~138_q ),
	.datae(!\regFile|RAM~74_q ),
	.dataf(!\regFile|RAM~10_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~306 .extended_lut = "off";
defparam \regFile|RAM~306 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|RAM~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \regFile|RAM~455 (
// Equation(s):
// \regFile|RAM~455_combout  = ( !\outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~455 .extended_lut = "off";
defparam \regFile|RAM~455 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~455 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N47
dffeas \regFile|RAM~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~26 .is_wysiwyg = "true";
defparam \regFile|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \regFile|RAM~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~218 .is_wysiwyg = "true";
defparam \regFile|RAM~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \regFile|RAM~90feeder (
// Equation(s):
// \regFile|RAM~90feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~90feeder .extended_lut = "off";
defparam \regFile|RAM~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N46
dffeas \regFile|RAM~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~90 .is_wysiwyg = "true";
defparam \regFile|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \regFile|RAM~154feeder (
// Equation(s):
// \regFile|RAM~154feeder_combout  = ( \outputMux|y[10]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~154feeder .extended_lut = "off";
defparam \regFile|RAM~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N17
dffeas \regFile|RAM~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~154 .is_wysiwyg = "true";
defparam \regFile|RAM~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \regFile|RAM~307 (
// Equation(s):
// \regFile|RAM~307_combout  = ( \regFile|RAM~90_q  & ( \regFile|RAM~154_q  & ( (!\regAddress1[3]~input_o  & (((!\regFile|RAM~26_q )) # (\regAddress1[2]~input_o ))) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~218_q )))) ) ) ) 
// # ( !\regFile|RAM~90_q  & ( \regFile|RAM~154_q  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & (!\regFile|RAM~26_q ))) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~218_q )))) ) ) ) # ( \regFile|RAM~90_q  & ( 
// !\regFile|RAM~154_q  & ( (!\regAddress1[3]~input_o  & (((!\regFile|RAM~26_q )) # (\regAddress1[2]~input_o ))) # (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~218_q )))) ) ) ) # ( !\regFile|RAM~90_q  & ( !\regFile|RAM~154_q  & ( 
// (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & (!\regFile|RAM~26_q ))) # (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~218_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~26_q ),
	.datad(!\regFile|RAM~218_q ),
	.datae(!\regFile|RAM~90_q ),
	.dataf(!\regFile|RAM~154_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~307 .extended_lut = "off";
defparam \regFile|RAM~307 .lut_mask = 64'h8091A2B3C4D5E6F7;
defparam \regFile|RAM~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \regFile|RAM~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~186 .is_wysiwyg = "true";
defparam \regFile|RAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \regFile|RAM~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~58 .is_wysiwyg = "true";
defparam \regFile|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \regFile|RAM~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~122 .is_wysiwyg = "true";
defparam \regFile|RAM~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \regFile|RAM~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[10]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~250 .is_wysiwyg = "true";
defparam \regFile|RAM~250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \regFile|RAM~309 (
// Equation(s):
// \regFile|RAM~309_combout  = ( \regFile|RAM~122_q  & ( \regFile|RAM~250_q  & ( ((!\regAddress1[3]~input_o  & ((\regFile|RAM~58_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~186_q ))) # (\regAddress1[2]~input_o ) ) ) ) # ( !\regFile|RAM~122_q  & ( 
// \regFile|RAM~250_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~58_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~186_q )))) # (\regAddress1[2]~input_o  & (((\regAddress1[3]~input_o )))) ) ) ) # ( \regFile|RAM~122_q  & 
// ( !\regFile|RAM~250_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~58_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~186_q )))) # (\regAddress1[2]~input_o  & (((!\regAddress1[3]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~122_q  & ( !\regFile|RAM~250_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~58_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~186_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regFile|RAM~186_q ),
	.datac(!\regFile|RAM~58_q ),
	.datad(!\regAddress1[3]~input_o ),
	.datae(!\regFile|RAM~122_q ),
	.dataf(!\regFile|RAM~250_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~309 .extended_lut = "off";
defparam \regFile|RAM~309 .lut_mask = 64'h0A225F220A775F77;
defparam \regFile|RAM~309 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \regFile|RAM~310 (
// Equation(s):
// \regFile|RAM~310_combout  = ( \regFile|RAM~307_combout  & ( \regFile|RAM~309_combout  & ( ((!\regAddress1[1]~input_o  & ((\regFile|RAM~306_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~308_combout ))) # (\regAddress1[0]~input_o ) ) ) ) # ( 
// !\regFile|RAM~307_combout  & ( \regFile|RAM~309_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~306_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~308_combout )))) # (\regAddress1[0]~input_o  & 
// (((\regAddress1[1]~input_o )))) ) ) ) # ( \regFile|RAM~307_combout  & ( !\regFile|RAM~309_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~306_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~308_combout )))) # 
// (\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o )))) ) ) ) # ( !\regFile|RAM~307_combout  & ( !\regFile|RAM~309_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~306_combout ))) # (\regAddress1[1]~input_o  & 
// (\regFile|RAM~308_combout )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~308_combout ),
	.datac(!\regFile|RAM~306_combout ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regFile|RAM~307_combout ),
	.dataf(!\regFile|RAM~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~310 .extended_lut = "off";
defparam \regFile|RAM~310 .lut_mask = 64'h0A225F220A775F77;
defparam \regFile|RAM~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \regFile|RAM~57feeder (
// Equation(s):
// \regFile|RAM~57feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~57feeder .extended_lut = "off";
defparam \regFile|RAM~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \regFile|RAM~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~57 .is_wysiwyg = "true";
defparam \regFile|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \regFile|RAM~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~9 .is_wysiwyg = "true";
defparam \regFile|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N27
cyclonev_lcell_comb \regFile|RAM~452 (
// Equation(s):
// \regFile|RAM~452_combout  = ( !\outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~452 .extended_lut = "off";
defparam \regFile|RAM~452 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \regFile|RAM~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~25 .is_wysiwyg = "true";
defparam \regFile|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \regFile|RAM~453 (
// Equation(s):
// \regFile|RAM~453_combout  = ( !\outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~453 .extended_lut = "off";
defparam \regFile|RAM~453 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \regFile|RAM~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~41 .is_wysiwyg = "true";
defparam \regFile|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \regFile|RAM~301 (
// Equation(s):
// \regFile|RAM~301_combout  = ( \regFile|RAM~25_q  & ( \regFile|RAM~41_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~9_q )))) # (\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~57_q ))) ) ) ) # ( 
// !\regFile|RAM~25_q  & ( \regFile|RAM~41_q  & ( (!\regAddress1[1]~input_o  & (((\regFile|RAM~9_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~57_q ))) ) ) ) # ( \regFile|RAM~25_q  & ( 
// !\regFile|RAM~41_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~9_q )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~57_q )))) ) ) ) # ( !\regFile|RAM~25_q  & ( !\regFile|RAM~41_q  & ( 
// (!\regAddress1[1]~input_o  & (((\regFile|RAM~9_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~57_q )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~57_q ),
	.datad(!\regFile|RAM~9_q ),
	.datae(!\regFile|RAM~25_q ),
	.dataf(!\regFile|RAM~41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~301 .extended_lut = "off";
defparam \regFile|RAM~301 .lut_mask = 64'h67EF45CD23AB0189;
defparam \regFile|RAM~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \regFile|RAM~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~121 .is_wysiwyg = "true";
defparam \regFile|RAM~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \regFile|RAM~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~89 .is_wysiwyg = "true";
defparam \regFile|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \regFile|RAM~454 (
// Equation(s):
// \regFile|RAM~454_combout  = ( !\outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~454 .extended_lut = "off";
defparam \regFile|RAM~454 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~454 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \regFile|RAM~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~73 .is_wysiwyg = "true";
defparam \regFile|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \regFile|RAM~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~105 .is_wysiwyg = "true";
defparam \regFile|RAM~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \regFile|RAM~302 (
// Equation(s):
// \regFile|RAM~302_combout  = ( \regFile|RAM~73_q  & ( \regFile|RAM~105_q  & ( (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o  & \regFile|RAM~89_q )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o )) # (\regFile|RAM~121_q ))) ) ) ) # ( 
// !\regFile|RAM~73_q  & ( \regFile|RAM~105_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & ((\regFile|RAM~89_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~121_q ))) ) ) ) # ( \regFile|RAM~73_q  & ( !\regFile|RAM~105_q  & ( 
// (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~89_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~121_q )))) ) ) ) # ( !\regFile|RAM~73_q  & ( !\regFile|RAM~105_q  & ( (!\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o ) 
// # (\regFile|RAM~89_q )))) # (\regAddress1[1]~input_o  & (\regFile|RAM~121_q  & (\regAddress1[0]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~121_q ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regAddress1[0]~input_o ),
	.datad(!\regFile|RAM~89_q ),
	.datae(!\regFile|RAM~73_q ),
	.dataf(!\regFile|RAM~105_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~302 .extended_lut = "off";
defparam \regFile|RAM~302 .lut_mask = 64'hC1CD010DF1FD313D;
defparam \regFile|RAM~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \regFile|RAM~153feeder (
// Equation(s):
// \regFile|RAM~153feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~153feeder .extended_lut = "off";
defparam \regFile|RAM~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \regFile|RAM~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~153 .is_wysiwyg = "true";
defparam \regFile|RAM~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \regFile|RAM~185feeder (
// Equation(s):
// \regFile|RAM~185feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~185feeder .extended_lut = "off";
defparam \regFile|RAM~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \regFile|RAM~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~185 .is_wysiwyg = "true";
defparam \regFile|RAM~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \regFile|RAM~169feeder (
// Equation(s):
// \regFile|RAM~169feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~169feeder .extended_lut = "off";
defparam \regFile|RAM~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \regFile|RAM~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~169 .is_wysiwyg = "true";
defparam \regFile|RAM~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N39
cyclonev_lcell_comb \regFile|RAM~137feeder (
// Equation(s):
// \regFile|RAM~137feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~137feeder .extended_lut = "off";
defparam \regFile|RAM~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \regFile|RAM~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~137 .is_wysiwyg = "true";
defparam \regFile|RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \regFile|RAM~303 (
// Equation(s):
// \regFile|RAM~303_combout  = ( \regFile|RAM~169_q  & ( \regFile|RAM~137_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~185_q )))) ) ) ) # ( !\regFile|RAM~169_q  & ( 
// \regFile|RAM~137_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~185_q ))))) ) ) ) # ( \regFile|RAM~169_q  & ( 
// !\regFile|RAM~137_q  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~185_q ))))) ) ) ) # ( !\regFile|RAM~169_q  & 
// ( !\regFile|RAM~137_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~185_q ))))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~153_q ),
	.datad(!\regFile|RAM~185_q ),
	.datae(!\regFile|RAM~169_q ),
	.dataf(!\regFile|RAM~137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~303 .extended_lut = "off";
defparam \regFile|RAM~303 .lut_mask = 64'h041526378C9DAEBF;
defparam \regFile|RAM~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N44
dffeas \regFile|RAM~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~217 .is_wysiwyg = "true";
defparam \regFile|RAM~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N15
cyclonev_lcell_comb \regFile|RAM~201feeder (
// Equation(s):
// \regFile|RAM~201feeder_combout  = ( \outputMux|y[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~201feeder .extended_lut = "off";
defparam \regFile|RAM~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N17
dffeas \regFile|RAM~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~201 .is_wysiwyg = "true";
defparam \regFile|RAM~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N56
dffeas \regFile|RAM~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~233 .is_wysiwyg = "true";
defparam \regFile|RAM~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \regFile|RAM~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~249 .is_wysiwyg = "true";
defparam \regFile|RAM~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N57
cyclonev_lcell_comb \regFile|RAM~304 (
// Equation(s):
// \regFile|RAM~304_combout  = ( \regFile|RAM~233_q  & ( \regFile|RAM~249_q  & ( ((!\regAddress1[0]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~217_q ))) # (\regAddress1[1]~input_o ) ) ) ) # ( !\regFile|RAM~233_q  & ( 
// \regFile|RAM~249_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~201_q  & !\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & (((\regAddress1[1]~input_o )) # (\regFile|RAM~217_q ))) ) ) ) # ( \regFile|RAM~233_q  & ( !\regFile|RAM~249_q  & ( 
// (!\regAddress1[0]~input_o  & (((\regAddress1[1]~input_o ) # (\regFile|RAM~201_q )))) # (\regAddress1[0]~input_o  & (\regFile|RAM~217_q  & ((!\regAddress1[1]~input_o )))) ) ) ) # ( !\regFile|RAM~233_q  & ( !\regFile|RAM~249_q  & ( (!\regAddress1[1]~input_o 
//  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~217_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~217_q ),
	.datac(!\regFile|RAM~201_q ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regFile|RAM~233_q ),
	.dataf(!\regFile|RAM~249_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~304 .extended_lut = "off";
defparam \regFile|RAM~304 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \regFile|RAM~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \regFile|RAM~305 (
// Equation(s):
// \regFile|RAM~305_combout  = ( \regFile|RAM~303_combout  & ( \regFile|RAM~304_combout  & ( ((!\regAddress1[2]~input_o  & (\regFile|RAM~301_combout )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~302_combout )))) # (\regAddress1[3]~input_o ) ) ) ) # ( 
// !\regFile|RAM~303_combout  & ( \regFile|RAM~304_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~301_combout )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~302_combout ))))) # (\regAddress1[3]~input_o  & 
// (\regAddress1[2]~input_o )) ) ) ) # ( \regFile|RAM~303_combout  & ( !\regFile|RAM~304_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~301_combout )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~302_combout ))))) # 
// (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o )) ) ) ) # ( !\regFile|RAM~303_combout  & ( !\regFile|RAM~304_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~301_combout )) # (\regAddress1[2]~input_o  & 
// ((\regFile|RAM~302_combout ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~301_combout ),
	.datad(!\regFile|RAM~302_combout ),
	.datae(!\regFile|RAM~303_combout ),
	.dataf(!\regFile|RAM~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~305 .extended_lut = "off";
defparam \regFile|RAM~305 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regFile|RAM~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \regFile|RAM~200feeder (
// Equation(s):
// \regFile|RAM~200feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~200feeder .extended_lut = "off";
defparam \regFile|RAM~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \regFile|RAM~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~200 .is_wysiwyg = "true";
defparam \regFile|RAM~200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \regFile|RAM~8feeder (
// Equation(s):
// \regFile|RAM~8feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~8feeder .extended_lut = "off";
defparam \regFile|RAM~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \regFile|RAM~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~8 .is_wysiwyg = "true";
defparam \regFile|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \regFile|RAM~450 (
// Equation(s):
// \regFile|RAM~450_combout  = ( !\outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~450 .extended_lut = "off";
defparam \regFile|RAM~450 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \regFile|RAM~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~72 .is_wysiwyg = "true";
defparam \regFile|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \regFile|RAM~136feeder (
// Equation(s):
// \regFile|RAM~136feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~136feeder .extended_lut = "off";
defparam \regFile|RAM~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N26
dffeas \regFile|RAM~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~136 .is_wysiwyg = "true";
defparam \regFile|RAM~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \regFile|RAM~296 (
// Equation(s):
// \regFile|RAM~296_combout  = ( \regFile|RAM~72_q  & ( \regFile|RAM~136_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~8_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~200_q ))) ) ) ) # ( 
// !\regFile|RAM~72_q  & ( \regFile|RAM~136_q  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~8_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~200_q )))) ) ) ) # ( \regFile|RAM~72_q  & ( 
// !\regFile|RAM~136_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~8_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~200_q ))) ) ) ) # ( !\regFile|RAM~72_q  & ( !\regFile|RAM~136_q  & ( 
// (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~8_q )))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~200_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~200_q ),
	.datad(!\regFile|RAM~8_q ),
	.datae(!\regFile|RAM~72_q ),
	.dataf(!\regFile|RAM~136_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~296 .extended_lut = "off";
defparam \regFile|RAM~296 .lut_mask = 64'h45CD018967EF23AB;
defparam \regFile|RAM~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \regFile|RAM~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~104 .is_wysiwyg = "true";
defparam \regFile|RAM~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \regFile|RAM~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~232 .is_wysiwyg = "true";
defparam \regFile|RAM~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N56
dffeas \regFile|RAM~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~40 .is_wysiwyg = "true";
defparam \regFile|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \regFile|RAM~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~168 .is_wysiwyg = "true";
defparam \regFile|RAM~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \regFile|RAM~298 (
// Equation(s):
// \regFile|RAM~298_combout  = ( \regFile|RAM~40_q  & ( \regFile|RAM~168_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~104_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~232_q )))) ) ) ) # ( !\regFile|RAM~40_q  & ( 
// \regFile|RAM~168_q  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~104_q ))) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~232_q )))) ) ) ) # ( \regFile|RAM~40_q  & ( !\regFile|RAM~168_q  & ( 
// (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~104_q )))) # (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~232_q )))) ) ) ) # ( !\regFile|RAM~40_q  & ( !\regFile|RAM~168_q  & ( (\regAddress1[2]~input_o  
// & ((!\regAddress1[3]~input_o  & (\regFile|RAM~104_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~232_q ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~104_q ),
	.datad(!\regFile|RAM~232_q ),
	.datae(!\regFile|RAM~40_q ),
	.dataf(!\regFile|RAM~168_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~298 .extended_lut = "off";
defparam \regFile|RAM~298 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regFile|RAM~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \regFile|RAM~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~216 .is_wysiwyg = "true";
defparam \regFile|RAM~216 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \regFile|RAM~451 (
// Equation(s):
// \regFile|RAM~451_combout  = ( !\outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~451 .extended_lut = "off";
defparam \regFile|RAM~451 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \regFile|RAM~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~24 .is_wysiwyg = "true";
defparam \regFile|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \regFile|RAM~88feeder (
// Equation(s):
// \regFile|RAM~88feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~88feeder .extended_lut = "off";
defparam \regFile|RAM~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N56
dffeas \regFile|RAM~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~88 .is_wysiwyg = "true";
defparam \regFile|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \regFile|RAM~152feeder (
// Equation(s):
// \regFile|RAM~152feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~152feeder .extended_lut = "off";
defparam \regFile|RAM~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N20
dffeas \regFile|RAM~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~152 .is_wysiwyg = "true";
defparam \regFile|RAM~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \regFile|RAM~297 (
// Equation(s):
// \regFile|RAM~297_combout  = ( \regFile|RAM~88_q  & ( \regFile|RAM~152_q  & ( (!\regAddress1[3]~input_o  & (((!\regFile|RAM~24_q ) # (\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o )) # (\regFile|RAM~216_q ))) ) ) ) 
// # ( !\regFile|RAM~88_q  & ( \regFile|RAM~152_q  & ( (!\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o  & !\regFile|RAM~24_q )))) # (\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o )) # (\regFile|RAM~216_q ))) ) ) ) # ( \regFile|RAM~88_q  & ( 
// !\regFile|RAM~152_q  & ( (!\regAddress1[3]~input_o  & (((!\regFile|RAM~24_q ) # (\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (\regFile|RAM~216_q  & (\regAddress1[2]~input_o ))) ) ) ) # ( !\regFile|RAM~88_q  & ( !\regFile|RAM~152_q  & ( 
// (!\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o  & !\regFile|RAM~24_q )))) # (\regAddress1[3]~input_o  & (\regFile|RAM~216_q  & (\regAddress1[2]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~216_q ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regAddress1[2]~input_o ),
	.datad(!\regFile|RAM~24_q ),
	.datae(!\regFile|RAM~88_q ),
	.dataf(!\regFile|RAM~152_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~297 .extended_lut = "off";
defparam \regFile|RAM~297 .lut_mask = 64'hC101CD0DF131FD3D;
defparam \regFile|RAM~297 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \regFile|RAM~120feeder (
// Equation(s):
// \regFile|RAM~120feeder_combout  = ( \outputMux|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~120feeder .extended_lut = "off";
defparam \regFile|RAM~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \regFile|RAM~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~120 .is_wysiwyg = "true";
defparam \regFile|RAM~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \regFile|RAM~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~56 .is_wysiwyg = "true";
defparam \regFile|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \regFile|RAM~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~184 .is_wysiwyg = "true";
defparam \regFile|RAM~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N8
dffeas \regFile|RAM~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~248 .is_wysiwyg = "true";
defparam \regFile|RAM~248 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \regFile|RAM~299 (
// Equation(s):
// \regFile|RAM~299_combout  = ( \regFile|RAM~184_q  & ( \regFile|RAM~248_q  & ( ((!\regAddress1[2]~input_o  & ((\regFile|RAM~56_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~120_q ))) # (\regAddress1[3]~input_o ) ) ) ) # ( !\regFile|RAM~184_q  & ( 
// \regFile|RAM~248_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~56_q )))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~120_q )) # (\regAddress1[3]~input_o ))) ) ) ) # ( \regFile|RAM~184_q  & ( !\regFile|RAM~248_q  & ( 
// (!\regAddress1[2]~input_o  & (((\regFile|RAM~56_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & (\regFile|RAM~120_q ))) ) ) ) # ( !\regFile|RAM~184_q  & ( !\regFile|RAM~248_q  & ( (!\regAddress1[3]~input_o  & 
// ((!\regAddress1[2]~input_o  & ((\regFile|RAM~56_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~120_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~120_q ),
	.datad(!\regFile|RAM~56_q ),
	.datae(!\regFile|RAM~184_q ),
	.dataf(!\regFile|RAM~248_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~299 .extended_lut = "off";
defparam \regFile|RAM~299 .lut_mask = 64'h048C26AE159D37BF;
defparam \regFile|RAM~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \regFile|RAM~300 (
// Equation(s):
// \regFile|RAM~300_combout  = ( \regFile|RAM~297_combout  & ( \regFile|RAM~299_combout  & ( ((!\regAddress1[1]~input_o  & (\regFile|RAM~296_combout )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~298_combout )))) # (\regAddress1[0]~input_o ) ) ) ) # ( 
// !\regFile|RAM~297_combout  & ( \regFile|RAM~299_combout  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~296_combout ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~298_combout )) # (\regAddress1[0]~input_o ))) ) ) ) # ( 
// \regFile|RAM~297_combout  & ( !\regFile|RAM~299_combout  & ( (!\regAddress1[1]~input_o  & (((\regFile|RAM~296_combout )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~298_combout )))) ) ) ) # ( 
// !\regFile|RAM~297_combout  & ( !\regFile|RAM~299_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~296_combout )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~298_combout ))))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~296_combout ),
	.datad(!\regFile|RAM~298_combout ),
	.datae(!\regFile|RAM~297_combout ),
	.dataf(!\regFile|RAM~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~300 .extended_lut = "off";
defparam \regFile|RAM~300 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \regFile|RAM~151feeder (
// Equation(s):
// \regFile|RAM~151feeder_combout  = ( \outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~151feeder .extended_lut = "off";
defparam \regFile|RAM~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N2
dffeas \regFile|RAM~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~151 .is_wysiwyg = "true";
defparam \regFile|RAM~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \regFile|RAM~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~183 .is_wysiwyg = "true";
defparam \regFile|RAM~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N39
cyclonev_lcell_comb \regFile|RAM~135feeder (
// Equation(s):
// \regFile|RAM~135feeder_combout  = ( \outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~135feeder .extended_lut = "off";
defparam \regFile|RAM~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N41
dffeas \regFile|RAM~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~135 .is_wysiwyg = "true";
defparam \regFile|RAM~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \regFile|RAM~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~167 .is_wysiwyg = "true";
defparam \regFile|RAM~167 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \regFile|RAM~293 (
// Equation(s):
// \regFile|RAM~293_combout  = ( \regFile|RAM~135_q  & ( \regFile|RAM~167_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (\regFile|RAM~151_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~183_q )))) ) ) ) # ( !\regFile|RAM~135_q  & ( 
// \regFile|RAM~167_q  & ( (!\regAddress1[0]~input_o  & (((\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~151_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~183_q ))))) ) ) ) # ( \regFile|RAM~135_q  
// & ( !\regFile|RAM~167_q  & ( (!\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~151_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~183_q ))))) ) ) ) # ( 
// !\regFile|RAM~135_q  & ( !\regFile|RAM~167_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~151_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~183_q ))))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~151_q ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regFile|RAM~183_q ),
	.datae(!\regFile|RAM~135_q ),
	.dataf(!\regFile|RAM~167_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~293 .extended_lut = "off";
defparam \regFile|RAM~293 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \regFile|RAM~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \regFile|RAM~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~7 .is_wysiwyg = "true";
defparam \regFile|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \regFile|RAM~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~55 .is_wysiwyg = "true";
defparam \regFile|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \regFile|RAM~447 (
// Equation(s):
// \regFile|RAM~447_combout  = ( !\outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~447 .extended_lut = "off";
defparam \regFile|RAM~447 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \regFile|RAM~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~23 .is_wysiwyg = "true";
defparam \regFile|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \regFile|RAM~448 (
// Equation(s):
// \regFile|RAM~448_combout  = ( !\outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~448 .extended_lut = "off";
defparam \regFile|RAM~448 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \regFile|RAM~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~39 .is_wysiwyg = "true";
defparam \regFile|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \regFile|RAM~291 (
// Equation(s):
// \regFile|RAM~291_combout  = ( \regFile|RAM~23_q  & ( \regFile|RAM~39_q  & ( (!\regAddress1[1]~input_o  & (\regFile|RAM~7_q  & ((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~55_q  & \regAddress1[0]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~23_q  & ( \regFile|RAM~39_q  & ( (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o )) # (\regFile|RAM~7_q ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~55_q  & \regAddress1[0]~input_o )))) ) ) ) # ( \regFile|RAM~23_q  & ( 
// !\regFile|RAM~39_q  & ( (!\regAddress1[1]~input_o  & (\regFile|RAM~7_q  & ((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o ) # (\regFile|RAM~55_q )))) ) ) ) # ( !\regFile|RAM~23_q  & ( !\regFile|RAM~39_q  & ( 
// (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o )) # (\regFile|RAM~7_q ))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o ) # (\regFile|RAM~55_q )))) ) ) )

	.dataa(!\regFile|RAM~7_q ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~55_q ),
	.datad(!\regAddress1[0]~input_o ),
	.datae(!\regFile|RAM~23_q ),
	.dataf(!\regFile|RAM~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~291 .extended_lut = "off";
defparam \regFile|RAM~291 .lut_mask = 64'h77CF770344CF4403;
defparam \regFile|RAM~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N8
dffeas \regFile|RAM~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~231 .is_wysiwyg = "true";
defparam \regFile|RAM~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N26
dffeas \regFile|RAM~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~215 .is_wysiwyg = "true";
defparam \regFile|RAM~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N26
dffeas \regFile|RAM~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~199 .is_wysiwyg = "true";
defparam \regFile|RAM~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \regFile|RAM~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~247 .is_wysiwyg = "true";
defparam \regFile|RAM~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \regFile|RAM~294 (
// Equation(s):
// \regFile|RAM~294_combout  = ( \regFile|RAM~199_q  & ( \regFile|RAM~247_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~215_q )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~231_q )) # (\regAddress1[0]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~199_q  & ( \regFile|RAM~247_q  & ( (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & ((\regFile|RAM~215_q )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~231_q )) # (\regAddress1[0]~input_o ))) ) ) ) # ( \regFile|RAM~199_q  & ( 
// !\regFile|RAM~247_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~215_q )))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~231_q ))) ) ) ) # ( !\regFile|RAM~199_q  & ( !\regFile|RAM~247_q  & ( 
// (!\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & ((\regFile|RAM~215_q )))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~231_q ))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~231_q ),
	.datad(!\regFile|RAM~215_q ),
	.datae(!\regFile|RAM~199_q ),
	.dataf(!\regFile|RAM~247_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~294 .extended_lut = "off";
defparam \regFile|RAM~294 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~294 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \regFile|RAM~449 (
// Equation(s):
// \regFile|RAM~449_combout  = ( !\outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~449_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~449 .extended_lut = "off";
defparam \regFile|RAM~449 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~449 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \regFile|RAM~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~71 .is_wysiwyg = "true";
defparam \regFile|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \regFile|RAM~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~119 .is_wysiwyg = "true";
defparam \regFile|RAM~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \regFile|RAM~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~103 .is_wysiwyg = "true";
defparam \regFile|RAM~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \regFile|RAM~87feeder (
// Equation(s):
// \regFile|RAM~87feeder_combout  = ( \outputMux|y[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~87feeder .extended_lut = "off";
defparam \regFile|RAM~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \regFile|RAM~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~87 .is_wysiwyg = "true";
defparam \regFile|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \regFile|RAM~292 (
// Equation(s):
// \regFile|RAM~292_combout  = ( \regFile|RAM~103_q  & ( \regFile|RAM~87_q  & ( (!\regAddress1[1]~input_o  & ((!\regFile|RAM~71_q ) # ((\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o ) # (\regFile|RAM~119_q )))) ) ) ) 
// # ( !\regFile|RAM~103_q  & ( \regFile|RAM~87_q  & ( (!\regAddress1[1]~input_o  & ((!\regFile|RAM~71_q ) # ((\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~119_q  & \regAddress1[0]~input_o )))) ) ) ) # ( \regFile|RAM~103_q  & ( 
// !\regFile|RAM~87_q  & ( (!\regAddress1[1]~input_o  & (!\regFile|RAM~71_q  & ((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o ) # (\regFile|RAM~119_q )))) ) ) ) # ( !\regFile|RAM~103_q  & ( !\regFile|RAM~87_q  & ( 
// (!\regAddress1[1]~input_o  & (!\regFile|RAM~71_q  & ((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~119_q  & \regAddress1[0]~input_o )))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regFile|RAM~71_q ),
	.datac(!\regFile|RAM~119_q ),
	.datad(!\regAddress1[0]~input_o ),
	.datae(!\regFile|RAM~103_q ),
	.dataf(!\regFile|RAM~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~292 .extended_lut = "off";
defparam \regFile|RAM~292 .lut_mask = 64'h8805DD0588AFDDAF;
defparam \regFile|RAM~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \regFile|RAM~295 (
// Equation(s):
// \regFile|RAM~295_combout  = ( \regFile|RAM~294_combout  & ( \regFile|RAM~292_combout  & ( ((!\regAddress1[3]~input_o  & ((\regFile|RAM~291_combout ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~293_combout ))) # (\regAddress1[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~294_combout  & ( \regFile|RAM~292_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~291_combout ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~293_combout )))) # (\regAddress1[2]~input_o  & 
// (!\regAddress1[3]~input_o )) ) ) ) # ( \regFile|RAM~294_combout  & ( !\regFile|RAM~292_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~291_combout ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~293_combout )))) # 
// (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) ) ) ) # ( !\regFile|RAM~294_combout  & ( !\regFile|RAM~292_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~291_combout ))) # (\regAddress1[3]~input_o  & 
// (\regFile|RAM~293_combout )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~293_combout ),
	.datad(!\regFile|RAM~291_combout ),
	.datae(!\regFile|RAM~294_combout ),
	.dataf(!\regFile|RAM~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~295 .extended_lut = "off";
defparam \regFile|RAM~295 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile|RAM~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N8
dffeas \regFile|RAM~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~230 .is_wysiwyg = "true";
defparam \regFile|RAM~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \regFile|RAM~102feeder (
// Equation(s):
// \regFile|RAM~102feeder_combout  = ( \outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~102feeder .extended_lut = "off";
defparam \regFile|RAM~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N44
dffeas \regFile|RAM~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~102 .is_wysiwyg = "true";
defparam \regFile|RAM~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N8
dffeas \regFile|RAM~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~166 .is_wysiwyg = "true";
defparam \regFile|RAM~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \regFile|RAM~38feeder (
// Equation(s):
// \regFile|RAM~38feeder_combout  = ( \outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~38feeder .extended_lut = "off";
defparam \regFile|RAM~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N59
dffeas \regFile|RAM~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~38 .is_wysiwyg = "true";
defparam \regFile|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \regFile|RAM~288 (
// Equation(s):
// \regFile|RAM~288_combout  = ( \regFile|RAM~166_q  & ( \regFile|RAM~38_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & ((\regFile|RAM~102_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~230_q ))) ) ) ) # ( !\regFile|RAM~166_q  & ( 
// \regFile|RAM~38_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~102_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~230_q )))) ) ) ) # ( \regFile|RAM~166_q  & ( 
// !\regFile|RAM~38_q  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~102_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~230_q )))) ) ) ) # ( !\regFile|RAM~166_q  & ( 
// !\regFile|RAM~38_q  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~102_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~230_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~230_q ),
	.datad(!\regFile|RAM~102_q ),
	.datae(!\regFile|RAM~166_q ),
	.dataf(!\regFile|RAM~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~288 .extended_lut = "off";
defparam \regFile|RAM~288 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|RAM~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \regFile|RAM~70feeder (
// Equation(s):
// \regFile|RAM~70feeder_combout  = ( \outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~70feeder .extended_lut = "off";
defparam \regFile|RAM~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N20
dffeas \regFile|RAM~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~70 .is_wysiwyg = "true";
defparam \regFile|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \regFile|RAM~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~198 .is_wysiwyg = "true";
defparam \regFile|RAM~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N14
dffeas \regFile|RAM~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~134 .is_wysiwyg = "true";
defparam \regFile|RAM~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \regFile|RAM~6feeder (
// Equation(s):
// \regFile|RAM~6feeder_combout  = ( \outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~6feeder .extended_lut = "off";
defparam \regFile|RAM~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \regFile|RAM~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~6 .is_wysiwyg = "true";
defparam \regFile|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \regFile|RAM~286 (
// Equation(s):
// \regFile|RAM~286_combout  = ( \regFile|RAM~134_q  & ( \regFile|RAM~6_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~70_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~198_q )))) ) ) ) # ( !\regFile|RAM~134_q  & ( 
// \regFile|RAM~6_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~70_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~198_q ))))) ) ) ) # ( \regFile|RAM~134_q  & ( 
// !\regFile|RAM~6_q  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~70_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~198_q ))))) ) ) ) # ( !\regFile|RAM~134_q  & ( 
// !\regFile|RAM~6_q  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~70_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~198_q ))))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~70_q ),
	.datad(!\regFile|RAM~198_q ),
	.datae(!\regFile|RAM~134_q ),
	.dataf(!\regFile|RAM~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~286 .extended_lut = "off";
defparam \regFile|RAM~286 .lut_mask = 64'h041526378C9DAEBF;
defparam \regFile|RAM~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \regFile|RAM~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~246 .is_wysiwyg = "true";
defparam \regFile|RAM~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \regFile|RAM~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~182 .is_wysiwyg = "true";
defparam \regFile|RAM~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \regFile|RAM~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~118 .is_wysiwyg = "true";
defparam \regFile|RAM~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \regFile|RAM~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~54 .is_wysiwyg = "true";
defparam \regFile|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \regFile|RAM~289 (
// Equation(s):
// \regFile|RAM~289_combout  = ( \regFile|RAM~118_q  & ( \regFile|RAM~54_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & ((\regFile|RAM~182_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~246_q ))) ) ) ) # ( !\regFile|RAM~118_q  & ( 
// \regFile|RAM~54_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~182_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~246_q ))) ) ) ) # ( \regFile|RAM~118_q  & ( !\regFile|RAM~54_q  & ( 
// (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~182_q )))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~246_q )))) ) ) ) # ( !\regFile|RAM~118_q  & ( !\regFile|RAM~54_q  & ( (\regAddress1[3]~input_o  
// & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~182_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~246_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~246_q ),
	.datad(!\regFile|RAM~182_q ),
	.datae(!\regFile|RAM~118_q ),
	.dataf(!\regFile|RAM~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~289 .extended_lut = "off";
defparam \regFile|RAM~289 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|RAM~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \regFile|RAM~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~214 .is_wysiwyg = "true";
defparam \regFile|RAM~214 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \regFile|RAM~446 (
// Equation(s):
// \regFile|RAM~446_combout  = ( !\outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~446 .extended_lut = "off";
defparam \regFile|RAM~446 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~446 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \regFile|RAM~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~22 .is_wysiwyg = "true";
defparam \regFile|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \regFile|RAM~150feeder (
// Equation(s):
// \regFile|RAM~150feeder_combout  = ( \outputMux|y[6]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~150feeder .extended_lut = "off";
defparam \regFile|RAM~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N44
dffeas \regFile|RAM~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~150 .is_wysiwyg = "true";
defparam \regFile|RAM~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \regFile|RAM~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~86 .is_wysiwyg = "true";
defparam \regFile|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \regFile|RAM~287 (
// Equation(s):
// \regFile|RAM~287_combout  = ( \regFile|RAM~150_q  & ( \regFile|RAM~86_q  & ( (!\regAddress1[2]~input_o  & (((!\regFile|RAM~22_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~214_q )))) ) ) ) 
// # ( !\regFile|RAM~150_q  & ( \regFile|RAM~86_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((!\regFile|RAM~22_q )))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~214_q )))) ) ) ) # ( \regFile|RAM~150_q  & 
// ( !\regFile|RAM~86_q  & ( (!\regAddress1[2]~input_o  & (((!\regFile|RAM~22_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~214_q ))) ) ) ) # ( !\regFile|RAM~150_q  & ( !\regFile|RAM~86_q  & ( 
// (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((!\regFile|RAM~22_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & (\regFile|RAM~214_q ))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~214_q ),
	.datad(!\regFile|RAM~22_q ),
	.datae(!\regFile|RAM~150_q ),
	.dataf(!\regFile|RAM~86_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~287 .extended_lut = "off";
defparam \regFile|RAM~287 .lut_mask = 64'h8901AB23CD45EF67;
defparam \regFile|RAM~287 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \regFile|RAM~290 (
// Equation(s):
// \regFile|RAM~290_combout  = ( \regFile|RAM~289_combout  & ( \regFile|RAM~287_combout  & ( ((!\regAddress1[1]~input_o  & ((\regFile|RAM~286_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~288_combout ))) # (\regAddress1[0]~input_o ) ) ) ) # ( 
// !\regFile|RAM~289_combout  & ( \regFile|RAM~287_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~286_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~288_combout )))) # (\regAddress1[0]~input_o  & 
// (((!\regAddress1[1]~input_o )))) ) ) ) # ( \regFile|RAM~289_combout  & ( !\regFile|RAM~287_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~286_combout ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~288_combout )))) 
// # (\regAddress1[0]~input_o  & (((\regAddress1[1]~input_o )))) ) ) ) # ( !\regFile|RAM~289_combout  & ( !\regFile|RAM~287_combout  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~286_combout ))) # (\regAddress1[1]~input_o  & 
// (\regFile|RAM~288_combout )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~288_combout ),
	.datac(!\regFile|RAM~286_combout ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regFile|RAM~289_combout ),
	.dataf(!\regFile|RAM~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~290 .extended_lut = "off";
defparam \regFile|RAM~290 .lut_mask = 64'h0A220A775F225F77;
defparam \regFile|RAM~290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N44
dffeas \regFile|RAM~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~5 .is_wysiwyg = "true";
defparam \regFile|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N2
dffeas \regFile|RAM~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~53 .is_wysiwyg = "true";
defparam \regFile|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \regFile|RAM~444 (
// Equation(s):
// \regFile|RAM~444_combout  = ( !\outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~444 .extended_lut = "off";
defparam \regFile|RAM~444 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \regFile|RAM~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~37 .is_wysiwyg = "true";
defparam \regFile|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \regFile|RAM~443 (
// Equation(s):
// \regFile|RAM~443_combout  = ( !\outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~443 .extended_lut = "off";
defparam \regFile|RAM~443 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~443 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N41
dffeas \regFile|RAM~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~21 .is_wysiwyg = "true";
defparam \regFile|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \regFile|RAM~281 (
// Equation(s):
// \regFile|RAM~281_combout  = ( \regFile|RAM~37_q  & ( \regFile|RAM~21_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~5_q ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~53_q )))) ) ) ) # ( 
// !\regFile|RAM~37_q  & ( \regFile|RAM~21_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~5_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~53_q )))) ) ) ) # ( \regFile|RAM~37_q  & ( 
// !\regFile|RAM~21_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~5_q ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~53_q )))) ) ) ) # ( !\regFile|RAM~37_q  & ( !\regFile|RAM~21_q  & ( 
// (!\regAddress1[0]~input_o  & (((\regFile|RAM~5_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~53_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~5_q ),
	.datad(!\regFile|RAM~53_q ),
	.datae(!\regFile|RAM~37_q ),
	.dataf(!\regFile|RAM~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~281 .extended_lut = "off";
defparam \regFile|RAM~281 .lut_mask = 64'h6E7F4C5D2A3B0819;
defparam \regFile|RAM~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \regFile|RAM~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~101 .is_wysiwyg = "true";
defparam \regFile|RAM~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \regFile|RAM~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~85 .is_wysiwyg = "true";
defparam \regFile|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N56
dffeas \regFile|RAM~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~117 .is_wysiwyg = "true";
defparam \regFile|RAM~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \regFile|RAM~445 (
// Equation(s):
// \regFile|RAM~445_combout  = ( !\outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~445_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~445 .extended_lut = "off";
defparam \regFile|RAM~445 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~445 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N53
dffeas \regFile|RAM~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~69 .is_wysiwyg = "true";
defparam \regFile|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \regFile|RAM~282 (
// Equation(s):
// \regFile|RAM~282_combout  = ( \regFile|RAM~117_q  & ( \regFile|RAM~69_q  & ( (!\regAddress1[0]~input_o  & (\regFile|RAM~101_q  & (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~85_q ) # (\regAddress1[1]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~117_q  & ( \regFile|RAM~69_q  & ( (!\regAddress1[0]~input_o  & (\regFile|RAM~101_q  & (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o  & \regFile|RAM~85_q )))) ) ) ) # ( \regFile|RAM~117_q  & ( 
// !\regFile|RAM~69_q  & ( (!\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o )) # (\regFile|RAM~101_q ))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~85_q ) # (\regAddress1[1]~input_o )))) ) ) ) # ( !\regFile|RAM~117_q  & ( !\regFile|RAM~69_q  & ( 
// (!\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o )) # (\regFile|RAM~101_q ))) # (\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o  & \regFile|RAM~85_q )))) ) ) )

	.dataa(!\regFile|RAM~101_q ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regAddress1[1]~input_o ),
	.datad(!\regFile|RAM~85_q ),
	.datae(!\regFile|RAM~117_q ),
	.dataf(!\regFile|RAM~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~282 .extended_lut = "off";
defparam \regFile|RAM~282 .lut_mask = 64'hC4F4C7F704340737;
defparam \regFile|RAM~282 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \regFile|RAM~181feeder (
// Equation(s):
// \regFile|RAM~181feeder_combout  = ( \outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~181feeder .extended_lut = "off";
defparam \regFile|RAM~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \regFile|RAM~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~181 .is_wysiwyg = "true";
defparam \regFile|RAM~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \regFile|RAM~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~149 .is_wysiwyg = "true";
defparam \regFile|RAM~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \regFile|RAM~133feeder (
// Equation(s):
// \regFile|RAM~133feeder_combout  = ( \outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~133feeder .extended_lut = "off";
defparam \regFile|RAM~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \regFile|RAM~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~133 .is_wysiwyg = "true";
defparam \regFile|RAM~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \regFile|RAM~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~165 .is_wysiwyg = "true";
defparam \regFile|RAM~165 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \regFile|RAM~283 (
// Equation(s):
// \regFile|RAM~283_combout  = ( \regFile|RAM~133_q  & ( \regFile|RAM~165_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & ((\regFile|RAM~149_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~181_q ))) ) ) ) # ( !\regFile|RAM~133_q  & ( 
// \regFile|RAM~165_q  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~149_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~181_q )))) ) ) ) # ( \regFile|RAM~133_q  & ( 
// !\regFile|RAM~165_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~149_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~181_q )))) ) ) ) # ( !\regFile|RAM~133_q  & 
// ( !\regFile|RAM~165_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & ((\regFile|RAM~149_q ))) # (\regAddress1[1]~input_o  & (\regFile|RAM~181_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~181_q ),
	.datad(!\regFile|RAM~149_q ),
	.datae(!\regFile|RAM~133_q ),
	.dataf(!\regFile|RAM~165_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~283 .extended_lut = "off";
defparam \regFile|RAM~283 .lut_mask = 64'h014589CD2367ABEF;
defparam \regFile|RAM~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \regFile|RAM~213feeder (
// Equation(s):
// \regFile|RAM~213feeder_combout  = ( \outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~213feeder .extended_lut = "off";
defparam \regFile|RAM~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N50
dffeas \regFile|RAM~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~213 .is_wysiwyg = "true";
defparam \regFile|RAM~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \regFile|RAM~229feeder (
// Equation(s):
// \regFile|RAM~229feeder_combout  = ( \outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~229feeder .extended_lut = "off";
defparam \regFile|RAM~229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N2
dffeas \regFile|RAM~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~229 .is_wysiwyg = "true";
defparam \regFile|RAM~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \regFile|RAM~197feeder (
// Equation(s):
// \regFile|RAM~197feeder_combout  = ( \outputMux|y[5]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~197feeder .extended_lut = "off";
defparam \regFile|RAM~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \regFile|RAM~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~197 .is_wysiwyg = "true";
defparam \regFile|RAM~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N8
dffeas \regFile|RAM~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~245 .is_wysiwyg = "true";
defparam \regFile|RAM~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \regFile|RAM~284 (
// Equation(s):
// \regFile|RAM~284_combout  = ( \regFile|RAM~197_q  & ( \regFile|RAM~245_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~229_q )))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~213_q )) # (\regAddress1[1]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~197_q  & ( \regFile|RAM~245_q  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~229_q )))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~213_q )) # (\regAddress1[1]~input_o ))) ) ) ) # ( \regFile|RAM~197_q  & ( 
// !\regFile|RAM~245_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~229_q )))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~213_q ))) ) ) ) # ( !\regFile|RAM~197_q  & ( !\regFile|RAM~245_q  & ( 
// (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~229_q )))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~213_q ))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~213_q ),
	.datad(!\regFile|RAM~229_q ),
	.datae(!\regFile|RAM~197_q ),
	.dataf(!\regFile|RAM~245_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~284 .extended_lut = "off";
defparam \regFile|RAM~284 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \regFile|RAM~285 (
// Equation(s):
// \regFile|RAM~285_combout  = ( \regFile|RAM~283_combout  & ( \regFile|RAM~284_combout  & ( ((!\regAddress1[2]~input_o  & (\regFile|RAM~281_combout )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~282_combout )))) # (\regAddress1[3]~input_o ) ) ) ) # ( 
// !\regFile|RAM~283_combout  & ( \regFile|RAM~284_combout  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & (\regFile|RAM~281_combout ))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~282_combout )) # (\regAddress1[3]~input_o ))) ) ) ) # ( 
// \regFile|RAM~283_combout  & ( !\regFile|RAM~284_combout  & ( (!\regAddress1[2]~input_o  & (((\regFile|RAM~281_combout )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & ((\regFile|RAM~282_combout )))) ) ) ) # ( 
// !\regFile|RAM~283_combout  & ( !\regFile|RAM~284_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & (\regFile|RAM~281_combout )) # (\regAddress1[2]~input_o  & ((\regFile|RAM~282_combout ))))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~281_combout ),
	.datad(!\regFile|RAM~282_combout ),
	.datae(!\regFile|RAM~283_combout ),
	.dataf(!\regFile|RAM~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~285 .extended_lut = "off";
defparam \regFile|RAM~285 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \regFile|RAM~442 (
// Equation(s):
// \regFile|RAM~442_combout  = ( !\outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~442 .extended_lut = "off";
defparam \regFile|RAM~442 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \regFile|RAM~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~20 .is_wysiwyg = "true";
defparam \regFile|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \regFile|RAM~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~212 .is_wysiwyg = "true";
defparam \regFile|RAM~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \regFile|RAM~84feeder (
// Equation(s):
// \regFile|RAM~84feeder_combout  = ( \outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~84feeder .extended_lut = "off";
defparam \regFile|RAM~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N26
dffeas \regFile|RAM~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~84 .is_wysiwyg = "true";
defparam \regFile|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \regFile|RAM~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~148 .is_wysiwyg = "true";
defparam \regFile|RAM~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \regFile|RAM~277 (
// Equation(s):
// \regFile|RAM~277_combout  = ( \regFile|RAM~84_q  & ( \regFile|RAM~148_q  & ( (!\regAddress1[2]~input_o  & (((!\regFile|RAM~20_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~212_q )))) ) ) ) 
// # ( !\regFile|RAM~84_q  & ( \regFile|RAM~148_q  & ( (!\regAddress1[2]~input_o  & (((!\regFile|RAM~20_q )) # (\regAddress1[3]~input_o ))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~212_q )))) ) ) ) # ( \regFile|RAM~84_q  & ( 
// !\regFile|RAM~148_q  & ( (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & (!\regFile|RAM~20_q ))) # (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~212_q )))) ) ) ) # ( !\regFile|RAM~84_q  & ( !\regFile|RAM~148_q  & ( 
// (!\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & (!\regFile|RAM~20_q ))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~212_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~20_q ),
	.datad(!\regFile|RAM~212_q ),
	.datae(!\regFile|RAM~84_q ),
	.dataf(!\regFile|RAM~148_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~277 .extended_lut = "off";
defparam \regFile|RAM~277 .lut_mask = 64'h8091C4D5A2B3E6F7;
defparam \regFile|RAM~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \regFile|RAM~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~180 .is_wysiwyg = "true";
defparam \regFile|RAM~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N11
dffeas \regFile|RAM~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~52 .is_wysiwyg = "true";
defparam \regFile|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \regFile|RAM~244feeder (
// Equation(s):
// \regFile|RAM~244feeder_combout  = ( \outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~244feeder .extended_lut = "off";
defparam \regFile|RAM~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \regFile|RAM~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~244 .is_wysiwyg = "true";
defparam \regFile|RAM~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \regFile|RAM~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~116 .is_wysiwyg = "true";
defparam \regFile|RAM~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \regFile|RAM~279 (
// Equation(s):
// \regFile|RAM~279_combout  = ( \regFile|RAM~244_q  & ( \regFile|RAM~116_q  & ( ((!\regAddress1[3]~input_o  & ((\regFile|RAM~52_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~180_q ))) # (\regAddress1[2]~input_o ) ) ) ) # ( !\regFile|RAM~244_q  & ( 
// \regFile|RAM~116_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~52_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~180_q )))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o )) ) ) ) # ( \regFile|RAM~244_q  & ( 
// !\regFile|RAM~116_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~52_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~180_q )))) # (\regAddress1[2]~input_o  & (\regAddress1[3]~input_o )) ) ) ) # ( !\regFile|RAM~244_q  & ( 
// !\regFile|RAM~116_q  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & ((\regFile|RAM~52_q ))) # (\regAddress1[3]~input_o  & (\regFile|RAM~180_q )))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~180_q ),
	.datad(!\regFile|RAM~52_q ),
	.datae(!\regFile|RAM~244_q ),
	.dataf(!\regFile|RAM~116_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~279 .extended_lut = "off";
defparam \regFile|RAM~279 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile|RAM~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \regFile|RAM~441 (
// Equation(s):
// \regFile|RAM~441_combout  = ( !\outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~441 .extended_lut = "off";
defparam \regFile|RAM~441 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~441 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \regFile|RAM~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~68 .is_wysiwyg = "true";
defparam \regFile|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N20
dffeas \regFile|RAM~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~196 .is_wysiwyg = "true";
defparam \regFile|RAM~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \regFile|RAM~132feeder (
// Equation(s):
// \regFile|RAM~132feeder_combout  = ( \outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~132feeder .extended_lut = "off";
defparam \regFile|RAM~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N59
dffeas \regFile|RAM~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~132 .is_wysiwyg = "true";
defparam \regFile|RAM~132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \regFile|RAM~4feeder (
// Equation(s):
// \regFile|RAM~4feeder_combout  = ( \outputMux|y[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~4feeder .extended_lut = "off";
defparam \regFile|RAM~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \regFile|RAM~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~4 .is_wysiwyg = "true";
defparam \regFile|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \regFile|RAM~276 (
// Equation(s):
// \regFile|RAM~276_combout  = ( \regFile|RAM~132_q  & ( \regFile|RAM~4_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (!\regFile|RAM~68_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~196_q )))) ) ) ) # ( !\regFile|RAM~132_q  & ( 
// \regFile|RAM~4_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((!\regFile|RAM~68_q )))) # (\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~196_q )))) ) ) ) # ( \regFile|RAM~132_q  & ( !\regFile|RAM~4_q  & ( 
// (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (!\regFile|RAM~68_q ))) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~196_q )))) ) ) ) # ( !\regFile|RAM~132_q  & ( !\regFile|RAM~4_q  & ( (\regAddress1[2]~input_o  & 
// ((!\regAddress1[3]~input_o  & (!\regFile|RAM~68_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~196_q ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~68_q ),
	.datad(!\regFile|RAM~196_q ),
	.datae(!\regFile|RAM~132_q ),
	.dataf(!\regFile|RAM~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~276 .extended_lut = "off";
defparam \regFile|RAM~276 .lut_mask = 64'h20316475A8B9ECFD;
defparam \regFile|RAM~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \regFile|RAM~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~100 .is_wysiwyg = "true";
defparam \regFile|RAM~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N56
dffeas \regFile|RAM~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~164 .is_wysiwyg = "true";
defparam \regFile|RAM~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \regFile|RAM~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~228 .is_wysiwyg = "true";
defparam \regFile|RAM~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N53
dffeas \regFile|RAM~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~36 .is_wysiwyg = "true";
defparam \regFile|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \regFile|RAM~278 (
// Equation(s):
// \regFile|RAM~278_combout  = ( \regFile|RAM~228_q  & ( \regFile|RAM~36_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~100_q )))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~164_q )) # (\regAddress1[2]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~228_q  & ( \regFile|RAM~36_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~100_q )))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~164_q )))) ) ) ) # ( \regFile|RAM~228_q  & 
// ( !\regFile|RAM~36_q  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~100_q ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~164_q )) # (\regAddress1[2]~input_o ))) ) ) ) # ( !\regFile|RAM~228_q  & ( !\regFile|RAM~36_q  & ( 
// (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~100_q ))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~164_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~100_q ),
	.datad(!\regFile|RAM~164_q ),
	.datae(!\regFile|RAM~228_q ),
	.dataf(!\regFile|RAM~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~278 .extended_lut = "off";
defparam \regFile|RAM~278 .lut_mask = 64'h024613578ACE9BDF;
defparam \regFile|RAM~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \regFile|RAM~280 (
// Equation(s):
// \regFile|RAM~280_combout  = ( \regFile|RAM~276_combout  & ( \regFile|RAM~278_combout  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (\regFile|RAM~277_combout )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~279_combout )))) ) ) ) # ( 
// !\regFile|RAM~276_combout  & ( \regFile|RAM~278_combout  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~277_combout )) # (\regAddress1[1]~input_o  & 
// ((\regFile|RAM~279_combout ))))) ) ) ) # ( \regFile|RAM~276_combout  & ( !\regFile|RAM~278_combout  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o )) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~277_combout )) # 
// (\regAddress1[1]~input_o  & ((\regFile|RAM~279_combout ))))) ) ) ) # ( !\regFile|RAM~276_combout  & ( !\regFile|RAM~278_combout  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~277_combout )) # (\regAddress1[1]~input_o  & 
// ((\regFile|RAM~279_combout ))))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~277_combout ),
	.datad(!\regFile|RAM~279_combout ),
	.datae(!\regFile|RAM~276_combout ),
	.dataf(!\regFile|RAM~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~280 .extended_lut = "off";
defparam \regFile|RAM~280 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regFile|RAM~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \regFile|RAM~115feeder (
// Equation(s):
// \regFile|RAM~115feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~115feeder .extended_lut = "off";
defparam \regFile|RAM~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \regFile|RAM~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~115 .is_wysiwyg = "true";
defparam \regFile|RAM~115 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \regFile|RAM~440 (
// Equation(s):
// \regFile|RAM~440_combout  = ( !\outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~440 .extended_lut = "off";
defparam \regFile|RAM~440 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \regFile|RAM~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~67 .is_wysiwyg = "true";
defparam \regFile|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N22
dffeas \regFile|RAM~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~83 .is_wysiwyg = "true";
defparam \regFile|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \regFile|RAM~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~99 .is_wysiwyg = "true";
defparam \regFile|RAM~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \regFile|RAM~272 (
// Equation(s):
// \regFile|RAM~272_combout  = ( \regFile|RAM~83_q  & ( \regFile|RAM~99_q  & ( (!\regAddress1[1]~input_o  & (((!\regFile|RAM~67_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~115_q )))) ) ) ) # 
// ( !\regFile|RAM~83_q  & ( \regFile|RAM~99_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((!\regFile|RAM~67_q )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o ) # ((\regFile|RAM~115_q )))) ) ) ) # ( \regFile|RAM~83_q  & ( 
// !\regFile|RAM~99_q  & ( (!\regAddress1[1]~input_o  & (((!\regFile|RAM~67_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~115_q ))) ) ) ) # ( !\regFile|RAM~83_q  & ( !\regFile|RAM~99_q  & ( 
// (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((!\regFile|RAM~67_q )))) # (\regAddress1[1]~input_o  & (\regAddress1[0]~input_o  & (\regFile|RAM~115_q ))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~115_q ),
	.datad(!\regFile|RAM~67_q ),
	.datae(!\regFile|RAM~83_q ),
	.dataf(!\regFile|RAM~99_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~272 .extended_lut = "off";
defparam \regFile|RAM~272 .lut_mask = 64'h8901AB23CD45EF67;
defparam \regFile|RAM~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \regFile|RAM~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~179 .is_wysiwyg = "true";
defparam \regFile|RAM~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \regFile|RAM~131feeder (
// Equation(s):
// \regFile|RAM~131feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~131feeder .extended_lut = "off";
defparam \regFile|RAM~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \regFile|RAM~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~131 .is_wysiwyg = "true";
defparam \regFile|RAM~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \regFile|RAM~163feeder (
// Equation(s):
// \regFile|RAM~163feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~163feeder .extended_lut = "off";
defparam \regFile|RAM~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N47
dffeas \regFile|RAM~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~163 .is_wysiwyg = "true";
defparam \regFile|RAM~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \regFile|RAM~147feeder (
// Equation(s):
// \regFile|RAM~147feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~147feeder .extended_lut = "off";
defparam \regFile|RAM~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \regFile|RAM~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~147 .is_wysiwyg = "true";
defparam \regFile|RAM~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \regFile|RAM~273 (
// Equation(s):
// \regFile|RAM~273_combout  = ( \regFile|RAM~163_q  & ( \regFile|RAM~147_q  & ( (!\regAddress1[1]~input_o  & (((\regFile|RAM~131_q ) # (\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o )) # (\regFile|RAM~179_q ))) ) ) ) 
// # ( !\regFile|RAM~163_q  & ( \regFile|RAM~147_q  & ( (!\regAddress1[1]~input_o  & (((\regFile|RAM~131_q ) # (\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & (\regFile|RAM~179_q  & (\regAddress1[0]~input_o ))) ) ) ) # ( \regFile|RAM~163_q  & ( 
// !\regFile|RAM~147_q  & ( (!\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o  & \regFile|RAM~131_q )))) # (\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o )) # (\regFile|RAM~179_q ))) ) ) ) # ( !\regFile|RAM~163_q  & ( !\regFile|RAM~147_q  & ( 
// (!\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o  & \regFile|RAM~131_q )))) # (\regAddress1[1]~input_o  & (\regFile|RAM~179_q  & (\regAddress1[0]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~179_q ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regAddress1[0]~input_o ),
	.datad(!\regFile|RAM~131_q ),
	.datae(!\regFile|RAM~163_q ),
	.dataf(!\regFile|RAM~147_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~273 .extended_lut = "off";
defparam \regFile|RAM~273 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \regFile|RAM~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \regFile|RAM~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~195 .is_wysiwyg = "true";
defparam \regFile|RAM~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \regFile|RAM~227feeder (
// Equation(s):
// \regFile|RAM~227feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~227feeder .extended_lut = "off";
defparam \regFile|RAM~227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~227feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \regFile|RAM~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~227 .is_wysiwyg = "true";
defparam \regFile|RAM~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \regFile|RAM~211feeder (
// Equation(s):
// \regFile|RAM~211feeder_combout  = ( \outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~211feeder .extended_lut = "off";
defparam \regFile|RAM~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N47
dffeas \regFile|RAM~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~211 .is_wysiwyg = "true";
defparam \regFile|RAM~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \regFile|RAM~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~243 .is_wysiwyg = "true";
defparam \regFile|RAM~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \regFile|RAM~274 (
// Equation(s):
// \regFile|RAM~274_combout  = ( \regFile|RAM~211_q  & ( \regFile|RAM~243_q  & ( ((!\regAddress1[1]~input_o  & (\regFile|RAM~195_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~227_q )))) # (\regAddress1[0]~input_o ) ) ) ) # ( !\regFile|RAM~211_q  & ( 
// \regFile|RAM~243_q  & ( (!\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & (\regFile|RAM~195_q ))) # (\regAddress1[1]~input_o  & (((\regFile|RAM~227_q )) # (\regAddress1[0]~input_o ))) ) ) ) # ( \regFile|RAM~211_q  & ( !\regFile|RAM~243_q  & ( 
// (!\regAddress1[1]~input_o  & (((\regFile|RAM~195_q )) # (\regAddress1[0]~input_o ))) # (\regAddress1[1]~input_o  & (!\regAddress1[0]~input_o  & ((\regFile|RAM~227_q )))) ) ) ) # ( !\regFile|RAM~211_q  & ( !\regFile|RAM~243_q  & ( (!\regAddress1[0]~input_o 
//  & ((!\regAddress1[1]~input_o  & (\regFile|RAM~195_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~227_q ))))) ) ) )

	.dataa(!\regAddress1[1]~input_o ),
	.datab(!\regAddress1[0]~input_o ),
	.datac(!\regFile|RAM~195_q ),
	.datad(!\regFile|RAM~227_q ),
	.datae(!\regFile|RAM~211_q ),
	.dataf(!\regFile|RAM~243_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~274 .extended_lut = "off";
defparam \regFile|RAM~274 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \regFile|RAM~438 (
// Equation(s):
// \regFile|RAM~438_combout  = ( !\outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~438 .extended_lut = "off";
defparam \regFile|RAM~438 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \regFile|RAM~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~19 .is_wysiwyg = "true";
defparam \regFile|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \regFile|RAM~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~51 .is_wysiwyg = "true";
defparam \regFile|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \regFile|RAM~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~3 .is_wysiwyg = "true";
defparam \regFile|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \regFile|RAM~439 (
// Equation(s):
// \regFile|RAM~439_combout  = ( !\outputMux|y[3]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~439 .extended_lut = "off";
defparam \regFile|RAM~439 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~439 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \regFile|RAM~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~35 .is_wysiwyg = "true";
defparam \regFile|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \regFile|RAM~271 (
// Equation(s):
// \regFile|RAM~271_combout  = ( \regFile|RAM~3_q  & ( \regFile|RAM~35_q  & ( (!\regAddress1[0]~input_o  & (((!\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (!\regFile|RAM~19_q )) # (\regAddress1[1]~input_o  & 
// ((\regFile|RAM~51_q ))))) ) ) ) # ( !\regFile|RAM~3_q  & ( \regFile|RAM~35_q  & ( (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (!\regFile|RAM~19_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~51_q ))))) ) ) ) # ( \regFile|RAM~3_q  & ( 
// !\regFile|RAM~35_q  & ( (!\regAddress1[0]~input_o ) # ((!\regAddress1[1]~input_o  & (!\regFile|RAM~19_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~51_q )))) ) ) ) # ( !\regFile|RAM~3_q  & ( !\regFile|RAM~35_q  & ( (!\regAddress1[0]~input_o  & 
// (((\regAddress1[1]~input_o )))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o  & (!\regFile|RAM~19_q )) # (\regAddress1[1]~input_o  & ((\regFile|RAM~51_q ))))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regFile|RAM~19_q ),
	.datac(!\regFile|RAM~51_q ),
	.datad(!\regAddress1[1]~input_o ),
	.datae(!\regFile|RAM~3_q ),
	.dataf(!\regFile|RAM~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~271 .extended_lut = "off";
defparam \regFile|RAM~271 .lut_mask = 64'h44AFEEAF4405EE05;
defparam \regFile|RAM~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \regFile|RAM~275 (
// Equation(s):
// \regFile|RAM~275_combout  = ( \regFile|RAM~274_combout  & ( \regFile|RAM~271_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~273_combout )))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~272_combout )) # 
// (\regAddress1[3]~input_o ))) ) ) ) # ( !\regFile|RAM~274_combout  & ( \regFile|RAM~271_combout  & ( (!\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o ) # ((\regFile|RAM~273_combout )))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & 
// (\regFile|RAM~272_combout ))) ) ) ) # ( \regFile|RAM~274_combout  & ( !\regFile|RAM~271_combout  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~273_combout )))) # (\regAddress1[2]~input_o  & (((\regFile|RAM~272_combout )) # 
// (\regAddress1[3]~input_o ))) ) ) ) # ( !\regFile|RAM~274_combout  & ( !\regFile|RAM~271_combout  & ( (!\regAddress1[2]~input_o  & (\regAddress1[3]~input_o  & ((\regFile|RAM~273_combout )))) # (\regAddress1[2]~input_o  & (!\regAddress1[3]~input_o  & 
// (\regFile|RAM~272_combout ))) ) ) )

	.dataa(!\regAddress1[2]~input_o ),
	.datab(!\regAddress1[3]~input_o ),
	.datac(!\regFile|RAM~272_combout ),
	.datad(!\regFile|RAM~273_combout ),
	.datae(!\regFile|RAM~274_combout ),
	.dataf(!\regFile|RAM~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~275 .extended_lut = "off";
defparam \regFile|RAM~275 .lut_mask = 64'h042615378CAE9DBF;
defparam \regFile|RAM~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \regFile|RAM~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~114 .is_wysiwyg = "true";
defparam \regFile|RAM~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N50
dffeas \regFile|RAM~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~178 .is_wysiwyg = "true";
defparam \regFile|RAM~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N23
dffeas \regFile|RAM~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~50 .is_wysiwyg = "true";
defparam \regFile|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \regFile|RAM~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~242 .is_wysiwyg = "true";
defparam \regFile|RAM~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \regFile|RAM~269 (
// Equation(s):
// \regFile|RAM~269_combout  = ( \regFile|RAM~50_q  & ( \regFile|RAM~242_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~114_q )))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~178_q )) # (\regAddress1[2]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~50_q  & ( \regFile|RAM~242_q  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~114_q ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~178_q )) # (\regAddress1[2]~input_o ))) ) ) ) # ( \regFile|RAM~50_q  & ( 
// !\regFile|RAM~242_q  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~114_q )))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~178_q )))) ) ) ) # ( !\regFile|RAM~50_q  & ( !\regFile|RAM~242_q  & ( 
// (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & (\regFile|RAM~114_q ))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & ((\regFile|RAM~178_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~114_q ),
	.datad(!\regFile|RAM~178_q ),
	.datae(!\regFile|RAM~50_q ),
	.dataf(!\regFile|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~269 .extended_lut = "off";
defparam \regFile|RAM~269 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N20
dffeas \regFile|RAM~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~226 .is_wysiwyg = "true";
defparam \regFile|RAM~226 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \regFile|RAM~162feeder (
// Equation(s):
// \regFile|RAM~162feeder_combout  = ( \outputMux|y[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~162feeder .extended_lut = "off";
defparam \regFile|RAM~162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N2
dffeas \regFile|RAM~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~162 .is_wysiwyg = "true";
defparam \regFile|RAM~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \regFile|RAM~98feeder (
// Equation(s):
// \regFile|RAM~98feeder_combout  = ( \outputMux|y[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~98feeder .extended_lut = "off";
defparam \regFile|RAM~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N35
dffeas \regFile|RAM~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~98 .is_wysiwyg = "true";
defparam \regFile|RAM~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \regFile|RAM~34feeder (
// Equation(s):
// \regFile|RAM~34feeder_combout  = ( \outputMux|y[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~34feeder .extended_lut = "off";
defparam \regFile|RAM~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N53
dffeas \regFile|RAM~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~34 .is_wysiwyg = "true";
defparam \regFile|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \regFile|RAM~268 (
// Equation(s):
// \regFile|RAM~268_combout  = ( \regFile|RAM~98_q  & ( \regFile|RAM~34_q  & ( (!\regAddress1[3]~input_o ) # ((!\regAddress1[2]~input_o  & ((\regFile|RAM~162_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~226_q ))) ) ) ) # ( !\regFile|RAM~98_q  & ( 
// \regFile|RAM~34_q  & ( (!\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~162_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~226_q )))) ) ) ) # ( \regFile|RAM~98_q  & ( 
// !\regFile|RAM~34_q  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o )) # (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~162_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~226_q )))) ) ) ) # ( !\regFile|RAM~98_q  & ( 
// !\regFile|RAM~34_q  & ( (\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o  & ((\regFile|RAM~162_q ))) # (\regAddress1[2]~input_o  & (\regFile|RAM~226_q )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~226_q ),
	.datad(!\regFile|RAM~162_q ),
	.datae(!\regFile|RAM~98_q ),
	.dataf(!\regFile|RAM~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~268 .extended_lut = "off";
defparam \regFile|RAM~268 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|RAM~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \regFile|RAM~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~66 .is_wysiwyg = "true";
defparam \regFile|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N44
dffeas \regFile|RAM~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~194 .is_wysiwyg = "true";
defparam \regFile|RAM~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N14
dffeas \regFile|RAM~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~2 .is_wysiwyg = "true";
defparam \regFile|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \regFile|RAM~130feeder (
// Equation(s):
// \regFile|RAM~130feeder_combout  = ( \outputMux|y[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~130feeder .extended_lut = "off";
defparam \regFile|RAM~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N47
dffeas \regFile|RAM~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~130 .is_wysiwyg = "true";
defparam \regFile|RAM~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N45
cyclonev_lcell_comb \regFile|RAM~266 (
// Equation(s):
// \regFile|RAM~266_combout  = ( \regFile|RAM~2_q  & ( \regFile|RAM~130_q  & ( (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~66_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~194_q )))) ) ) ) # ( !\regFile|RAM~2_q  & ( 
// \regFile|RAM~130_q  & ( (!\regAddress1[3]~input_o  & (\regFile|RAM~66_q  & ((\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o ) # (\regFile|RAM~194_q )))) ) ) ) # ( \regFile|RAM~2_q  & ( !\regFile|RAM~130_q  & ( 
// (!\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o )) # (\regFile|RAM~66_q ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~194_q  & \regAddress1[2]~input_o )))) ) ) ) # ( !\regFile|RAM~2_q  & ( !\regFile|RAM~130_q  & ( (\regAddress1[2]~input_o  & 
// ((!\regAddress1[3]~input_o  & (\regFile|RAM~66_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~194_q ))))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regFile|RAM~66_q ),
	.datac(!\regFile|RAM~194_q ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(!\regFile|RAM~2_q ),
	.dataf(!\regFile|RAM~130_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~266 .extended_lut = "off";
defparam \regFile|RAM~266 .lut_mask = 64'h0027AA275527FF27;
defparam \regFile|RAM~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \regFile|RAM~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~82 .is_wysiwyg = "true";
defparam \regFile|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \regFile|RAM~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~210 .is_wysiwyg = "true";
defparam \regFile|RAM~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N56
dffeas \regFile|RAM~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~146 .is_wysiwyg = "true";
defparam \regFile|RAM~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \regFile|RAM~437 (
// Equation(s):
// \regFile|RAM~437_combout  = ( !\outputMux|y[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~437 .extended_lut = "off";
defparam \regFile|RAM~437 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~437 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \regFile|RAM~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~18 .is_wysiwyg = "true";
defparam \regFile|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \regFile|RAM~267 (
// Equation(s):
// \regFile|RAM~267_combout  = ( \regFile|RAM~146_q  & ( \regFile|RAM~18_q  & ( (!\regAddress1[3]~input_o  & (\regFile|RAM~82_q  & ((\regAddress1[2]~input_o )))) # (\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o ) # (\regFile|RAM~210_q )))) ) ) ) # ( 
// !\regFile|RAM~146_q  & ( \regFile|RAM~18_q  & ( (\regAddress1[2]~input_o  & ((!\regAddress1[3]~input_o  & (\regFile|RAM~82_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~210_q ))))) ) ) ) # ( \regFile|RAM~146_q  & ( !\regFile|RAM~18_q  & ( 
// (!\regAddress1[2]~input_o ) # ((!\regAddress1[3]~input_o  & (\regFile|RAM~82_q )) # (\regAddress1[3]~input_o  & ((\regFile|RAM~210_q )))) ) ) ) # ( !\regFile|RAM~146_q  & ( !\regFile|RAM~18_q  & ( (!\regAddress1[3]~input_o  & (((!\regAddress1[2]~input_o 
// )) # (\regFile|RAM~82_q ))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~210_q  & \regAddress1[2]~input_o )))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regFile|RAM~82_q ),
	.datac(!\regFile|RAM~210_q ),
	.datad(!\regAddress1[2]~input_o ),
	.datae(!\regFile|RAM~146_q ),
	.dataf(!\regFile|RAM~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~267 .extended_lut = "off";
defparam \regFile|RAM~267 .lut_mask = 64'hAA27FF2700275527;
defparam \regFile|RAM~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \regFile|RAM~270 (
// Equation(s):
// \regFile|RAM~270_combout  = ( \regFile|RAM~266_combout  & ( \regFile|RAM~267_combout  & ( (!\regAddress1[1]~input_o ) # ((!\regAddress1[0]~input_o  & ((\regFile|RAM~268_combout ))) # (\regAddress1[0]~input_o  & (\regFile|RAM~269_combout ))) ) ) ) # ( 
// !\regFile|RAM~266_combout  & ( \regFile|RAM~267_combout  & ( (!\regAddress1[1]~input_o  & (((\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~268_combout ))) # (\regAddress1[0]~input_o  & 
// (\regFile|RAM~269_combout )))) ) ) ) # ( \regFile|RAM~266_combout  & ( !\regFile|RAM~267_combout  & ( (!\regAddress1[1]~input_o  & (((!\regAddress1[0]~input_o )))) # (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~268_combout ))) 
// # (\regAddress1[0]~input_o  & (\regFile|RAM~269_combout )))) ) ) ) # ( !\regFile|RAM~266_combout  & ( !\regFile|RAM~267_combout  & ( (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~268_combout ))) # (\regAddress1[0]~input_o  & 
// (\regFile|RAM~269_combout )))) ) ) )

	.dataa(!\regFile|RAM~269_combout ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~268_combout ),
	.datad(!\regAddress1[0]~input_o ),
	.datae(!\regFile|RAM~266_combout ),
	.dataf(!\regFile|RAM~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~270 .extended_lut = "off";
defparam \regFile|RAM~270 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \regFile|RAM~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N2
dffeas \regFile|RAM~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~129 .is_wysiwyg = "true";
defparam \regFile|RAM~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N20
dffeas \regFile|RAM~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~177 .is_wysiwyg = "true";
defparam \regFile|RAM~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N14
dffeas \regFile|RAM~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~145 .is_wysiwyg = "true";
defparam \regFile|RAM~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N56
dffeas \regFile|RAM~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~161 .is_wysiwyg = "true";
defparam \regFile|RAM~161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \regFile|RAM~263 (
// Equation(s):
// \regFile|RAM~263_combout  = ( \regFile|RAM~145_q  & ( \regFile|RAM~161_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~129_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~177_q )))) ) ) ) 
// # ( !\regFile|RAM~145_q  & ( \regFile|RAM~161_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~129_q )) # (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~177_q )))) ) ) ) # ( \regFile|RAM~145_q  & ( 
// !\regFile|RAM~161_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~129_q ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~177_q )))) ) ) ) # ( !\regFile|RAM~145_q  & ( !\regFile|RAM~161_q  & ( 
// (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (\regFile|RAM~129_q ))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~177_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~129_q ),
	.datad(!\regFile|RAM~177_q ),
	.datae(!\regFile|RAM~145_q ),
	.dataf(!\regFile|RAM~161_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~263 .extended_lut = "off";
defparam \regFile|RAM~263 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regFile|RAM~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \regFile|RAM~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~97 .is_wysiwyg = "true";
defparam \regFile|RAM~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N38
dffeas \regFile|RAM~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~113 .is_wysiwyg = "true";
defparam \regFile|RAM~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \regFile|RAM~81feeder (
// Equation(s):
// \regFile|RAM~81feeder_combout  = ( \outputMux|y[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~81feeder .extended_lut = "off";
defparam \regFile|RAM~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \regFile|RAM~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~81 .is_wysiwyg = "true";
defparam \regFile|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \regFile|RAM~436 (
// Equation(s):
// \regFile|RAM~436_combout  = ( !\outputMux|y[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~436 .extended_lut = "off";
defparam \regFile|RAM~436 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regFile|RAM~436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \regFile|RAM~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~65 .is_wysiwyg = "true";
defparam \regFile|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \regFile|RAM~262 (
// Equation(s):
// \regFile|RAM~262_combout  = ( \regFile|RAM~81_q  & ( \regFile|RAM~65_q  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~97_q ))) # (\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~113_q )))) ) ) ) # ( 
// !\regFile|RAM~81_q  & ( \regFile|RAM~65_q  & ( (\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & (\regFile|RAM~97_q )) # (\regAddress1[0]~input_o  & ((\regFile|RAM~113_q ))))) ) ) ) # ( \regFile|RAM~81_q  & ( !\regFile|RAM~65_q  & ( 
// (!\regAddress1[1]~input_o ) # ((!\regAddress1[0]~input_o  & (\regFile|RAM~97_q )) # (\regAddress1[0]~input_o  & ((\regFile|RAM~113_q )))) ) ) ) # ( !\regFile|RAM~81_q  & ( !\regFile|RAM~65_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # 
// ((\regFile|RAM~97_q )))) # (\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & ((\regFile|RAM~113_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~97_q ),
	.datad(!\regFile|RAM~113_q ),
	.datae(!\regFile|RAM~81_q ),
	.dataf(!\regFile|RAM~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~262 .extended_lut = "off";
defparam \regFile|RAM~262 .lut_mask = 64'h8A9BCEDF02134657;
defparam \regFile|RAM~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N11
dffeas \regFile|RAM~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~225 .is_wysiwyg = "true";
defparam \regFile|RAM~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N8
dffeas \regFile|RAM~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~209 .is_wysiwyg = "true";
defparam \regFile|RAM~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \regFile|RAM~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~193 .is_wysiwyg = "true";
defparam \regFile|RAM~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \regFile|RAM~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~241 .is_wysiwyg = "true";
defparam \regFile|RAM~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \regFile|RAM~264 (
// Equation(s):
// \regFile|RAM~264_combout  = ( \regFile|RAM~193_q  & ( \regFile|RAM~241_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~225_q )))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~209_q )) # (\regAddress1[1]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~193_q  & ( \regFile|RAM~241_q  & ( (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~225_q ))) # (\regAddress1[0]~input_o  & (((\regFile|RAM~209_q )) # (\regAddress1[1]~input_o ))) ) ) ) # ( \regFile|RAM~193_q  & ( 
// !\regFile|RAM~241_q  & ( (!\regAddress1[0]~input_o  & ((!\regAddress1[1]~input_o ) # ((\regFile|RAM~225_q )))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & ((\regFile|RAM~209_q )))) ) ) ) # ( !\regFile|RAM~193_q  & ( !\regFile|RAM~241_q  & ( 
// (!\regAddress1[0]~input_o  & (\regAddress1[1]~input_o  & (\regFile|RAM~225_q ))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & ((\regFile|RAM~209_q )))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~225_q ),
	.datad(!\regFile|RAM~209_q ),
	.datae(!\regFile|RAM~193_q ),
	.dataf(!\regFile|RAM~241_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~264 .extended_lut = "off";
defparam \regFile|RAM~264 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \regFile|RAM~434 (
// Equation(s):
// \regFile|RAM~434_combout  = !\outputMux|y[1]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\outputMux|y[1]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~434 .extended_lut = "off";
defparam \regFile|RAM~434 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regFile|RAM~434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \regFile|RAM~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~17 .is_wysiwyg = "true";
defparam \regFile|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \regFile|RAM~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~1 .is_wysiwyg = "true";
defparam \regFile|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \regFile|RAM~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\outputMux|y[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|RAM~428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~49 .is_wysiwyg = "true";
defparam \regFile|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \regFile|RAM~435 (
// Equation(s):
// \regFile|RAM~435_combout  = ( !\outputMux|y[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\outputMux|y[1]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~435 .extended_lut = "off";
defparam \regFile|RAM~435 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regFile|RAM~435 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \regFile|RAM~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~33 .is_wysiwyg = "true";
defparam \regFile|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \regFile|RAM~261 (
// Equation(s):
// \regFile|RAM~261_combout  = ( \regFile|RAM~49_q  & ( \regFile|RAM~33_q  & ( (!\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & ((\regFile|RAM~1_q )))) # (\regAddress1[0]~input_o  & (((!\regFile|RAM~17_q )) # (\regAddress1[1]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~49_q  & ( \regFile|RAM~33_q  & ( (!\regAddress1[1]~input_o  & ((!\regAddress1[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress1[0]~input_o  & (!\regFile|RAM~17_q )))) ) ) ) # ( \regFile|RAM~49_q  & ( !\regFile|RAM~33_q  & ( 
// ((!\regAddress1[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress1[0]~input_o  & (!\regFile|RAM~17_q ))) # (\regAddress1[1]~input_o ) ) ) ) # ( !\regFile|RAM~49_q  & ( !\regFile|RAM~33_q  & ( (!\regAddress1[0]~input_o  & (((\regFile|RAM~1_q )) # 
// (\regAddress1[1]~input_o ))) # (\regAddress1[0]~input_o  & (!\regAddress1[1]~input_o  & (!\regFile|RAM~17_q ))) ) ) )

	.dataa(!\regAddress1[0]~input_o ),
	.datab(!\regAddress1[1]~input_o ),
	.datac(!\regFile|RAM~17_q ),
	.datad(!\regFile|RAM~1_q ),
	.datae(!\regFile|RAM~49_q ),
	.dataf(!\regFile|RAM~33_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~261 .extended_lut = "off";
defparam \regFile|RAM~261 .lut_mask = 64'h62EA73FB40C851D9;
defparam \regFile|RAM~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \regFile|RAM~265 (
// Equation(s):
// \regFile|RAM~265_combout  = ( \regFile|RAM~264_combout  & ( \regFile|RAM~261_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~262_combout )))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~263_combout )) # 
// (\regAddress1[2]~input_o ))) ) ) ) # ( !\regFile|RAM~264_combout  & ( \regFile|RAM~261_combout  & ( (!\regAddress1[3]~input_o  & ((!\regAddress1[2]~input_o ) # ((\regFile|RAM~262_combout )))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & 
// (\regFile|RAM~263_combout ))) ) ) ) # ( \regFile|RAM~264_combout  & ( !\regFile|RAM~261_combout  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~262_combout )))) # (\regAddress1[3]~input_o  & (((\regFile|RAM~263_combout )) # 
// (\regAddress1[2]~input_o ))) ) ) ) # ( !\regFile|RAM~264_combout  & ( !\regFile|RAM~261_combout  & ( (!\regAddress1[3]~input_o  & (\regAddress1[2]~input_o  & ((\regFile|RAM~262_combout )))) # (\regAddress1[3]~input_o  & (!\regAddress1[2]~input_o  & 
// (\regFile|RAM~263_combout ))) ) ) )

	.dataa(!\regAddress1[3]~input_o ),
	.datab(!\regAddress1[2]~input_o ),
	.datac(!\regFile|RAM~263_combout ),
	.datad(!\regFile|RAM~262_combout ),
	.datae(!\regFile|RAM~264_combout ),
	.dataf(!\regFile|RAM~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~265 .extended_lut = "off";
defparam \regFile|RAM~265 .lut_mask = 64'h042615378CAE9DBF;
defparam \regFile|RAM~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \pc_ALU|Add0~1 (
// Equation(s):
// \pc_ALU|Add0~1_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [0])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~260_combout )))) ) + ( VCC ) + ( !VCC ))
// \pc_ALU|Add0~2  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [0])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~260_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [0]),
	.datad(!\regFile|RAM~260_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~1_sumout ),
	.cout(\pc_ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~1 .extended_lut = "off";
defparam \pc_ALU|Add0~1 .lut_mask = 64'h0000000000000A4E;
defparam \pc_ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \pc_ALU|Add0~5 (
// Equation(s):
// \pc_ALU|Add0~5_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [1])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~265_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~2  ))
// \pc_ALU|Add0~6  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [1])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~265_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~2  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [1]),
	.datad(!\regFile|RAM~265_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~5_sumout ),
	.cout(\pc_ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~5 .extended_lut = "off";
defparam \pc_ALU|Add0~5 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \pc_ALU|Add0~9 (
// Equation(s):
// \pc_ALU|Add0~9_sumout  = SUM(( GND ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [2])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~270_combout )))) ) + ( \pc_ALU|Add0~6  ))
// \pc_ALU|Add0~10  = CARRY(( GND ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [2])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~270_combout )))) ) + ( \pc_ALU|Add0~6  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~270_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~9_sumout ),
	.cout(\pc_ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~9 .extended_lut = "off";
defparam \pc_ALU|Add0~9 .lut_mask = 64'h0000F5B100000000;
defparam \pc_ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_lcell_comb \pc_ALU|Add0~13 (
// Equation(s):
// \pc_ALU|Add0~13_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [3])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~275_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~10  ))
// \pc_ALU|Add0~14  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [3])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~275_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~10  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [3]),
	.datad(!\regFile|RAM~275_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~13_sumout ),
	.cout(\pc_ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~13 .extended_lut = "off";
defparam \pc_ALU|Add0~13 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \pc_ALU|Add0~17 (
// Equation(s):
// \pc_ALU|Add0~17_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [4])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~280_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~14  ))
// \pc_ALU|Add0~18  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [4])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~280_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~14  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [4]),
	.datad(!\regFile|RAM~280_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~17_sumout ),
	.cout(\pc_ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~17 .extended_lut = "off";
defparam \pc_ALU|Add0~17 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \pc_ALU|Add0~21 (
// Equation(s):
// \pc_ALU|Add0~21_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [5])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~285_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~18  ))
// \pc_ALU|Add0~22  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [5])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~285_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~18  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [5]),
	.datad(!\regFile|RAM~285_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~21_sumout ),
	.cout(\pc_ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~21 .extended_lut = "off";
defparam \pc_ALU|Add0~21 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \pc_ALU|Add0~25 (
// Equation(s):
// \pc_ALU|Add0~25_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [6])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~290_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~22  ))
// \pc_ALU|Add0~26  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [6])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~290_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~22  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [6]),
	.datad(!\regFile|RAM~290_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~25_sumout ),
	.cout(\pc_ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~25 .extended_lut = "off";
defparam \pc_ALU|Add0~25 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N21
cyclonev_lcell_comb \pc_ALU|Add0~29 (
// Equation(s):
// \pc_ALU|Add0~29_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [7])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~295_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~26  ))
// \pc_ALU|Add0~30  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [7])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~295_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~26  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [7]),
	.datad(!\regFile|RAM~295_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~29_sumout ),
	.cout(\pc_ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~29 .extended_lut = "off";
defparam \pc_ALU|Add0~29 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \pc_ALU|Add0~33 (
// Equation(s):
// \pc_ALU|Add0~33_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [8])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~300_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~30  ))
// \pc_ALU|Add0~34  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [8])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~300_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~30  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [8]),
	.datad(!\regFile|RAM~300_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~33_sumout ),
	.cout(\pc_ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~33 .extended_lut = "off";
defparam \pc_ALU|Add0~33 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N27
cyclonev_lcell_comb \pc_ALU|Add0~37 (
// Equation(s):
// \pc_ALU|Add0~37_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [9])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~305_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~34  ))
// \pc_ALU|Add0~38  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [9])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~305_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~34  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [9]),
	.datad(!\regFile|RAM~305_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~37_sumout ),
	.cout(\pc_ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~37 .extended_lut = "off";
defparam \pc_ALU|Add0~37 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N30
cyclonev_lcell_comb \pc_ALU|Add0~41 (
// Equation(s):
// \pc_ALU|Add0~41_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [10])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~310_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~38  ))
// \pc_ALU|Add0~42  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [10])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~310_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~38  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [10]),
	.datad(!\regFile|RAM~310_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~41_sumout ),
	.cout(\pc_ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~41 .extended_lut = "off";
defparam \pc_ALU|Add0~41 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N33
cyclonev_lcell_comb \pc_ALU|Add0~45 (
// Equation(s):
// \pc_ALU|Add0~45_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [11])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~315_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~42  ))
// \pc_ALU|Add0~46  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [11])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~315_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~42  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [11]),
	.datad(!\regFile|RAM~315_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~45_sumout ),
	.cout(\pc_ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~45 .extended_lut = "off";
defparam \pc_ALU|Add0~45 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N36
cyclonev_lcell_comb \pc_ALU|Add0~49 (
// Equation(s):
// \pc_ALU|Add0~49_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [12])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~320_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~46  ))
// \pc_ALU|Add0~50  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [12])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~320_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~46  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [12]),
	.datad(!\regFile|RAM~320_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~49_sumout ),
	.cout(\pc_ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~49 .extended_lut = "off";
defparam \pc_ALU|Add0~49 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N39
cyclonev_lcell_comb \pc_ALU|Add0~53 (
// Equation(s):
// \pc_ALU|Add0~53_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [13])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~325_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~50  ))
// \pc_ALU|Add0~54  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [13])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~325_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~50  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [13]),
	.datad(!\regFile|RAM~325_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~53_sumout ),
	.cout(\pc_ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~53 .extended_lut = "off";
defparam \pc_ALU|Add0~53 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \pc_ALU|Add0~57 (
// Equation(s):
// \pc_ALU|Add0~57_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [14])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~330_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~54  ))
// \pc_ALU|Add0~58  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [14])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~330_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~54  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [14]),
	.datad(!\regFile|RAM~330_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~57_sumout ),
	.cout(\pc_ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~57 .extended_lut = "off";
defparam \pc_ALU|Add0~57 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N45
cyclonev_lcell_comb \pc_ALU|Add0~61 (
// Equation(s):
// \pc_ALU|Add0~61_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [15])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~335_combout )))) ) + ( GND ) + ( \pc_ALU|Add0~58  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [15]),
	.datad(!\regFile|RAM~335_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add0~61 .extended_lut = "off";
defparam \pc_ALU|Add0~61 .lut_mask = 64'h0000FFFF00000A4E;
defparam \pc_ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \immediate[14]~input (
	.i(immediate[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[14]~input_o ));
// synopsys translate_off
defparam \immediate[14]~input .bus_hold = "false";
defparam \immediate[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \regFile|RAM~408 (
// Equation(s):
// \regFile|RAM~408_combout  = ( \regFile|RAM~110_q  & ( \regFile|RAM~46_q  & ( (!\regAddress2[3]~input_o ) # ((!\regAddress2[2]~input_o  & ((\regFile|RAM~174_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~238_q ))) ) ) ) # ( !\regFile|RAM~110_q  & ( 
// \regFile|RAM~46_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~174_q )))) # (\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & (\regFile|RAM~238_q ))) ) ) ) # ( \regFile|RAM~110_q  & ( !\regFile|RAM~46_q  & ( 
// (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~174_q )))) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~238_q )))) ) ) ) # ( !\regFile|RAM~110_q  & ( !\regFile|RAM~46_q  & ( (\regAddress2[3]~input_o  
// & ((!\regAddress2[2]~input_o  & ((\regFile|RAM~174_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~238_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~238_q ),
	.datad(!\regFile|RAM~174_q ),
	.datae(!\regFile|RAM~110_q ),
	.dataf(!\regFile|RAM~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~408 .extended_lut = "off";
defparam \regFile|RAM~408 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|RAM~408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \regFile|RAM~407 (
// Equation(s):
// \regFile|RAM~407_combout  = ( \regFile|RAM~158_q  & ( \regFile|RAM~30_q  & ( (!\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o  & \regFile|RAM~94_q )))) # (\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )) # (\regFile|RAM~222_q ))) ) ) ) # ( 
// !\regFile|RAM~158_q  & ( \regFile|RAM~30_q  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~94_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~222_q )))) ) ) ) # ( \regFile|RAM~158_q  & ( !\regFile|RAM~30_q  & ( 
// (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & ((\regFile|RAM~94_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~222_q ))) ) ) ) # ( !\regFile|RAM~158_q  & ( !\regFile|RAM~30_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o ) 
// # (\regFile|RAM~94_q )))) # (\regAddress2[3]~input_o  & (\regFile|RAM~222_q  & (\regAddress2[2]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~222_q ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regAddress2[2]~input_o ),
	.datad(!\regFile|RAM~94_q ),
	.datae(!\regFile|RAM~158_q ),
	.dataf(!\regFile|RAM~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~407 .extended_lut = "off";
defparam \regFile|RAM~407 .lut_mask = 64'hC1CDF1FD010D313D;
defparam \regFile|RAM~407 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \regFile|RAM~406 (
// Equation(s):
// \regFile|RAM~406_combout  = ( \regFile|RAM~206_q  & ( \regFile|RAM~14_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~142_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~78_q )) # (\regAddress2[3]~input_o ))) ) ) ) # 
// ( !\regFile|RAM~206_q  & ( \regFile|RAM~14_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~142_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (\regFile|RAM~78_q ))) ) ) ) # ( \regFile|RAM~206_q  & ( 
// !\regFile|RAM~14_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~142_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~78_q )) # (\regAddress2[3]~input_o ))) ) ) ) # ( !\regFile|RAM~206_q  & ( !\regFile|RAM~14_q  & ( 
// (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~142_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (\regFile|RAM~78_q ))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~78_q ),
	.datad(!\regFile|RAM~142_q ),
	.datae(!\regFile|RAM~206_q ),
	.dataf(!\regFile|RAM~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~406 .extended_lut = "off";
defparam \regFile|RAM~406 .lut_mask = 64'h042615378CAE9DBF;
defparam \regFile|RAM~406 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \regFile|RAM~409 (
// Equation(s):
// \regFile|RAM~409_combout  = ( \regFile|RAM~62_q  & ( \regFile|RAM~254_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~190_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~126_q )) # (\regAddress2[3]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~62_q  & ( \regFile|RAM~254_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & (\regFile|RAM~190_q ))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~126_q )) # (\regAddress2[3]~input_o ))) ) ) ) # ( \regFile|RAM~62_q  & ( 
// !\regFile|RAM~254_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~190_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & ((\regFile|RAM~126_q )))) ) ) ) # ( !\regFile|RAM~62_q  & ( !\regFile|RAM~254_q  & ( 
// (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & (\regFile|RAM~190_q ))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & ((\regFile|RAM~126_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~190_q ),
	.datad(!\regFile|RAM~126_q ),
	.datae(!\regFile|RAM~62_q ),
	.dataf(!\regFile|RAM~254_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~409 .extended_lut = "off";
defparam \regFile|RAM~409 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~409 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \regFile|RAM~410 (
// Equation(s):
// \regFile|RAM~410_combout  = ( \regFile|RAM~406_combout  & ( \regFile|RAM~409_combout  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~408_combout )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~407_combout )) # 
// (\regAddress2[1]~input_o ))) ) ) ) # ( !\regFile|RAM~406_combout  & ( \regFile|RAM~409_combout  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~408_combout ))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~407_combout )) # 
// (\regAddress2[1]~input_o ))) ) ) ) # ( \regFile|RAM~406_combout  & ( !\regFile|RAM~409_combout  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~408_combout )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & 
// ((\regFile|RAM~407_combout )))) ) ) ) # ( !\regFile|RAM~406_combout  & ( !\regFile|RAM~409_combout  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~408_combout ))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & 
// ((\regFile|RAM~407_combout )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~408_combout ),
	.datad(!\regFile|RAM~407_combout ),
	.datae(!\regFile|RAM~406_combout ),
	.dataf(!\regFile|RAM~409_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~410 .extended_lut = "off";
defparam \regFile|RAM~410 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~410 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \src2mux|y[14]~15 (
// Equation(s):
// \src2mux|y[14]~15_combout  = ( \regFile|RAM~410_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[14]~input_o ))) ) ) # ( !\regFile|RAM~410_combout  & ( (\alusrcb~input_o  & (!\src2mux|y[15]~0_combout  & \immediate[14]~input_o 
// )) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\src2mux|y[15]~0_combout ),
	.datac(!\immediate[14]~input_o ),
	.datad(gnd),
	.datae(!\regFile|RAM~410_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[14]~15 .extended_lut = "off";
defparam \src2mux|y[14]~15 .lut_mask = 64'h04048C8C04048C8C;
defparam \src2mux|y[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \immediate[13]~input (
	.i(immediate[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[13]~input_o ));
// synopsys translate_off
defparam \immediate[13]~input .bus_hold = "false";
defparam \immediate[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \regFile|RAM~401 (
// Equation(s):
// \regFile|RAM~401_combout  = ( \regFile|RAM~29_q  & ( \regFile|RAM~45_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~13_q )))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~61_q ))) ) ) ) # ( 
// !\regFile|RAM~29_q  & ( \regFile|RAM~45_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~13_q )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~61_q )))) ) ) ) # ( \regFile|RAM~29_q  & ( 
// !\regFile|RAM~45_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~13_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~61_q ))) ) ) ) # ( !\regFile|RAM~29_q  & ( !\regFile|RAM~45_q  & ( 
// (!\regAddress2[0]~input_o  & (((\regFile|RAM~13_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~61_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~61_q ),
	.datad(!\regFile|RAM~13_q ),
	.datae(!\regFile|RAM~29_q ),
	.dataf(!\regFile|RAM~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~401 .extended_lut = "off";
defparam \regFile|RAM~401 .lut_mask = 64'h67EF23AB45CD0189;
defparam \regFile|RAM~401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \regFile|RAM~403 (
// Equation(s):
// \regFile|RAM~403_combout  = ( \regFile|RAM~189_q  & ( \regFile|RAM~157_q  & ( ((!\regAddress2[1]~input_o  & (\regFile|RAM~141_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~173_q )))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~189_q  & ( 
// \regFile|RAM~157_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~141_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~173_q ))))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o )) ) ) ) # ( \regFile|RAM~189_q  & ( 
// !\regFile|RAM~157_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~141_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~173_q ))))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o )) ) ) ) # ( !\regFile|RAM~189_q  & 
// ( !\regFile|RAM~157_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~141_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~173_q ))))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~141_q ),
	.datad(!\regFile|RAM~173_q ),
	.datae(!\regFile|RAM~189_q ),
	.dataf(!\regFile|RAM~157_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~403 .extended_lut = "off";
defparam \regFile|RAM~403 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regFile|RAM~403 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \regFile|RAM~402 (
// Equation(s):
// \regFile|RAM~402_combout  = ( \regAddress2[0]~input_o  & ( \regFile|RAM~125_q  & ( (\regFile|RAM~93_q ) # (\regAddress2[1]~input_o ) ) ) ) # ( !\regAddress2[0]~input_o  & ( \regFile|RAM~125_q  & ( (!\regAddress2[1]~input_o  & ((!\regFile|RAM~77_q ))) # 
// (\regAddress2[1]~input_o  & (\regFile|RAM~109_q )) ) ) ) # ( \regAddress2[0]~input_o  & ( !\regFile|RAM~125_q  & ( (!\regAddress2[1]~input_o  & \regFile|RAM~93_q ) ) ) ) # ( !\regAddress2[0]~input_o  & ( !\regFile|RAM~125_q  & ( (!\regAddress2[1]~input_o  
// & ((!\regFile|RAM~77_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~109_q )) ) ) )

	.dataa(!\regFile|RAM~109_q ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~77_q ),
	.datad(!\regFile|RAM~93_q ),
	.datae(!\regAddress2[0]~input_o ),
	.dataf(!\regFile|RAM~125_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~402 .extended_lut = "off";
defparam \regFile|RAM~402 .lut_mask = 64'hD1D100CCD1D133FF;
defparam \regFile|RAM~402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N39
cyclonev_lcell_comb \regFile|RAM~404 (
// Equation(s):
// \regFile|RAM~404_combout  = ( \regFile|RAM~221_q  & ( \regFile|RAM~253_q  & ( ((!\regAddress2[1]~input_o  & (\regFile|RAM~205_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~237_q )))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~221_q  & ( 
// \regFile|RAM~253_q  & ( (!\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~205_q ))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~237_q )) # (\regAddress2[0]~input_o ))) ) ) ) # ( \regFile|RAM~221_q  & ( !\regFile|RAM~253_q  & ( 
// (!\regAddress2[1]~input_o  & (((\regFile|RAM~205_q )) # (\regAddress2[0]~input_o ))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & ((\regFile|RAM~237_q )))) ) ) ) # ( !\regFile|RAM~221_q  & ( !\regFile|RAM~253_q  & ( (!\regAddress2[0]~input_o 
//  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~205_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~237_q ))))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~205_q ),
	.datad(!\regFile|RAM~237_q ),
	.datae(!\regFile|RAM~221_q ),
	.dataf(!\regFile|RAM~253_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~404 .extended_lut = "off";
defparam \regFile|RAM~404 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \regFile|RAM~405 (
// Equation(s):
// \regFile|RAM~405_combout  = ( \regFile|RAM~402_combout  & ( \regFile|RAM~404_combout  & ( ((!\regAddress2[3]~input_o  & (\regFile|RAM~401_combout )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~403_combout )))) # (\regAddress2[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~402_combout  & ( \regFile|RAM~404_combout  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~401_combout ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~403_combout )) # (\regAddress2[2]~input_o ))) ) ) ) # ( 
// \regFile|RAM~402_combout  & ( !\regFile|RAM~404_combout  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~401_combout )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~403_combout )))) ) ) ) # ( 
// !\regFile|RAM~402_combout  & ( !\regFile|RAM~404_combout  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & (\regFile|RAM~401_combout )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~403_combout ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~401_combout ),
	.datad(!\regFile|RAM~403_combout ),
	.datae(!\regFile|RAM~402_combout ),
	.dataf(!\regFile|RAM~404_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~405 .extended_lut = "off";
defparam \regFile|RAM~405 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \src2mux|y[13]~14 (
// Equation(s):
// \src2mux|y[13]~14_combout  = ( \regFile|RAM~405_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[13]~input_o ))) ) ) # ( !\regFile|RAM~405_combout  & ( (\alusrcb~input_o  & (!\src2mux|y[15]~0_combout  & \immediate[13]~input_o 
// )) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(!\immediate[13]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~405_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[13]~14 .extended_lut = "off";
defparam \src2mux|y[13]~14 .lut_mask = 64'h00500050A0F0A0F0;
defparam \src2mux|y[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \immediate[12]~input (
	.i(immediate[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[12]~input_o ));
// synopsys translate_off
defparam \immediate[12]~input .bus_hold = "false";
defparam \immediate[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \regFile|RAM~399 (
// Equation(s):
// \regFile|RAM~399_combout  = ( \regFile|RAM~124_q  & ( \regFile|RAM~252_q  & ( ((!\regAddress2[3]~input_o  & (\regFile|RAM~60_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~188_q )))) # (\regAddress2[2]~input_o ) ) ) ) # ( !\regFile|RAM~124_q  & ( 
// \regFile|RAM~252_q  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~60_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~188_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( \regFile|RAM~124_q  & ( !\regFile|RAM~252_q  & ( 
// (!\regAddress2[3]~input_o  & (((\regFile|RAM~60_q )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~188_q )))) ) ) ) # ( !\regFile|RAM~124_q  & ( !\regFile|RAM~252_q  & ( (!\regAddress2[2]~input_o  
// & ((!\regAddress2[3]~input_o  & (\regFile|RAM~60_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~188_q ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~60_q ),
	.datad(!\regFile|RAM~188_q ),
	.datae(!\regFile|RAM~124_q ),
	.dataf(!\regFile|RAM~252_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~399 .extended_lut = "off";
defparam \regFile|RAM~399 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~399 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \regFile|RAM~398 (
// Equation(s):
// \regFile|RAM~398_combout  = ( \regFile|RAM~108_q  & ( \regFile|RAM~236_q  & ( ((!\regAddress2[3]~input_o  & ((\regFile|RAM~44_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~172_q ))) # (\regAddress2[2]~input_o ) ) ) ) # ( !\regFile|RAM~108_q  & ( 
// \regFile|RAM~236_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~44_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~172_q )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )))) ) ) ) # ( \regFile|RAM~108_q  & 
// ( !\regFile|RAM~236_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~44_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~172_q )))) # (\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~108_q  & ( !\regFile|RAM~236_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~44_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~172_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regFile|RAM~172_q ),
	.datac(!\regFile|RAM~44_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~108_q ),
	.dataf(!\regFile|RAM~236_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~398 .extended_lut = "off";
defparam \regFile|RAM~398 .lut_mask = 64'h0A225F220A775F77;
defparam \regFile|RAM~398 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \regFile|RAM~396 (
// Equation(s):
// \regFile|RAM~396_combout  = ( \regFile|RAM~76_q  & ( \regFile|RAM~12_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~140_q )))) # (\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & ((\regFile|RAM~204_q )))) ) ) ) # ( 
// !\regFile|RAM~76_q  & ( \regFile|RAM~12_q  & ( (!\regAddress2[3]~input_o ) # ((!\regAddress2[2]~input_o  & (\regFile|RAM~140_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~204_q )))) ) ) ) # ( \regFile|RAM~76_q  & ( !\regFile|RAM~12_q  & ( 
// (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~140_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~204_q ))))) ) ) ) # ( !\regFile|RAM~76_q  & ( !\regFile|RAM~12_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & 
// (\regFile|RAM~140_q ))) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~204_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~140_q ),
	.datad(!\regFile|RAM~204_q ),
	.datae(!\regFile|RAM~76_q ),
	.dataf(!\regFile|RAM~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~396 .extended_lut = "off";
defparam \regFile|RAM~396 .lut_mask = 64'h46570213CEDF8A9B;
defparam \regFile|RAM~396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \regFile|RAM~397 (
// Equation(s):
// \regFile|RAM~397_combout  = ( \regFile|RAM~220_q  & ( \regFile|RAM~92_q  & ( ((!\regAddress2[3]~input_o  & ((!\regFile|RAM~28_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~156_q ))) # (\regAddress2[2]~input_o ) ) ) ) # ( !\regFile|RAM~220_q  & ( 
// \regFile|RAM~92_q  & ( (!\regAddress2[3]~input_o  & (((!\regFile|RAM~28_q )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~156_q ))) ) ) ) # ( \regFile|RAM~220_q  & ( !\regFile|RAM~92_q  & ( 
// (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((!\regFile|RAM~28_q )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~156_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( !\regFile|RAM~220_q  & ( !\regFile|RAM~92_q  & ( (!\regAddress2[2]~input_o  
// & ((!\regAddress2[3]~input_o  & ((!\regFile|RAM~28_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~156_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~156_q ),
	.datad(!\regFile|RAM~28_q ),
	.datae(!\regFile|RAM~220_q ),
	.dataf(!\regFile|RAM~92_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~397 .extended_lut = "off";
defparam \regFile|RAM~397 .lut_mask = 64'h8C049D15AE26BF37;
defparam \regFile|RAM~397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N51
cyclonev_lcell_comb \regFile|RAM~400 (
// Equation(s):
// \regFile|RAM~400_combout  = ( \regFile|RAM~396_combout  & ( \regFile|RAM~397_combout  & ( (!\regAddress2[1]~input_o ) # ((!\regAddress2[0]~input_o  & ((\regFile|RAM~398_combout ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~399_combout ))) ) ) ) # ( 
// !\regFile|RAM~396_combout  & ( \regFile|RAM~397_combout  & ( (!\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o  & \regFile|RAM~398_combout )))) # (\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o )) # (\regFile|RAM~399_combout ))) ) ) ) # ( 
// \regFile|RAM~396_combout  & ( !\regFile|RAM~397_combout  & ( (!\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o ) # (\regFile|RAM~398_combout )))) # (\regAddress2[0]~input_o  & (\regFile|RAM~399_combout  & (\regAddress2[1]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~396_combout  & ( !\regFile|RAM~397_combout  & ( (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & ((\regFile|RAM~398_combout ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~399_combout )))) ) ) )

	.dataa(!\regFile|RAM~399_combout ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regAddress2[1]~input_o ),
	.datad(!\regFile|RAM~398_combout ),
	.datae(!\regFile|RAM~396_combout ),
	.dataf(!\regFile|RAM~397_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~400 .extended_lut = "off";
defparam \regFile|RAM~400 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \regFile|RAM~400 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \src2mux|y[12]~13 (
// Equation(s):
// \src2mux|y[12]~13_combout  = ( \immediate[12]~input_o  & ( \regFile|RAM~400_combout  & ( !\src2mux|y[15]~0_combout  ) ) ) # ( !\immediate[12]~input_o  & ( \regFile|RAM~400_combout  & ( (!\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) ) # ( 
// \immediate[12]~input_o  & ( !\regFile|RAM~400_combout  & ( (\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(gnd),
	.datae(!\immediate[12]~input_o ),
	.dataf(!\regFile|RAM~400_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[12]~13 .extended_lut = "off";
defparam \src2mux|y[12]~13 .lut_mask = 64'h00005050A0A0F0F0;
defparam \src2mux|y[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \immediate[11]~input (
	.i(immediate[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[11]~input_o ));
// synopsys translate_off
defparam \immediate[11]~input .bus_hold = "false";
defparam \immediate[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N45
cyclonev_lcell_comb \regFile|RAM~394 (
// Equation(s):
// \regFile|RAM~394_combout  = ( \regFile|RAM~203_q  & ( \regFile|RAM~251_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~219_q )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~235_q )) # (\regAddress2[0]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~203_q  & ( \regFile|RAM~251_q  & ( (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & (\regFile|RAM~219_q ))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~235_q )) # (\regAddress2[0]~input_o ))) ) ) ) # ( \regFile|RAM~203_q  & ( 
// !\regFile|RAM~251_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~219_q )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & ((\regFile|RAM~235_q )))) ) ) ) # ( !\regFile|RAM~203_q  & ( !\regFile|RAM~251_q  & ( 
// (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & (\regFile|RAM~219_q ))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & ((\regFile|RAM~235_q )))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~219_q ),
	.datad(!\regFile|RAM~235_q ),
	.datae(!\regFile|RAM~203_q ),
	.dataf(!\regFile|RAM~251_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~394 .extended_lut = "off";
defparam \regFile|RAM~394 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~394 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \regFile|RAM~392 (
// Equation(s):
// \regFile|RAM~392_combout  = ( \regFile|RAM~123_q  & ( \regFile|RAM~75_q  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~107_q ))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~91_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~123_q  & ( \regFile|RAM~75_q  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~107_q ))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~91_q )))) ) ) ) # ( \regFile|RAM~123_q  & ( 
// !\regFile|RAM~75_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~107_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~91_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( !\regFile|RAM~123_q  & ( !\regFile|RAM~75_q  & ( 
// (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~107_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~91_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~107_q ),
	.datad(!\regFile|RAM~91_q ),
	.datae(!\regFile|RAM~123_q ),
	.dataf(!\regFile|RAM~75_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~392 .extended_lut = "off";
defparam \regFile|RAM~392 .lut_mask = 64'h8ACE9BDF02461357;
defparam \regFile|RAM~392 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \regFile|RAM~391 (
// Equation(s):
// \regFile|RAM~391_combout  = ( \regFile|RAM~43_q  & ( \regFile|RAM~27_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~11_q ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~59_q )))) ) ) ) # ( 
// !\regFile|RAM~43_q  & ( \regFile|RAM~27_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~11_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~59_q )))) ) ) ) # ( \regFile|RAM~43_q  & ( 
// !\regFile|RAM~27_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~11_q ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~59_q )))) ) ) ) # ( !\regFile|RAM~43_q  & ( !\regFile|RAM~27_q  & ( 
// (!\regAddress2[0]~input_o  & (((\regFile|RAM~11_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~59_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~11_q ),
	.datad(!\regFile|RAM~59_q ),
	.datae(!\regFile|RAM~43_q ),
	.dataf(!\regFile|RAM~27_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~391 .extended_lut = "off";
defparam \regFile|RAM~391 .lut_mask = 64'h6E7F4C5D2A3B0819;
defparam \regFile|RAM~391 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \regFile|RAM~393 (
// Equation(s):
// \regFile|RAM~393_combout  = ( \regFile|RAM~187_q  & ( \regFile|RAM~139_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~155_q )))) # (\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )) # (\regFile|RAM~171_q ))) ) ) ) 
// # ( !\regFile|RAM~187_q  & ( \regFile|RAM~139_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~155_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~171_q  & (!\regAddress2[0]~input_o ))) ) ) ) # ( \regFile|RAM~187_q  & ( 
// !\regFile|RAM~139_q  & ( (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o  & \regFile|RAM~155_q )))) # (\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )) # (\regFile|RAM~171_q ))) ) ) ) # ( !\regFile|RAM~187_q  & ( !\regFile|RAM~139_q  & ( 
// (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o  & \regFile|RAM~155_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~171_q  & (!\regAddress2[0]~input_o ))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regFile|RAM~171_q ),
	.datac(!\regAddress2[0]~input_o ),
	.datad(!\regFile|RAM~155_q ),
	.datae(!\regFile|RAM~187_q ),
	.dataf(!\regFile|RAM~139_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~393 .extended_lut = "off";
defparam \regFile|RAM~393 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regFile|RAM~393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \regFile|RAM~395 (
// Equation(s):
// \regFile|RAM~395_combout  = ( \regFile|RAM~391_combout  & ( \regFile|RAM~393_combout  & ( (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & ((\regFile|RAM~392_combout ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~394_combout ))) ) ) ) # ( 
// !\regFile|RAM~391_combout  & ( \regFile|RAM~393_combout  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~392_combout ))) # (\regAddress2[3]~input_o  & 
// (\regFile|RAM~394_combout )))) ) ) ) # ( \regFile|RAM~391_combout  & ( !\regFile|RAM~393_combout  & ( (!\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~392_combout ))) # 
// (\regAddress2[3]~input_o  & (\regFile|RAM~394_combout )))) ) ) ) # ( !\regFile|RAM~391_combout  & ( !\regFile|RAM~393_combout  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~392_combout ))) # (\regAddress2[3]~input_o  & 
// (\regFile|RAM~394_combout )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~394_combout ),
	.datad(!\regFile|RAM~392_combout ),
	.datae(!\regFile|RAM~391_combout ),
	.dataf(!\regFile|RAM~393_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~395 .extended_lut = "off";
defparam \regFile|RAM~395 .lut_mask = 64'h014589CD2367ABEF;
defparam \regFile|RAM~395 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \src2mux|y[11]~12 (
// Equation(s):
// \src2mux|y[11]~12_combout  = ( !\src2mux|y[15]~0_combout  & ( \regFile|RAM~395_combout  & ( (!\alusrcb~input_o ) # (\immediate[11]~input_o ) ) ) ) # ( !\src2mux|y[15]~0_combout  & ( !\regFile|RAM~395_combout  & ( (\alusrcb~input_o  & 
// \immediate[11]~input_o ) ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\src2mux|y[15]~0_combout ),
	.dataf(!\regFile|RAM~395_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[11]~12 .extended_lut = "off";
defparam \src2mux|y[11]~12 .lut_mask = 64'h11110000BBBB0000;
defparam \src2mux|y[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \immediate[10]~input (
	.i(immediate[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[10]~input_o ));
// synopsys translate_off
defparam \immediate[10]~input .bus_hold = "false";
defparam \immediate[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \regFile|RAM~388 (
// Equation(s):
// \regFile|RAM~388_combout  = ( \regFile|RAM~234_q  & ( \regFile|RAM~42_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~106_q )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~170_q )) # (\regAddress2[2]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~234_q  & ( \regFile|RAM~42_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~106_q )))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~170_q )))) ) ) ) # ( \regFile|RAM~234_q  & 
// ( !\regFile|RAM~42_q  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~106_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~170_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( !\regFile|RAM~234_q  & ( !\regFile|RAM~42_q  & ( 
// (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~106_q ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~170_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~106_q ),
	.datad(!\regFile|RAM~170_q ),
	.datae(!\regFile|RAM~234_q ),
	.dataf(!\regFile|RAM~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~388 .extended_lut = "off";
defparam \regFile|RAM~388 .lut_mask = 64'h024613578ACE9BDF;
defparam \regFile|RAM~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \regFile|RAM~389 (
// Equation(s):
// \regFile|RAM~389_combout  = ( \regFile|RAM~250_q  & ( \regFile|RAM~186_q  & ( ((!\regAddress2[2]~input_o  & (\regFile|RAM~58_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~122_q )))) # (\regAddress2[3]~input_o ) ) ) ) # ( !\regFile|RAM~250_q  & ( 
// \regFile|RAM~186_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~58_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~122_q ))))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o )) ) ) ) # ( \regFile|RAM~250_q  & ( 
// !\regFile|RAM~186_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~58_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~122_q ))))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o )) ) ) ) # ( !\regFile|RAM~250_q  & ( 
// !\regFile|RAM~186_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~58_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~122_q ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~58_q ),
	.datad(!\regFile|RAM~122_q ),
	.datae(!\regFile|RAM~250_q ),
	.dataf(!\regFile|RAM~186_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~389 .extended_lut = "off";
defparam \regFile|RAM~389 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regFile|RAM~389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \regFile|RAM~386 (
// Equation(s):
// \regFile|RAM~386_combout  = ( \regFile|RAM~10_q  & ( \regFile|RAM~74_q  & ( (!\regAddress2[3]~input_o ) # ((!\regAddress2[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~202_q ))) ) ) ) # ( !\regFile|RAM~10_q  & ( 
// \regFile|RAM~74_q  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o )) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~202_q )))) ) ) ) # ( \regFile|RAM~10_q  & ( 
// !\regFile|RAM~74_q  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o )) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~202_q )))) ) ) ) # ( !\regFile|RAM~10_q  & ( 
// !\regFile|RAM~74_q  & ( (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & ((\regFile|RAM~138_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~202_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~202_q ),
	.datad(!\regFile|RAM~138_q ),
	.datae(!\regFile|RAM~10_q ),
	.dataf(!\regFile|RAM~74_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~386 .extended_lut = "off";
defparam \regFile|RAM~386 .lut_mask = 64'h014589CD2367ABEF;
defparam \regFile|RAM~386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \regFile|RAM~387 (
// Equation(s):
// \regFile|RAM~387_combout  = ( \regFile|RAM~218_q  & ( \regFile|RAM~26_q  & ( (!\regAddress2[2]~input_o  & (\regFile|RAM~154_q  & ((\regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o ) # (\regFile|RAM~90_q )))) ) ) ) # ( 
// !\regFile|RAM~218_q  & ( \regFile|RAM~26_q  & ( (!\regAddress2[2]~input_o  & (\regFile|RAM~154_q  & ((\regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~90_q  & !\regAddress2[3]~input_o )))) ) ) ) # ( \regFile|RAM~218_q  & ( 
// !\regFile|RAM~26_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )) # (\regFile|RAM~154_q ))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o ) # (\regFile|RAM~90_q )))) ) ) ) # ( !\regFile|RAM~218_q  & ( !\regFile|RAM~26_q  & ( 
// (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )) # (\regFile|RAM~154_q ))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~90_q  & !\regAddress2[3]~input_o )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regFile|RAM~154_q ),
	.datac(!\regFile|RAM~90_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~218_q ),
	.dataf(!\regFile|RAM~26_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~387 .extended_lut = "off";
defparam \regFile|RAM~387 .lut_mask = 64'hAF22AF7705220577;
defparam \regFile|RAM~387 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \regFile|RAM~390 (
// Equation(s):
// \regFile|RAM~390_combout  = ( \regFile|RAM~386_combout  & ( \regFile|RAM~387_combout  & ( (!\regAddress2[1]~input_o ) # ((!\regAddress2[0]~input_o  & (\regFile|RAM~388_combout )) # (\regAddress2[0]~input_o  & ((\regFile|RAM~389_combout )))) ) ) ) # ( 
// !\regFile|RAM~386_combout  & ( \regFile|RAM~387_combout  & ( (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & (\regFile|RAM~388_combout )) # (\regAddress2[0]~input_o  & 
// ((\regFile|RAM~389_combout ))))) ) ) ) # ( \regFile|RAM~386_combout  & ( !\regFile|RAM~387_combout  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & (\regFile|RAM~388_combout )) 
// # (\regAddress2[0]~input_o  & ((\regFile|RAM~389_combout ))))) ) ) ) # ( !\regFile|RAM~386_combout  & ( !\regFile|RAM~387_combout  & ( (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & (\regFile|RAM~388_combout )) # (\regAddress2[0]~input_o  & 
// ((\regFile|RAM~389_combout ))))) ) ) )

	.dataa(!\regFile|RAM~388_combout ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~389_combout ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(!\regFile|RAM~386_combout ),
	.dataf(!\regFile|RAM~387_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~390 .extended_lut = "off";
defparam \regFile|RAM~390 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \regFile|RAM~390 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \src2mux|y[10]~11 (
// Equation(s):
// \src2mux|y[10]~11_combout  = ( \immediate[10]~input_o  & ( \regFile|RAM~390_combout  & ( !\src2mux|y[15]~0_combout  ) ) ) # ( !\immediate[10]~input_o  & ( \regFile|RAM~390_combout  & ( (!\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) ) # ( 
// \immediate[10]~input_o  & ( !\regFile|RAM~390_combout  & ( (\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\src2mux|y[15]~0_combout ),
	.datae(!\immediate[10]~input_o ),
	.dataf(!\regFile|RAM~390_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[10]~11 .extended_lut = "off";
defparam \src2mux|y[10]~11 .lut_mask = 64'h00005500AA00FF00;
defparam \src2mux|y[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \immediate[9]~input (
	.i(immediate[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[9]~input_o ));
// synopsys translate_off
defparam \immediate[9]~input .bus_hold = "false";
defparam \immediate[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \regFile|RAM~384 (
// Equation(s):
// \regFile|RAM~384_combout  = ( \regFile|RAM~249_q  & ( \regFile|RAM~217_q  & ( ((!\regAddress2[1]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~233_q ))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~249_q  & ( 
// \regFile|RAM~217_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~233_q )))) # (\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o )))) ) ) ) # ( \regFile|RAM~249_q  
// & ( !\regFile|RAM~217_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~233_q )))) # (\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~249_q  & ( !\regFile|RAM~217_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~201_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~233_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regFile|RAM~233_q ),
	.datac(!\regFile|RAM~201_q ),
	.datad(!\regAddress2[1]~input_o ),
	.datae(!\regFile|RAM~249_q ),
	.dataf(!\regFile|RAM~217_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~384 .extended_lut = "off";
defparam \regFile|RAM~384 .lut_mask = 64'h0A220A775F225F77;
defparam \regFile|RAM~384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \regFile|RAM~382 (
// Equation(s):
// \regFile|RAM~382_combout  = ( \regFile|RAM~73_q  & ( \regFile|RAM~105_q  & ( (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o  & \regFile|RAM~89_q )))) # (\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o )) # (\regFile|RAM~121_q ))) ) ) ) # ( 
// !\regFile|RAM~73_q  & ( \regFile|RAM~105_q  & ( (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & ((\regFile|RAM~89_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~121_q ))) ) ) ) # ( \regFile|RAM~73_q  & ( !\regFile|RAM~105_q  & ( 
// (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~89_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~121_q )))) ) ) ) # ( !\regFile|RAM~73_q  & ( !\regFile|RAM~105_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) 
// # (\regFile|RAM~89_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~121_q  & (\regAddress2[0]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~121_q ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regAddress2[0]~input_o ),
	.datad(!\regFile|RAM~89_q ),
	.datae(!\regFile|RAM~73_q ),
	.dataf(!\regFile|RAM~105_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~382 .extended_lut = "off";
defparam \regFile|RAM~382 .lut_mask = 64'hC1CD010DF1FD313D;
defparam \regFile|RAM~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \regFile|RAM~383 (
// Equation(s):
// \regFile|RAM~383_combout  = ( \regFile|RAM~169_q  & ( \regFile|RAM~137_q  & ( (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~185_q )))) ) ) ) # ( !\regFile|RAM~169_q  & ( 
// \regFile|RAM~137_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o )) # (\regFile|RAM~153_q ))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~185_q  & \regAddress2[0]~input_o )))) ) ) ) # ( \regFile|RAM~169_q  & ( !\regFile|RAM~137_q  & ( 
// (!\regAddress2[1]~input_o  & (\regFile|RAM~153_q  & ((\regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~185_q )))) ) ) ) # ( !\regFile|RAM~169_q  & ( !\regFile|RAM~137_q  & ( (\regAddress2[0]~input_o  
// & ((!\regAddress2[1]~input_o  & (\regFile|RAM~153_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~185_q ))))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regFile|RAM~153_q ),
	.datac(!\regFile|RAM~185_q ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(!\regFile|RAM~169_q ),
	.dataf(!\regFile|RAM~137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~383 .extended_lut = "off";
defparam \regFile|RAM~383 .lut_mask = 64'h00275527AA27FF27;
defparam \regFile|RAM~383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \regFile|RAM~381 (
// Equation(s):
// \regFile|RAM~381_combout  = ( \regFile|RAM~25_q  & ( \regFile|RAM~41_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~9_q )))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~57_q ))) ) ) ) # ( 
// !\regFile|RAM~25_q  & ( \regFile|RAM~41_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~9_q )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~57_q )))) ) ) ) # ( \regFile|RAM~25_q  & ( 
// !\regFile|RAM~41_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~9_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & (\regFile|RAM~57_q ))) ) ) ) # ( !\regFile|RAM~25_q  & ( !\regFile|RAM~41_q  & ( 
// (!\regAddress2[0]~input_o  & (((\regFile|RAM~9_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~57_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~57_q ),
	.datad(!\regFile|RAM~9_q ),
	.datae(!\regFile|RAM~25_q ),
	.dataf(!\regFile|RAM~41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~381 .extended_lut = "off";
defparam \regFile|RAM~381 .lut_mask = 64'h67EF23AB45CD0189;
defparam \regFile|RAM~381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \regFile|RAM~385 (
// Equation(s):
// \regFile|RAM~385_combout  = ( \regFile|RAM~383_combout  & ( \regFile|RAM~381_combout  & ( (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & ((\regFile|RAM~382_combout ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~384_combout ))) ) ) ) # ( 
// !\regFile|RAM~383_combout  & ( \regFile|RAM~381_combout  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~382_combout )))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~384_combout ))) ) ) ) # ( 
// \regFile|RAM~383_combout  & ( !\regFile|RAM~381_combout  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & ((\regFile|RAM~382_combout )))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~384_combout )))) ) ) ) # ( 
// !\regFile|RAM~383_combout  & ( !\regFile|RAM~381_combout  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~382_combout ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~384_combout )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~384_combout ),
	.datad(!\regFile|RAM~382_combout ),
	.datae(!\regFile|RAM~383_combout ),
	.dataf(!\regFile|RAM~381_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~385 .extended_lut = "off";
defparam \regFile|RAM~385 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|RAM~385 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \src2mux|y[9]~10 (
// Equation(s):
// \src2mux|y[9]~10_combout  = ( \immediate[9]~input_o  & ( \regFile|RAM~385_combout  & ( !\src2mux|y[15]~0_combout  ) ) ) # ( !\immediate[9]~input_o  & ( \regFile|RAM~385_combout  & ( (!\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) ) # ( 
// \immediate[9]~input_o  & ( !\regFile|RAM~385_combout  & ( (\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(gnd),
	.datae(!\immediate[9]~input_o ),
	.dataf(!\regFile|RAM~385_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[9]~10 .extended_lut = "off";
defparam \src2mux|y[9]~10 .lut_mask = 64'h00003030C0C0F0F0;
defparam \src2mux|y[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \immediate[8]~input (
	.i(immediate[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[8]~input_o ));
// synopsys translate_off
defparam \immediate[8]~input .bus_hold = "false";
defparam \immediate[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \regFile|RAM~378 (
// Equation(s):
// \regFile|RAM~378_combout  = ( \regFile|RAM~40_q  & ( \regFile|RAM~168_q  & ( (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & (\regFile|RAM~104_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~232_q )))) ) ) ) # ( !\regFile|RAM~40_q  & ( 
// \regFile|RAM~168_q  & ( (!\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~104_q ))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~232_q )))) ) ) ) # ( \regFile|RAM~40_q  & ( !\regFile|RAM~168_q  & ( 
// (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~104_q )))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & ((\regFile|RAM~232_q )))) ) ) ) # ( !\regFile|RAM~40_q  & ( !\regFile|RAM~168_q  & ( (\regAddress2[2]~input_o  
// & ((!\regAddress2[3]~input_o  & (\regFile|RAM~104_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~232_q ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~104_q ),
	.datad(!\regFile|RAM~232_q ),
	.datae(!\regFile|RAM~40_q ),
	.dataf(!\regFile|RAM~168_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~378 .extended_lut = "off";
defparam \regFile|RAM~378 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regFile|RAM~378 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \regFile|RAM~379 (
// Equation(s):
// \regFile|RAM~379_combout  = ( \regFile|RAM~184_q  & ( \regFile|RAM~56_q  & ( (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & ((\regFile|RAM~120_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~248_q ))) ) ) ) # ( !\regFile|RAM~184_q  & ( 
// \regFile|RAM~56_q  & ( (!\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~120_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~248_q )))) ) ) ) # ( \regFile|RAM~184_q  & ( 
// !\regFile|RAM~56_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~120_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~248_q )))) ) ) ) # ( !\regFile|RAM~184_q  & ( 
// !\regFile|RAM~56_q  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~120_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~248_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~248_q ),
	.datad(!\regFile|RAM~120_q ),
	.datae(!\regFile|RAM~184_q ),
	.dataf(!\regFile|RAM~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~379 .extended_lut = "off";
defparam \regFile|RAM~379 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|RAM~379 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \regFile|RAM~376 (
// Equation(s):
// \regFile|RAM~376_combout  = ( \regFile|RAM~72_q  & ( \regFile|RAM~136_q  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~8_q )))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~200_q )))) ) ) ) # ( 
// !\regFile|RAM~72_q  & ( \regFile|RAM~136_q  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~8_q )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o ) # ((\regFile|RAM~200_q )))) ) ) ) # ( \regFile|RAM~72_q  & ( 
// !\regFile|RAM~136_q  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~8_q )))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~200_q ))) ) ) ) # ( !\regFile|RAM~72_q  & ( !\regFile|RAM~136_q  & ( 
// (!\regAddress2[3]~input_o  & (((\regFile|RAM~8_q )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o  & (\regFile|RAM~200_q ))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~200_q ),
	.datad(!\regFile|RAM~8_q ),
	.datae(!\regFile|RAM~72_q ),
	.dataf(!\regFile|RAM~136_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~376 .extended_lut = "off";
defparam \regFile|RAM~376 .lut_mask = 64'h23AB018967EF45CD;
defparam \regFile|RAM~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \regFile|RAM~377 (
// Equation(s):
// \regFile|RAM~377_combout  = ( \regFile|RAM~24_q  & ( \regFile|RAM~216_q  & ( (!\regAddress2[2]~input_o  & (((\regFile|RAM~152_q  & \regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # (\regFile|RAM~88_q ))) ) ) ) # ( 
// !\regFile|RAM~24_q  & ( \regFile|RAM~216_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~152_q )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # (\regFile|RAM~88_q ))) ) ) ) # ( \regFile|RAM~24_q  & ( 
// !\regFile|RAM~216_q  & ( (!\regAddress2[2]~input_o  & (((\regFile|RAM~152_q  & \regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~88_q  & ((!\regAddress2[3]~input_o )))) ) ) ) # ( !\regFile|RAM~24_q  & ( !\regFile|RAM~216_q  & ( 
// (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~152_q )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~88_q  & ((!\regAddress2[3]~input_o )))) ) ) )

	.dataa(!\regFile|RAM~88_q ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~152_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~24_q ),
	.dataf(!\regFile|RAM~216_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~377 .extended_lut = "off";
defparam \regFile|RAM~377 .lut_mask = 64'hDD0C110CDD3F113F;
defparam \regFile|RAM~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \regFile|RAM~380 (
// Equation(s):
// \regFile|RAM~380_combout  = ( \regAddress2[1]~input_o  & ( \regFile|RAM~377_combout  & ( (!\regAddress2[0]~input_o  & (\regFile|RAM~378_combout )) # (\regAddress2[0]~input_o  & ((\regFile|RAM~379_combout ))) ) ) ) # ( !\regAddress2[1]~input_o  & ( 
// \regFile|RAM~377_combout  & ( (\regFile|RAM~376_combout ) # (\regAddress2[0]~input_o ) ) ) ) # ( \regAddress2[1]~input_o  & ( !\regFile|RAM~377_combout  & ( (!\regAddress2[0]~input_o  & (\regFile|RAM~378_combout )) # (\regAddress2[0]~input_o  & 
// ((\regFile|RAM~379_combout ))) ) ) ) # ( !\regAddress2[1]~input_o  & ( !\regFile|RAM~377_combout  & ( (!\regAddress2[0]~input_o  & \regFile|RAM~376_combout ) ) ) )

	.dataa(!\regFile|RAM~378_combout ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~379_combout ),
	.datad(!\regFile|RAM~376_combout ),
	.datae(!\regAddress2[1]~input_o ),
	.dataf(!\regFile|RAM~377_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~380 .extended_lut = "off";
defparam \regFile|RAM~380 .lut_mask = 64'h00CC474733FF4747;
defparam \regFile|RAM~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \src2mux|y[8]~9 (
// Equation(s):
// \src2mux|y[8]~9_combout  = ( \regFile|RAM~380_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[8]~input_o ))) ) ) # ( !\regFile|RAM~380_combout  & ( (\alusrcb~input_o  & (!\src2mux|y[15]~0_combout  & \immediate[8]~input_o )) 
// ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(!\immediate[8]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[8]~9 .extended_lut = "off";
defparam \src2mux|y[8]~9 .lut_mask = 64'h00300030C0F0C0F0;
defparam \src2mux|y[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \regFile|RAM~372 (
// Equation(s):
// \regFile|RAM~372_combout  = ( \regFile|RAM~119_q  & ( \regFile|RAM~87_q  & ( ((!\regAddress2[1]~input_o  & (!\regFile|RAM~71_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~103_q )))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~119_q  & ( 
// \regFile|RAM~87_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~71_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~103_q ))))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o )) ) ) ) # ( \regFile|RAM~119_q  & ( 
// !\regFile|RAM~87_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~71_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~103_q ))))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o )) ) ) ) # ( !\regFile|RAM~119_q  & ( 
// !\regFile|RAM~87_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~71_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~103_q ))))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~71_q ),
	.datad(!\regFile|RAM~103_q ),
	.datae(!\regFile|RAM~119_q ),
	.dataf(!\regFile|RAM~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~372 .extended_lut = "off";
defparam \regFile|RAM~372 .lut_mask = 64'h80A291B3C4E6D5F7;
defparam \regFile|RAM~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \regFile|RAM~373 (
// Equation(s):
// \regFile|RAM~373_combout  = ( \regFile|RAM~135_q  & ( \regFile|RAM~183_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~151_q )))) # (\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )) # (\regFile|RAM~167_q ))) ) ) ) 
// # ( !\regFile|RAM~135_q  & ( \regFile|RAM~183_q  & ( (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o  & \regFile|RAM~151_q )))) # (\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )) # (\regFile|RAM~167_q ))) ) ) ) # ( \regFile|RAM~135_q  & ( 
// !\regFile|RAM~183_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~151_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~167_q  & (!\regAddress2[0]~input_o ))) ) ) ) # ( !\regFile|RAM~135_q  & ( !\regFile|RAM~183_q  & ( 
// (!\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o  & \regFile|RAM~151_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~167_q  & (!\regAddress2[0]~input_o ))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regFile|RAM~167_q ),
	.datac(!\regAddress2[0]~input_o ),
	.datad(!\regFile|RAM~151_q ),
	.datae(!\regFile|RAM~135_q ),
	.dataf(!\regFile|RAM~183_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~373 .extended_lut = "off";
defparam \regFile|RAM~373 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \regFile|RAM~373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N27
cyclonev_lcell_comb \regFile|RAM~374 (
// Equation(s):
// \regFile|RAM~374_combout  = ( \regFile|RAM~199_q  & ( \regFile|RAM~247_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~215_q )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~231_q )) # (\regAddress2[0]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~199_q  & ( \regFile|RAM~247_q  & ( (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & ((\regFile|RAM~215_q )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~231_q )) # (\regAddress2[0]~input_o ))) ) ) ) # ( \regFile|RAM~199_q  & ( 
// !\regFile|RAM~247_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # ((\regFile|RAM~215_q )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~231_q ))) ) ) ) # ( !\regFile|RAM~199_q  & ( !\regFile|RAM~247_q  & ( 
// (!\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & ((\regFile|RAM~215_q )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~231_q ))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~231_q ),
	.datad(!\regFile|RAM~215_q ),
	.datae(!\regFile|RAM~199_q ),
	.dataf(!\regFile|RAM~247_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~374 .extended_lut = "off";
defparam \regFile|RAM~374 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \regFile|RAM~371 (
// Equation(s):
// \regFile|RAM~371_combout  = ( \regFile|RAM~7_q  & ( \regFile|RAM~39_q  & ( (!\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~23_q ))) # (\regAddress2[1]~input_o  & 
// (\regFile|RAM~55_q )))) ) ) ) # ( !\regFile|RAM~7_q  & ( \regFile|RAM~39_q  & ( (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~23_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~55_q )))) ) ) ) # ( \regFile|RAM~7_q  & ( 
// !\regFile|RAM~39_q  & ( (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~23_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~55_q ))) ) ) ) # ( !\regFile|RAM~7_q  & ( !\regFile|RAM~39_q  & ( (!\regAddress2[0]~input_o  & 
// (((\regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~23_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~55_q )))) ) ) )

	.dataa(!\regFile|RAM~55_q ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~23_q ),
	.datad(!\regAddress2[1]~input_o ),
	.datae(!\regFile|RAM~7_q ),
	.dataf(!\regFile|RAM~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~371 .extended_lut = "off";
defparam \regFile|RAM~371 .lut_mask = 64'h30DDFCDD3011FC11;
defparam \regFile|RAM~371 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N3
cyclonev_lcell_comb \regFile|RAM~375 (
// Equation(s):
// \regFile|RAM~375_combout  = ( \regFile|RAM~374_combout  & ( \regFile|RAM~371_combout  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~373_combout )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # 
// (\regFile|RAM~372_combout ))) ) ) ) # ( !\regFile|RAM~374_combout  & ( \regFile|RAM~371_combout  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~373_combout )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~372_combout  & 
// (!\regAddress2[3]~input_o ))) ) ) ) # ( \regFile|RAM~374_combout  & ( !\regFile|RAM~371_combout  & ( (!\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o  & \regFile|RAM~373_combout )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # 
// (\regFile|RAM~372_combout ))) ) ) ) # ( !\regFile|RAM~374_combout  & ( !\regFile|RAM~371_combout  & ( (!\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o  & \regFile|RAM~373_combout )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~372_combout  & 
// (!\regAddress2[3]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~372_combout ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regAddress2[3]~input_o ),
	.datad(!\regFile|RAM~373_combout ),
	.datae(!\regFile|RAM~374_combout ),
	.dataf(!\regFile|RAM~371_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~375 .extended_lut = "off";
defparam \regFile|RAM~375 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regFile|RAM~375 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \immediate[7]~input (
	.i(immediate[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[7]~input_o ));
// synopsys translate_off
defparam \immediate[7]~input .bus_hold = "false";
defparam \immediate[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \src2mux|y[7]~8 (
// Equation(s):
// \src2mux|y[7]~8_combout  = ( \regFile|RAM~375_combout  & ( \immediate[7]~input_o  & ( !\src2mux|y[15]~0_combout  ) ) ) # ( !\regFile|RAM~375_combout  & ( \immediate[7]~input_o  & ( (\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) ) # ( 
// \regFile|RAM~375_combout  & ( !\immediate[7]~input_o  & ( (!\alusrcb~input_o  & !\src2mux|y[15]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(gnd),
	.datae(!\regFile|RAM~375_combout ),
	.dataf(!\immediate[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[7]~8 .extended_lut = "off";
defparam \src2mux|y[7]~8 .lut_mask = 64'h0000C0C03030F0F0;
defparam \src2mux|y[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \immediate[6]~input (
	.i(immediate[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[6]~input_o ));
// synopsys translate_off
defparam \immediate[6]~input .bus_hold = "false";
defparam \immediate[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \regFile|RAM~368 (
// Equation(s):
// \regFile|RAM~368_combout  = ( \regFile|RAM~230_q  & ( \regFile|RAM~38_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~166_q )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # (\regFile|RAM~102_q ))) ) ) ) 
// # ( !\regFile|RAM~230_q  & ( \regFile|RAM~38_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~166_q )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~102_q  & ((!\regAddress2[3]~input_o )))) ) ) ) # ( \regFile|RAM~230_q  & 
// ( !\regFile|RAM~38_q  & ( (!\regAddress2[2]~input_o  & (((\regFile|RAM~166_q  & \regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # (\regFile|RAM~102_q ))) ) ) ) # ( !\regFile|RAM~230_q  & ( !\regFile|RAM~38_q  & ( 
// (!\regAddress2[2]~input_o  & (((\regFile|RAM~166_q  & \regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~102_q  & ((!\regAddress2[3]~input_o )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regFile|RAM~102_q ),
	.datac(!\regFile|RAM~166_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~230_q ),
	.dataf(!\regFile|RAM~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~368 .extended_lut = "off";
defparam \regFile|RAM~368 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \regFile|RAM~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \regFile|RAM~366 (
// Equation(s):
// \regFile|RAM~366_combout  = ( \regFile|RAM~198_q  & ( \regFile|RAM~70_q  & ( ((!\regAddress2[3]~input_o  & ((\regFile|RAM~6_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~134_q ))) # (\regAddress2[2]~input_o ) ) ) ) # ( !\regFile|RAM~198_q  & ( 
// \regFile|RAM~70_q  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~6_q )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~134_q ))) ) ) ) # ( \regFile|RAM~198_q  & ( !\regFile|RAM~70_q  & ( 
// (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~6_q )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~134_q )) # (\regAddress2[2]~input_o ))) ) ) ) # ( !\regFile|RAM~198_q  & ( !\regFile|RAM~70_q  & ( (!\regAddress2[2]~input_o  & 
// ((!\regAddress2[3]~input_o  & ((\regFile|RAM~6_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~134_q )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~134_q ),
	.datad(!\regFile|RAM~6_q ),
	.datae(!\regFile|RAM~198_q ),
	.dataf(!\regFile|RAM~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~366 .extended_lut = "off";
defparam \regFile|RAM~366 .lut_mask = 64'h048C159D26AE37BF;
defparam \regFile|RAM~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \regFile|RAM~367 (
// Equation(s):
// \regFile|RAM~367_combout  = ( \regFile|RAM~214_q  & ( \regFile|RAM~22_q  & ( (!\regAddress2[3]~input_o  & (\regFile|RAM~86_q  & ((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o ) # (\regFile|RAM~150_q )))) ) ) ) # ( 
// !\regFile|RAM~214_q  & ( \regFile|RAM~22_q  & ( (!\regAddress2[3]~input_o  & (\regFile|RAM~86_q  & ((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~150_q  & !\regAddress2[2]~input_o )))) ) ) ) # ( \regFile|RAM~214_q  & ( 
// !\regFile|RAM~22_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )) # (\regFile|RAM~86_q ))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o ) # (\regFile|RAM~150_q )))) ) ) ) # ( !\regFile|RAM~214_q  & ( !\regFile|RAM~22_q  & ( 
// (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )) # (\regFile|RAM~86_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~150_q  & !\regAddress2[2]~input_o )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regFile|RAM~86_q ),
	.datac(!\regFile|RAM~150_q ),
	.datad(!\regAddress2[2]~input_o ),
	.datae(!\regFile|RAM~214_q ),
	.dataf(!\regFile|RAM~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~367 .extended_lut = "off";
defparam \regFile|RAM~367 .lut_mask = 64'hAF22AF7705220577;
defparam \regFile|RAM~367 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \regFile|RAM~369 (
// Equation(s):
// \regFile|RAM~369_combout  = ( \regFile|RAM~246_q  & ( \regFile|RAM~54_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )) # (\regFile|RAM~118_q ))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o ) # (\regFile|RAM~182_q )))) ) ) ) 
// # ( !\regFile|RAM~246_q  & ( \regFile|RAM~54_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )) # (\regFile|RAM~118_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~182_q  & !\regAddress2[2]~input_o )))) ) ) ) # ( \regFile|RAM~246_q  & 
// ( !\regFile|RAM~54_q  & ( (!\regAddress2[3]~input_o  & (\regFile|RAM~118_q  & ((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o ) # (\regFile|RAM~182_q )))) ) ) ) # ( !\regFile|RAM~246_q  & ( !\regFile|RAM~54_q  & ( 
// (!\regAddress2[3]~input_o  & (\regFile|RAM~118_q  & ((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~182_q  & !\regAddress2[2]~input_o )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regFile|RAM~118_q ),
	.datac(!\regFile|RAM~182_q ),
	.datad(!\regAddress2[2]~input_o ),
	.datae(!\regFile|RAM~246_q ),
	.dataf(!\regFile|RAM~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~369 .extended_lut = "off";
defparam \regFile|RAM~369 .lut_mask = 64'h05220577AF22AF77;
defparam \regFile|RAM~369 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \regFile|RAM~370 (
// Equation(s):
// \regFile|RAM~370_combout  = ( \regFile|RAM~367_combout  & ( \regFile|RAM~369_combout  & ( ((!\regAddress2[1]~input_o  & ((\regFile|RAM~366_combout ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~368_combout ))) # (\regAddress2[0]~input_o ) ) ) ) # ( 
// !\regFile|RAM~367_combout  & ( \regFile|RAM~369_combout  & ( (!\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & ((\regFile|RAM~366_combout )))) # (\regAddress2[1]~input_o  & (((\regFile|RAM~368_combout )) # (\regAddress2[0]~input_o ))) ) ) ) # ( 
// \regFile|RAM~367_combout  & ( !\regFile|RAM~369_combout  & ( (!\regAddress2[1]~input_o  & (((\regFile|RAM~366_combout )) # (\regAddress2[0]~input_o ))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~368_combout ))) ) ) ) # ( 
// !\regFile|RAM~367_combout  & ( !\regFile|RAM~369_combout  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~366_combout ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~368_combout )))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~368_combout ),
	.datad(!\regFile|RAM~366_combout ),
	.datae(!\regFile|RAM~367_combout ),
	.dataf(!\regFile|RAM~369_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~370 .extended_lut = "off";
defparam \regFile|RAM~370 .lut_mask = 64'h048C26AE159D37BF;
defparam \regFile|RAM~370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \src2mux|y[6]~7 (
// Equation(s):
// \src2mux|y[6]~7_combout  = ( \regFile|RAM~370_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[6]~input_o ))) ) ) # ( !\regFile|RAM~370_combout  & ( (\immediate[6]~input_o  & (!\src2mux|y[15]~0_combout  & \alusrcb~input_o )) 
// ) )

	.dataa(!\immediate[6]~input_o ),
	.datab(gnd),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(!\alusrcb~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~370_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[6]~7 .extended_lut = "off";
defparam \src2mux|y[6]~7 .lut_mask = 64'h00500050F050F050;
defparam \src2mux|y[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \immediate[5]~input (
	.i(immediate[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[5]~input_o ));
// synopsys translate_off
defparam \immediate[5]~input .bus_hold = "false";
defparam \immediate[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \regFile|RAM~362 (
// Equation(s):
// \regFile|RAM~362_combout  = ( \regFile|RAM~117_q  & ( \regFile|RAM~85_q  & ( ((!\regAddress2[1]~input_o  & (!\regFile|RAM~69_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~101_q )))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~117_q  & ( 
// \regFile|RAM~85_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~69_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~101_q ))))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o )) ) ) ) # ( \regFile|RAM~117_q  & ( 
// !\regFile|RAM~85_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~69_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~101_q ))))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o )) ) ) ) # ( !\regFile|RAM~117_q  & ( 
// !\regFile|RAM~85_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (!\regFile|RAM~69_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~101_q ))))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~69_q ),
	.datad(!\regFile|RAM~101_q ),
	.datae(!\regFile|RAM~117_q ),
	.dataf(!\regFile|RAM~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~362 .extended_lut = "off";
defparam \regFile|RAM~362 .lut_mask = 64'h80A291B3C4E6D5F7;
defparam \regFile|RAM~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N45
cyclonev_lcell_comb \regFile|RAM~361 (
// Equation(s):
// \regFile|RAM~361_combout  = ( \regFile|RAM~37_q  & ( \regFile|RAM~21_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~5_q ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~53_q )))) ) ) ) # ( 
// !\regFile|RAM~37_q  & ( \regFile|RAM~21_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~5_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~53_q )))) ) ) ) # ( \regFile|RAM~37_q  & ( 
// !\regFile|RAM~21_q  & ( (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~5_q ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~53_q )))) ) ) ) # ( !\regFile|RAM~37_q  & ( !\regFile|RAM~21_q  & ( 
// (!\regAddress2[0]~input_o  & (((\regFile|RAM~5_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~53_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~5_q ),
	.datad(!\regFile|RAM~53_q ),
	.datae(!\regFile|RAM~37_q ),
	.dataf(!\regFile|RAM~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~361 .extended_lut = "off";
defparam \regFile|RAM~361 .lut_mask = 64'h6E7F4C5D2A3B0819;
defparam \regFile|RAM~361 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \regFile|RAM~363 (
// Equation(s):
// \regFile|RAM~363_combout  = ( \regFile|RAM~149_q  & ( \regFile|RAM~181_q  & ( ((!\regAddress2[1]~input_o  & ((\regFile|RAM~133_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~165_q ))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~149_q  & ( 
// \regFile|RAM~181_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~133_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~165_q )))) # (\regAddress2[0]~input_o  & (\regAddress2[1]~input_o )) ) ) ) # ( \regFile|RAM~149_q  & ( 
// !\regFile|RAM~181_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~133_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~165_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o )) ) ) ) # ( !\regFile|RAM~149_q  & 
// ( !\regFile|RAM~181_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~133_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~165_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~165_q ),
	.datad(!\regFile|RAM~133_q ),
	.datae(!\regFile|RAM~149_q ),
	.dataf(!\regFile|RAM~181_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~363 .extended_lut = "off";
defparam \regFile|RAM~363 .lut_mask = 64'h028A46CE139B57DF;
defparam \regFile|RAM~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \regFile|RAM~364 (
// Equation(s):
// \regFile|RAM~364_combout  = ( \regFile|RAM~197_q  & ( \regFile|RAM~245_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~229_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~213_q )) # (\regAddress2[1]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~197_q  & ( \regFile|RAM~245_q  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~229_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~213_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( \regFile|RAM~197_q  & ( 
// !\regFile|RAM~245_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~229_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~213_q ))) ) ) ) # ( !\regFile|RAM~197_q  & ( !\regFile|RAM~245_q  & ( 
// (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~229_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~213_q ))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~213_q ),
	.datad(!\regFile|RAM~229_q ),
	.datae(!\regFile|RAM~197_q ),
	.dataf(!\regFile|RAM~245_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~364 .extended_lut = "off";
defparam \regFile|RAM~364 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \regFile|RAM~365 (
// Equation(s):
// \regFile|RAM~365_combout  = ( \regFile|RAM~363_combout  & ( \regFile|RAM~364_combout  & ( ((!\regAddress2[2]~input_o  & ((\regFile|RAM~361_combout ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~362_combout ))) # (\regAddress2[3]~input_o ) ) ) ) # ( 
// !\regFile|RAM~363_combout  & ( \regFile|RAM~364_combout  & ( (!\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & ((\regFile|RAM~361_combout )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~362_combout )) # (\regAddress2[3]~input_o ))) ) ) ) # ( 
// \regFile|RAM~363_combout  & ( !\regFile|RAM~364_combout  & ( (!\regAddress2[2]~input_o  & (((\regFile|RAM~361_combout )) # (\regAddress2[3]~input_o ))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & (\regFile|RAM~362_combout ))) ) ) ) # ( 
// !\regFile|RAM~363_combout  & ( !\regFile|RAM~364_combout  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & ((\regFile|RAM~361_combout ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~362_combout )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~362_combout ),
	.datad(!\regFile|RAM~361_combout ),
	.datae(!\regFile|RAM~363_combout ),
	.dataf(!\regFile|RAM~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~365 .extended_lut = "off";
defparam \regFile|RAM~365 .lut_mask = 64'h048C26AE159D37BF;
defparam \regFile|RAM~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N39
cyclonev_lcell_comb \src2mux|y[5]~6 (
// Equation(s):
// \src2mux|y[5]~6_combout  = ( \regFile|RAM~365_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[5]~input_o ))) ) ) # ( !\regFile|RAM~365_combout  & ( (\immediate[5]~input_o  & (!\src2mux|y[15]~0_combout  & \alusrcb~input_o )) 
// ) )

	.dataa(!\immediate[5]~input_o ),
	.datab(gnd),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(!\alusrcb~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[5]~6 .extended_lut = "off";
defparam \src2mux|y[5]~6 .lut_mask = 64'h00500050F050F050;
defparam \src2mux|y[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \immediate[4]~input (
	.i(immediate[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[4]~input_o ));
// synopsys translate_off
defparam \immediate[4]~input .bus_hold = "false";
defparam \immediate[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \regFile|RAM~356 (
// Equation(s):
// \regFile|RAM~356_combout  = ( \regFile|RAM~4_q  & ( \regFile|RAM~68_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~132_q )) # (\regAddress2[2]~input_o  & 
// ((\regFile|RAM~196_q ))))) ) ) ) # ( !\regFile|RAM~4_q  & ( \regFile|RAM~68_q  & ( (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~132_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~196_q ))))) ) ) ) # ( \regFile|RAM~4_q  & ( 
// !\regFile|RAM~68_q  & ( (!\regAddress2[3]~input_o ) # ((!\regAddress2[2]~input_o  & (\regFile|RAM~132_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~196_q )))) ) ) ) # ( !\regFile|RAM~4_q  & ( !\regFile|RAM~68_q  & ( (!\regAddress2[3]~input_o  & 
// (((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~132_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~196_q ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regFile|RAM~132_q ),
	.datac(!\regFile|RAM~196_q ),
	.datad(!\regAddress2[2]~input_o ),
	.datae(!\regFile|RAM~4_q ),
	.dataf(!\regFile|RAM~68_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~356 .extended_lut = "off";
defparam \regFile|RAM~356 .lut_mask = 64'h11AFBBAF1105BB05;
defparam \regFile|RAM~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \regFile|RAM~359 (
// Equation(s):
// \regFile|RAM~359_combout  = ( \regFile|RAM~180_q  & ( \regFile|RAM~52_q  & ( (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & ((\regFile|RAM~116_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~244_q ))) ) ) ) # ( !\regFile|RAM~180_q  & ( 
// \regFile|RAM~52_q  & ( (!\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~116_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~244_q )))) ) ) ) # ( \regFile|RAM~180_q  & ( 
// !\regFile|RAM~52_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o )) # (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~116_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~244_q )))) ) ) ) # ( !\regFile|RAM~180_q  & ( 
// !\regFile|RAM~52_q  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~116_q ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~244_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~244_q ),
	.datad(!\regFile|RAM~116_q ),
	.datae(!\regFile|RAM~180_q ),
	.dataf(!\regFile|RAM~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~359 .extended_lut = "off";
defparam \regFile|RAM~359 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|RAM~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \regFile|RAM~358 (
// Equation(s):
// \regFile|RAM~358_combout  = ( \regFile|RAM~228_q  & ( \regFile|RAM~36_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )) # (\regFile|RAM~164_q ))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~100_q ) # (\regAddress2[3]~input_o )))) ) ) ) 
// # ( !\regFile|RAM~228_q  & ( \regFile|RAM~36_q  & ( (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )) # (\regFile|RAM~164_q ))) # (\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o  & \regFile|RAM~100_q )))) ) ) ) # ( \regFile|RAM~228_q  & 
// ( !\regFile|RAM~36_q  & ( (!\regAddress2[2]~input_o  & (\regFile|RAM~164_q  & (\regAddress2[3]~input_o ))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~100_q ) # (\regAddress2[3]~input_o )))) ) ) ) # ( !\regFile|RAM~228_q  & ( !\regFile|RAM~36_q  & ( 
// (!\regAddress2[2]~input_o  & (\regFile|RAM~164_q  & (\regAddress2[3]~input_o ))) # (\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o  & \regFile|RAM~100_q )))) ) ) )

	.dataa(!\regFile|RAM~164_q ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regAddress2[3]~input_o ),
	.datad(!\regFile|RAM~100_q ),
	.datae(!\regFile|RAM~228_q ),
	.dataf(!\regFile|RAM~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~358 .extended_lut = "off";
defparam \regFile|RAM~358 .lut_mask = 64'h04340737C4F4C7F7;
defparam \regFile|RAM~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \regFile|RAM~357 (
// Equation(s):
// \regFile|RAM~357_combout  = ( \regFile|RAM~148_q  & ( \regFile|RAM~212_q  & ( ((!\regAddress2[2]~input_o  & ((!\regFile|RAM~20_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~84_q ))) # (\regAddress2[3]~input_o ) ) ) ) # ( !\regFile|RAM~148_q  & ( 
// \regFile|RAM~212_q  & ( (!\regAddress2[2]~input_o  & (((!\regFile|RAM~20_q  & !\regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o )) # (\regFile|RAM~84_q ))) ) ) ) # ( \regFile|RAM~148_q  & ( !\regFile|RAM~212_q  & ( 
// (!\regAddress2[2]~input_o  & (((!\regFile|RAM~20_q ) # (\regAddress2[3]~input_o )))) # (\regAddress2[2]~input_o  & (\regFile|RAM~84_q  & ((!\regAddress2[3]~input_o )))) ) ) ) # ( !\regFile|RAM~148_q  & ( !\regFile|RAM~212_q  & ( (!\regAddress2[3]~input_o  
// & ((!\regAddress2[2]~input_o  & ((!\regFile|RAM~20_q ))) # (\regAddress2[2]~input_o  & (\regFile|RAM~84_q )))) ) ) )

	.dataa(!\regFile|RAM~84_q ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~20_q ),
	.datad(!\regAddress2[3]~input_o ),
	.datae(!\regFile|RAM~148_q ),
	.dataf(!\regFile|RAM~212_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~357 .extended_lut = "off";
defparam \regFile|RAM~357 .lut_mask = 64'hD100D1CCD133D1FF;
defparam \regFile|RAM~357 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \regFile|RAM~360 (
// Equation(s):
// \regFile|RAM~360_combout  = ( \regFile|RAM~358_combout  & ( \regFile|RAM~357_combout  & ( (!\regAddress2[1]~input_o  & (((\regFile|RAM~356_combout )) # (\regAddress2[0]~input_o ))) # (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # 
// ((\regFile|RAM~359_combout )))) ) ) ) # ( !\regFile|RAM~358_combout  & ( \regFile|RAM~357_combout  & ( (!\regAddress2[1]~input_o  & (((\regFile|RAM~356_combout )) # (\regAddress2[0]~input_o ))) # (\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & 
// ((\regFile|RAM~359_combout )))) ) ) ) # ( \regFile|RAM~358_combout  & ( !\regFile|RAM~357_combout  & ( (!\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~356_combout ))) # (\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o ) # 
// ((\regFile|RAM~359_combout )))) ) ) ) # ( !\regFile|RAM~358_combout  & ( !\regFile|RAM~357_combout  & ( (!\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o  & (\regFile|RAM~356_combout ))) # (\regAddress2[1]~input_o  & (\regAddress2[0]~input_o  & 
// ((\regFile|RAM~359_combout )))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~356_combout ),
	.datad(!\regFile|RAM~359_combout ),
	.datae(!\regFile|RAM~358_combout ),
	.dataf(!\regFile|RAM~357_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~360 .extended_lut = "off";
defparam \regFile|RAM~360 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regFile|RAM~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \src2mux|y[4]~5 (
// Equation(s):
// \src2mux|y[4]~5_combout  = ( \regFile|RAM~360_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[4]~input_o ))) ) ) # ( !\regFile|RAM~360_combout  & ( (\immediate[4]~input_o  & (!\src2mux|y[15]~0_combout  & \alusrcb~input_o )) 
// ) )

	.dataa(!\immediate[4]~input_o ),
	.datab(!\src2mux|y[15]~0_combout ),
	.datac(!\alusrcb~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~360_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[4]~5 .extended_lut = "off";
defparam \src2mux|y[4]~5 .lut_mask = 64'h04040404C4C4C4C4;
defparam \src2mux|y[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \immediate[3]~input (
	.i(immediate[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[3]~input_o ));
// synopsys translate_off
defparam \immediate[3]~input .bus_hold = "false";
defparam \immediate[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \regFile|RAM~353 (
// Equation(s):
// \regFile|RAM~353_combout  = ( \regFile|RAM~131_q  & ( \regFile|RAM~179_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~163_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~147_q )) # (\regAddress2[1]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~131_q  & ( \regFile|RAM~179_q  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~163_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~147_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( \regFile|RAM~131_q  & ( 
// !\regFile|RAM~179_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~163_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~147_q ))) ) ) ) # ( !\regFile|RAM~131_q  & ( !\regFile|RAM~179_q  & ( 
// (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~163_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~147_q ))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~147_q ),
	.datad(!\regFile|RAM~163_q ),
	.datae(!\regFile|RAM~131_q ),
	.dataf(!\regFile|RAM~179_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~353 .extended_lut = "off";
defparam \regFile|RAM~353 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \regFile|RAM~351 (
// Equation(s):
// \regFile|RAM~351_combout  = ( \regFile|RAM~3_q  & ( \regFile|RAM~35_q  & ( (!\regAddress2[1]~input_o  & (((!\regFile|RAM~19_q ) # (!\regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~51_q  & ((\regAddress2[0]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~3_q  & ( \regFile|RAM~35_q  & ( (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~19_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~51_q )))) ) ) ) # ( \regFile|RAM~3_q  & ( !\regFile|RAM~35_q  & ( 
// (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~19_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~51_q ))) ) ) ) # ( !\regFile|RAM~3_q  & ( !\regFile|RAM~35_q  & ( (!\regAddress2[1]~input_o  & (((!\regFile|RAM~19_q  & 
// \regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o )) # (\regFile|RAM~51_q ))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regFile|RAM~51_q ),
	.datac(!\regFile|RAM~19_q ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(!\regFile|RAM~3_q ),
	.dataf(!\regFile|RAM~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~351 .extended_lut = "off";
defparam \regFile|RAM~351 .lut_mask = 64'h55B1FFB100B1AAB1;
defparam \regFile|RAM~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \regFile|RAM~354 (
// Equation(s):
// \regFile|RAM~354_combout  = ( \regFile|RAM~243_q  & ( \regFile|RAM~227_q  & ( ((!\regAddress2[0]~input_o  & ((\regFile|RAM~195_q ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~211_q ))) # (\regAddress2[1]~input_o ) ) ) ) # ( !\regFile|RAM~243_q  & ( 
// \regFile|RAM~227_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~195_q )) # (\regAddress2[1]~input_o ))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~211_q ))) ) ) ) # ( \regFile|RAM~243_q  & ( !\regFile|RAM~227_q  & ( 
// (!\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & ((\regFile|RAM~195_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~211_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( !\regFile|RAM~243_q  & ( !\regFile|RAM~227_q  & ( (!\regAddress2[1]~input_o 
//  & ((!\regAddress2[0]~input_o  & ((\regFile|RAM~195_q ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~211_q )))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~211_q ),
	.datad(!\regFile|RAM~195_q ),
	.datae(!\regFile|RAM~243_q ),
	.dataf(!\regFile|RAM~227_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~354 .extended_lut = "off";
defparam \regFile|RAM~354 .lut_mask = 64'h048C159D26AE37BF;
defparam \regFile|RAM~354 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \regFile|RAM~352 (
// Equation(s):
// \regFile|RAM~352_combout  = ( \regFile|RAM~83_q  & ( \regFile|RAM~115_q  & ( ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~67_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~99_q ))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~83_q  & ( 
// \regFile|RAM~115_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~67_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~99_q )))) # (\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o )))) ) ) ) # ( \regFile|RAM~83_q  & 
// ( !\regFile|RAM~115_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~67_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~99_q )))) # (\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o )))) ) ) ) # ( 
// !\regFile|RAM~83_q  & ( !\regFile|RAM~115_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~67_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~99_q )))) ) ) )

	.dataa(!\regFile|RAM~99_q ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~67_q ),
	.datad(!\regAddress2[1]~input_o ),
	.datae(!\regFile|RAM~83_q ),
	.dataf(!\regFile|RAM~115_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~352 .extended_lut = "off";
defparam \regFile|RAM~352 .lut_mask = 64'hC044F344C077F377;
defparam \regFile|RAM~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \regFile|RAM~355 (
// Equation(s):
// \regFile|RAM~355_combout  = ( \regFile|RAM~354_combout  & ( \regFile|RAM~352_combout  & ( ((!\regAddress2[3]~input_o  & ((\regFile|RAM~351_combout ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~353_combout ))) # (\regAddress2[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~354_combout  & ( \regFile|RAM~352_combout  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~351_combout )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~353_combout ))) ) ) ) # ( 
// \regFile|RAM~354_combout  & ( !\regFile|RAM~352_combout  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~351_combout )))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~353_combout )) # (\regAddress2[2]~input_o ))) ) ) ) # ( 
// !\regFile|RAM~354_combout  & ( !\regFile|RAM~352_combout  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & ((\regFile|RAM~351_combout ))) # (\regAddress2[3]~input_o  & (\regFile|RAM~353_combout )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~353_combout ),
	.datad(!\regFile|RAM~351_combout ),
	.datae(!\regFile|RAM~354_combout ),
	.dataf(!\regFile|RAM~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~355 .extended_lut = "off";
defparam \regFile|RAM~355 .lut_mask = 64'h048C159D26AE37BF;
defparam \regFile|RAM~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \src2mux|y[3]~4 (
// Equation(s):
// \src2mux|y[3]~4_combout  = ( \regFile|RAM~355_combout  & ( (!\src2mux|y[15]~0_combout  & ((!\alusrcb~input_o ) # (\immediate[3]~input_o ))) ) ) # ( !\regFile|RAM~355_combout  & ( (\alusrcb~input_o  & (!\src2mux|y[15]~0_combout  & \immediate[3]~input_o )) 
// ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\src2mux|y[15]~0_combout ),
	.datad(!\immediate[3]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~355_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[3]~4 .extended_lut = "off";
defparam \src2mux|y[3]~4 .lut_mask = 64'h00300030C0F0C0F0;
defparam \src2mux|y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \immediate[2]~input (
	.i(immediate[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[2]~input_o ));
// synopsys translate_off
defparam \immediate[2]~input .bus_hold = "false";
defparam \immediate[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \regFile|RAM~347 (
// Equation(s):
// \regFile|RAM~347_combout  = ( \regFile|RAM~146_q  & ( \regFile|RAM~18_q  & ( (!\regAddress2[3]~input_o  & (\regFile|RAM~82_q  & ((\regAddress2[2]~input_o )))) # (\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o ) # (\regFile|RAM~210_q )))) ) ) ) # ( 
// !\regFile|RAM~146_q  & ( \regFile|RAM~18_q  & ( (\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & (\regFile|RAM~82_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~210_q ))))) ) ) ) # ( \regFile|RAM~146_q  & ( !\regFile|RAM~18_q  & ( 
// (!\regAddress2[2]~input_o ) # ((!\regAddress2[3]~input_o  & (\regFile|RAM~82_q )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~210_q )))) ) ) ) # ( !\regFile|RAM~146_q  & ( !\regFile|RAM~18_q  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o 
// )) # (\regFile|RAM~82_q ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~210_q  & \regAddress2[2]~input_o )))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regFile|RAM~82_q ),
	.datac(!\regFile|RAM~210_q ),
	.datad(!\regAddress2[2]~input_o ),
	.datae(!\regFile|RAM~146_q ),
	.dataf(!\regFile|RAM~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~347 .extended_lut = "off";
defparam \regFile|RAM~347 .lut_mask = 64'hAA27FF2700275527;
defparam \regFile|RAM~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N21
cyclonev_lcell_comb \regFile|RAM~348 (
// Equation(s):
// \regFile|RAM~348_combout  = ( \regFile|RAM~162_q  & ( \regFile|RAM~226_q  & ( ((!\regAddress2[2]~input_o  & (\regFile|RAM~34_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~98_q )))) # (\regAddress2[3]~input_o ) ) ) ) # ( !\regFile|RAM~162_q  & ( 
// \regFile|RAM~226_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~34_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~98_q ))))) # (\regAddress2[3]~input_o  & (\regAddress2[2]~input_o )) ) ) ) # ( \regFile|RAM~162_q  & ( 
// !\regFile|RAM~226_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~34_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~98_q ))))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o )) ) ) ) # ( !\regFile|RAM~162_q  & ( 
// !\regFile|RAM~226_q  & ( (!\regAddress2[3]~input_o  & ((!\regAddress2[2]~input_o  & (\regFile|RAM~34_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~98_q ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~34_q ),
	.datad(!\regFile|RAM~98_q ),
	.datae(!\regFile|RAM~162_q ),
	.dataf(!\regFile|RAM~226_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~348 .extended_lut = "off";
defparam \regFile|RAM~348 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regFile|RAM~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \regFile|RAM~349 (
// Equation(s):
// \regFile|RAM~349_combout  = ( \regFile|RAM~50_q  & ( \regFile|RAM~242_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~178_q )))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~114_q )) # (\regAddress2[3]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~50_q  & ( \regFile|RAM~242_q  & ( (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & (\regFile|RAM~178_q ))) # (\regAddress2[2]~input_o  & (((\regFile|RAM~114_q )) # (\regAddress2[3]~input_o ))) ) ) ) # ( \regFile|RAM~50_q  & ( 
// !\regFile|RAM~242_q  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o ) # ((\regFile|RAM~178_q )))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & ((\regFile|RAM~114_q )))) ) ) ) # ( !\regFile|RAM~50_q  & ( !\regFile|RAM~242_q  & ( 
// (!\regAddress2[2]~input_o  & (\regAddress2[3]~input_o  & (\regFile|RAM~178_q ))) # (\regAddress2[2]~input_o  & (!\regAddress2[3]~input_o  & ((\regFile|RAM~114_q )))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regFile|RAM~178_q ),
	.datad(!\regFile|RAM~114_q ),
	.datae(!\regFile|RAM~50_q ),
	.dataf(!\regFile|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~349 .extended_lut = "off";
defparam \regFile|RAM~349 .lut_mask = 64'h02468ACE13579BDF;
defparam \regFile|RAM~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \regFile|RAM~346 (
// Equation(s):
// \regFile|RAM~346_combout  = ( \regFile|RAM~2_q  & ( \regFile|RAM~66_q  & ( (!\regAddress2[3]~input_o ) # ((!\regAddress2[2]~input_o  & (\regFile|RAM~130_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~194_q )))) ) ) ) # ( !\regFile|RAM~2_q  & ( 
// \regFile|RAM~66_q  & ( (!\regAddress2[2]~input_o  & (\regFile|RAM~130_q  & (\regAddress2[3]~input_o ))) # (\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o ) # (\regFile|RAM~194_q )))) ) ) ) # ( \regFile|RAM~2_q  & ( !\regFile|RAM~66_q  & ( 
// (!\regAddress2[2]~input_o  & (((!\regAddress2[3]~input_o )) # (\regFile|RAM~130_q ))) # (\regAddress2[2]~input_o  & (((\regAddress2[3]~input_o  & \regFile|RAM~194_q )))) ) ) ) # ( !\regFile|RAM~2_q  & ( !\regFile|RAM~66_q  & ( (\regAddress2[3]~input_o  & 
// ((!\regAddress2[2]~input_o  & (\regFile|RAM~130_q )) # (\regAddress2[2]~input_o  & ((\regFile|RAM~194_q ))))) ) ) )

	.dataa(!\regAddress2[2]~input_o ),
	.datab(!\regFile|RAM~130_q ),
	.datac(!\regAddress2[3]~input_o ),
	.datad(!\regFile|RAM~194_q ),
	.datae(!\regFile|RAM~2_q ),
	.dataf(!\regFile|RAM~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~346 .extended_lut = "off";
defparam \regFile|RAM~346 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regFile|RAM~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \regFile|RAM~350 (
// Equation(s):
// \regFile|RAM~350_combout  = ( \regFile|RAM~349_combout  & ( \regFile|RAM~346_combout  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~348_combout )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~347_combout )) # 
// (\regAddress2[1]~input_o ))) ) ) ) # ( !\regFile|RAM~349_combout  & ( \regFile|RAM~346_combout  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~348_combout )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & 
// (\regFile|RAM~347_combout ))) ) ) ) # ( \regFile|RAM~349_combout  & ( !\regFile|RAM~346_combout  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~348_combout )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~347_combout )) # 
// (\regAddress2[1]~input_o ))) ) ) ) # ( !\regFile|RAM~349_combout  & ( !\regFile|RAM~346_combout  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~348_combout )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & 
// (\regFile|RAM~347_combout ))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~347_combout ),
	.datad(!\regFile|RAM~348_combout ),
	.datae(!\regFile|RAM~349_combout ),
	.dataf(!\regFile|RAM~346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~350 .extended_lut = "off";
defparam \regFile|RAM~350 .lut_mask = 64'h042615378CAE9DBF;
defparam \regFile|RAM~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \src2mux|y[2]~3 (
// Equation(s):
// \src2mux|y[2]~3_combout  = ( !\src2mux|y[15]~0_combout  & ( \regFile|RAM~350_combout  & ( (!\alusrcb~input_o ) # (\immediate[2]~input_o ) ) ) ) # ( !\src2mux|y[15]~0_combout  & ( !\regFile|RAM~350_combout  & ( (\alusrcb~input_o  & \immediate[2]~input_o ) 
// ) ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\immediate[2]~input_o ),
	.datad(gnd),
	.datae(!\src2mux|y[15]~0_combout ),
	.dataf(!\regFile|RAM~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[2]~3 .extended_lut = "off";
defparam \src2mux|y[2]~3 .lut_mask = 64'h03030000CFCF0000;
defparam \src2mux|y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \immediate[1]~input (
	.i(immediate[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\immediate[1]~input_o ));
// synopsys translate_off
defparam \immediate[1]~input .bus_hold = "false";
defparam \immediate[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \regFile|RAM~341 (
// Equation(s):
// \regFile|RAM~341_combout  = ( \regFile|RAM~49_q  & ( \regFile|RAM~33_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress2[0]~input_o  & (!\regFile|RAM~17_q )))) # (\regAddress2[1]~input_o  & 
// (\regAddress2[0]~input_o )) ) ) ) # ( !\regFile|RAM~49_q  & ( \regFile|RAM~33_q  & ( (!\regAddress2[1]~input_o  & ((!\regAddress2[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress2[0]~input_o  & (!\regFile|RAM~17_q )))) ) ) ) # ( \regFile|RAM~49_q  & ( 
// !\regFile|RAM~33_q  & ( ((!\regAddress2[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress2[0]~input_o  & (!\regFile|RAM~17_q ))) # (\regAddress2[1]~input_o ) ) ) ) # ( !\regFile|RAM~49_q  & ( !\regFile|RAM~33_q  & ( (!\regAddress2[1]~input_o  & 
// ((!\regAddress2[0]~input_o  & ((\regFile|RAM~1_q ))) # (\regAddress2[0]~input_o  & (!\regFile|RAM~17_q )))) # (\regAddress2[1]~input_o  & (!\regAddress2[0]~input_o )) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~17_q ),
	.datad(!\regFile|RAM~1_q ),
	.datae(!\regFile|RAM~49_q ),
	.dataf(!\regFile|RAM~33_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~341 .extended_lut = "off";
defparam \regFile|RAM~341 .lut_mask = 64'h64EC75FD20A831B9;
defparam \regFile|RAM~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \regFile|RAM~343 (
// Equation(s):
// \regFile|RAM~343_combout  = ( \regFile|RAM~129_q  & ( \regFile|RAM~177_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~161_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~145_q )) # (\regAddress2[1]~input_o ))) ) ) ) 
// # ( !\regFile|RAM~129_q  & ( \regFile|RAM~177_q  & ( (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~161_q )))) # (\regAddress2[0]~input_o  & (((\regFile|RAM~145_q )) # (\regAddress2[1]~input_o ))) ) ) ) # ( \regFile|RAM~129_q  & ( 
// !\regFile|RAM~177_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o ) # ((\regFile|RAM~161_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~145_q ))) ) ) ) # ( !\regFile|RAM~129_q  & ( !\regFile|RAM~177_q  & ( 
// (!\regAddress2[0]~input_o  & (\regAddress2[1]~input_o  & ((\regFile|RAM~161_q )))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o  & (\regFile|RAM~145_q ))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~145_q ),
	.datad(!\regFile|RAM~161_q ),
	.datae(!\regFile|RAM~129_q ),
	.dataf(!\regFile|RAM~177_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~343 .extended_lut = "off";
defparam \regFile|RAM~343 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile|RAM~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \regFile|RAM~342 (
// Equation(s):
// \regFile|RAM~342_combout  = ( \regFile|RAM~81_q  & ( \regFile|RAM~113_q  & ( ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~65_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~97_q ))) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~81_q  & ( 
// \regFile|RAM~113_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o  & !\regFile|RAM~65_q )))) # (\regAddress2[1]~input_o  & (((\regAddress2[0]~input_o )) # (\regFile|RAM~97_q ))) ) ) ) # ( \regFile|RAM~81_q  & ( !\regFile|RAM~113_q  & ( 
// (!\regAddress2[1]~input_o  & (((!\regFile|RAM~65_q ) # (\regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~97_q  & (!\regAddress2[0]~input_o ))) ) ) ) # ( !\regFile|RAM~81_q  & ( !\regFile|RAM~113_q  & ( (!\regAddress2[0]~input_o  & 
// ((!\regAddress2[1]~input_o  & ((!\regFile|RAM~65_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~97_q )))) ) ) )

	.dataa(!\regAddress2[1]~input_o ),
	.datab(!\regFile|RAM~97_q ),
	.datac(!\regAddress2[0]~input_o ),
	.datad(!\regFile|RAM~65_q ),
	.datae(!\regFile|RAM~81_q ),
	.dataf(!\regFile|RAM~113_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~342 .extended_lut = "off";
defparam \regFile|RAM~342 .lut_mask = 64'hB010BA1AB515BF1F;
defparam \regFile|RAM~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \regFile|RAM~344 (
// Equation(s):
// \regFile|RAM~344_combout  = ( \regFile|RAM~225_q  & ( \regFile|RAM~193_q  & ( (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & (\regFile|RAM~209_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~241_q )))) ) ) ) # ( !\regFile|RAM~225_q  & ( 
// \regFile|RAM~193_q  & ( (!\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~209_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~241_q ))))) ) ) ) # ( \regFile|RAM~225_q  
// & ( !\regFile|RAM~193_q  & ( (!\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~209_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~241_q ))))) ) ) ) # ( 
// !\regFile|RAM~225_q  & ( !\regFile|RAM~193_q  & ( (\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~209_q )) # (\regAddress2[1]~input_o  & ((\regFile|RAM~241_q ))))) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regFile|RAM~209_q ),
	.datac(!\regFile|RAM~241_q ),
	.datad(!\regAddress2[1]~input_o ),
	.datae(!\regFile|RAM~225_q ),
	.dataf(!\regFile|RAM~193_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~344 .extended_lut = "off";
defparam \regFile|RAM~344 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regFile|RAM~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \regFile|RAM~345 (
// Equation(s):
// \regFile|RAM~345_combout  = ( \regFile|RAM~342_combout  & ( \regFile|RAM~344_combout  & ( ((!\regAddress2[3]~input_o  & (\regFile|RAM~341_combout )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~343_combout )))) # (\regAddress2[2]~input_o ) ) ) ) # ( 
// !\regFile|RAM~342_combout  & ( \regFile|RAM~344_combout  & ( (!\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & (\regFile|RAM~341_combout ))) # (\regAddress2[3]~input_o  & (((\regFile|RAM~343_combout )) # (\regAddress2[2]~input_o ))) ) ) ) # ( 
// \regFile|RAM~342_combout  & ( !\regFile|RAM~344_combout  & ( (!\regAddress2[3]~input_o  & (((\regFile|RAM~341_combout )) # (\regAddress2[2]~input_o ))) # (\regAddress2[3]~input_o  & (!\regAddress2[2]~input_o  & ((\regFile|RAM~343_combout )))) ) ) ) # ( 
// !\regFile|RAM~342_combout  & ( !\regFile|RAM~344_combout  & ( (!\regAddress2[2]~input_o  & ((!\regAddress2[3]~input_o  & (\regFile|RAM~341_combout )) # (\regAddress2[3]~input_o  & ((\regFile|RAM~343_combout ))))) ) ) )

	.dataa(!\regAddress2[3]~input_o ),
	.datab(!\regAddress2[2]~input_o ),
	.datac(!\regFile|RAM~341_combout ),
	.datad(!\regFile|RAM~343_combout ),
	.datae(!\regFile|RAM~342_combout ),
	.dataf(!\regFile|RAM~344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~345 .extended_lut = "off";
defparam \regFile|RAM~345 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|RAM~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \src2mux|y[1]~2 (
// Equation(s):
// \src2mux|y[1]~2_combout  = ( !\src2mux|y[15]~0_combout  & ( \regFile|RAM~345_combout  & ( (!\alusrcb~input_o ) # (\immediate[1]~input_o ) ) ) ) # ( !\src2mux|y[15]~0_combout  & ( !\regFile|RAM~345_combout  & ( (\immediate[1]~input_o  & \alusrcb~input_o ) 
// ) ) )

	.dataa(!\immediate[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alusrcb~input_o ),
	.datae(!\src2mux|y[15]~0_combout ),
	.dataf(!\regFile|RAM~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[1]~2 .extended_lut = "off";
defparam \src2mux|y[1]~2 .lut_mask = 64'h00550000FF550000;
defparam \src2mux|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \pc_ALU|Add1~5 (
// Equation(s):
// \pc_ALU|Add1~5_sumout  = SUM(( \src2mux|y[1]~2_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [1])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~265_combout )))) ) + ( \pc_ALU|Add1~2  ))
// \pc_ALU|Add1~6  = CARRY(( \src2mux|y[1]~2_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [1])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~265_combout )))) ) + ( \pc_ALU|Add1~2  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [1]),
	.datad(!\src2mux|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~5_sumout ),
	.cout(\pc_ALU|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~5 .extended_lut = "off";
defparam \pc_ALU|Add1~5 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \pc_ALU|Add1~9 (
// Equation(s):
// \pc_ALU|Add1~9_sumout  = SUM(( \src2mux|y[2]~3_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [2])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~270_combout )))) ) + ( \pc_ALU|Add1~6  ))
// \pc_ALU|Add1~10  = CARRY(( \src2mux|y[2]~3_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [2])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~270_combout )))) ) + ( \pc_ALU|Add1~6  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [2]),
	.datad(!\src2mux|y[2]~3_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~270_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~9_sumout ),
	.cout(\pc_ALU|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~9 .extended_lut = "off";
defparam \pc_ALU|Add1~9 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \pc_ALU|Add1~13 (
// Equation(s):
// \pc_ALU|Add1~13_sumout  = SUM(( \src2mux|y[3]~4_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [3])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~275_combout )))) ) + ( \pc_ALU|Add1~10  ))
// \pc_ALU|Add1~14  = CARRY(( \src2mux|y[3]~4_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [3])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~275_combout )))) ) + ( \pc_ALU|Add1~10  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [3]),
	.datad(!\src2mux|y[3]~4_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~275_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~13_sumout ),
	.cout(\pc_ALU|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~13 .extended_lut = "off";
defparam \pc_ALU|Add1~13 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \pc_ALU|Add1~17 (
// Equation(s):
// \pc_ALU|Add1~17_sumout  = SUM(( \src2mux|y[4]~5_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [4])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~280_combout )))) ) + ( \pc_ALU|Add1~14  ))
// \pc_ALU|Add1~18  = CARRY(( \src2mux|y[4]~5_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [4])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~280_combout )))) ) + ( \pc_ALU|Add1~14  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [4]),
	.datad(!\src2mux|y[4]~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~280_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~17_sumout ),
	.cout(\pc_ALU|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~17 .extended_lut = "off";
defparam \pc_ALU|Add1~17 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_lcell_comb \pc_ALU|Add1~21 (
// Equation(s):
// \pc_ALU|Add1~21_sumout  = SUM(( \src2mux|y[5]~6_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [5])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~285_combout )))) ) + ( \pc_ALU|Add1~18  ))
// \pc_ALU|Add1~22  = CARRY(( \src2mux|y[5]~6_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [5])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~285_combout )))) ) + ( \pc_ALU|Add1~18  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [5]),
	.datad(!\src2mux|y[5]~6_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~285_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~21_sumout ),
	.cout(\pc_ALU|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~21 .extended_lut = "off";
defparam \pc_ALU|Add1~21 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \pc_ALU|Add1~25 (
// Equation(s):
// \pc_ALU|Add1~25_sumout  = SUM(( \src2mux|y[6]~7_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [6])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~290_combout )))) ) + ( \pc_ALU|Add1~22  ))
// \pc_ALU|Add1~26  = CARRY(( \src2mux|y[6]~7_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [6])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~290_combout )))) ) + ( \pc_ALU|Add1~22  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [6]),
	.datad(!\src2mux|y[6]~7_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~290_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~25_sumout ),
	.cout(\pc_ALU|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~25 .extended_lut = "off";
defparam \pc_ALU|Add1~25 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \pc_ALU|Add1~29 (
// Equation(s):
// \pc_ALU|Add1~29_sumout  = SUM(( \src2mux|y[7]~8_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [7])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~295_combout )))) ) + ( \pc_ALU|Add1~26  ))
// \pc_ALU|Add1~30  = CARRY(( \src2mux|y[7]~8_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [7])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~295_combout )))) ) + ( \pc_ALU|Add1~26  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [7]),
	.datad(!\src2mux|y[7]~8_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~295_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~29_sumout ),
	.cout(\pc_ALU|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~29 .extended_lut = "off";
defparam \pc_ALU|Add1~29 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \pc_ALU|Add1~33 (
// Equation(s):
// \pc_ALU|Add1~33_sumout  = SUM(( \src2mux|y[8]~9_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [8])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~300_combout )))) ) + ( \pc_ALU|Add1~30  ))
// \pc_ALU|Add1~34  = CARRY(( \src2mux|y[8]~9_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [8])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~300_combout )))) ) + ( \pc_ALU|Add1~30  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [8]),
	.datad(!\src2mux|y[8]~9_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~300_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~33_sumout ),
	.cout(\pc_ALU|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~33 .extended_lut = "off";
defparam \pc_ALU|Add1~33 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \pc_ALU|Add1~37 (
// Equation(s):
// \pc_ALU|Add1~37_sumout  = SUM(( \src2mux|y[9]~10_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [9])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~305_combout )))) ) + ( \pc_ALU|Add1~34  ))
// \pc_ALU|Add1~38  = CARRY(( \src2mux|y[9]~10_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [9])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~305_combout )))) ) + ( \pc_ALU|Add1~34  ))

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\alusrca~input_o ),
	.datac(!\pcregUnit|q [9]),
	.datad(!\src2mux|y[9]~10_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~305_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~37_sumout ),
	.cout(\pc_ALU|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~37 .extended_lut = "off";
defparam \pc_ALU|Add1~37 .lut_mask = 64'h0000F3D1000000FF;
defparam \pc_ALU|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \pc_ALU|Add1~41 (
// Equation(s):
// \pc_ALU|Add1~41_sumout  = SUM(( \src2mux|y[10]~11_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [10])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~310_combout )))) ) + ( \pc_ALU|Add1~38  ))
// \pc_ALU|Add1~42  = CARRY(( \src2mux|y[10]~11_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [10])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~310_combout )))) ) + ( \pc_ALU|Add1~38  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [10]),
	.datad(!\src2mux|y[10]~11_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~310_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~41_sumout ),
	.cout(\pc_ALU|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~41 .extended_lut = "off";
defparam \pc_ALU|Add1~41 .lut_mask = 64'h0000F5B1000000FF;
defparam \pc_ALU|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \pc_ALU|Add1~45 (
// Equation(s):
// \pc_ALU|Add1~45_sumout  = SUM(( \src2mux|y[11]~12_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [11])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~315_combout )))) ) + ( \pc_ALU|Add1~42  ))
// \pc_ALU|Add1~46  = CARRY(( \src2mux|y[11]~12_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [11])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~315_combout )))) ) + ( \pc_ALU|Add1~42  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [11]),
	.datad(!\src2mux|y[11]~12_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~315_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~45_sumout ),
	.cout(\pc_ALU|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~45 .extended_lut = "off";
defparam \pc_ALU|Add1~45 .lut_mask = 64'h0000F5B1000000FF;
defparam \pc_ALU|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \pc_ALU|Add1~49 (
// Equation(s):
// \pc_ALU|Add1~49_sumout  = SUM(( \src2mux|y[12]~13_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [12])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~320_combout )))) ) + ( \pc_ALU|Add1~46  ))
// \pc_ALU|Add1~50  = CARRY(( \src2mux|y[12]~13_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [12])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~320_combout )))) ) + ( \pc_ALU|Add1~46  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [12]),
	.datad(!\src2mux|y[12]~13_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~320_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~49_sumout ),
	.cout(\pc_ALU|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~49 .extended_lut = "off";
defparam \pc_ALU|Add1~49 .lut_mask = 64'h0000F5B1000000FF;
defparam \pc_ALU|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \pc_ALU|Add1~53 (
// Equation(s):
// \pc_ALU|Add1~53_sumout  = SUM(( \src2mux|y[13]~14_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [13])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~325_combout )))) ) + ( \pc_ALU|Add1~50  ))
// \pc_ALU|Add1~54  = CARRY(( \src2mux|y[13]~14_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [13])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~325_combout )))) ) + ( \pc_ALU|Add1~50  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [13]),
	.datad(!\src2mux|y[13]~14_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~325_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~53_sumout ),
	.cout(\pc_ALU|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~53 .extended_lut = "off";
defparam \pc_ALU|Add1~53 .lut_mask = 64'h0000F5B1000000FF;
defparam \pc_ALU|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \pc_ALU|Add1~57 (
// Equation(s):
// \pc_ALU|Add1~57_sumout  = SUM(( (!\alusrca~input_o  & (((\pcregUnit|q [14])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~330_combout )))) ) + ( \src2mux|y[14]~15_combout  ) + ( \pc_ALU|Add1~54  ))
// \pc_ALU|Add1~58  = CARRY(( (!\alusrca~input_o  & (((\pcregUnit|q [14])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~330_combout )))) ) + ( \src2mux|y[14]~15_combout  ) + ( \pc_ALU|Add1~54  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [14]),
	.datad(!\regFile|RAM~330_combout ),
	.datae(gnd),
	.dataf(!\src2mux|y[14]~15_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~57_sumout ),
	.cout(\pc_ALU|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~57 .extended_lut = "off";
defparam \pc_ALU|Add1~57 .lut_mask = 64'h0000FF0000000A4E;
defparam \pc_ALU|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \pc_ALU|Add1~61 (
// Equation(s):
// \pc_ALU|Add1~61_sumout  = SUM(( \src2mux|y[15]~17_combout  ) + ( (!\alusrca~input_o  & (((\pcregUnit|q [15])))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout  & ((\regFile|RAM~335_combout )))) ) + ( \pc_ALU|Add1~58  ))

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\pcregUnit|q [15]),
	.datad(!\src2mux|y[15]~17_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~335_combout ),
	.datag(gnd),
	.cin(\pc_ALU|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_ALU|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Add1~61 .extended_lut = "off";
defparam \pc_ALU|Add1~61 .lut_mask = 64'h0000F5B1000000FF;
defparam \pc_ALU|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \outputMux|y[15]~52 (
// Equation(s):
// \outputMux|y[15]~52_combout  = ( \pc_ALU|Add0~61_sumout  & ( \pc_ALU|Add1~61_sumout  & ( (\outputMux|y[15]~51_combout  & ((\src2mux|y[15]~17_combout ) # (\pc_ALU|pcOut[15]~0_combout ))) ) ) ) # ( !\pc_ALU|Add0~61_sumout  & ( \pc_ALU|Add1~61_sumout  & ( 
// (\outputMux|y[15]~51_combout  & ((!\pc_ALU|pcOut[15]~0_combout  & ((\src2mux|y[15]~17_combout ))) # (\pc_ALU|pcOut[15]~0_combout  & (\jalEN~input_o )))) ) ) ) # ( \pc_ALU|Add0~61_sumout  & ( !\pc_ALU|Add1~61_sumout  & ( (\outputMux|y[15]~51_combout  & 
// ((!\pc_ALU|pcOut[15]~0_combout  & ((\src2mux|y[15]~17_combout ))) # (\pc_ALU|pcOut[15]~0_combout  & (!\jalEN~input_o )))) ) ) ) # ( !\pc_ALU|Add0~61_sumout  & ( !\pc_ALU|Add1~61_sumout  & ( (!\pc_ALU|pcOut[15]~0_combout  & (\src2mux|y[15]~17_combout  & 
// \outputMux|y[15]~51_combout )) ) ) )

	.dataa(!\pc_ALU|pcOut[15]~0_combout ),
	.datab(!\jalEN~input_o ),
	.datac(!\src2mux|y[15]~17_combout ),
	.datad(!\outputMux|y[15]~51_combout ),
	.datae(!\pc_ALU|Add0~61_sumout ),
	.dataf(!\pc_ALU|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~52 .extended_lut = "off";
defparam \outputMux|y[15]~52 .lut_mask = 64'h000A004E001B005F;
defparam \outputMux|y[15]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \outputMux|y[15]~56 (
// Equation(s):
// \outputMux|y[15]~56_combout  = ( \outputMux|y[15]~52_combout  ) # ( !\outputMux|y[15]~52_combout  & ( ((\outputMux|y[15]~50_combout  & \alu_unit|Mux0~0_combout )) # (\outputMux|y[15]~54_combout ) ) )

	.dataa(gnd),
	.datab(!\outputMux|y[15]~50_combout ),
	.datac(!\outputMux|y[15]~54_combout ),
	.datad(!\alu_unit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~56 .extended_lut = "off";
defparam \outputMux|y[15]~56 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \outputMux|y[15]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \regFile|RAM~191feeder (
// Equation(s):
// \regFile|RAM~191feeder_combout  = ( \outputMux|y[15]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[15]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~191feeder .extended_lut = "off";
defparam \regFile|RAM~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|RAM~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N29
dffeas \regFile|RAM~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile|RAM~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|RAM~430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|RAM~191 .is_wysiwyg = "true";
defparam \regFile|RAM~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \regFile|RAM~413 (
// Equation(s):
// \regFile|RAM~413_combout  = ( \regFile|RAM~175_q  & ( \regFile|RAM~143_q  & ( (!\regAddress2[0]~input_o ) # ((!\regAddress2[1]~input_o  & ((\regFile|RAM~159_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~191_q ))) ) ) ) # ( !\regFile|RAM~175_q  & ( 
// \regFile|RAM~143_q  & ( (!\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o ) # (\regFile|RAM~159_q )))) # (\regAddress2[1]~input_o  & (\regFile|RAM~191_q  & ((\regAddress2[0]~input_o )))) ) ) ) # ( \regFile|RAM~175_q  & ( !\regFile|RAM~143_q  & ( 
// (!\regAddress2[1]~input_o  & (((\regFile|RAM~159_q  & \regAddress2[0]~input_o )))) # (\regAddress2[1]~input_o  & (((!\regAddress2[0]~input_o )) # (\regFile|RAM~191_q ))) ) ) ) # ( !\regFile|RAM~175_q  & ( !\regFile|RAM~143_q  & ( (\regAddress2[0]~input_o  
// & ((!\regAddress2[1]~input_o  & ((\regFile|RAM~159_q ))) # (\regAddress2[1]~input_o  & (\regFile|RAM~191_q )))) ) ) )

	.dataa(!\regFile|RAM~191_q ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~159_q ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(!\regFile|RAM~175_q ),
	.dataf(!\regFile|RAM~143_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~413 .extended_lut = "off";
defparam \regFile|RAM~413 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \regFile|RAM~413 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \regFile|RAM~412 (
// Equation(s):
// \regFile|RAM~412_combout  = ( \regFile|RAM~127_q  & ( \regAddress2[1]~input_o  & ( (\regFile|RAM~111_q ) # (\regAddress2[0]~input_o ) ) ) ) # ( !\regFile|RAM~127_q  & ( \regAddress2[1]~input_o  & ( (!\regAddress2[0]~input_o  & \regFile|RAM~111_q ) ) ) ) # 
// ( \regFile|RAM~127_q  & ( !\regAddress2[1]~input_o  & ( (!\regAddress2[0]~input_o  & ((!\regFile|RAM~79_q ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~95_q )) ) ) ) # ( !\regFile|RAM~127_q  & ( !\regAddress2[1]~input_o  & ( (!\regAddress2[0]~input_o  & 
// ((!\regFile|RAM~79_q ))) # (\regAddress2[0]~input_o  & (\regFile|RAM~95_q )) ) ) )

	.dataa(!\regFile|RAM~95_q ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~79_q ),
	.datad(!\regFile|RAM~111_q ),
	.datae(!\regFile|RAM~127_q ),
	.dataf(!\regAddress2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~412 .extended_lut = "off";
defparam \regFile|RAM~412 .lut_mask = 64'hD1D1D1D100CC33FF;
defparam \regFile|RAM~412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \regFile|RAM~411 (
// Equation(s):
// \regFile|RAM~411_combout  = ( \regFile|RAM~31_q  & ( \regFile|RAM~63_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress2[1]~input_o  & ((!\regFile|RAM~47_q ))))) # (\regAddress2[0]~input_o  & 
// (\regAddress2[1]~input_o )) ) ) ) # ( !\regFile|RAM~31_q  & ( \regFile|RAM~63_q  & ( ((!\regAddress2[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress2[1]~input_o  & ((!\regFile|RAM~47_q )))) # (\regAddress2[0]~input_o ) ) ) ) # ( \regFile|RAM~31_q  & ( 
// !\regFile|RAM~63_q  & ( (!\regAddress2[0]~input_o  & ((!\regAddress2[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress2[1]~input_o  & ((!\regFile|RAM~47_q ))))) ) ) ) # ( !\regFile|RAM~31_q  & ( !\regFile|RAM~63_q  & ( (!\regAddress2[0]~input_o  & 
// ((!\regAddress2[1]~input_o  & (\regFile|RAM~15_q )) # (\regAddress2[1]~input_o  & ((!\regFile|RAM~47_q ))))) # (\regAddress2[0]~input_o  & (!\regAddress2[1]~input_o )) ) ) )

	.dataa(!\regAddress2[0]~input_o ),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regFile|RAM~15_q ),
	.datad(!\regFile|RAM~47_q ),
	.datae(!\regFile|RAM~31_q ),
	.dataf(!\regFile|RAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~411 .extended_lut = "off";
defparam \regFile|RAM~411 .lut_mask = 64'h6E4C2A087F5D3B19;
defparam \regFile|RAM~411 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \regFile|RAM~414 (
// Equation(s):
// \regFile|RAM~414_combout  = ( \regFile|RAM~255_q  & ( \regFile|RAM~207_q  & ( (!\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o ) # (\regFile|RAM~239_q )))) # (\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o )) # (\regFile|RAM~223_q ))) ) ) ) 
// # ( !\regFile|RAM~255_q  & ( \regFile|RAM~207_q  & ( (!\regAddress2[0]~input_o  & (((!\regAddress2[1]~input_o ) # (\regFile|RAM~239_q )))) # (\regAddress2[0]~input_o  & (\regFile|RAM~223_q  & ((!\regAddress2[1]~input_o )))) ) ) ) # ( \regFile|RAM~255_q  & 
// ( !\regFile|RAM~207_q  & ( (!\regAddress2[0]~input_o  & (((\regFile|RAM~239_q  & \regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & (((\regAddress2[1]~input_o )) # (\regFile|RAM~223_q ))) ) ) ) # ( !\regFile|RAM~255_q  & ( !\regFile|RAM~207_q  & ( 
// (!\regAddress2[0]~input_o  & (((\regFile|RAM~239_q  & \regAddress2[1]~input_o )))) # (\regAddress2[0]~input_o  & (\regFile|RAM~223_q  & ((!\regAddress2[1]~input_o )))) ) ) )

	.dataa(!\regFile|RAM~223_q ),
	.datab(!\regAddress2[0]~input_o ),
	.datac(!\regFile|RAM~239_q ),
	.datad(!\regAddress2[1]~input_o ),
	.datae(!\regFile|RAM~255_q ),
	.dataf(!\regFile|RAM~207_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~414 .extended_lut = "off";
defparam \regFile|RAM~414 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regFile|RAM~414 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \regFile|RAM~415 (
// Equation(s):
// \regFile|RAM~415_combout  = ( \regFile|RAM~411_combout  & ( \regFile|RAM~414_combout  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o ) # (\regFile|RAM~412_combout )))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o )) # 
// (\regFile|RAM~413_combout ))) ) ) ) # ( !\regFile|RAM~411_combout  & ( \regFile|RAM~414_combout  & ( (!\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o  & \regFile|RAM~412_combout )))) # (\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o )) # 
// (\regFile|RAM~413_combout ))) ) ) ) # ( \regFile|RAM~411_combout  & ( !\regFile|RAM~414_combout  & ( (!\regAddress2[3]~input_o  & (((!\regAddress2[2]~input_o ) # (\regFile|RAM~412_combout )))) # (\regAddress2[3]~input_o  & (\regFile|RAM~413_combout  & 
// (!\regAddress2[2]~input_o ))) ) ) ) # ( !\regFile|RAM~411_combout  & ( !\regFile|RAM~414_combout  & ( (!\regAddress2[3]~input_o  & (((\regAddress2[2]~input_o  & \regFile|RAM~412_combout )))) # (\regAddress2[3]~input_o  & (\regFile|RAM~413_combout  & 
// (!\regAddress2[2]~input_o ))) ) ) )

	.dataa(!\regFile|RAM~413_combout ),
	.datab(!\regAddress2[3]~input_o ),
	.datac(!\regAddress2[2]~input_o ),
	.datad(!\regFile|RAM~412_combout ),
	.datae(!\regFile|RAM~411_combout ),
	.dataf(!\regFile|RAM~414_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|RAM~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|RAM~415 .extended_lut = "off";
defparam \regFile|RAM~415 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \regFile|RAM~415 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \src2mux|y[15]~16 (
// Equation(s):
// \src2mux|y[15]~16_combout  = ( \regFile|RAM~415_combout  & ( (!\alusrcb~input_o ) # (\immediate[15]~input_o ) ) ) # ( !\regFile|RAM~415_combout  & ( (\alusrcb~input_o  & \immediate[15]~input_o ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~415_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[15]~16 .extended_lut = "off";
defparam \src2mux|y[15]~16 .lut_mask = 64'h11111111BBBBBBBB;
defparam \src2mux|y[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \src2mux|y[14]~20 (
// Equation(s):
// \src2mux|y[14]~20_combout  = ( \regFile|RAM~410_combout  & ( (!\alusrcb~input_o ) # (\immediate[14]~input_o ) ) ) # ( !\regFile|RAM~410_combout  & ( (\alusrcb~input_o  & \immediate[14]~input_o ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(!\immediate[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~410_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[14]~20 .extended_lut = "off";
defparam \src2mux|y[14]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \src2mux|y[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \src2mux|y[13]~19 (
// Equation(s):
// \src2mux|y[13]~19_combout  = ( \regFile|RAM~405_combout  & ( (!\alusrcb~input_o ) # (\immediate[13]~input_o ) ) ) # ( !\regFile|RAM~405_combout  & ( (\alusrcb~input_o  & \immediate[13]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alusrcb~input_o ),
	.datad(!\immediate[13]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~405_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[13]~19 .extended_lut = "off";
defparam \src2mux|y[13]~19 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \src2mux|y[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \src2mux|y[12]~18 (
// Equation(s):
// \src2mux|y[12]~18_combout  = ( \alusrcb~input_o  & ( \regFile|RAM~400_combout  & ( \immediate[12]~input_o  ) ) ) # ( !\alusrcb~input_o  & ( \regFile|RAM~400_combout  ) ) # ( \alusrcb~input_o  & ( !\regFile|RAM~400_combout  & ( \immediate[12]~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immediate[12]~input_o ),
	.datad(gnd),
	.datae(!\alusrcb~input_o ),
	.dataf(!\regFile|RAM~400_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[12]~18 .extended_lut = "off";
defparam \src2mux|y[12]~18 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \src2mux|y[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \src2mux|y[11]~33 (
// Equation(s):
// \src2mux|y[11]~33_combout  = ( \regFile|RAM~395_combout  & ( (!\alusrcb~input_o ) # (\immediate[11]~input_o ) ) ) # ( !\regFile|RAM~395_combout  & ( (\alusrcb~input_o  & \immediate[11]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alusrcb~input_o ),
	.datad(!\immediate[11]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~395_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[11]~33 .extended_lut = "off";
defparam \src2mux|y[11]~33 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \src2mux|y[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \src2mux|y[10]~32 (
// Equation(s):
// \src2mux|y[10]~32_combout  = ( \immediate[10]~input_o  & ( \regFile|RAM~390_combout  ) ) # ( !\immediate[10]~input_o  & ( \regFile|RAM~390_combout  & ( !\alusrcb~input_o  ) ) ) # ( \immediate[10]~input_o  & ( !\regFile|RAM~390_combout  & ( 
// \alusrcb~input_o  ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immediate[10]~input_o ),
	.dataf(!\regFile|RAM~390_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[10]~32 .extended_lut = "off";
defparam \src2mux|y[10]~32 .lut_mask = 64'h00005555AAAAFFFF;
defparam \src2mux|y[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \src2mux|y[9]~31 (
// Equation(s):
// \src2mux|y[9]~31_combout  = ( \immediate[9]~input_o  & ( \regFile|RAM~385_combout  ) ) # ( !\immediate[9]~input_o  & ( \regFile|RAM~385_combout  & ( !\alusrcb~input_o  ) ) ) # ( \immediate[9]~input_o  & ( !\regFile|RAM~385_combout  & ( \alusrcb~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alusrcb~input_o ),
	.datad(gnd),
	.datae(!\immediate[9]~input_o ),
	.dataf(!\regFile|RAM~385_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[9]~31 .extended_lut = "off";
defparam \src2mux|y[9]~31 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \src2mux|y[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \src2mux|y[8]~30 (
// Equation(s):
// \src2mux|y[8]~30_combout  = ( \regFile|RAM~380_combout  & ( (!\alusrcb~input_o ) # (\immediate[8]~input_o ) ) ) # ( !\regFile|RAM~380_combout  & ( (\alusrcb~input_o  & \immediate[8]~input_o ) ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\immediate[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[8]~30 .extended_lut = "off";
defparam \src2mux|y[8]~30 .lut_mask = 64'h03030303CFCFCFCF;
defparam \src2mux|y[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \src2mux|y[7]~29 (
// Equation(s):
// \src2mux|y[7]~29_combout  = ( \regFile|RAM~375_combout  & ( (!\alusrcb~input_o ) # (\immediate[7]~input_o ) ) ) # ( !\regFile|RAM~375_combout  & ( (\immediate[7]~input_o  & \alusrcb~input_o ) ) )

	.dataa(gnd),
	.datab(!\immediate[7]~input_o ),
	.datac(!\alusrcb~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~375_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[7]~29 .extended_lut = "off";
defparam \src2mux|y[7]~29 .lut_mask = 64'h03030303F3F3F3F3;
defparam \src2mux|y[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \src2mux|y[6]~28 (
// Equation(s):
// \src2mux|y[6]~28_combout  = ( \regFile|RAM~370_combout  & ( (!\alusrcb~input_o ) # (\immediate[6]~input_o ) ) ) # ( !\regFile|RAM~370_combout  & ( (\alusrcb~input_o  & \immediate[6]~input_o ) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(gnd),
	.datac(!\immediate[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~370_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[6]~28 .extended_lut = "off";
defparam \src2mux|y[6]~28 .lut_mask = 64'h05050505AFAFAFAF;
defparam \src2mux|y[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \src2mux|y[5]~27 (
// Equation(s):
// \src2mux|y[5]~27_combout  = ( \regFile|RAM~365_combout  & ( (!\alusrcb~input_o ) # (\immediate[5]~input_o ) ) ) # ( !\regFile|RAM~365_combout  & ( (\immediate[5]~input_o  & \alusrcb~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immediate[5]~input_o ),
	.datad(!\alusrcb~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[5]~27 .extended_lut = "off";
defparam \src2mux|y[5]~27 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \src2mux|y[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \src2mux|y[4]~26 (
// Equation(s):
// \src2mux|y[4]~26_combout  = ( \regFile|RAM~360_combout  & ( (!\alusrcb~input_o ) # (\immediate[4]~input_o ) ) ) # ( !\regFile|RAM~360_combout  & ( (\alusrcb~input_o  & \immediate[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(!\immediate[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~360_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[4]~26 .extended_lut = "off";
defparam \src2mux|y[4]~26 .lut_mask = 64'h03030303CFCFCFCF;
defparam \src2mux|y[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \src2mux|y[3]~25 (
// Equation(s):
// \src2mux|y[3]~25_combout  = ( \regFile|RAM~355_combout  & ( (!\alusrcb~input_o ) # (\immediate[3]~input_o ) ) ) # ( !\regFile|RAM~355_combout  & ( (\immediate[3]~input_o  & \alusrcb~input_o ) ) )

	.dataa(!\immediate[3]~input_o ),
	.datab(gnd),
	.datac(!\alusrcb~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~355_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[3]~25 .extended_lut = "off";
defparam \src2mux|y[3]~25 .lut_mask = 64'h05050505F5F5F5F5;
defparam \src2mux|y[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \src2mux|y[2]~24 (
// Equation(s):
// \src2mux|y[2]~24_combout  = ( \immediate[2]~input_o  & ( \regFile|RAM~350_combout  ) ) # ( !\immediate[2]~input_o  & ( \regFile|RAM~350_combout  & ( !\alusrcb~input_o  ) ) ) # ( \immediate[2]~input_o  & ( !\regFile|RAM~350_combout  & ( \alusrcb~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(!\alusrcb~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immediate[2]~input_o ),
	.dataf(!\regFile|RAM~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[2]~24 .extended_lut = "off";
defparam \src2mux|y[2]~24 .lut_mask = 64'h00003333CCCCFFFF;
defparam \src2mux|y[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \src2mux|y[1]~23 (
// Equation(s):
// \src2mux|y[1]~23_combout  = ( \regFile|RAM~345_combout  & ( (!\alusrcb~input_o ) # (\immediate[1]~input_o ) ) ) # ( !\regFile|RAM~345_combout  & ( (\alusrcb~input_o  & \immediate[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alusrcb~input_o ),
	.datad(!\immediate[1]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[1]~23 .extended_lut = "off";
defparam \src2mux|y[1]~23 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \src2mux|y[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \alu_unit|_~5 (
// Equation(s):
// \alu_unit|_~5_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[1]~1_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[1]~23_combout )))) ) + ( \alu_unit|_~3  ) + ( \alu_unit|_~2  ))
// \alu_unit|_~6  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[1]~1_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[1]~23_combout )))) ) + ( \alu_unit|_~3  ) + ( \alu_unit|_~2  ))
// \alu_unit|_~7  = SHARE((\src1Mux|y[1]~1_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[1]~23_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[1]~1_combout ),
	.datad(!\src2mux|y[1]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~2 ),
	.sharein(\alu_unit|_~3 ),
	.combout(),
	.sumout(\alu_unit|_~5_sumout ),
	.cout(\alu_unit|_~6 ),
	.shareout(\alu_unit|_~7 ));
// synopsys translate_off
defparam \alu_unit|_~5 .extended_lut = "off";
defparam \alu_unit|_~5 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \alu_unit|_~9 (
// Equation(s):
// \alu_unit|_~9_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[2]~2_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[2]~24_combout )))) ) + ( \alu_unit|_~7  ) + ( \alu_unit|_~6  ))
// \alu_unit|_~10  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[2]~2_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[2]~24_combout )))) ) + ( \alu_unit|_~7  ) + ( \alu_unit|_~6  ))
// \alu_unit|_~11  = SHARE((\src1Mux|y[2]~2_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[2]~24_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[2]~24_combout ),
	.datad(!\src1Mux|y[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~6 ),
	.sharein(\alu_unit|_~7 ),
	.combout(),
	.sumout(\alu_unit|_~9_sumout ),
	.cout(\alu_unit|_~10 ),
	.shareout(\alu_unit|_~11 ));
// synopsys translate_off
defparam \alu_unit|_~9 .extended_lut = "off";
defparam \alu_unit|_~9 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \alu_unit|_~13 (
// Equation(s):
// \alu_unit|_~13_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[3]~3_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[3]~25_combout )))) ) + ( \alu_unit|_~11  ) + ( \alu_unit|_~10  ))
// \alu_unit|_~14  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[3]~3_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[3]~25_combout )))) ) + ( \alu_unit|_~11  ) + ( \alu_unit|_~10  ))
// \alu_unit|_~15  = SHARE((\src1Mux|y[3]~3_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[3]~25_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[3]~3_combout ),
	.datad(!\src2mux|y[3]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~10 ),
	.sharein(\alu_unit|_~11 ),
	.combout(),
	.sumout(\alu_unit|_~13_sumout ),
	.cout(\alu_unit|_~14 ),
	.shareout(\alu_unit|_~15 ));
// synopsys translate_off
defparam \alu_unit|_~13 .extended_lut = "off";
defparam \alu_unit|_~13 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \alu_unit|_~17 (
// Equation(s):
// \alu_unit|_~17_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[4]~4_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[4]~26_combout )))) ) + ( \alu_unit|_~15  ) + ( \alu_unit|_~14  ))
// \alu_unit|_~18  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[4]~4_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[4]~26_combout )))) ) + ( \alu_unit|_~15  ) + ( \alu_unit|_~14  ))
// \alu_unit|_~19  = SHARE((\src1Mux|y[4]~4_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[4]~26_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[4]~26_combout ),
	.datad(!\src1Mux|y[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~14 ),
	.sharein(\alu_unit|_~15 ),
	.combout(),
	.sumout(\alu_unit|_~17_sumout ),
	.cout(\alu_unit|_~18 ),
	.shareout(\alu_unit|_~19 ));
// synopsys translate_off
defparam \alu_unit|_~17 .extended_lut = "off";
defparam \alu_unit|_~17 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \alu_unit|_~21 (
// Equation(s):
// \alu_unit|_~21_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[5]~5_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[5]~27_combout )))) ) + ( \alu_unit|_~19  ) + ( \alu_unit|_~18  ))
// \alu_unit|_~22  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[5]~5_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[5]~27_combout )))) ) + ( \alu_unit|_~19  ) + ( \alu_unit|_~18  ))
// \alu_unit|_~23  = SHARE((\src1Mux|y[5]~5_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[5]~27_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[5]~5_combout ),
	.datad(!\src2mux|y[5]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~18 ),
	.sharein(\alu_unit|_~19 ),
	.combout(),
	.sumout(\alu_unit|_~21_sumout ),
	.cout(\alu_unit|_~22 ),
	.shareout(\alu_unit|_~23 ));
// synopsys translate_off
defparam \alu_unit|_~21 .extended_lut = "off";
defparam \alu_unit|_~21 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \alu_unit|_~25 (
// Equation(s):
// \alu_unit|_~25_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[6]~6_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[6]~28_combout )))) ) + ( \alu_unit|_~23  ) + ( \alu_unit|_~22  ))
// \alu_unit|_~26  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[6]~6_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[6]~28_combout )))) ) + ( \alu_unit|_~23  ) + ( \alu_unit|_~22  ))
// \alu_unit|_~27  = SHARE((\src1Mux|y[6]~6_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[6]~28_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[6]~6_combout ),
	.datad(!\src2mux|y[6]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~22 ),
	.sharein(\alu_unit|_~23 ),
	.combout(),
	.sumout(\alu_unit|_~25_sumout ),
	.cout(\alu_unit|_~26 ),
	.shareout(\alu_unit|_~27 ));
// synopsys translate_off
defparam \alu_unit|_~25 .extended_lut = "off";
defparam \alu_unit|_~25 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \alu_unit|_~29 (
// Equation(s):
// \alu_unit|_~29_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[7]~7_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[7]~29_combout )))) ) + ( \alu_unit|_~27  ) + ( \alu_unit|_~26  ))
// \alu_unit|_~30  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[7]~7_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[7]~29_combout )))) ) + ( \alu_unit|_~27  ) + ( \alu_unit|_~26  ))
// \alu_unit|_~31  = SHARE((\src1Mux|y[7]~7_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[7]~29_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[7]~29_combout ),
	.datad(!\src1Mux|y[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~26 ),
	.sharein(\alu_unit|_~27 ),
	.combout(),
	.sumout(\alu_unit|_~29_sumout ),
	.cout(\alu_unit|_~30 ),
	.shareout(\alu_unit|_~31 ));
// synopsys translate_off
defparam \alu_unit|_~29 .extended_lut = "off";
defparam \alu_unit|_~29 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \alu_unit|_~33 (
// Equation(s):
// \alu_unit|_~33_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[8]~8_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[8]~30_combout )))) ) + ( \alu_unit|_~31  ) + ( \alu_unit|_~30  ))
// \alu_unit|_~34  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[8]~8_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[8]~30_combout )))) ) + ( \alu_unit|_~31  ) + ( \alu_unit|_~30  ))
// \alu_unit|_~35  = SHARE((\src1Mux|y[8]~8_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[8]~30_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[8]~8_combout ),
	.datad(!\src2mux|y[8]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~30 ),
	.sharein(\alu_unit|_~31 ),
	.combout(),
	.sumout(\alu_unit|_~33_sumout ),
	.cout(\alu_unit|_~34 ),
	.shareout(\alu_unit|_~35 ));
// synopsys translate_off
defparam \alu_unit|_~33 .extended_lut = "off";
defparam \alu_unit|_~33 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \alu_unit|_~37 (
// Equation(s):
// \alu_unit|_~37_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[9]~9_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[9]~31_combout )))) ) + ( \alu_unit|_~35  ) + ( \alu_unit|_~34  ))
// \alu_unit|_~38  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[9]~9_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[9]~31_combout )))) ) + ( \alu_unit|_~35  ) + ( \alu_unit|_~34  ))
// \alu_unit|_~39  = SHARE((\src1Mux|y[9]~9_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[9]~31_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[9]~31_combout ),
	.datad(!\src1Mux|y[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~34 ),
	.sharein(\alu_unit|_~35 ),
	.combout(),
	.sumout(\alu_unit|_~37_sumout ),
	.cout(\alu_unit|_~38 ),
	.shareout(\alu_unit|_~39 ));
// synopsys translate_off
defparam \alu_unit|_~37 .extended_lut = "off";
defparam \alu_unit|_~37 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \alu_unit|_~41 (
// Equation(s):
// \alu_unit|_~41_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[10]~10_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[10]~32_combout )))) ) + ( \alu_unit|_~39  ) + ( \alu_unit|_~38  ))
// \alu_unit|_~42  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[10]~10_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[10]~32_combout )))) ) + ( \alu_unit|_~39  ) + ( \alu_unit|_~38  ))
// \alu_unit|_~43  = SHARE((\src1Mux|y[10]~10_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[10]~32_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(!\src2mux|y[10]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~38 ),
	.sharein(\alu_unit|_~39 ),
	.combout(),
	.sumout(\alu_unit|_~41_sumout ),
	.cout(\alu_unit|_~42 ),
	.shareout(\alu_unit|_~43 ));
// synopsys translate_off
defparam \alu_unit|_~41 .extended_lut = "off";
defparam \alu_unit|_~41 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \alu_unit|_~45 (
// Equation(s):
// \alu_unit|_~45_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[11]~11_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[11]~33_combout )))) ) + ( \alu_unit|_~43  ) + ( \alu_unit|_~42  ))
// \alu_unit|_~46  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[11]~11_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[11]~33_combout )))) ) + ( \alu_unit|_~43  ) + ( \alu_unit|_~42  ))
// \alu_unit|_~47  = SHARE((\src1Mux|y[11]~11_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[11]~33_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[11]~33_combout ),
	.datad(!\src1Mux|y[11]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~42 ),
	.sharein(\alu_unit|_~43 ),
	.combout(),
	.sumout(\alu_unit|_~45_sumout ),
	.cout(\alu_unit|_~46 ),
	.shareout(\alu_unit|_~47 ));
// synopsys translate_off
defparam \alu_unit|_~45 .extended_lut = "off";
defparam \alu_unit|_~45 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \alu_unit|_~49 (
// Equation(s):
// \alu_unit|_~49_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[12]~12_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[12]~18_combout )))) ) + ( \alu_unit|_~47  ) + ( \alu_unit|_~46  ))
// \alu_unit|_~50  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[12]~12_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[12]~18_combout )))) ) + ( \alu_unit|_~47  ) + ( \alu_unit|_~46  ))
// \alu_unit|_~51  = SHARE((\src1Mux|y[12]~12_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[12]~18_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[12]~12_combout ),
	.datad(!\src2mux|y[12]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~46 ),
	.sharein(\alu_unit|_~47 ),
	.combout(),
	.sumout(\alu_unit|_~49_sumout ),
	.cout(\alu_unit|_~50 ),
	.shareout(\alu_unit|_~51 ));
// synopsys translate_off
defparam \alu_unit|_~49 .extended_lut = "off";
defparam \alu_unit|_~49 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \alu_unit|_~53 (
// Equation(s):
// \alu_unit|_~53_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[13]~13_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[13]~19_combout )))) ) + ( \alu_unit|_~51  ) + ( \alu_unit|_~50  ))
// \alu_unit|_~54  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[13]~13_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[13]~19_combout )))) ) + ( \alu_unit|_~51  ) + ( \alu_unit|_~50  ))
// \alu_unit|_~55  = SHARE((\src1Mux|y[13]~13_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[13]~19_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[13]~13_combout ),
	.datad(!\src2mux|y[13]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~50 ),
	.sharein(\alu_unit|_~51 ),
	.combout(),
	.sumout(\alu_unit|_~53_sumout ),
	.cout(\alu_unit|_~54 ),
	.shareout(\alu_unit|_~55 ));
// synopsys translate_off
defparam \alu_unit|_~53 .extended_lut = "off";
defparam \alu_unit|_~53 .lut_mask = 64'h0000030900003C96;
defparam \alu_unit|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \alu_unit|_~57 (
// Equation(s):
// \alu_unit|_~57_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[14]~14_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[14]~20_combout )))) ) + ( \alu_unit|_~55  ) + ( \alu_unit|_~54  ))
// \alu_unit|_~58  = CARRY(( !\aluControl[3]~input_o  $ (!\src1Mux|y[14]~14_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[14]~20_combout )))) ) + ( \alu_unit|_~55  ) + ( \alu_unit|_~54  ))
// \alu_unit|_~59  = SHARE((\src1Mux|y[14]~14_combout  & (!\aluControl[3]~input_o  $ (((!\src2mux|y[14]~20_combout ) # (\src2mux|y[15]~0_combout ))))))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src2mux|y[14]~20_combout ),
	.datad(!\src1Mux|y[14]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~54 ),
	.sharein(\alu_unit|_~55 ),
	.combout(),
	.sumout(\alu_unit|_~57_sumout ),
	.cout(\alu_unit|_~58 ),
	.shareout(\alu_unit|_~59 ));
// synopsys translate_off
defparam \alu_unit|_~57 .extended_lut = "off";
defparam \alu_unit|_~57 .lut_mask = 64'h00000039000039C6;
defparam \alu_unit|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \alu_unit|_~61 (
// Equation(s):
// \alu_unit|_~61_sumout  = SUM(( !\aluControl[3]~input_o  $ (!\src1Mux|y[15]~15_combout  $ (((!\src2mux|y[15]~0_combout  & \src2mux|y[15]~16_combout )))) ) + ( \alu_unit|_~59  ) + ( \alu_unit|_~58  ))

	.dataa(!\src2mux|y[15]~0_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[15]~15_combout ),
	.datad(!\src2mux|y[15]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~58 ),
	.sharein(\alu_unit|_~59 ),
	.combout(),
	.sumout(\alu_unit|_~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|_~61 .extended_lut = "off";
defparam \alu_unit|_~61 .lut_mask = 64'h0000000000003C96;
defparam \alu_unit|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \outputMux|y[15]~54 (
// Equation(s):
// \outputMux|y[15]~54_combout  = ( \alu_unit|_~61_sumout  & ( (!\shiftOrALU~input_o  & (((\outputMux|y[15]~53_combout )))) # (\shiftOrALU~input_o  & (!\outputMux|y[1]~2_combout  & (!\ALUselect~input_o ))) ) ) # ( !\alu_unit|_~61_sumout  & ( 
// (\outputMux|y[15]~53_combout  & !\shiftOrALU~input_o ) ) )

	.dataa(!\outputMux|y[1]~2_combout ),
	.datab(!\ALUselect~input_o ),
	.datac(!\outputMux|y[15]~53_combout ),
	.datad(!\shiftOrALU~input_o ),
	.datae(gnd),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[15]~54 .extended_lut = "off";
defparam \outputMux|y[15]~54 .lut_mask = 64'h0F000F000F880F88;
defparam \outputMux|y[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \pcregUnit|q~15 (
// Equation(s):
// \pcregUnit|q~15_combout  = ( \alu_unit|Mux0~0_combout  & ( \outputMux|y[15]~52_combout  & ( !\reset~input_o  ) ) ) # ( !\alu_unit|Mux0~0_combout  & ( \outputMux|y[15]~52_combout  & ( !\reset~input_o  ) ) ) # ( \alu_unit|Mux0~0_combout  & ( 
// !\outputMux|y[15]~52_combout  & ( (!\reset~input_o  & ((\outputMux|y[15]~54_combout ) # (\outputMux|y[15]~50_combout ))) ) ) ) # ( !\alu_unit|Mux0~0_combout  & ( !\outputMux|y[15]~52_combout  & ( (!\reset~input_o  & \outputMux|y[15]~54_combout ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\outputMux|y[15]~50_combout ),
	.datad(!\outputMux|y[15]~54_combout ),
	.datae(!\alu_unit|Mux0~0_combout ),
	.dataf(!\outputMux|y[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~15 .extended_lut = "off";
defparam \pcregUnit|q~15 .lut_mask = 64'h00AA0AAAAAAAAAAA;
defparam \pcregUnit|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \pcregUnit|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[15] .is_wysiwyg = "true";
defparam \pcregUnit|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \src1Mux|y[15]~15 (
// Equation(s):
// \src1Mux|y[15]~15_combout  = ( \regFile|WideOr0~combout  & ( (!\alusrca~input_o  & \pcregUnit|q [15]) ) ) # ( !\regFile|WideOr0~combout  & ( (!\alusrca~input_o  & (\pcregUnit|q [15])) # (\alusrca~input_o  & ((\regFile|RAM~335_combout ))) ) )

	.dataa(!\alusrca~input_o ),
	.datab(gnd),
	.datac(!\pcregUnit|q [15]),
	.datad(!\regFile|RAM~335_combout ),
	.datae(gnd),
	.dataf(!\regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[15]~15 .extended_lut = "off";
defparam \src1Mux|y[15]~15 .lut_mask = 64'h0A5F0A5F0A0A0A0A;
defparam \src1Mux|y[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \outputMux|y[1]~6 (
// Equation(s):
// \outputMux|y[1]~6_combout  = (\pc_ALU|pcOut[15]~0_combout  & \ALUselect~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_ALU|pcOut[15]~0_combout ),
	.datad(!\ALUselect~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~6 .extended_lut = "off";
defparam \outputMux|y[1]~6 .lut_mask = 64'h000F000F000F000F;
defparam \outputMux|y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \outputMux|y[1]~5 (
// Equation(s):
// \outputMux|y[1]~5_combout  = ( \jalEN~input_o  & ( \ALUselect~input_o  ) ) # ( !\jalEN~input_o  & ( (!\pc_ALU|pcOut[15]~0_combout  & \ALUselect~input_o ) ) )

	.dataa(!\pc_ALU|pcOut[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUselect~input_o ),
	.datae(!\jalEN~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~5 .extended_lut = "off";
defparam \outputMux|y[1]~5 .lut_mask = 64'h00AA00FF00AA00FF;
defparam \outputMux|y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \outputMux|y[14]~47 (
// Equation(s):
// \outputMux|y[14]~47_combout  = ( \src2mux|y[14]~15_combout  & ( \alu_unit|_~57_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src1Mux|y[14]~14_combout ))) ) ) ) # ( !\src2mux|y[14]~15_combout  & ( 
// \alu_unit|_~57_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # (\aluControl[1]~input_o  & (\src1Mux|y[14]~14_combout ))) ) ) ) # ( \src2mux|y[14]~15_combout  & ( !\alu_unit|_~57_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\src1Mux|y[14]~14_combout ) # (!\aluControl[0]~input_o ))))) ) ) ) # ( !\src2mux|y[14]~15_combout  & ( !\alu_unit|_~57_sumout  & ( (\aluControl[1]~input_o  & (\outputMux|y[1]~2_combout  & 
// \src1Mux|y[14]~14_combout )) ) ) )

	.dataa(!\aluControl[1]~input_o ),
	.datab(!\outputMux|y[1]~2_combout ),
	.datac(!\src1Mux|y[14]~14_combout ),
	.datad(!\aluControl[0]~input_o ),
	.datae(!\src2mux|y[14]~15_combout ),
	.dataf(!\alu_unit|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[14]~47 .extended_lut = "off";
defparam \outputMux|y[14]~47 .lut_mask = 64'h01011112EFCDFFDE;
defparam \outputMux|y[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \outputMux|y[14]~48 (
// Equation(s):
// \outputMux|y[14]~48_combout  = ( \pc_ALU|Add1~57_sumout  & ( \outputMux|y[14]~47_combout  & ( (!\outputMux|y[1]~6_combout  & ((!\outputMux|y[1]~5_combout ) # ((\src2mux|y[14]~15_combout )))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~57_sumout )) # 
// (\outputMux|y[1]~5_combout ))) ) ) ) # ( !\pc_ALU|Add1~57_sumout  & ( \outputMux|y[14]~47_combout  & ( (!\outputMux|y[1]~6_combout  & ((!\outputMux|y[1]~5_combout ) # ((\src2mux|y[14]~15_combout )))) # (\outputMux|y[1]~6_combout  & 
// (!\outputMux|y[1]~5_combout  & ((\pc_ALU|Add0~57_sumout )))) ) ) ) # ( \pc_ALU|Add1~57_sumout  & ( !\outputMux|y[14]~47_combout  & ( (!\outputMux|y[1]~6_combout  & (\outputMux|y[1]~5_combout  & (\src2mux|y[14]~15_combout ))) # (\outputMux|y[1]~6_combout  
// & (((\pc_ALU|Add0~57_sumout )) # (\outputMux|y[1]~5_combout ))) ) ) ) # ( !\pc_ALU|Add1~57_sumout  & ( !\outputMux|y[14]~47_combout  & ( (!\outputMux|y[1]~6_combout  & (\outputMux|y[1]~5_combout  & (\src2mux|y[14]~15_combout ))) # 
// (\outputMux|y[1]~6_combout  & (!\outputMux|y[1]~5_combout  & ((\pc_ALU|Add0~57_sumout )))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\outputMux|y[1]~5_combout ),
	.datac(!\src2mux|y[14]~15_combout ),
	.datad(!\pc_ALU|Add0~57_sumout ),
	.datae(!\pc_ALU|Add1~57_sumout ),
	.dataf(!\outputMux|y[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[14]~48 .extended_lut = "off";
defparam \outputMux|y[14]~48 .lut_mask = 64'h024613578ACE9BDF;
defparam \outputMux|y[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \outputMux|y[14]~49 (
// Equation(s):
// \outputMux|y[14]~49_combout  = ( \src1Mux|y[14]~14_combout  & ( \outputMux|y[14]~48_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[15]~15_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[13]~13_combout )))) 
// ) ) ) # ( !\src1Mux|y[14]~14_combout  & ( \outputMux|y[14]~48_combout  & ( (!\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout )) # (\src1Mux|y[15]~15_combout ))) # (\outputMux|y[1]~9_combout  & (((\src1Mux|y[13]~13_combout  & 
// \outputMux|y[1]~8_combout )))) ) ) ) # ( \src1Mux|y[14]~14_combout  & ( !\outputMux|y[14]~48_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[15]~15_combout  & ((\outputMux|y[1]~8_combout )))) # (\outputMux|y[1]~9_combout  & 
// (((!\outputMux|y[1]~8_combout ) # (\src1Mux|y[13]~13_combout )))) ) ) ) # ( !\src1Mux|y[14]~14_combout  & ( !\outputMux|y[14]~48_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[15]~15_combout )) # 
// (\outputMux|y[1]~9_combout  & ((\src1Mux|y[13]~13_combout ))))) ) ) )

	.dataa(!\src1Mux|y[15]~15_combout ),
	.datab(!\outputMux|y[1]~9_combout ),
	.datac(!\src1Mux|y[13]~13_combout ),
	.datad(!\outputMux|y[1]~8_combout ),
	.datae(!\src1Mux|y[14]~14_combout ),
	.dataf(!\outputMux|y[14]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[14]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[14]~49 .extended_lut = "off";
defparam \outputMux|y[14]~49 .lut_mask = 64'h00473347CC47FF47;
defparam \outputMux|y[14]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \pcregUnit|q~14 (
// Equation(s):
// \pcregUnit|q~14_combout  = ( \outputMux|y[14]~49_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~14 .extended_lut = "off";
defparam \pcregUnit|q~14 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pcregUnit|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N59
dffeas \pcregUnit|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[14] .is_wysiwyg = "true";
defparam \pcregUnit|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \src1Mux|y[14]~14 (
// Equation(s):
// \src1Mux|y[14]~14_combout  = ( \pcregUnit|q [14] & ( \regFile|RAM~330_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [14] & ( \regFile|RAM~330_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # 
// ( \pcregUnit|q [14] & ( !\regFile|RAM~330_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(gnd),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(!\pcregUnit|q [14]),
	.dataf(!\regFile|RAM~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[14]~14 .extended_lut = "off";
defparam \src1Mux|y[14]~14 .lut_mask = 64'h0000F0F00C0CFCFC;
defparam \src1Mux|y[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \outputMux|y[13]~44 (
// Equation(s):
// \outputMux|y[13]~44_combout  = ( \src2mux|y[13]~14_combout  & ( \alu_unit|_~53_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src1Mux|y[13]~13_combout ))) ) ) ) # ( !\src2mux|y[13]~14_combout  & ( 
// \alu_unit|_~53_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src1Mux|y[13]~13_combout )))) ) ) ) # ( \src2mux|y[13]~14_combout  & ( !\alu_unit|_~53_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src1Mux|y[13]~13_combout ))))) ) ) ) # ( !\src2mux|y[13]~14_combout  & ( !\alu_unit|_~53_sumout  & ( (\outputMux|y[1]~2_combout  & (\aluControl[1]~input_o  & 
// \src1Mux|y[13]~13_combout )) ) ) )

	.dataa(!\outputMux|y[1]~2_combout ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\aluControl[0]~input_o ),
	.datad(!\src1Mux|y[13]~13_combout ),
	.datae(!\src2mux|y[13]~14_combout ),
	.dataf(!\alu_unit|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[13]~44 .extended_lut = "off";
defparam \outputMux|y[13]~44 .lut_mask = 64'h00111114EAFBFBFE;
defparam \outputMux|y[13]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \outputMux|y[13]~45 (
// Equation(s):
// \outputMux|y[13]~45_combout  = ( \pc_ALU|Add0~53_sumout  & ( \outputMux|y[13]~44_combout  & ( (!\outputMux|y[1]~5_combout ) # ((!\outputMux|y[1]~6_combout  & (\src2mux|y[13]~14_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~53_sumout )))) ) ) ) 
// # ( !\pc_ALU|Add0~53_sumout  & ( \outputMux|y[13]~44_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[13]~14_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add1~53_sumout  & \outputMux|y[1]~5_combout )))) 
// ) ) ) # ( \pc_ALU|Add0~53_sumout  & ( !\outputMux|y[13]~44_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[13]~14_combout  & ((\outputMux|y[1]~5_combout )))) # (\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout ) # (\pc_ALU|Add1~53_sumout 
// )))) ) ) ) # ( !\pc_ALU|Add0~53_sumout  & ( !\outputMux|y[13]~44_combout  & ( (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[13]~14_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~53_sumout ))))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\src2mux|y[13]~14_combout ),
	.datac(!\pc_ALU|Add1~53_sumout ),
	.datad(!\outputMux|y[1]~5_combout ),
	.datae(!\pc_ALU|Add0~53_sumout ),
	.dataf(!\outputMux|y[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[13]~45 .extended_lut = "off";
defparam \outputMux|y[13]~45 .lut_mask = 64'h00275527AA27FF27;
defparam \outputMux|y[13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \outputMux|y[13]~46 (
// Equation(s):
// \outputMux|y[13]~46_combout  = ( \outputMux|y[1]~9_combout  & ( \outputMux|y[13]~45_combout  & ( (!\outputMux|y[1]~8_combout  & ((\src1Mux|y[13]~13_combout ))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[12]~12_combout )) ) ) ) # ( 
// !\outputMux|y[1]~9_combout  & ( \outputMux|y[13]~45_combout  & ( (!\outputMux|y[1]~8_combout ) # (\src1Mux|y[14]~14_combout ) ) ) ) # ( \outputMux|y[1]~9_combout  & ( !\outputMux|y[13]~45_combout  & ( (!\outputMux|y[1]~8_combout  & 
// ((\src1Mux|y[13]~13_combout ))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[12]~12_combout )) ) ) ) # ( !\outputMux|y[1]~9_combout  & ( !\outputMux|y[13]~45_combout  & ( (\src1Mux|y[14]~14_combout  & \outputMux|y[1]~8_combout ) ) ) )

	.dataa(!\src1Mux|y[12]~12_combout ),
	.datab(!\src1Mux|y[14]~14_combout ),
	.datac(!\outputMux|y[1]~8_combout ),
	.datad(!\src1Mux|y[13]~13_combout ),
	.datae(!\outputMux|y[1]~9_combout ),
	.dataf(!\outputMux|y[13]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[13]~46 .extended_lut = "off";
defparam \outputMux|y[13]~46 .lut_mask = 64'h030305F5F3F305F5;
defparam \outputMux|y[13]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \pcregUnit|q~13 (
// Equation(s):
// \pcregUnit|q~13_combout  = ( !\reset~input_o  & ( \outputMux|y[13]~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\outputMux|y[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~13 .extended_lut = "off";
defparam \pcregUnit|q~13 .lut_mask = 64'h00000000FFFF0000;
defparam \pcregUnit|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \pcregUnit|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[13] .is_wysiwyg = "true";
defparam \pcregUnit|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \src1Mux|y[13]~13 (
// Equation(s):
// \src1Mux|y[13]~13_combout  = ( \pcregUnit|q [13] & ( \regFile|RAM~325_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [13] & ( \regFile|RAM~325_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # 
// ( \pcregUnit|q [13] & ( !\regFile|RAM~325_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(!\pcregUnit|q [13]),
	.dataf(!\regFile|RAM~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[13]~13 .extended_lut = "off";
defparam \src1Mux|y[13]~13 .lut_mask = 64'h0000F0F00A0AFAFA;
defparam \src1Mux|y[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \outputMux|y[12]~41 (
// Equation(s):
// \outputMux|y[12]~41_combout  = ( \src2mux|y[12]~13_combout  & ( \alu_unit|_~49_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\src1Mux|y[12]~12_combout  $ (!\aluControl[1]~input_o ))) ) ) ) # ( !\src2mux|y[12]~13_combout  & ( 
// \alu_unit|_~49_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src1Mux|y[12]~12_combout )))) ) ) ) # ( \src2mux|y[12]~13_combout  & ( !\alu_unit|_~49_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src1Mux|y[12]~12_combout ))))) ) ) ) # ( !\src2mux|y[12]~13_combout  & ( !\alu_unit|_~49_sumout  & ( (\outputMux|y[1]~2_combout  & (\src1Mux|y[12]~12_combout  & 
// \aluControl[1]~input_o )) ) ) )

	.dataa(!\outputMux|y[1]~2_combout ),
	.datab(!\aluControl[0]~input_o ),
	.datac(!\src1Mux|y[12]~12_combout ),
	.datad(!\aluControl[1]~input_o ),
	.datae(!\src2mux|y[12]~13_combout ),
	.dataf(!\alu_unit|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[12]~41 .extended_lut = "off";
defparam \outputMux|y[12]~41 .lut_mask = 64'h00050154EEAFEFFE;
defparam \outputMux|y[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \outputMux|y[12]~42 (
// Equation(s):
// \outputMux|y[12]~42_combout  = ( \pc_ALU|Add0~49_sumout  & ( \outputMux|y[12]~41_combout  & ( (!\outputMux|y[1]~5_combout ) # ((!\outputMux|y[1]~6_combout  & (\src2mux|y[12]~13_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~49_sumout )))) ) ) ) 
// # ( !\pc_ALU|Add0~49_sumout  & ( \outputMux|y[12]~41_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[12]~13_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add1~49_sumout  & \outputMux|y[1]~5_combout )))) 
// ) ) ) # ( \pc_ALU|Add0~49_sumout  & ( !\outputMux|y[12]~41_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[12]~13_combout  & ((\outputMux|y[1]~5_combout )))) # (\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout ) # (\pc_ALU|Add1~49_sumout 
// )))) ) ) ) # ( !\pc_ALU|Add0~49_sumout  & ( !\outputMux|y[12]~41_combout  & ( (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[12]~13_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~49_sumout ))))) ) ) )

	.dataa(!\src2mux|y[12]~13_combout ),
	.datab(!\outputMux|y[1]~6_combout ),
	.datac(!\pc_ALU|Add1~49_sumout ),
	.datad(!\outputMux|y[1]~5_combout ),
	.datae(!\pc_ALU|Add0~49_sumout ),
	.dataf(!\outputMux|y[12]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[12]~42 .extended_lut = "off";
defparam \outputMux|y[12]~42 .lut_mask = 64'h00473347CC47FF47;
defparam \outputMux|y[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \outputMux|y[12]~43 (
// Equation(s):
// \outputMux|y[12]~43_combout  = ( \outputMux|y[1]~8_combout  & ( \outputMux|y[12]~42_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[13]~13_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[11]~11_combout ))) ) ) ) # ( 
// !\outputMux|y[1]~8_combout  & ( \outputMux|y[12]~42_combout  & ( (!\outputMux|y[1]~9_combout ) # (\src1Mux|y[12]~12_combout ) ) ) ) # ( \outputMux|y[1]~8_combout  & ( !\outputMux|y[12]~42_combout  & ( (!\outputMux|y[1]~9_combout  & 
// (\src1Mux|y[13]~13_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[11]~11_combout ))) ) ) ) # ( !\outputMux|y[1]~8_combout  & ( !\outputMux|y[12]~42_combout  & ( (\outputMux|y[1]~9_combout  & \src1Mux|y[12]~12_combout ) ) ) )

	.dataa(!\src1Mux|y[13]~13_combout ),
	.datab(!\src1Mux|y[11]~11_combout ),
	.datac(!\outputMux|y[1]~9_combout ),
	.datad(!\src1Mux|y[12]~12_combout ),
	.datae(!\outputMux|y[1]~8_combout ),
	.dataf(!\outputMux|y[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[12]~43 .extended_lut = "off";
defparam \outputMux|y[12]~43 .lut_mask = 64'h000F5353F0FF5353;
defparam \outputMux|y[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \pcregUnit|q~12 (
// Equation(s):
// \pcregUnit|q~12_combout  = ( !\reset~input_o  & ( \outputMux|y[12]~43_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\outputMux|y[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~12 .extended_lut = "off";
defparam \pcregUnit|q~12 .lut_mask = 64'h00000000FFFF0000;
defparam \pcregUnit|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \pcregUnit|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[12] .is_wysiwyg = "true";
defparam \pcregUnit|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \src1Mux|y[12]~12 (
// Equation(s):
// \src1Mux|y[12]~12_combout  = ( \pcregUnit|q [12] & ( \regFile|RAM~320_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [12] & ( \regFile|RAM~320_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # 
// ( \pcregUnit|q [12] & ( !\regFile|RAM~320_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(!\pcregUnit|q [12]),
	.dataf(!\regFile|RAM~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[12]~12 .extended_lut = "off";
defparam \src1Mux|y[12]~12 .lut_mask = 64'h0000F0F00A0AFAFA;
defparam \src1Mux|y[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \outputMux|y[11]~38 (
// Equation(s):
// \outputMux|y[11]~38_combout  = ( \outputMux|y[1]~2_combout  & ( \alu_unit|_~45_sumout  & ( (!\src1Mux|y[11]~11_combout  & ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src2mux|y[11]~12_combout ))))) # 
// (\src1Mux|y[11]~11_combout  & ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src2mux|y[11]~12_combout )))) ) ) ) # ( !\outputMux|y[1]~2_combout  & ( \alu_unit|_~45_sumout  ) ) # ( \outputMux|y[1]~2_combout  & ( !\alu_unit|_~45_sumout  & ( 
// (!\src1Mux|y[11]~11_combout  & (((\aluControl[1]~input_o  & \src2mux|y[11]~12_combout )))) # (\src1Mux|y[11]~11_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src2mux|y[11]~12_combout ))))) ) ) )

	.dataa(!\src1Mux|y[11]~11_combout ),
	.datab(!\aluControl[0]~input_o ),
	.datac(!\aluControl[1]~input_o ),
	.datad(!\src2mux|y[11]~12_combout ),
	.datae(!\outputMux|y[1]~2_combout ),
	.dataf(!\alu_unit|_~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[11]~38 .extended_lut = "off";
defparam \outputMux|y[11]~38 .lut_mask = 64'h0000051EFFFFC5DE;
defparam \outputMux|y[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \outputMux|y[11]~39 (
// Equation(s):
// \outputMux|y[11]~39_combout  = ( \pc_ALU|Add1~45_sumout  & ( \outputMux|y[11]~38_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[11]~12_combout ))) # (\outputMux|y[1]~6_combout  & (((\outputMux|y[1]~5_combout ) # 
// (\pc_ALU|Add0~45_sumout )))) ) ) ) # ( !\pc_ALU|Add1~45_sumout  & ( \outputMux|y[11]~38_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[11]~12_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~45_sumout 
//  & !\outputMux|y[1]~5_combout )))) ) ) ) # ( \pc_ALU|Add1~45_sumout  & ( !\outputMux|y[11]~38_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[11]~12_combout  & ((\outputMux|y[1]~5_combout )))) # (\outputMux|y[1]~6_combout  & 
// (((\outputMux|y[1]~5_combout ) # (\pc_ALU|Add0~45_sumout )))) ) ) ) # ( !\pc_ALU|Add1~45_sumout  & ( !\outputMux|y[11]~38_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[11]~12_combout  & ((\outputMux|y[1]~5_combout )))) # 
// (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~45_sumout  & !\outputMux|y[1]~5_combout )))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\src2mux|y[11]~12_combout ),
	.datac(!\pc_ALU|Add0~45_sumout ),
	.datad(!\outputMux|y[1]~5_combout ),
	.datae(!\pc_ALU|Add1~45_sumout ),
	.dataf(!\outputMux|y[11]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[11]~39 .extended_lut = "off";
defparam \outputMux|y[11]~39 .lut_mask = 64'h05220577AF22AF77;
defparam \outputMux|y[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \outputMux|y[11]~40 (
// Equation(s):
// \outputMux|y[11]~40_combout  = ( \src1Mux|y[10]~10_combout  & ( \outputMux|y[11]~39_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout ) # (\src1Mux|y[11]~11_combout )))) # (\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout 
// )) # (\src1Mux|y[12]~12_combout ))) ) ) ) # ( !\src1Mux|y[10]~10_combout  & ( \outputMux|y[11]~39_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout ) # (\src1Mux|y[11]~11_combout )))) # (\outputMux|y[1]~8_combout  & 
// (\src1Mux|y[12]~12_combout  & (!\outputMux|y[1]~9_combout ))) ) ) ) # ( \src1Mux|y[10]~10_combout  & ( !\outputMux|y[11]~39_combout  & ( (!\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout  & \src1Mux|y[11]~11_combout )))) # 
// (\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout )) # (\src1Mux|y[12]~12_combout ))) ) ) ) # ( !\src1Mux|y[10]~10_combout  & ( !\outputMux|y[11]~39_combout  & ( (!\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout  & 
// \src1Mux|y[11]~11_combout )))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[12]~12_combout  & (!\outputMux|y[1]~9_combout ))) ) ) )

	.dataa(!\outputMux|y[1]~8_combout ),
	.datab(!\src1Mux|y[12]~12_combout ),
	.datac(!\outputMux|y[1]~9_combout ),
	.datad(!\src1Mux|y[11]~11_combout ),
	.datae(!\src1Mux|y[10]~10_combout ),
	.dataf(!\outputMux|y[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[11]~40 .extended_lut = "off";
defparam \outputMux|y[11]~40 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \outputMux|y[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \pcregUnit|q~11 (
// Equation(s):
// \pcregUnit|q~11_combout  = ( \outputMux|y[11]~40_combout  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~11 .extended_lut = "off";
defparam \pcregUnit|q~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \pcregUnit|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N47
dffeas \pcregUnit|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[11] .is_wysiwyg = "true";
defparam \pcregUnit|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \src1Mux|y[11]~11 (
// Equation(s):
// \src1Mux|y[11]~11_combout  = ( \regFile|RAM~315_combout  & ( (!\alusrca~input_o  & ((\pcregUnit|q [11]))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout )) ) ) # ( !\regFile|RAM~315_combout  & ( (\pcregUnit|q [11] & !\alusrca~input_o ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\pcregUnit|q [11]),
	.datad(!\alusrca~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~315_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[11]~11 .extended_lut = "off";
defparam \src1Mux|y[11]~11 .lut_mask = 64'h0F000F000FAA0FAA;
defparam \src1Mux|y[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \outputMux|y[10]~35 (
// Equation(s):
// \outputMux|y[10]~35_combout  = ( \src2mux|y[10]~11_combout  & ( \alu_unit|_~41_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src1Mux|y[10]~10_combout ))) ) ) ) # ( !\src2mux|y[10]~11_combout  & ( 
// \alu_unit|_~41_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # (\aluControl[1]~input_o  & (\src1Mux|y[10]~10_combout ))) ) ) ) # ( \src2mux|y[10]~11_combout  & ( !\alu_unit|_~41_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\src1Mux|y[10]~10_combout ) # (!\aluControl[0]~input_o ))))) ) ) ) # ( !\src2mux|y[10]~11_combout  & ( !\alu_unit|_~41_sumout  & ( (\aluControl[1]~input_o  & (\outputMux|y[1]~2_combout  & 
// \src1Mux|y[10]~10_combout )) ) ) )

	.dataa(!\aluControl[1]~input_o ),
	.datab(!\outputMux|y[1]~2_combout ),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(!\aluControl[0]~input_o ),
	.datae(!\src2mux|y[10]~11_combout ),
	.dataf(!\alu_unit|_~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[10]~35 .extended_lut = "off";
defparam \outputMux|y[10]~35 .lut_mask = 64'h01011112EFCDFFDE;
defparam \outputMux|y[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \outputMux|y[10]~36 (
// Equation(s):
// \outputMux|y[10]~36_combout  = ( \pc_ALU|Add0~41_sumout  & ( \outputMux|y[10]~35_combout  & ( (!\outputMux|y[1]~5_combout ) # ((!\outputMux|y[1]~6_combout  & ((\src2mux|y[10]~11_combout ))) # (\outputMux|y[1]~6_combout  & (\pc_ALU|Add1~41_sumout ))) ) ) ) 
// # ( !\pc_ALU|Add0~41_sumout  & ( \outputMux|y[10]~35_combout  & ( (!\outputMux|y[1]~5_combout  & (!\outputMux|y[1]~6_combout )) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & ((\src2mux|y[10]~11_combout ))) # (\outputMux|y[1]~6_combout  & 
// (\pc_ALU|Add1~41_sumout )))) ) ) ) # ( \pc_ALU|Add0~41_sumout  & ( !\outputMux|y[10]~35_combout  & ( (!\outputMux|y[1]~5_combout  & (\outputMux|y[1]~6_combout )) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & ((\src2mux|y[10]~11_combout 
// ))) # (\outputMux|y[1]~6_combout  & (\pc_ALU|Add1~41_sumout )))) ) ) ) # ( !\pc_ALU|Add0~41_sumout  & ( !\outputMux|y[10]~35_combout  & ( (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & ((\src2mux|y[10]~11_combout ))) # 
// (\outputMux|y[1]~6_combout  & (\pc_ALU|Add1~41_sumout )))) ) ) )

	.dataa(!\outputMux|y[1]~5_combout ),
	.datab(!\outputMux|y[1]~6_combout ),
	.datac(!\pc_ALU|Add1~41_sumout ),
	.datad(!\src2mux|y[10]~11_combout ),
	.datae(!\pc_ALU|Add0~41_sumout ),
	.dataf(!\outputMux|y[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[10]~36 .extended_lut = "off";
defparam \outputMux|y[10]~36 .lut_mask = 64'h0145236789CDABEF;
defparam \outputMux|y[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \outputMux|y[10]~37 (
// Equation(s):
// \outputMux|y[10]~37_combout  = ( \src1Mux|y[9]~9_combout  & ( \outputMux|y[10]~36_combout  & ( (!\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout )) # (\src1Mux|y[11]~11_combout ))) # (\outputMux|y[1]~9_combout  & (((\src1Mux|y[10]~10_combout ) 
// # (\outputMux|y[1]~8_combout )))) ) ) ) # ( !\src1Mux|y[9]~9_combout  & ( \outputMux|y[10]~36_combout  & ( (!\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout )) # (\src1Mux|y[11]~11_combout ))) # (\outputMux|y[1]~9_combout  & 
// (((!\outputMux|y[1]~8_combout  & \src1Mux|y[10]~10_combout )))) ) ) ) # ( \src1Mux|y[9]~9_combout  & ( !\outputMux|y[10]~36_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[11]~11_combout  & (\outputMux|y[1]~8_combout ))) # 
// (\outputMux|y[1]~9_combout  & (((\src1Mux|y[10]~10_combout ) # (\outputMux|y[1]~8_combout )))) ) ) ) # ( !\src1Mux|y[9]~9_combout  & ( !\outputMux|y[10]~36_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[11]~11_combout  & 
// (\outputMux|y[1]~8_combout ))) # (\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout  & \src1Mux|y[10]~10_combout )))) ) ) )

	.dataa(!\src1Mux|y[11]~11_combout ),
	.datab(!\outputMux|y[1]~9_combout ),
	.datac(!\outputMux|y[1]~8_combout ),
	.datad(!\src1Mux|y[10]~10_combout ),
	.datae(!\src1Mux|y[9]~9_combout ),
	.dataf(!\outputMux|y[10]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[10]~37 .extended_lut = "off";
defparam \outputMux|y[10]~37 .lut_mask = 64'h04340737C4F4C7F7;
defparam \outputMux|y[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \pcregUnit|q~10 (
// Equation(s):
// \pcregUnit|q~10_combout  = ( !\reset~input_o  & ( \outputMux|y[10]~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\outputMux|y[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~10 .extended_lut = "off";
defparam \pcregUnit|q~10 .lut_mask = 64'h00000000FFFF0000;
defparam \pcregUnit|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \pcregUnit|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[10] .is_wysiwyg = "true";
defparam \pcregUnit|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \src1Mux|y[10]~10 (
// Equation(s):
// \src1Mux|y[10]~10_combout  = ( \pcregUnit|q [10] & ( \regFile|RAM~310_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [10] & ( \regFile|RAM~310_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # 
// ( \pcregUnit|q [10] & ( !\regFile|RAM~310_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(!\pcregUnit|q [10]),
	.dataf(!\regFile|RAM~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[10]~10 .extended_lut = "off";
defparam \src1Mux|y[10]~10 .lut_mask = 64'h0000F0F00A0AFAFA;
defparam \src1Mux|y[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \outputMux|y[9]~32 (
// Equation(s):
// \outputMux|y[9]~32_combout  = ( \alu_unit|_~37_sumout  & ( \src1Mux|y[9]~9_combout  & ( (!\aluControl[0]~input_o ) # ((!\outputMux|y[1]~2_combout ) # (!\src2mux|y[9]~10_combout  $ (!\aluControl[1]~input_o ))) ) ) ) # ( !\alu_unit|_~37_sumout  & ( 
// \src1Mux|y[9]~9_combout  & ( (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src2mux|y[9]~10_combout ))))) ) ) ) # ( \alu_unit|_~37_sumout  & ( !\src1Mux|y[9]~9_combout  & ( (!\outputMux|y[1]~2_combout ) # 
// ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src2mux|y[9]~10_combout )))) ) ) ) # ( !\alu_unit|_~37_sumout  & ( !\src1Mux|y[9]~9_combout  & ( (\src2mux|y[9]~10_combout  & (\outputMux|y[1]~2_combout  & 
// \aluControl[1]~input_o )) ) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\src2mux|y[9]~10_combout ),
	.datac(!\outputMux|y[1]~2_combout ),
	.datad(!\aluControl[1]~input_o ),
	.datae(!\alu_unit|_~37_sumout ),
	.dataf(!\src1Mux|y[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[9]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[9]~32 .extended_lut = "off";
defparam \outputMux|y[9]~32 .lut_mask = 64'h0003FAF3010EFBFE;
defparam \outputMux|y[9]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \outputMux|y[9]~33 (
// Equation(s):
// \outputMux|y[9]~33_combout  = ( \pc_ALU|Add0~37_sumout  & ( \outputMux|y[9]~32_combout  & ( (!\outputMux|y[1]~5_combout ) # ((!\outputMux|y[1]~6_combout  & (\src2mux|y[9]~10_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~37_sumout )))) ) ) ) # 
// ( !\pc_ALU|Add0~37_sumout  & ( \outputMux|y[9]~32_combout  & ( (!\outputMux|y[1]~5_combout  & (((!\outputMux|y[1]~6_combout )))) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[9]~10_combout )) # (\outputMux|y[1]~6_combout  & 
// ((\pc_ALU|Add1~37_sumout ))))) ) ) ) # ( \pc_ALU|Add0~37_sumout  & ( !\outputMux|y[9]~32_combout  & ( (!\outputMux|y[1]~5_combout  & (((\outputMux|y[1]~6_combout )))) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & 
// (\src2mux|y[9]~10_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~37_sumout ))))) ) ) ) # ( !\pc_ALU|Add0~37_sumout  & ( !\outputMux|y[9]~32_combout  & ( (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[9]~10_combout )) 
// # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~37_sumout ))))) ) ) )

	.dataa(!\outputMux|y[1]~5_combout ),
	.datab(!\src2mux|y[9]~10_combout ),
	.datac(!\outputMux|y[1]~6_combout ),
	.datad(!\pc_ALU|Add1~37_sumout ),
	.datae(!\pc_ALU|Add0~37_sumout ),
	.dataf(!\outputMux|y[9]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[9]~33 .extended_lut = "off";
defparam \outputMux|y[9]~33 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \outputMux|y[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \outputMux|y[9]~34 (
// Equation(s):
// \outputMux|y[9]~34_combout  = ( \src1Mux|y[9]~9_combout  & ( \outputMux|y[9]~33_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[10]~10_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[8]~8_combout )))) ) ) ) 
// # ( !\src1Mux|y[9]~9_combout  & ( \outputMux|y[9]~33_combout  & ( (!\outputMux|y[1]~8_combout  & (!\outputMux|y[1]~9_combout )) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[10]~10_combout )) # (\outputMux|y[1]~9_combout  & 
// ((\src1Mux|y[8]~8_combout ))))) ) ) ) # ( \src1Mux|y[9]~9_combout  & ( !\outputMux|y[9]~33_combout  & ( (!\outputMux|y[1]~8_combout  & (\outputMux|y[1]~9_combout )) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[10]~10_combout 
// )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[8]~8_combout ))))) ) ) ) # ( !\src1Mux|y[9]~9_combout  & ( !\outputMux|y[9]~33_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[10]~10_combout )) # 
// (\outputMux|y[1]~9_combout  & ((\src1Mux|y[8]~8_combout ))))) ) ) )

	.dataa(!\outputMux|y[1]~8_combout ),
	.datab(!\outputMux|y[1]~9_combout ),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(!\src1Mux|y[8]~8_combout ),
	.datae(!\src1Mux|y[9]~9_combout ),
	.dataf(!\outputMux|y[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[9]~34 .extended_lut = "off";
defparam \outputMux|y[9]~34 .lut_mask = 64'h041526378C9DAEBF;
defparam \outputMux|y[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \pcregUnit|q~9 (
// Equation(s):
// \pcregUnit|q~9_combout  = ( \outputMux|y[9]~34_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~9 .extended_lut = "off";
defparam \pcregUnit|q~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pcregUnit|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \pcregUnit|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[9] .is_wysiwyg = "true";
defparam \pcregUnit|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \src1Mux|y[9]~9 (
// Equation(s):
// \src1Mux|y[9]~9_combout  = ( \regFile|RAM~305_combout  & ( (!\alusrca~input_o  & ((\pcregUnit|q [9]))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout )) ) ) # ( !\regFile|RAM~305_combout  & ( (!\alusrca~input_o  & \pcregUnit|q [9]) ) )

	.dataa(gnd),
	.datab(!\alusrca~input_o ),
	.datac(!\regFile|WideOr0~combout ),
	.datad(!\pcregUnit|q [9]),
	.datae(gnd),
	.dataf(!\regFile|RAM~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[9]~9 .extended_lut = "off";
defparam \src1Mux|y[9]~9 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \src1Mux|y[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \outputMux|y[8]~29 (
// Equation(s):
// \outputMux|y[8]~29_combout  = ( \aluControl[0]~input_o  & ( \alu_unit|_~33_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\src2mux|y[8]~9_combout  & (\aluControl[1]~input_o  & \src1Mux|y[8]~8_combout )) # (\src2mux|y[8]~9_combout  & 
// (!\aluControl[1]~input_o  $ (!\src1Mux|y[8]~8_combout )))) ) ) ) # ( !\aluControl[0]~input_o  & ( \alu_unit|_~33_sumout  & ( ((!\aluControl[1]~input_o ) # ((!\outputMux|y[1]~2_combout ) # (\src1Mux|y[8]~8_combout ))) # (\src2mux|y[8]~9_combout ) ) ) ) # ( 
// \aluControl[0]~input_o  & ( !\alu_unit|_~33_sumout  & ( (\outputMux|y[1]~2_combout  & ((!\src2mux|y[8]~9_combout  & (\aluControl[1]~input_o  & \src1Mux|y[8]~8_combout )) # (\src2mux|y[8]~9_combout  & (!\aluControl[1]~input_o  $ (!\src1Mux|y[8]~8_combout 
// ))))) ) ) ) # ( !\aluControl[0]~input_o  & ( !\alu_unit|_~33_sumout  & ( (\aluControl[1]~input_o  & (\outputMux|y[1]~2_combout  & ((\src1Mux|y[8]~8_combout ) # (\src2mux|y[8]~9_combout )))) ) ) )

	.dataa(!\src2mux|y[8]~9_combout ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\outputMux|y[1]~2_combout ),
	.datad(!\src1Mux|y[8]~8_combout ),
	.datae(!\aluControl[0]~input_o ),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[8]~29 .extended_lut = "off";
defparam \outputMux|y[8]~29 .lut_mask = 64'h01030106FDFFF1F6;
defparam \outputMux|y[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \outputMux|y[8]~30 (
// Equation(s):
// \outputMux|y[8]~30_combout  = ( \pc_ALU|Add1~33_sumout  & ( \outputMux|y[8]~29_combout  & ( (!\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout ) # ((\pc_ALU|Add0~33_sumout )))) # (\outputMux|y[1]~5_combout  & (((\src2mux|y[8]~9_combout )) # 
// (\outputMux|y[1]~6_combout ))) ) ) ) # ( !\pc_ALU|Add1~33_sumout  & ( \outputMux|y[8]~29_combout  & ( (!\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout ) # ((\pc_ALU|Add0~33_sumout )))) # (\outputMux|y[1]~5_combout  & (!\outputMux|y[1]~6_combout 
//  & (\src2mux|y[8]~9_combout ))) ) ) ) # ( \pc_ALU|Add1~33_sumout  & ( !\outputMux|y[8]~29_combout  & ( (!\outputMux|y[1]~5_combout  & (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add0~33_sumout )))) # (\outputMux|y[1]~5_combout  & (((\src2mux|y[8]~9_combout )) 
// # (\outputMux|y[1]~6_combout ))) ) ) ) # ( !\pc_ALU|Add1~33_sumout  & ( !\outputMux|y[8]~29_combout  & ( (!\outputMux|y[1]~5_combout  & (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add0~33_sumout )))) # (\outputMux|y[1]~5_combout  & (!\outputMux|y[1]~6_combout 
//  & (\src2mux|y[8]~9_combout ))) ) ) )

	.dataa(!\outputMux|y[1]~5_combout ),
	.datab(!\outputMux|y[1]~6_combout ),
	.datac(!\src2mux|y[8]~9_combout ),
	.datad(!\pc_ALU|Add0~33_sumout ),
	.datae(!\pc_ALU|Add1~33_sumout ),
	.dataf(!\outputMux|y[8]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[8]~30 .extended_lut = "off";
defparam \outputMux|y[8]~30 .lut_mask = 64'h042615378CAE9DBF;
defparam \outputMux|y[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \outputMux|y[8]~31 (
// Equation(s):
// \outputMux|y[8]~31_combout  = ( \src1Mux|y[7]~7_combout  & ( \outputMux|y[8]~30_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout )) # (\src1Mux|y[8]~8_combout ))) # (\outputMux|y[1]~8_combout  & (((\src1Mux|y[9]~9_combout ) # 
// (\outputMux|y[1]~9_combout )))) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( \outputMux|y[8]~30_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout )) # (\src1Mux|y[8]~8_combout ))) # (\outputMux|y[1]~8_combout  & 
// (((!\outputMux|y[1]~9_combout  & \src1Mux|y[9]~9_combout )))) ) ) ) # ( \src1Mux|y[7]~7_combout  & ( !\outputMux|y[8]~30_combout  & ( (!\outputMux|y[1]~8_combout  & (\src1Mux|y[8]~8_combout  & (\outputMux|y[1]~9_combout ))) # (\outputMux|y[1]~8_combout  & 
// (((\src1Mux|y[9]~9_combout ) # (\outputMux|y[1]~9_combout )))) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( !\outputMux|y[8]~30_combout  & ( (!\outputMux|y[1]~8_combout  & (\src1Mux|y[8]~8_combout  & (\outputMux|y[1]~9_combout ))) # (\outputMux|y[1]~8_combout  
// & (((!\outputMux|y[1]~9_combout  & \src1Mux|y[9]~9_combout )))) ) ) )

	.dataa(!\src1Mux|y[8]~8_combout ),
	.datab(!\outputMux|y[1]~8_combout ),
	.datac(!\outputMux|y[1]~9_combout ),
	.datad(!\src1Mux|y[9]~9_combout ),
	.datae(!\src1Mux|y[7]~7_combout ),
	.dataf(!\outputMux|y[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[8]~31 .extended_lut = "off";
defparam \outputMux|y[8]~31 .lut_mask = 64'h04340737C4F4C7F7;
defparam \outputMux|y[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \pcregUnit|q~8 (
// Equation(s):
// \pcregUnit|q~8_combout  = ( \outputMux|y[8]~31_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\outputMux|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~8 .extended_lut = "off";
defparam \pcregUnit|q~8 .lut_mask = 64'h00000000FF00FF00;
defparam \pcregUnit|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \pcregUnit|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[8] .is_wysiwyg = "true";
defparam \pcregUnit|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \src1Mux|y[8]~8 (
// Equation(s):
// \src1Mux|y[8]~8_combout  = ( \pcregUnit|q [8] & ( \regFile|RAM~300_combout  & ( (!\alusrca~input_o ) # (!\regFile|WideOr0~combout ) ) ) ) # ( !\pcregUnit|q [8] & ( \regFile|RAM~300_combout  & ( (\alusrca~input_o  & !\regFile|WideOr0~combout ) ) ) ) # ( 
// \pcregUnit|q [8] & ( !\regFile|RAM~300_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\alusrca~input_o ),
	.datab(!\regFile|WideOr0~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pcregUnit|q [8]),
	.dataf(!\regFile|RAM~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[8]~8 .extended_lut = "off";
defparam \src1Mux|y[8]~8 .lut_mask = 64'h0000AAAA4444EEEE;
defparam \src1Mux|y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \outputMux|y[7]~26 (
// Equation(s):
// \outputMux|y[7]~26_combout  = ( \src1Mux|y[7]~7_combout  & ( \alu_unit|_~29_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src2mux|y[7]~8_combout ))) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( 
// \alu_unit|_~29_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # (\aluControl[1]~input_o  & (\src2mux|y[7]~8_combout ))) ) ) ) # ( \src1Mux|y[7]~7_combout  & ( !\alu_unit|_~29_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\src2mux|y[7]~8_combout ) # (!\aluControl[0]~input_o ))))) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( !\alu_unit|_~29_sumout  & ( (\aluControl[1]~input_o  & (\src2mux|y[7]~8_combout  & 
// \outputMux|y[1]~2_combout )) ) ) )

	.dataa(!\aluControl[1]~input_o ),
	.datab(!\src2mux|y[7]~8_combout ),
	.datac(!\outputMux|y[1]~2_combout ),
	.datad(!\aluControl[0]~input_o ),
	.datae(!\src1Mux|y[7]~7_combout ),
	.dataf(!\alu_unit|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[7]~26 .extended_lut = "off";
defparam \outputMux|y[7]~26 .lut_mask = 64'h01010506FBF1FFF6;
defparam \outputMux|y[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \outputMux|y[7]~27 (
// Equation(s):
// \outputMux|y[7]~27_combout  = ( \outputMux|y[1]~6_combout  & ( \outputMux|y[7]~26_combout  & ( (!\outputMux|y[1]~5_combout  & ((\pc_ALU|Add0~29_sumout ))) # (\outputMux|y[1]~5_combout  & (\pc_ALU|Add1~29_sumout )) ) ) ) # ( !\outputMux|y[1]~6_combout  & ( 
// \outputMux|y[7]~26_combout  & ( (!\outputMux|y[1]~5_combout ) # (\src2mux|y[7]~8_combout ) ) ) ) # ( \outputMux|y[1]~6_combout  & ( !\outputMux|y[7]~26_combout  & ( (!\outputMux|y[1]~5_combout  & ((\pc_ALU|Add0~29_sumout ))) # (\outputMux|y[1]~5_combout  
// & (\pc_ALU|Add1~29_sumout )) ) ) ) # ( !\outputMux|y[1]~6_combout  & ( !\outputMux|y[7]~26_combout  & ( (\outputMux|y[1]~5_combout  & \src2mux|y[7]~8_combout ) ) ) )

	.dataa(!\outputMux|y[1]~5_combout ),
	.datab(!\src2mux|y[7]~8_combout ),
	.datac(!\pc_ALU|Add1~29_sumout ),
	.datad(!\pc_ALU|Add0~29_sumout ),
	.datae(!\outputMux|y[1]~6_combout ),
	.dataf(!\outputMux|y[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[7]~27 .extended_lut = "off";
defparam \outputMux|y[7]~27 .lut_mask = 64'h111105AFBBBB05AF;
defparam \outputMux|y[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \outputMux|y[7]~28 (
// Equation(s):
// \outputMux|y[7]~28_combout  = ( \src1Mux|y[8]~8_combout  & ( \outputMux|y[7]~27_combout  & ( (!\outputMux|y[1]~9_combout ) # ((!\outputMux|y[1]~8_combout  & ((\src1Mux|y[7]~7_combout ))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[6]~6_combout ))) ) ) ) # 
// ( !\src1Mux|y[8]~8_combout  & ( \outputMux|y[7]~27_combout  & ( (!\outputMux|y[1]~9_combout  & (!\outputMux|y[1]~8_combout )) # (\outputMux|y[1]~9_combout  & ((!\outputMux|y[1]~8_combout  & ((\src1Mux|y[7]~7_combout ))) # (\outputMux|y[1]~8_combout  & 
// (\src1Mux|y[6]~6_combout )))) ) ) ) # ( \src1Mux|y[8]~8_combout  & ( !\outputMux|y[7]~27_combout  & ( (!\outputMux|y[1]~9_combout  & (\outputMux|y[1]~8_combout )) # (\outputMux|y[1]~9_combout  & ((!\outputMux|y[1]~8_combout  & ((\src1Mux|y[7]~7_combout 
// ))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[6]~6_combout )))) ) ) ) # ( !\src1Mux|y[8]~8_combout  & ( !\outputMux|y[7]~27_combout  & ( (\outputMux|y[1]~9_combout  & ((!\outputMux|y[1]~8_combout  & ((\src1Mux|y[7]~7_combout ))) # 
// (\outputMux|y[1]~8_combout  & (\src1Mux|y[6]~6_combout )))) ) ) )

	.dataa(!\outputMux|y[1]~9_combout ),
	.datab(!\outputMux|y[1]~8_combout ),
	.datac(!\src1Mux|y[6]~6_combout ),
	.datad(!\src1Mux|y[7]~7_combout ),
	.datae(!\src1Mux|y[8]~8_combout ),
	.dataf(!\outputMux|y[7]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[7]~28 .extended_lut = "off";
defparam \outputMux|y[7]~28 .lut_mask = 64'h0145236789CDABEF;
defparam \outputMux|y[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \pcregUnit|q~7 (
// Equation(s):
// \pcregUnit|q~7_combout  = ( \outputMux|y[7]~28_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~7 .extended_lut = "off";
defparam \pcregUnit|q~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pcregUnit|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \pcregUnit|q[7]~feeder (
// Equation(s):
// \pcregUnit|q[7]~feeder_combout  = ( \pcregUnit|q~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q[7]~feeder .extended_lut = "off";
defparam \pcregUnit|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcregUnit|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \pcregUnit|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[7] .is_wysiwyg = "true";
defparam \pcregUnit|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \src1Mux|y[7]~7 (
// Equation(s):
// \src1Mux|y[7]~7_combout  = ( \regFile|RAM~295_combout  & ( (!\alusrca~input_o  & (\pcregUnit|q [7])) # (\alusrca~input_o  & ((!\regFile|WideOr0~combout ))) ) ) # ( !\regFile|RAM~295_combout  & ( (\pcregUnit|q [7] & !\alusrca~input_o ) ) )

	.dataa(!\pcregUnit|q [7]),
	.datab(!\regFile|WideOr0~combout ),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[7]~7 .extended_lut = "off";
defparam \src1Mux|y[7]~7 .lut_mask = 64'h505050505C5C5C5C;
defparam \src1Mux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \outputMux|y[6]~23 (
// Equation(s):
// \outputMux|y[6]~23_combout  = ( \alu_unit|_~25_sumout  & ( \aluControl[1]~input_o  & ( (!\outputMux|y[1]~2_combout ) # ((!\src1Mux|y[6]~6_combout  & ((\src2mux|y[6]~7_combout ))) # (\src1Mux|y[6]~6_combout  & ((!\aluControl[0]~input_o ) # 
// (!\src2mux|y[6]~7_combout )))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( \aluControl[1]~input_o  & ( (\outputMux|y[1]~2_combout  & ((!\src1Mux|y[6]~6_combout  & ((\src2mux|y[6]~7_combout ))) # (\src1Mux|y[6]~6_combout  & ((!\aluControl[0]~input_o ) # 
// (!\src2mux|y[6]~7_combout ))))) ) ) ) # ( \alu_unit|_~25_sumout  & ( !\aluControl[1]~input_o  & ( (!\aluControl[0]~input_o ) # ((!\outputMux|y[1]~2_combout ) # ((\src1Mux|y[6]~6_combout  & \src2mux|y[6]~7_combout ))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( 
// !\aluControl[1]~input_o  & ( (\aluControl[0]~input_o  & (\outputMux|y[1]~2_combout  & (\src1Mux|y[6]~6_combout  & \src2mux|y[6]~7_combout ))) ) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\outputMux|y[1]~2_combout ),
	.datac(!\src1Mux|y[6]~6_combout ),
	.datad(!\src2mux|y[6]~7_combout ),
	.datae(!\alu_unit|_~25_sumout ),
	.dataf(!\aluControl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[6]~23 .extended_lut = "off";
defparam \outputMux|y[6]~23 .lut_mask = 64'h0001EEEF0332CFFE;
defparam \outputMux|y[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \outputMux|y[6]~24 (
// Equation(s):
// \outputMux|y[6]~24_combout  = ( \pc_ALU|Add1~25_sumout  & ( \outputMux|y[6]~23_combout  & ( (!\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout ) # ((\pc_ALU|Add0~25_sumout )))) # (\outputMux|y[1]~5_combout  & (((\src2mux|y[6]~7_combout )) # 
// (\outputMux|y[1]~6_combout ))) ) ) ) # ( !\pc_ALU|Add1~25_sumout  & ( \outputMux|y[6]~23_combout  & ( (!\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout ) # ((\pc_ALU|Add0~25_sumout )))) # (\outputMux|y[1]~5_combout  & (!\outputMux|y[1]~6_combout 
//  & (\src2mux|y[6]~7_combout ))) ) ) ) # ( \pc_ALU|Add1~25_sumout  & ( !\outputMux|y[6]~23_combout  & ( (!\outputMux|y[1]~5_combout  & (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add0~25_sumout )))) # (\outputMux|y[1]~5_combout  & (((\src2mux|y[6]~7_combout )) 
// # (\outputMux|y[1]~6_combout ))) ) ) ) # ( !\pc_ALU|Add1~25_sumout  & ( !\outputMux|y[6]~23_combout  & ( (!\outputMux|y[1]~5_combout  & (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add0~25_sumout )))) # (\outputMux|y[1]~5_combout  & (!\outputMux|y[1]~6_combout 
//  & (\src2mux|y[6]~7_combout ))) ) ) )

	.dataa(!\outputMux|y[1]~5_combout ),
	.datab(!\outputMux|y[1]~6_combout ),
	.datac(!\src2mux|y[6]~7_combout ),
	.datad(!\pc_ALU|Add0~25_sumout ),
	.datae(!\pc_ALU|Add1~25_sumout ),
	.dataf(!\outputMux|y[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[6]~24 .extended_lut = "off";
defparam \outputMux|y[6]~24 .lut_mask = 64'h042615378CAE9DBF;
defparam \outputMux|y[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \outputMux|y[6]~25 (
// Equation(s):
// \outputMux|y[6]~25_combout  = ( \src1Mux|y[6]~6_combout  & ( \outputMux|y[6]~24_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[7]~7_combout ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[5]~5_combout ))) ) ) ) # 
// ( !\src1Mux|y[6]~6_combout  & ( \outputMux|y[6]~24_combout  & ( (!\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout ) # (\src1Mux|y[7]~7_combout )))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[5]~5_combout  & (\outputMux|y[1]~8_combout ))) ) ) ) 
// # ( \src1Mux|y[6]~6_combout  & ( !\outputMux|y[6]~24_combout  & ( (!\outputMux|y[1]~9_combout  & (((\outputMux|y[1]~8_combout  & \src1Mux|y[7]~7_combout )))) # (\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout )) # (\src1Mux|y[5]~5_combout ))) ) 
// ) ) # ( !\src1Mux|y[6]~6_combout  & ( !\outputMux|y[6]~24_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[7]~7_combout ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[5]~5_combout )))) ) ) )

	.dataa(!\src1Mux|y[5]~5_combout ),
	.datab(!\outputMux|y[1]~9_combout ),
	.datac(!\outputMux|y[1]~8_combout ),
	.datad(!\src1Mux|y[7]~7_combout ),
	.datae(!\src1Mux|y[6]~6_combout ),
	.dataf(!\outputMux|y[6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[6]~25 .extended_lut = "off";
defparam \outputMux|y[6]~25 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \outputMux|y[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \pcregUnit|q~6 (
// Equation(s):
// \pcregUnit|q~6_combout  = ( \outputMux|y[6]~25_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\outputMux|y[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~6 .extended_lut = "off";
defparam \pcregUnit|q~6 .lut_mask = 64'h00000000FF00FF00;
defparam \pcregUnit|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \pcregUnit|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[6] .is_wysiwyg = "true";
defparam \pcregUnit|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \src1Mux|y[6]~6 (
// Equation(s):
// \src1Mux|y[6]~6_combout  = ( \regFile|RAM~290_combout  & ( (!\alusrca~input_o  & ((\pcregUnit|q [6]))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout )) ) ) # ( !\regFile|RAM~290_combout  & ( (\pcregUnit|q [6] & !\alusrca~input_o ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(!\pcregUnit|q [6]),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[6]~6 .extended_lut = "off";
defparam \src1Mux|y[6]~6 .lut_mask = 64'h303030303A3A3A3A;
defparam \src1Mux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \outputMux|y[5]~20 (
// Equation(s):
// \outputMux|y[5]~20_combout  = ( \outputMux|y[1]~2_combout  & ( \alu_unit|_~21_sumout  & ( (!\src2mux|y[5]~6_combout  & ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src1Mux|y[5]~5_combout ))))) # 
// (\src2mux|y[5]~6_combout  & ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src1Mux|y[5]~5_combout )))) ) ) ) # ( !\outputMux|y[1]~2_combout  & ( \alu_unit|_~21_sumout  ) ) # ( \outputMux|y[1]~2_combout  & ( !\alu_unit|_~21_sumout  & ( 
// (!\src2mux|y[5]~6_combout  & (((\aluControl[1]~input_o  & \src1Mux|y[5]~5_combout )))) # (\src2mux|y[5]~6_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src1Mux|y[5]~5_combout ))))) ) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\src2mux|y[5]~6_combout ),
	.datac(!\aluControl[1]~input_o ),
	.datad(!\src1Mux|y[5]~5_combout ),
	.datae(!\outputMux|y[1]~2_combout ),
	.dataf(!\alu_unit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[5]~20 .extended_lut = "off";
defparam \outputMux|y[5]~20 .lut_mask = 64'h0000031EFFFFA3BE;
defparam \outputMux|y[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \outputMux|y[5]~21 (
// Equation(s):
// \outputMux|y[5]~21_combout  = ( \pc_ALU|Add1~21_sumout  & ( \outputMux|y[5]~20_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[5]~6_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~21_sumout ) # 
// (\outputMux|y[1]~5_combout )))) ) ) ) # ( !\pc_ALU|Add1~21_sumout  & ( \outputMux|y[5]~20_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[5]~6_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((!\outputMux|y[1]~5_combout  & \pc_ALU|Add0~21_sumout )))) ) ) ) # ( \pc_ALU|Add1~21_sumout  & ( !\outputMux|y[5]~20_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[5]~6_combout  & (\outputMux|y[1]~5_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((\pc_ALU|Add0~21_sumout ) # (\outputMux|y[1]~5_combout )))) ) ) ) # ( !\pc_ALU|Add1~21_sumout  & ( !\outputMux|y[5]~20_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[5]~6_combout  & (\outputMux|y[1]~5_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((!\outputMux|y[1]~5_combout  & \pc_ALU|Add0~21_sumout )))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\src2mux|y[5]~6_combout ),
	.datac(!\outputMux|y[1]~5_combout ),
	.datad(!\pc_ALU|Add0~21_sumout ),
	.datae(!\pc_ALU|Add1~21_sumout ),
	.dataf(!\outputMux|y[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[5]~21 .extended_lut = "off";
defparam \outputMux|y[5]~21 .lut_mask = 64'h02520757A2F2A7F7;
defparam \outputMux|y[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \outputMux|y[5]~22 (
// Equation(s):
// \outputMux|y[5]~22_combout  = ( \src1Mux|y[5]~5_combout  & ( \outputMux|y[5]~21_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[6]~6_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[4]~4_combout )))) ) ) ) # 
// ( !\src1Mux|y[5]~5_combout  & ( \outputMux|y[5]~21_combout  & ( (!\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout )) # (\src1Mux|y[6]~6_combout ))) # (\outputMux|y[1]~9_combout  & (((\src1Mux|y[4]~4_combout  & \outputMux|y[1]~8_combout )))) ) ) 
// ) # ( \src1Mux|y[5]~5_combout  & ( !\outputMux|y[5]~21_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[6]~6_combout  & ((\outputMux|y[1]~8_combout )))) # (\outputMux|y[1]~9_combout  & (((!\outputMux|y[1]~8_combout ) # (\src1Mux|y[4]~4_combout )))) 
// ) ) ) # ( !\src1Mux|y[5]~5_combout  & ( !\outputMux|y[5]~21_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & (\src1Mux|y[6]~6_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[4]~4_combout ))))) ) ) )

	.dataa(!\outputMux|y[1]~9_combout ),
	.datab(!\src1Mux|y[6]~6_combout ),
	.datac(!\src1Mux|y[4]~4_combout ),
	.datad(!\outputMux|y[1]~8_combout ),
	.datae(!\src1Mux|y[5]~5_combout ),
	.dataf(!\outputMux|y[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[5]~22 .extended_lut = "off";
defparam \outputMux|y[5]~22 .lut_mask = 64'h00275527AA27FF27;
defparam \outputMux|y[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \pcregUnit|q~5 (
// Equation(s):
// \pcregUnit|q~5_combout  = ( \outputMux|y[5]~22_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~5 .extended_lut = "off";
defparam \pcregUnit|q~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pcregUnit|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \pcregUnit|q[5]~feeder (
// Equation(s):
// \pcregUnit|q[5]~feeder_combout  = ( \pcregUnit|q~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q[5]~feeder .extended_lut = "off";
defparam \pcregUnit|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcregUnit|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N56
dffeas \pcregUnit|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[5] .is_wysiwyg = "true";
defparam \pcregUnit|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \src1Mux|y[5]~5 (
// Equation(s):
// \src1Mux|y[5]~5_combout  = ( \regFile|RAM~285_combout  & ( (!\alusrca~input_o  & (\pcregUnit|q [5])) # (\alusrca~input_o  & ((!\regFile|WideOr0~combout ))) ) ) # ( !\regFile|RAM~285_combout  & ( (\pcregUnit|q [5] & !\alusrca~input_o ) ) )

	.dataa(gnd),
	.datab(!\pcregUnit|q [5]),
	.datac(!\regFile|WideOr0~combout ),
	.datad(!\alusrca~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~285_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[5]~5 .extended_lut = "off";
defparam \src1Mux|y[5]~5 .lut_mask = 64'h3300330033F033F0;
defparam \src1Mux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \outputMux|y[4]~17 (
// Equation(s):
// \outputMux|y[4]~17_combout  = ( \aluControl[0]~input_o  & ( \alu_unit|_~17_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & (\src2mux|y[4]~5_combout  & \src1Mux|y[4]~4_combout )) # (\aluControl[1]~input_o  & 
// (!\src2mux|y[4]~5_combout  $ (!\src1Mux|y[4]~4_combout )))) ) ) ) # ( !\aluControl[0]~input_o  & ( \alu_unit|_~17_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o ) # ((\src1Mux|y[4]~4_combout ) # (\src2mux|y[4]~5_combout ))) ) ) ) # 
// ( \aluControl[0]~input_o  & ( !\alu_unit|_~17_sumout  & ( (\outputMux|y[1]~2_combout  & ((!\aluControl[1]~input_o  & (\src2mux|y[4]~5_combout  & \src1Mux|y[4]~4_combout )) # (\aluControl[1]~input_o  & (!\src2mux|y[4]~5_combout  $ (!\src1Mux|y[4]~4_combout 
// ))))) ) ) ) # ( !\aluControl[0]~input_o  & ( !\alu_unit|_~17_sumout  & ( (\outputMux|y[1]~2_combout  & (\aluControl[1]~input_o  & ((\src1Mux|y[4]~4_combout ) # (\src2mux|y[4]~5_combout )))) ) ) )

	.dataa(!\outputMux|y[1]~2_combout ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\src2mux|y[4]~5_combout ),
	.datad(!\src1Mux|y[4]~4_combout ),
	.datae(!\aluControl[0]~input_o ),
	.dataf(!\alu_unit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[4]~17 .extended_lut = "off";
defparam \outputMux|y[4]~17 .lut_mask = 64'h01110114EFFFABBE;
defparam \outputMux|y[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \outputMux|y[4]~18 (
// Equation(s):
// \outputMux|y[4]~18_combout  = ( \pc_ALU|Add1~17_sumout  & ( \outputMux|y[4]~17_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[4]~5_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~17_sumout ) # 
// (\outputMux|y[1]~5_combout )))) ) ) ) # ( !\pc_ALU|Add1~17_sumout  & ( \outputMux|y[4]~17_combout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[4]~5_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((!\outputMux|y[1]~5_combout  & \pc_ALU|Add0~17_sumout )))) ) ) ) # ( \pc_ALU|Add1~17_sumout  & ( !\outputMux|y[4]~17_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[4]~5_combout  & (\outputMux|y[1]~5_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((\pc_ALU|Add0~17_sumout ) # (\outputMux|y[1]~5_combout )))) ) ) ) # ( !\pc_ALU|Add1~17_sumout  & ( !\outputMux|y[4]~17_combout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[4]~5_combout  & (\outputMux|y[1]~5_combout ))) # (\outputMux|y[1]~6_combout  & 
// (((!\outputMux|y[1]~5_combout  & \pc_ALU|Add0~17_sumout )))) ) ) )

	.dataa(!\src2mux|y[4]~5_combout ),
	.datab(!\outputMux|y[1]~6_combout ),
	.datac(!\outputMux|y[1]~5_combout ),
	.datad(!\pc_ALU|Add0~17_sumout ),
	.datae(!\pc_ALU|Add1~17_sumout ),
	.dataf(!\outputMux|y[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[4]~18 .extended_lut = "off";
defparam \outputMux|y[4]~18 .lut_mask = 64'h04340737C4F4C7F7;
defparam \outputMux|y[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \outputMux|y[4]~19 (
// Equation(s):
// \outputMux|y[4]~19_combout  = ( \outputMux|y[4]~18_combout  & ( \src1Mux|y[4]~4_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[5]~5_combout ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[3]~3_combout ))) ) ) ) # 
// ( !\outputMux|y[4]~18_combout  & ( \src1Mux|y[4]~4_combout  & ( (!\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout )))) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[5]~5_combout ))) # (\outputMux|y[1]~9_combout  & 
// (\src1Mux|y[3]~3_combout )))) ) ) ) # ( \outputMux|y[4]~18_combout  & ( !\src1Mux|y[4]~4_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout )))) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & 
// ((\src1Mux|y[5]~5_combout ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[3]~3_combout )))) ) ) ) # ( !\outputMux|y[4]~18_combout  & ( !\src1Mux|y[4]~4_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[5]~5_combout 
// ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[3]~3_combout )))) ) ) )

	.dataa(!\outputMux|y[1]~8_combout ),
	.datab(!\src1Mux|y[3]~3_combout ),
	.datac(!\src1Mux|y[5]~5_combout ),
	.datad(!\outputMux|y[1]~9_combout ),
	.datae(!\outputMux|y[4]~18_combout ),
	.dataf(!\src1Mux|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[4]~19 .extended_lut = "off";
defparam \outputMux|y[4]~19 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \outputMux|y[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \pcregUnit|q~4 (
// Equation(s):
// \pcregUnit|q~4_combout  = ( \outputMux|y[4]~19_combout  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~4 .extended_lut = "off";
defparam \pcregUnit|q~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \pcregUnit|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \pcregUnit|q[4]~feeder (
// Equation(s):
// \pcregUnit|q[4]~feeder_combout  = ( \pcregUnit|q~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q[4]~feeder .extended_lut = "off";
defparam \pcregUnit|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcregUnit|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \pcregUnit|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[4] .is_wysiwyg = "true";
defparam \pcregUnit|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \src1Mux|y[4]~4 (
// Equation(s):
// \src1Mux|y[4]~4_combout  = ( \regFile|RAM~280_combout  & ( (!\alusrca~input_o  & ((\pcregUnit|q [4]))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout )) ) ) # ( !\regFile|RAM~280_combout  & ( (!\alusrca~input_o  & \pcregUnit|q [4]) ) )

	.dataa(gnd),
	.datab(!\alusrca~input_o ),
	.datac(!\regFile|WideOr0~combout ),
	.datad(!\pcregUnit|q [4]),
	.datae(gnd),
	.dataf(!\regFile|RAM~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[4]~4 .extended_lut = "off";
defparam \src1Mux|y[4]~4 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \src1Mux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \outputMux|y[3]~14 (
// Equation(s):
// \outputMux|y[3]~14_combout  = ( \src2mux|y[3]~4_combout  & ( \alu_unit|_~13_sumout  & ( (!\aluControl[0]~input_o ) # ((!\outputMux|y[1]~2_combout ) # (!\aluControl[1]~input_o  $ (!\src1Mux|y[3]~3_combout ))) ) ) ) # ( !\src2mux|y[3]~4_combout  & ( 
// \alu_unit|_~13_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & (!\aluControl[0]~input_o )) # (\aluControl[1]~input_o  & ((\src1Mux|y[3]~3_combout )))) ) ) ) # ( \src2mux|y[3]~4_combout  & ( !\alu_unit|_~13_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\aluControl[0]~input_o ) # (!\src1Mux|y[3]~3_combout ))))) ) ) ) # ( !\src2mux|y[3]~4_combout  & ( !\alu_unit|_~13_sumout  & ( (\aluControl[1]~input_o  & (\src1Mux|y[3]~3_combout  & 
// \outputMux|y[1]~2_combout )) ) ) )

	.dataa(!\aluControl[1]~input_o ),
	.datab(!\aluControl[0]~input_o ),
	.datac(!\src1Mux|y[3]~3_combout ),
	.datad(!\outputMux|y[1]~2_combout ),
	.datae(!\src2mux|y[3]~4_combout ),
	.dataf(!\alu_unit|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[3]~14 .extended_lut = "off";
defparam \outputMux|y[3]~14 .lut_mask = 64'h00050056FF8DFFDE;
defparam \outputMux|y[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \outputMux|y[3]~15 (
// Equation(s):
// \outputMux|y[3]~15_combout  = ( \pc_ALU|Add0~13_sumout  & ( \outputMux|y[3]~14_combout  & ( (!\outputMux|y[1]~5_combout ) # ((!\outputMux|y[1]~6_combout  & (\src2mux|y[3]~4_combout )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~13_sumout )))) ) ) ) # ( 
// !\pc_ALU|Add0~13_sumout  & ( \outputMux|y[3]~14_combout  & ( (!\outputMux|y[1]~5_combout  & (((!\outputMux|y[1]~6_combout )))) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[3]~4_combout )) # (\outputMux|y[1]~6_combout  & 
// ((\pc_ALU|Add1~13_sumout ))))) ) ) ) # ( \pc_ALU|Add0~13_sumout  & ( !\outputMux|y[3]~14_combout  & ( (!\outputMux|y[1]~5_combout  & (((\outputMux|y[1]~6_combout )))) # (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[3]~4_combout 
// )) # (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~13_sumout ))))) ) ) ) # ( !\pc_ALU|Add0~13_sumout  & ( !\outputMux|y[3]~14_combout  & ( (\outputMux|y[1]~5_combout  & ((!\outputMux|y[1]~6_combout  & (\src2mux|y[3]~4_combout )) # 
// (\outputMux|y[1]~6_combout  & ((\pc_ALU|Add1~13_sumout ))))) ) ) )

	.dataa(!\src2mux|y[3]~4_combout ),
	.datab(!\outputMux|y[1]~5_combout ),
	.datac(!\outputMux|y[1]~6_combout ),
	.datad(!\pc_ALU|Add1~13_sumout ),
	.datae(!\pc_ALU|Add0~13_sumout ),
	.dataf(!\outputMux|y[3]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[3]~15 .extended_lut = "off";
defparam \outputMux|y[3]~15 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \outputMux|y[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \outputMux|y[3]~16 (
// Equation(s):
// \outputMux|y[3]~16_combout  = ( \outputMux|y[1]~9_combout  & ( \outputMux|y[3]~15_combout  & ( (!\outputMux|y[1]~8_combout  & ((\src1Mux|y[3]~3_combout ))) # (\outputMux|y[1]~8_combout  & (\src1Mux|y[2]~2_combout )) ) ) ) # ( !\outputMux|y[1]~9_combout  & 
// ( \outputMux|y[3]~15_combout  & ( (!\outputMux|y[1]~8_combout ) # (\src1Mux|y[4]~4_combout ) ) ) ) # ( \outputMux|y[1]~9_combout  & ( !\outputMux|y[3]~15_combout  & ( (!\outputMux|y[1]~8_combout  & ((\src1Mux|y[3]~3_combout ))) # 
// (\outputMux|y[1]~8_combout  & (\src1Mux|y[2]~2_combout )) ) ) ) # ( !\outputMux|y[1]~9_combout  & ( !\outputMux|y[3]~15_combout  & ( (\outputMux|y[1]~8_combout  & \src1Mux|y[4]~4_combout ) ) ) )

	.dataa(!\src1Mux|y[2]~2_combout ),
	.datab(!\src1Mux|y[3]~3_combout ),
	.datac(!\outputMux|y[1]~8_combout ),
	.datad(!\src1Mux|y[4]~4_combout ),
	.datae(!\outputMux|y[1]~9_combout ),
	.dataf(!\outputMux|y[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[3]~16 .extended_lut = "off";
defparam \outputMux|y[3]~16 .lut_mask = 64'h000F3535F0FF3535;
defparam \outputMux|y[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \pcregUnit|q~3 (
// Equation(s):
// \pcregUnit|q~3_combout  = ( \outputMux|y[3]~16_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\outputMux|y[3]~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~3 .extended_lut = "off";
defparam \pcregUnit|q~3 .lut_mask = 64'h0000F0F00000F0F0;
defparam \pcregUnit|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \pcregUnit|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[3] .is_wysiwyg = "true";
defparam \pcregUnit|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \src1Mux|y[3]~3 (
// Equation(s):
// \src1Mux|y[3]~3_combout  = ( \pcregUnit|q [3] & ( \regFile|RAM~275_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [3] & ( \regFile|RAM~275_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # ( 
// \pcregUnit|q [3] & ( !\regFile|RAM~275_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(!\pcregUnit|q [3]),
	.dataf(!\regFile|RAM~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[3]~3 .extended_lut = "off";
defparam \src1Mux|y[3]~3 .lut_mask = 64'h0000F0F00A0AFAFA;
defparam \src1Mux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \outputMux|y[2]~11 (
// Equation(s):
// \outputMux|y[2]~11_combout  = ( \aluControl[0]~input_o  & ( \alu_unit|_~9_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & (\src2mux|y[2]~3_combout  & \src1Mux|y[2]~2_combout )) # (\aluControl[1]~input_o  & 
// (!\src2mux|y[2]~3_combout  $ (!\src1Mux|y[2]~2_combout )))) ) ) ) # ( !\aluControl[0]~input_o  & ( \alu_unit|_~9_sumout  & ( (!\aluControl[1]~input_o ) # (((!\outputMux|y[1]~2_combout ) # (\src1Mux|y[2]~2_combout )) # (\src2mux|y[2]~3_combout )) ) ) ) # ( 
// \aluControl[0]~input_o  & ( !\alu_unit|_~9_sumout  & ( (\outputMux|y[1]~2_combout  & ((!\aluControl[1]~input_o  & (\src2mux|y[2]~3_combout  & \src1Mux|y[2]~2_combout )) # (\aluControl[1]~input_o  & (!\src2mux|y[2]~3_combout  $ (!\src1Mux|y[2]~2_combout 
// ))))) ) ) ) # ( !\aluControl[0]~input_o  & ( !\alu_unit|_~9_sumout  & ( (\aluControl[1]~input_o  & (\outputMux|y[1]~2_combout  & ((\src1Mux|y[2]~2_combout ) # (\src2mux|y[2]~3_combout )))) ) ) )

	.dataa(!\aluControl[1]~input_o ),
	.datab(!\src2mux|y[2]~3_combout ),
	.datac(!\src1Mux|y[2]~2_combout ),
	.datad(!\outputMux|y[1]~2_combout ),
	.datae(!\aluControl[0]~input_o ),
	.dataf(!\alu_unit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[2]~11 .extended_lut = "off";
defparam \outputMux|y[2]~11 .lut_mask = 64'h00150016FFBFFF16;
defparam \outputMux|y[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \outputMux|y[2]~12 (
// Equation(s):
// \outputMux|y[2]~12_combout  = ( \outputMux|y[2]~11_combout  & ( \pc_ALU|Add1~9_sumout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[2]~3_combout ))) # (\outputMux|y[1]~6_combout  & (((\outputMux|y[1]~5_combout ) # 
// (\pc_ALU|Add0~9_sumout )))) ) ) ) # ( !\outputMux|y[2]~11_combout  & ( \pc_ALU|Add1~9_sumout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[2]~3_combout  & ((\outputMux|y[1]~5_combout )))) # (\outputMux|y[1]~6_combout  & (((\outputMux|y[1]~5_combout ) # 
// (\pc_ALU|Add0~9_sumout )))) ) ) ) # ( \outputMux|y[2]~11_combout  & ( !\pc_ALU|Add1~9_sumout  & ( (!\outputMux|y[1]~6_combout  & (((!\outputMux|y[1]~5_combout )) # (\src2mux|y[2]~3_combout ))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~9_sumout  & 
// !\outputMux|y[1]~5_combout )))) ) ) ) # ( !\outputMux|y[2]~11_combout  & ( !\pc_ALU|Add1~9_sumout  & ( (!\outputMux|y[1]~6_combout  & (\src2mux|y[2]~3_combout  & ((\outputMux|y[1]~5_combout )))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~9_sumout  & 
// !\outputMux|y[1]~5_combout )))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\src2mux|y[2]~3_combout ),
	.datac(!\pc_ALU|Add0~9_sumout ),
	.datad(!\outputMux|y[1]~5_combout ),
	.datae(!\outputMux|y[2]~11_combout ),
	.dataf(!\pc_ALU|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[2]~12 .extended_lut = "off";
defparam \outputMux|y[2]~12 .lut_mask = 64'h0522AF220577AF77;
defparam \outputMux|y[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \outputMux|y[2]~13 (
// Equation(s):
// \outputMux|y[2]~13_combout  = ( \outputMux|y[1]~8_combout  & ( \outputMux|y[2]~12_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[3]~3_combout )) # (\outputMux|y[1]~9_combout  & ((\src1Mux|y[1]~1_combout ))) ) ) ) # ( !\outputMux|y[1]~8_combout  & 
// ( \outputMux|y[2]~12_combout  & ( (!\outputMux|y[1]~9_combout ) # (\src1Mux|y[2]~2_combout ) ) ) ) # ( \outputMux|y[1]~8_combout  & ( !\outputMux|y[2]~12_combout  & ( (!\outputMux|y[1]~9_combout  & (\src1Mux|y[3]~3_combout )) # (\outputMux|y[1]~9_combout  
// & ((\src1Mux|y[1]~1_combout ))) ) ) ) # ( !\outputMux|y[1]~8_combout  & ( !\outputMux|y[2]~12_combout  & ( (\outputMux|y[1]~9_combout  & \src1Mux|y[2]~2_combout ) ) ) )

	.dataa(!\outputMux|y[1]~9_combout ),
	.datab(!\src1Mux|y[3]~3_combout ),
	.datac(!\src1Mux|y[1]~1_combout ),
	.datad(!\src1Mux|y[2]~2_combout ),
	.datae(!\outputMux|y[1]~8_combout ),
	.dataf(!\outputMux|y[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[2]~13 .extended_lut = "off";
defparam \outputMux|y[2]~13 .lut_mask = 64'h00552727AAFF2727;
defparam \outputMux|y[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \pcregUnit|q~2 (
// Equation(s):
// \pcregUnit|q~2_combout  = ( \outputMux|y[2]~13_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\outputMux|y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~2 .extended_lut = "off";
defparam \pcregUnit|q~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pcregUnit|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \pcregUnit|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[2] .is_wysiwyg = "true";
defparam \pcregUnit|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \src1Mux|y[2]~2 (
// Equation(s):
// \src1Mux|y[2]~2_combout  = ( \pcregUnit|q [2] & ( \regFile|RAM~270_combout  & ( (!\regFile|WideOr0~combout ) # (!\alusrca~input_o ) ) ) ) # ( !\pcregUnit|q [2] & ( \regFile|RAM~270_combout  & ( (!\regFile|WideOr0~combout  & \alusrca~input_o ) ) ) ) # ( 
// \pcregUnit|q [2] & ( !\regFile|RAM~270_combout  & ( !\alusrca~input_o  ) ) )

	.dataa(!\regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alusrca~input_o ),
	.datae(!\pcregUnit|q [2]),
	.dataf(!\regFile|RAM~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[2]~2 .extended_lut = "off";
defparam \src1Mux|y[2]~2 .lut_mask = 64'h0000FF0000AAFFAA;
defparam \src1Mux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \outputMux|y[1]~4 (
// Equation(s):
// \outputMux|y[1]~4_combout  = ( \src1Mux|y[1]~1_combout  & ( \alu_unit|_~5_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[0]~input_o ) # (!\aluControl[1]~input_o  $ (!\src2mux|y[1]~2_combout ))) ) ) ) # ( !\src1Mux|y[1]~1_combout  & ( 
// \alu_unit|_~5_sumout  & ( (!\outputMux|y[1]~2_combout ) # ((!\aluControl[1]~input_o  & ((!\aluControl[0]~input_o ))) # (\aluControl[1]~input_o  & (\src2mux|y[1]~2_combout ))) ) ) ) # ( \src1Mux|y[1]~1_combout  & ( !\alu_unit|_~5_sumout  & ( 
// (\outputMux|y[1]~2_combout  & (!\aluControl[1]~input_o  $ (((!\src2mux|y[1]~2_combout ) # (!\aluControl[0]~input_o ))))) ) ) ) # ( !\src1Mux|y[1]~1_combout  & ( !\alu_unit|_~5_sumout  & ( (\outputMux|y[1]~2_combout  & (\aluControl[1]~input_o  & 
// \src2mux|y[1]~2_combout )) ) ) )

	.dataa(!\outputMux|y[1]~2_combout ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\src2mux|y[1]~2_combout ),
	.datad(!\aluControl[0]~input_o ),
	.datae(!\src1Mux|y[1]~1_combout ),
	.dataf(!\alu_unit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~4 .extended_lut = "off";
defparam \outputMux|y[1]~4 .lut_mask = 64'h01011114EFABFFBE;
defparam \outputMux|y[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \outputMux|y[1]~7 (
// Equation(s):
// \outputMux|y[1]~7_combout  = ( \outputMux|y[1]~4_combout  & ( \pc_ALU|Add1~5_sumout  & ( (!\outputMux|y[1]~6_combout  & ((!\outputMux|y[1]~5_combout ) # ((\src2mux|y[1]~2_combout )))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~5_sumout )) # 
// (\outputMux|y[1]~5_combout ))) ) ) ) # ( !\outputMux|y[1]~4_combout  & ( \pc_ALU|Add1~5_sumout  & ( (!\outputMux|y[1]~6_combout  & (\outputMux|y[1]~5_combout  & ((\src2mux|y[1]~2_combout )))) # (\outputMux|y[1]~6_combout  & (((\pc_ALU|Add0~5_sumout )) # 
// (\outputMux|y[1]~5_combout ))) ) ) ) # ( \outputMux|y[1]~4_combout  & ( !\pc_ALU|Add1~5_sumout  & ( (!\outputMux|y[1]~6_combout  & ((!\outputMux|y[1]~5_combout ) # ((\src2mux|y[1]~2_combout )))) # (\outputMux|y[1]~6_combout  & (!\outputMux|y[1]~5_combout  
// & (\pc_ALU|Add0~5_sumout ))) ) ) ) # ( !\outputMux|y[1]~4_combout  & ( !\pc_ALU|Add1~5_sumout  & ( (!\outputMux|y[1]~6_combout  & (\outputMux|y[1]~5_combout  & ((\src2mux|y[1]~2_combout )))) # (\outputMux|y[1]~6_combout  & (!\outputMux|y[1]~5_combout  & 
// (\pc_ALU|Add0~5_sumout ))) ) ) )

	.dataa(!\outputMux|y[1]~6_combout ),
	.datab(!\outputMux|y[1]~5_combout ),
	.datac(!\pc_ALU|Add0~5_sumout ),
	.datad(!\src2mux|y[1]~2_combout ),
	.datae(!\outputMux|y[1]~4_combout ),
	.dataf(!\pc_ALU|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~7 .extended_lut = "off";
defparam \outputMux|y[1]~7 .lut_mask = 64'h04268CAE15379DBF;
defparam \outputMux|y[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \outputMux|y[1]~10 (
// Equation(s):
// \outputMux|y[1]~10_combout  = ( \src1Mux|y[1]~1_combout  & ( \outputMux|y[1]~7_combout  & ( (!\outputMux|y[1]~8_combout ) # ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[2]~2_combout ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[0]~0_combout ))) ) ) ) # 
// ( !\src1Mux|y[1]~1_combout  & ( \outputMux|y[1]~7_combout  & ( (!\outputMux|y[1]~8_combout  & (((!\outputMux|y[1]~9_combout )))) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[2]~2_combout ))) # (\outputMux|y[1]~9_combout  & 
// (\src1Mux|y[0]~0_combout )))) ) ) ) # ( \src1Mux|y[1]~1_combout  & ( !\outputMux|y[1]~7_combout  & ( (!\outputMux|y[1]~8_combout  & (((\outputMux|y[1]~9_combout )))) # (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[2]~2_combout 
// ))) # (\outputMux|y[1]~9_combout  & (\src1Mux|y[0]~0_combout )))) ) ) ) # ( !\src1Mux|y[1]~1_combout  & ( !\outputMux|y[1]~7_combout  & ( (\outputMux|y[1]~8_combout  & ((!\outputMux|y[1]~9_combout  & ((\src1Mux|y[2]~2_combout ))) # 
// (\outputMux|y[1]~9_combout  & (\src1Mux|y[0]~0_combout )))) ) ) )

	.dataa(!\src1Mux|y[0]~0_combout ),
	.datab(!\outputMux|y[1]~8_combout ),
	.datac(!\outputMux|y[1]~9_combout ),
	.datad(!\src1Mux|y[2]~2_combout ),
	.datae(!\src1Mux|y[1]~1_combout ),
	.dataf(!\outputMux|y[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[1]~10 .extended_lut = "off";
defparam \outputMux|y[1]~10 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \outputMux|y[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \pcregUnit|q~1 (
// Equation(s):
// \pcregUnit|q~1_combout  = ( \outputMux|y[1]~10_combout  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\outputMux|y[1]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~1 .extended_lut = "off";
defparam \pcregUnit|q~1 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \pcregUnit|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \pcregUnit|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[1] .is_wysiwyg = "true";
defparam \pcregUnit|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \src1Mux|y[1]~1 (
// Equation(s):
// \src1Mux|y[1]~1_combout  = ( \regFile|RAM~265_combout  & ( (!\alusrca~input_o  & ((\pcregUnit|q [1]))) # (\alusrca~input_o  & (!\regFile|WideOr0~combout )) ) ) # ( !\regFile|RAM~265_combout  & ( (!\alusrca~input_o  & \pcregUnit|q [1]) ) )

	.dataa(gnd),
	.datab(!\alusrca~input_o ),
	.datac(!\regFile|WideOr0~combout ),
	.datad(!\pcregUnit|q [1]),
	.datae(gnd),
	.dataf(!\regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src1Mux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src1Mux|y[1]~1 .extended_lut = "off";
defparam \src1Mux|y[1]~1 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \src1Mux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N51
cyclonev_lcell_comb \outputMux|y[0]~0 (
// Equation(s):
// \outputMux|y[0]~0_combout  = ( \src1Mux|y[0]~0_combout  & ( (!\shifterUnit|Equal0~3_combout  & ((!\shifterUnit|Equal1~3_combout ))) # (\shifterUnit|Equal0~3_combout  & (\src1Mux|y[1]~1_combout )) ) ) # ( !\src1Mux|y[0]~0_combout  & ( 
// (\shifterUnit|Equal0~3_combout  & \src1Mux|y[1]~1_combout ) ) )

	.dataa(!\shifterUnit|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\src1Mux|y[1]~1_combout ),
	.datad(!\shifterUnit|Equal1~3_combout ),
	.datae(gnd),
	.dataf(!\src1Mux|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\outputMux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \outputMux|y[0]~0 .extended_lut = "off";
defparam \outputMux|y[0]~0 .lut_mask = 64'h05050505AF05AF05;
defparam \outputMux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \pcregUnit|q~0 (
// Equation(s):
// \pcregUnit|q~0_combout  = ( \outputMux|y[0]~3_combout  & ( (!\reset~input_o  & ((\shiftOrALU~input_o ) # (\outputMux|y[0]~0_combout ))) ) ) # ( !\outputMux|y[0]~3_combout  & ( (\outputMux|y[0]~0_combout  & (!\reset~input_o  & !\shiftOrALU~input_o )) ) )

	.dataa(!\outputMux|y[0]~0_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\shiftOrALU~input_o ),
	.datae(gnd),
	.dataf(!\outputMux|y[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcregUnit|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcregUnit|q~0 .extended_lut = "off";
defparam \pcregUnit|q~0 .lut_mask = 64'h5000500050F050F0;
defparam \pcregUnit|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \pcregUnit|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcregUnit|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcregUnit|q[0] .is_wysiwyg = "true";
defparam \pcregUnit|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \pc_ALU|Rlink[0]~0 (
// Equation(s):
// \pc_ALU|Rlink[0]~0_combout  = (\RTarget[0]~input_o  & \pc_ALU|Add0~1_sumout )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(!\pc_ALU|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[0]~0 .extended_lut = "off";
defparam \pc_ALU|Rlink[0]~0 .lut_mask = 64'h0505050505050505;
defparam \pc_ALU|Rlink[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \pc_ALU|Rlink[1]~1 (
// Equation(s):
// \pc_ALU|Rlink[1]~1_combout  = ( \pc_ALU|Add0~5_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RTarget[0]~input_o ),
	.datad(gnd),
	.datae(!\pc_ALU|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[1]~1 .extended_lut = "off";
defparam \pc_ALU|Rlink[1]~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \pc_ALU|Rlink[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \pc_ALU|Rlink[2]~2 (
// Equation(s):
// \pc_ALU|Rlink[2]~2_combout  = ( \pc_ALU|Add0~9_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_ALU|Add0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[2]~2 .extended_lut = "off";
defparam \pc_ALU|Rlink[2]~2 .lut_mask = 64'h0000555500005555;
defparam \pc_ALU|Rlink[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \pc_ALU|Rlink[3]~3 (
// Equation(s):
// \pc_ALU|Rlink[3]~3_combout  = ( \RTarget[0]~input_o  & ( \pc_ALU|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(!\pc_ALU|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[3]~3 .extended_lut = "off";
defparam \pc_ALU|Rlink[3]~3 .lut_mask = 64'h0000000033333333;
defparam \pc_ALU|Rlink[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \pc_ALU|Rlink[4]~4 (
// Equation(s):
// \pc_ALU|Rlink[4]~4_combout  = (\pc_ALU|Add0~17_sumout  & \RTarget[0]~input_o )

	.dataa(!\pc_ALU|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RTarget[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[4]~4 .extended_lut = "off";
defparam \pc_ALU|Rlink[4]~4 .lut_mask = 64'h0055005500550055;
defparam \pc_ALU|Rlink[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \pc_ALU|Rlink[5]~5 (
// Equation(s):
// \pc_ALU|Rlink[5]~5_combout  = ( \RTarget[0]~input_o  & ( \pc_ALU|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_ALU|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[5]~5 .extended_lut = "off";
defparam \pc_ALU|Rlink[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \pc_ALU|Rlink[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \pc_ALU|Rlink[6]~6 (
// Equation(s):
// \pc_ALU|Rlink[6]~6_combout  = (\RTarget[0]~input_o  & \pc_ALU|Add0~25_sumout )

	.dataa(gnd),
	.datab(!\RTarget[0]~input_o ),
	.datac(!\pc_ALU|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[6]~6 .extended_lut = "off";
defparam \pc_ALU|Rlink[6]~6 .lut_mask = 64'h0303030303030303;
defparam \pc_ALU|Rlink[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \pc_ALU|Rlink[7]~7 (
// Equation(s):
// \pc_ALU|Rlink[7]~7_combout  = ( \RTarget[0]~input_o  & ( \pc_ALU|Add0~29_sumout  ) )

	.dataa(!\pc_ALU|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RTarget[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[7]~7 .extended_lut = "off";
defparam \pc_ALU|Rlink[7]~7 .lut_mask = 64'h0000555500005555;
defparam \pc_ALU|Rlink[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \pc_ALU|Rlink[8]~8 (
// Equation(s):
// \pc_ALU|Rlink[8]~8_combout  = ( \pc_ALU|Add0~33_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_ALU|Add0~33_sumout ),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[8]~8 .extended_lut = "off";
defparam \pc_ALU|Rlink[8]~8 .lut_mask = 64'h000000000000FFFF;
defparam \pc_ALU|Rlink[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \pc_ALU|Rlink[9]~9 (
// Equation(s):
// \pc_ALU|Rlink[9]~9_combout  = ( \pc_ALU|Add0~37_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_ALU|Add0~37_sumout ),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[9]~9 .extended_lut = "off";
defparam \pc_ALU|Rlink[9]~9 .lut_mask = 64'h000000000000FFFF;
defparam \pc_ALU|Rlink[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \pc_ALU|Rlink[10]~10 (
// Equation(s):
// \pc_ALU|Rlink[10]~10_combout  = ( \pc_ALU|Add0~41_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[10]~10 .extended_lut = "off";
defparam \pc_ALU|Rlink[10]~10 .lut_mask = 64'h0000000055555555;
defparam \pc_ALU|Rlink[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N57
cyclonev_lcell_comb \pc_ALU|Rlink[11]~11 (
// Equation(s):
// \pc_ALU|Rlink[11]~11_combout  = ( \pc_ALU|Add0~45_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_ALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[11]~11 .extended_lut = "off";
defparam \pc_ALU|Rlink[11]~11 .lut_mask = 64'h0000000055555555;
defparam \pc_ALU|Rlink[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \pc_ALU|Rlink[12]~12 (
// Equation(s):
// \pc_ALU|Rlink[12]~12_combout  = ( \RTarget[0]~input_o  & ( \pc_ALU|Add0~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_ALU|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTarget[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[12]~12 .extended_lut = "off";
defparam \pc_ALU|Rlink[12]~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \pc_ALU|Rlink[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \pc_ALU|Rlink[13]~13 (
// Equation(s):
// \pc_ALU|Rlink[13]~13_combout  = (\RTarget[0]~input_o  & \pc_ALU|Add0~53_sumout )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(!\pc_ALU|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[13]~13 .extended_lut = "off";
defparam \pc_ALU|Rlink[13]~13 .lut_mask = 64'h0505050505050505;
defparam \pc_ALU|Rlink[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \pc_ALU|Rlink[14]~14 (
// Equation(s):
// \pc_ALU|Rlink[14]~14_combout  = ( \pc_ALU|Add0~57_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RTarget[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[14]~14 .extended_lut = "off";
defparam \pc_ALU|Rlink[14]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \pc_ALU|Rlink[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \pc_ALU|Rlink[15]~15 (
// Equation(s):
// \pc_ALU|Rlink[15]~15_combout  = ( \pc_ALU|Add0~61_sumout  & ( \RTarget[0]~input_o  ) )

	.dataa(!\RTarget[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_ALU|Rlink[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_ALU|Rlink[15]~15 .extended_lut = "off";
defparam \pc_ALU|Rlink[15]~15 .lut_mask = 64'h0000000055555555;
defparam \pc_ALU|Rlink[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N22
dffeas \resultreg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[0] .is_wysiwyg = "true";
defparam \resultreg|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \resultreg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[1] .is_wysiwyg = "true";
defparam \resultreg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N34
dffeas \resultreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[2] .is_wysiwyg = "true";
defparam \resultreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \resultreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[3] .is_wysiwyg = "true";
defparam \resultreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N10
dffeas \resultreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[4] .is_wysiwyg = "true";
defparam \resultreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \resultreg|q[5]~feeder (
// Equation(s):
// \resultreg|q[5]~feeder_combout  = ( \pcregUnit|q~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resultreg|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resultreg|q[5]~feeder .extended_lut = "off";
defparam \resultreg|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \resultreg|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N58
dffeas \resultreg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\resultreg|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[5] .is_wysiwyg = "true";
defparam \resultreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N5
dffeas \resultreg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[6] .is_wysiwyg = "true";
defparam \resultreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \resultreg|q[7]~feeder (
// Equation(s):
// \resultreg|q[7]~feeder_combout  = ( \pcregUnit|q~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resultreg|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resultreg|q[7]~feeder .extended_lut = "off";
defparam \resultreg|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \resultreg|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N40
dffeas \resultreg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\resultreg|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[7] .is_wysiwyg = "true";
defparam \resultreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N58
dffeas \resultreg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[8] .is_wysiwyg = "true";
defparam \resultreg|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N10
dffeas \resultreg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[9] .is_wysiwyg = "true";
defparam \resultreg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \resultreg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[10] .is_wysiwyg = "true";
defparam \resultreg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \resultreg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[11] .is_wysiwyg = "true";
defparam \resultreg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \resultreg|q[12]~feeder (
// Equation(s):
// \resultreg|q[12]~feeder_combout  = ( \pcregUnit|q~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcregUnit|q~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resultreg|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resultreg|q[12]~feeder .extended_lut = "off";
defparam \resultreg|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \resultreg|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N16
dffeas \resultreg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\resultreg|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[12] .is_wysiwyg = "true";
defparam \resultreg|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \resultreg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[13] .is_wysiwyg = "true";
defparam \resultreg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \resultreg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcregUnit|q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[14] .is_wysiwyg = "true";
defparam \resultreg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \resultreg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcregUnit|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resultreg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resultreg|q[15] .is_wysiwyg = "true";
defparam \resultreg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N21
cyclonev_lcell_comb \alu_unit|PSR[0]~0 (
// Equation(s):
// \alu_unit|PSR[0]~0_combout  = ( \aluControl[3]~input_o  & ( (\aluControl[0]~input_o  & (!\aluControl[1]~input_o  & !\aluControl[2]~input_o )) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(gnd),
	.datac(!\aluControl[1]~input_o ),
	.datad(!\aluControl[2]~input_o ),
	.datae(gnd),
	.dataf(!\aluControl[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|PSR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|PSR[0]~0 .extended_lut = "off";
defparam \alu_unit|PSR[0]~0 .lut_mask = 64'h0000000050005000;
defparam \alu_unit|PSR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \alu_unit|LessThan0~11 (
// Equation(s):
// \alu_unit|LessThan0~11_combout  = ( \src2mux|y[12]~13_combout  & ( \src1Mux|y[14]~14_combout  & ( (\src1Mux|y[12]~12_combout  & (\src2mux|y[14]~15_combout  & (!\src2mux|y[13]~14_combout  $ (\src1Mux|y[13]~13_combout )))) ) ) ) # ( 
// !\src2mux|y[12]~13_combout  & ( \src1Mux|y[14]~14_combout  & ( (!\src1Mux|y[12]~12_combout  & (\src2mux|y[14]~15_combout  & (!\src2mux|y[13]~14_combout  $ (\src1Mux|y[13]~13_combout )))) ) ) ) # ( \src2mux|y[12]~13_combout  & ( !\src1Mux|y[14]~14_combout  
// & ( (\src1Mux|y[12]~12_combout  & (!\src2mux|y[14]~15_combout  & (!\src2mux|y[13]~14_combout  $ (\src1Mux|y[13]~13_combout )))) ) ) ) # ( !\src2mux|y[12]~13_combout  & ( !\src1Mux|y[14]~14_combout  & ( (!\src1Mux|y[12]~12_combout  & 
// (!\src2mux|y[14]~15_combout  & (!\src2mux|y[13]~14_combout  $ (\src1Mux|y[13]~13_combout )))) ) ) )

	.dataa(!\src1Mux|y[12]~12_combout ),
	.datab(!\src2mux|y[13]~14_combout ),
	.datac(!\src2mux|y[14]~15_combout ),
	.datad(!\src1Mux|y[13]~13_combout ),
	.datae(!\src2mux|y[12]~13_combout ),
	.dataf(!\src1Mux|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~11 .extended_lut = "off";
defparam \alu_unit|LessThan0~11 .lut_mask = 64'h8020401008020401;
defparam \alu_unit|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \alu_unit|LessThan0~12 (
// Equation(s):
// \alu_unit|LessThan0~12_combout  = ( \src2mux|y[12]~13_combout  & ( \src2mux|y[13]~14_combout  & ( (!\src1Mux|y[14]~14_combout  & ((!\src1Mux|y[12]~12_combout ) # ((!\src1Mux|y[13]~13_combout ) # (\src2mux|y[14]~15_combout )))) # (\src1Mux|y[14]~14_combout 
//  & (\src2mux|y[14]~15_combout  & ((!\src1Mux|y[12]~12_combout ) # (!\src1Mux|y[13]~13_combout )))) ) ) ) # ( !\src2mux|y[12]~13_combout  & ( \src2mux|y[13]~14_combout  & ( (!\src1Mux|y[14]~14_combout  & ((!\src1Mux|y[13]~13_combout ) # 
// (\src2mux|y[14]~15_combout ))) # (\src1Mux|y[14]~14_combout  & (!\src1Mux|y[13]~13_combout  & \src2mux|y[14]~15_combout )) ) ) ) # ( \src2mux|y[12]~13_combout  & ( !\src2mux|y[13]~14_combout  & ( (!\src1Mux|y[14]~14_combout  & 
// (((!\src1Mux|y[12]~12_combout  & !\src1Mux|y[13]~13_combout )) # (\src2mux|y[14]~15_combout ))) # (\src1Mux|y[14]~14_combout  & (!\src1Mux|y[12]~12_combout  & (!\src1Mux|y[13]~13_combout  & \src2mux|y[14]~15_combout ))) ) ) ) # ( 
// !\src2mux|y[12]~13_combout  & ( !\src2mux|y[13]~14_combout  & ( (!\src1Mux|y[14]~14_combout  & \src2mux|y[14]~15_combout ) ) ) )

	.dataa(!\src1Mux|y[12]~12_combout ),
	.datab(!\src1Mux|y[14]~14_combout ),
	.datac(!\src1Mux|y[13]~13_combout ),
	.datad(!\src2mux|y[14]~15_combout ),
	.datae(!\src2mux|y[12]~13_combout ),
	.dataf(!\src2mux|y[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~12 .extended_lut = "off";
defparam \alu_unit|LessThan0~12 .lut_mask = 64'h00CC80ECC0FCC8FE;
defparam \alu_unit|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \alu_unit|LessThan0~2 (
// Equation(s):
// \alu_unit|LessThan0~2_combout  = ( \src1Mux|y[7]~7_combout  & ( \src2mux|y[6]~7_combout  & ( (\src1Mux|y[6]~6_combout  & \src2mux|y[7]~8_combout ) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( \src2mux|y[6]~7_combout  & ( (\src1Mux|y[6]~6_combout  & 
// !\src2mux|y[7]~8_combout ) ) ) ) # ( \src1Mux|y[7]~7_combout  & ( !\src2mux|y[6]~7_combout  & ( (!\src1Mux|y[6]~6_combout  & \src2mux|y[7]~8_combout ) ) ) ) # ( !\src1Mux|y[7]~7_combout  & ( !\src2mux|y[6]~7_combout  & ( (!\src1Mux|y[6]~6_combout  & 
// !\src2mux|y[7]~8_combout ) ) ) )

	.dataa(!\src1Mux|y[6]~6_combout ),
	.datab(gnd),
	.datac(!\src2mux|y[7]~8_combout ),
	.datad(gnd),
	.datae(!\src1Mux|y[7]~7_combout ),
	.dataf(!\src2mux|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~2 .extended_lut = "off";
defparam \alu_unit|LessThan0~2 .lut_mask = 64'hA0A00A0A50500505;
defparam \alu_unit|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \alu_unit|LessThan0~3 (
// Equation(s):
// \alu_unit|LessThan0~3_combout  = ( \alu_unit|LessThan0~2_combout  & ( \src2mux|y[5]~6_combout  & ( (\src1Mux|y[5]~5_combout  & (!\src2mux|y[4]~5_combout  $ (\src1Mux|y[4]~4_combout ))) ) ) ) # ( \alu_unit|LessThan0~2_combout  & ( !\src2mux|y[5]~6_combout  
// & ( (!\src1Mux|y[5]~5_combout  & (!\src2mux|y[4]~5_combout  $ (\src1Mux|y[4]~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\src1Mux|y[5]~5_combout ),
	.datac(!\src2mux|y[4]~5_combout ),
	.datad(!\src1Mux|y[4]~4_combout ),
	.datae(!\alu_unit|LessThan0~2_combout ),
	.dataf(!\src2mux|y[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~3 .extended_lut = "off";
defparam \alu_unit|LessThan0~3 .lut_mask = 64'h0000C00C00003003;
defparam \alu_unit|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \alu_unit|LessThan0~4 (
// Equation(s):
// \alu_unit|LessThan0~4_combout  = ( \src2mux|y[7]~8_combout  & ( (!\src1Mux|y[7]~7_combout ) # ((\src2mux|y[6]~7_combout  & !\src1Mux|y[6]~6_combout )) ) ) # ( !\src2mux|y[7]~8_combout  & ( (!\src1Mux|y[7]~7_combout  & (\src2mux|y[6]~7_combout  & 
// !\src1Mux|y[6]~6_combout )) ) )

	.dataa(!\src1Mux|y[7]~7_combout ),
	.datab(!\src2mux|y[6]~7_combout ),
	.datac(!\src1Mux|y[6]~6_combout ),
	.datad(gnd),
	.datae(!\src2mux|y[7]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~4 .extended_lut = "off";
defparam \alu_unit|LessThan0~4 .lut_mask = 64'h2020BABA2020BABA;
defparam \alu_unit|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \alu_unit|LessThan0~5 (
// Equation(s):
// \alu_unit|LessThan0~5_combout  = ( \alu_unit|LessThan0~2_combout  & ( \src2mux|y[5]~6_combout  & ( (!\alu_unit|LessThan0~4_combout  & (\src1Mux|y[5]~5_combout  & ((!\src2mux|y[4]~5_combout ) # (\src1Mux|y[4]~4_combout )))) ) ) ) # ( 
// !\alu_unit|LessThan0~2_combout  & ( \src2mux|y[5]~6_combout  & ( !\alu_unit|LessThan0~4_combout  ) ) ) # ( \alu_unit|LessThan0~2_combout  & ( !\src2mux|y[5]~6_combout  & ( (!\alu_unit|LessThan0~4_combout  & ((!\src2mux|y[4]~5_combout ) # 
// ((\src1Mux|y[5]~5_combout ) # (\src1Mux|y[4]~4_combout )))) ) ) ) # ( !\alu_unit|LessThan0~2_combout  & ( !\src2mux|y[5]~6_combout  & ( !\alu_unit|LessThan0~4_combout  ) ) )

	.dataa(!\src2mux|y[4]~5_combout ),
	.datab(!\src1Mux|y[4]~4_combout ),
	.datac(!\alu_unit|LessThan0~4_combout ),
	.datad(!\src1Mux|y[5]~5_combout ),
	.datae(!\alu_unit|LessThan0~2_combout ),
	.dataf(!\src2mux|y[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~5 .extended_lut = "off";
defparam \alu_unit|LessThan0~5 .lut_mask = 64'hF0F0B0F0F0F000B0;
defparam \alu_unit|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \alu_unit|LessThan0~0 (
// Equation(s):
// \alu_unit|LessThan0~0_combout  = ( \src2mux|y[1]~2_combout  & ( \src1Mux|y[0]~0_combout  & ( !\src1Mux|y[1]~1_combout  ) ) ) # ( \src2mux|y[1]~2_combout  & ( !\src1Mux|y[0]~0_combout  & ( (!\src1Mux|y[1]~1_combout ) # (\src2mux|y[0]~1_combout ) ) ) ) # ( 
// !\src2mux|y[1]~2_combout  & ( !\src1Mux|y[0]~0_combout  & ( (!\src1Mux|y[1]~1_combout  & \src2mux|y[0]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src1Mux|y[1]~1_combout ),
	.datad(!\src2mux|y[0]~1_combout ),
	.datae(!\src2mux|y[1]~2_combout ),
	.dataf(!\src1Mux|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~0 .extended_lut = "off";
defparam \alu_unit|LessThan0~0 .lut_mask = 64'h00F0F0FF0000F0F0;
defparam \alu_unit|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \alu_unit|LessThan0~1 (
// Equation(s):
// \alu_unit|LessThan0~1_combout  = ( \src1Mux|y[3]~3_combout  & ( (\src2mux|y[3]~4_combout  & ((!\alu_unit|LessThan0~0_combout  & (\src2mux|y[2]~3_combout  & !\src1Mux|y[2]~2_combout )) # (\alu_unit|LessThan0~0_combout  & ((!\src1Mux|y[2]~2_combout ) # 
// (\src2mux|y[2]~3_combout ))))) ) ) # ( !\src1Mux|y[3]~3_combout  & ( ((!\alu_unit|LessThan0~0_combout  & (\src2mux|y[2]~3_combout  & !\src1Mux|y[2]~2_combout )) # (\alu_unit|LessThan0~0_combout  & ((!\src1Mux|y[2]~2_combout ) # (\src2mux|y[2]~3_combout 
// )))) # (\src2mux|y[3]~4_combout ) ) )

	.dataa(!\alu_unit|LessThan0~0_combout ),
	.datab(!\src2mux|y[2]~3_combout ),
	.datac(!\src1Mux|y[2]~2_combout ),
	.datad(!\src2mux|y[3]~4_combout ),
	.datae(!\src1Mux|y[3]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~1 .extended_lut = "off";
defparam \alu_unit|LessThan0~1 .lut_mask = 64'h71FF007171FF0071;
defparam \alu_unit|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \alu_unit|LessThan0~6 (
// Equation(s):
// \alu_unit|LessThan0~6_combout  = ( \src1Mux|y[11]~11_combout  & ( \src2mux|y[11]~12_combout  & ( !\src2mux|y[10]~11_combout  $ (\src1Mux|y[10]~10_combout ) ) ) ) # ( !\src1Mux|y[11]~11_combout  & ( !\src2mux|y[11]~12_combout  & ( 
// !\src2mux|y[10]~11_combout  $ (\src1Mux|y[10]~10_combout ) ) ) )

	.dataa(!\src2mux|y[10]~11_combout ),
	.datab(gnd),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(gnd),
	.datae(!\src1Mux|y[11]~11_combout ),
	.dataf(!\src2mux|y[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~6 .extended_lut = "off";
defparam \alu_unit|LessThan0~6 .lut_mask = 64'hA5A500000000A5A5;
defparam \alu_unit|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \alu_unit|LessThan0~7 (
// Equation(s):
// \alu_unit|LessThan0~7_combout  = ( \src1Mux|y[8]~8_combout  & ( \alu_unit|LessThan0~6_combout  & ( (\src2mux|y[8]~9_combout  & (!\src1Mux|y[9]~9_combout  $ (\src2mux|y[9]~10_combout ))) ) ) ) # ( !\src1Mux|y[8]~8_combout  & ( \alu_unit|LessThan0~6_combout 
//  & ( (!\src2mux|y[8]~9_combout  & (!\src1Mux|y[9]~9_combout  $ (\src2mux|y[9]~10_combout ))) ) ) )

	.dataa(!\src1Mux|y[9]~9_combout ),
	.datab(gnd),
	.datac(!\src2mux|y[8]~9_combout ),
	.datad(!\src2mux|y[9]~10_combout ),
	.datae(!\src1Mux|y[8]~8_combout ),
	.dataf(!\alu_unit|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~7 .extended_lut = "off";
defparam \alu_unit|LessThan0~7 .lut_mask = 64'h00000000A0500A05;
defparam \alu_unit|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \alu_unit|LessThan0~8 (
// Equation(s):
// \alu_unit|LessThan0~8_combout  = ( \src1Mux|y[11]~11_combout  & ( \src2mux|y[11]~12_combout  & ( (\src2mux|y[10]~11_combout  & !\src1Mux|y[10]~10_combout ) ) ) ) # ( !\src1Mux|y[11]~11_combout  & ( \src2mux|y[11]~12_combout  ) ) # ( 
// !\src1Mux|y[11]~11_combout  & ( !\src2mux|y[11]~12_combout  & ( (\src2mux|y[10]~11_combout  & !\src1Mux|y[10]~10_combout ) ) ) )

	.dataa(!\src2mux|y[10]~11_combout ),
	.datab(gnd),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(gnd),
	.datae(!\src1Mux|y[11]~11_combout ),
	.dataf(!\src2mux|y[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~8 .extended_lut = "off";
defparam \alu_unit|LessThan0~8 .lut_mask = 64'h50500000FFFF5050;
defparam \alu_unit|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \alu_unit|LessThan0~9 (
// Equation(s):
// \alu_unit|LessThan0~9_combout  = ( \src1Mux|y[8]~8_combout  & ( !\alu_unit|LessThan0~8_combout  & ( ((!\alu_unit|LessThan0~6_combout ) # (!\src2mux|y[9]~10_combout )) # (\src1Mux|y[9]~9_combout ) ) ) ) # ( !\src1Mux|y[8]~8_combout  & ( 
// !\alu_unit|LessThan0~8_combout  & ( (!\alu_unit|LessThan0~6_combout ) # ((!\src1Mux|y[9]~9_combout  & (!\src2mux|y[9]~10_combout  & !\src2mux|y[8]~9_combout )) # (\src1Mux|y[9]~9_combout  & ((!\src2mux|y[9]~10_combout ) # (!\src2mux|y[8]~9_combout )))) ) 
// ) )

	.dataa(!\src1Mux|y[9]~9_combout ),
	.datab(!\alu_unit|LessThan0~6_combout ),
	.datac(!\src2mux|y[9]~10_combout ),
	.datad(!\src2mux|y[8]~9_combout ),
	.datae(!\src1Mux|y[8]~8_combout ),
	.dataf(!\alu_unit|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~9 .extended_lut = "off";
defparam \alu_unit|LessThan0~9 .lut_mask = 64'hFDDCFDFD00000000;
defparam \alu_unit|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \alu_unit|LessThan0~10 (
// Equation(s):
// \alu_unit|LessThan0~10_combout  = ( \alu_unit|LessThan0~9_combout  & ( (!\alu_unit|LessThan0~7_combout ) # ((\alu_unit|LessThan0~5_combout  & ((!\alu_unit|LessThan0~3_combout ) # (!\alu_unit|LessThan0~1_combout )))) ) )

	.dataa(!\alu_unit|LessThan0~3_combout ),
	.datab(!\alu_unit|LessThan0~5_combout ),
	.datac(!\alu_unit|LessThan0~1_combout ),
	.datad(!\alu_unit|LessThan0~7_combout ),
	.datae(!\alu_unit|LessThan0~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan0~10 .extended_lut = "off";
defparam \alu_unit|LessThan0~10 .lut_mask = 64'h0000FF320000FF32;
defparam \alu_unit|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \alu_unit|PSR[0]~1 (
// Equation(s):
// \alu_unit|PSR[0]~1_combout  = ( \src2mux|y[15]~17_combout  & ( \alu_unit|LessThan0~10_combout  & ( (\alu_unit|PSR[0]~0_combout  & ((!\src1Mux|y[15]~15_combout ) # (\alu_unit|LessThan0~12_combout ))) ) ) ) # ( !\src2mux|y[15]~17_combout  & ( 
// \alu_unit|LessThan0~10_combout  & ( (!\src1Mux|y[15]~15_combout  & (\alu_unit|PSR[0]~0_combout  & \alu_unit|LessThan0~12_combout )) ) ) ) # ( \src2mux|y[15]~17_combout  & ( !\alu_unit|LessThan0~10_combout  & ( (\alu_unit|PSR[0]~0_combout  & 
// ((!\src1Mux|y[15]~15_combout ) # ((\alu_unit|LessThan0~12_combout ) # (\alu_unit|LessThan0~11_combout )))) ) ) ) # ( !\src2mux|y[15]~17_combout  & ( !\alu_unit|LessThan0~10_combout  & ( (!\src1Mux|y[15]~15_combout  & (\alu_unit|PSR[0]~0_combout  & 
// ((\alu_unit|LessThan0~12_combout ) # (\alu_unit|LessThan0~11_combout )))) ) ) )

	.dataa(!\src1Mux|y[15]~15_combout ),
	.datab(!\alu_unit|PSR[0]~0_combout ),
	.datac(!\alu_unit|LessThan0~11_combout ),
	.datad(!\alu_unit|LessThan0~12_combout ),
	.datae(!\src2mux|y[15]~17_combout ),
	.dataf(!\alu_unit|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|PSR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|PSR[0]~1 .extended_lut = "off";
defparam \alu_unit|PSR[0]~1 .lut_mask = 64'h0222233300222233;
defparam \alu_unit|PSR[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \PSRreg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_unit|PSR[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PSRreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PSRreg|q[0] .is_wysiwyg = "true";
defparam \PSRreg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \alu_unit|WideOr0~0 (
// Equation(s):
// \alu_unit|WideOr0~0_combout  = ( \aluControl[2]~input_o  & ( (\aluControl[0]~input_o  & (!\aluControl[1]~input_o  & !\aluControl[3]~input_o )) ) ) # ( !\aluControl[2]~input_o  & ( (\aluControl[0]~input_o  & (!\aluControl[1]~input_o  & 
// \aluControl[3]~input_o )) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\aluControl[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluControl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|WideOr0~0 .extended_lut = "off";
defparam \alu_unit|WideOr0~0 .lut_mask = 64'h0404040440404040;
defparam \alu_unit|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \alu_unit|Selector0~0 (
// Equation(s):
// \alu_unit|Selector0~0_combout  = ( \alu_unit|_~61_sumout  & ( \alu_unit|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~0 .extended_lut = "off";
defparam \alu_unit|Selector0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \alu_unit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \PSRreg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PSRreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PSRreg|q[1] .is_wysiwyg = "true";
defparam \PSRreg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \alu_unit|LessThan5~7 (
// Equation(s):
// \alu_unit|LessThan5~7_combout  = ( !\src2mux|y[12]~18_combout  & ( !\src2mux|y[14]~20_combout  & ( !\src2mux|y[13]~19_combout  ) ) )

	.dataa(!\src2mux|y[13]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\src2mux|y[12]~18_combout ),
	.dataf(!\src2mux|y[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~7 .extended_lut = "off";
defparam \alu_unit|LessThan5~7 .lut_mask = 64'hAAAA000000000000;
defparam \alu_unit|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \alu_unit|LessThan1~4 (
// Equation(s):
// \alu_unit|LessThan1~4_combout  = ( !\regFile|RAM~260_combout  & ( (!\regFile|RAM~265_combout  & !\regFile|RAM~270_combout ) ) )

	.dataa(!\regFile|RAM~265_combout ),
	.datab(gnd),
	.datac(!\regFile|RAM~270_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~4 .extended_lut = "off";
defparam \alu_unit|LessThan1~4 .lut_mask = 64'hA0A0A0A000000000;
defparam \alu_unit|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \alu_unit|Selector2~1 (
// Equation(s):
// \alu_unit|Selector2~1_combout  = ( \regFile|WideOr0~combout  & ( (!\pcregUnit|q [15] & !\alusrca~input_o ) ) ) # ( !\regFile|WideOr0~combout  & ( (!\alusrca~input_o  & ((!\pcregUnit|q [15]))) # (\alusrca~input_o  & (!\regFile|RAM~335_combout )) ) )

	.dataa(!\regFile|RAM~335_combout ),
	.datab(!\pcregUnit|q [15]),
	.datac(!\alusrca~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~1 .extended_lut = "off";
defparam \alu_unit|Selector2~1 .lut_mask = 64'hCACACACAC0C0C0C0;
defparam \alu_unit|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \alu_unit|LessThan1~1 (
// Equation(s):
// \alu_unit|LessThan1~1_combout  = ( !\pcregUnit|q [9] & ( !\pcregUnit|q [8] & ( (!\pcregUnit|q [6] & !\pcregUnit|q [7]) ) ) )

	.dataa(gnd),
	.datab(!\pcregUnit|q [6]),
	.datac(!\pcregUnit|q [7]),
	.datad(gnd),
	.datae(!\pcregUnit|q [9]),
	.dataf(!\pcregUnit|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~1 .extended_lut = "off";
defparam \alu_unit|LessThan1~1 .lut_mask = 64'hC0C0000000000000;
defparam \alu_unit|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \alu_unit|LessThan1~0 (
// Equation(s):
// \alu_unit|LessThan1~0_combout  = ( !\pcregUnit|q [2] & ( (!\pcregUnit|q [4] & (!\pcregUnit|q [0] & (!\pcregUnit|q [3] & !\pcregUnit|q [1]))) ) )

	.dataa(!\pcregUnit|q [4]),
	.datab(!\pcregUnit|q [0]),
	.datac(!\pcregUnit|q [3]),
	.datad(!\pcregUnit|q [1]),
	.datae(!\pcregUnit|q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~0 .extended_lut = "off";
defparam \alu_unit|LessThan1~0 .lut_mask = 64'h8000000080000000;
defparam \alu_unit|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \alu_unit|LessThan1~2 (
// Equation(s):
// \alu_unit|LessThan1~2_combout  = ( \alu_unit|LessThan1~1_combout  & ( \alu_unit|LessThan1~0_combout  & ( (!\pcregUnit|q [11] & (!\pcregUnit|q [10] & !\pcregUnit|q [5])) ) ) )

	.dataa(!\pcregUnit|q [11]),
	.datab(gnd),
	.datac(!\pcregUnit|q [10]),
	.datad(!\pcregUnit|q [5]),
	.datae(!\alu_unit|LessThan1~1_combout ),
	.dataf(!\alu_unit|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~2 .extended_lut = "off";
defparam \alu_unit|LessThan1~2 .lut_mask = 64'h000000000000A000;
defparam \alu_unit|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \alu_unit|LessThan1~3 (
// Equation(s):
// \alu_unit|LessThan1~3_combout  = ( !\pcregUnit|q [14] & ( \alu_unit|LessThan1~2_combout  & ( (!\pcregUnit|q [13] & !\pcregUnit|q [12]) ) ) )

	.dataa(!\pcregUnit|q [13]),
	.datab(gnd),
	.datac(!\pcregUnit|q [12]),
	.datad(gnd),
	.datae(!\pcregUnit|q [14]),
	.dataf(!\alu_unit|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~3 .extended_lut = "off";
defparam \alu_unit|LessThan1~3 .lut_mask = 64'h00000000A0A00000;
defparam \alu_unit|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \alu_unit|LessThan1~5 (
// Equation(s):
// \alu_unit|LessThan1~5_combout  = ( !\regFile|RAM~330_combout  & ( !\regFile|RAM~305_combout  & ( (!\regFile|RAM~325_combout  & (!\regFile|RAM~315_combout  & (!\regFile|RAM~310_combout  & !\regFile|RAM~320_combout ))) ) ) )

	.dataa(!\regFile|RAM~325_combout ),
	.datab(!\regFile|RAM~315_combout ),
	.datac(!\regFile|RAM~310_combout ),
	.datad(!\regFile|RAM~320_combout ),
	.datae(!\regFile|RAM~330_combout ),
	.dataf(!\regFile|RAM~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~5 .extended_lut = "off";
defparam \alu_unit|LessThan1~5 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \alu_unit|LessThan1~6 (
// Equation(s):
// \alu_unit|LessThan1~6_combout  = ( !\regFile|RAM~280_combout  & ( !\regFile|RAM~275_combout  & ( (!\regFile|RAM~290_combout  & (!\regFile|RAM~295_combout  & (!\regFile|RAM~300_combout  & !\regFile|RAM~285_combout ))) ) ) )

	.dataa(!\regFile|RAM~290_combout ),
	.datab(!\regFile|RAM~295_combout ),
	.datac(!\regFile|RAM~300_combout ),
	.datad(!\regFile|RAM~285_combout ),
	.datae(!\regFile|RAM~280_combout ),
	.dataf(!\regFile|RAM~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~6 .extended_lut = "off";
defparam \alu_unit|LessThan1~6 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \alu_unit|Selector2~2 (
// Equation(s):
// \alu_unit|Selector2~2_combout  = ( \alu_unit|LessThan1~5_combout  & ( \alu_unit|LessThan1~6_combout  & ( (\alu_unit|Selector2~1_combout  & ((!\alusrca~input_o  & ((!\alu_unit|LessThan1~3_combout ))) # (\alusrca~input_o  & (!\alu_unit|LessThan1~4_combout 
// )))) ) ) ) # ( !\alu_unit|LessThan1~5_combout  & ( \alu_unit|LessThan1~6_combout  & ( (\alu_unit|Selector2~1_combout  & ((!\alu_unit|LessThan1~3_combout ) # (\alusrca~input_o ))) ) ) ) # ( \alu_unit|LessThan1~5_combout  & ( !\alu_unit|LessThan1~6_combout  
// & ( (\alu_unit|Selector2~1_combout  & ((!\alu_unit|LessThan1~3_combout ) # (\alusrca~input_o ))) ) ) ) # ( !\alu_unit|LessThan1~5_combout  & ( !\alu_unit|LessThan1~6_combout  & ( (\alu_unit|Selector2~1_combout  & ((!\alu_unit|LessThan1~3_combout ) # 
// (\alusrca~input_o ))) ) ) )

	.dataa(!\alusrca~input_o ),
	.datab(!\alu_unit|LessThan1~4_combout ),
	.datac(!\alu_unit|Selector2~1_combout ),
	.datad(!\alu_unit|LessThan1~3_combout ),
	.datae(!\alu_unit|LessThan1~5_combout ),
	.dataf(!\alu_unit|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~2 .extended_lut = "off";
defparam \alu_unit|Selector2~2 .lut_mask = 64'h0F050F050F050E04;
defparam \alu_unit|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \src2mux|y[15]~21 (
// Equation(s):
// \src2mux|y[15]~21_combout  = ( !\regAddress2[3]~input_o  & ( (!\regAddress2[1]~input_o  & (!\regAddress2[2]~input_o  & !\regAddress2[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\regAddress2[1]~input_o ),
	.datac(!\regAddress2[2]~input_o ),
	.datad(!\regAddress2[0]~input_o ),
	.datae(gnd),
	.dataf(!\regAddress2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src2mux|y[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src2mux|y[15]~21 .extended_lut = "off";
defparam \src2mux|y[15]~21 .lut_mask = 64'hC000C00000000000;
defparam \src2mux|y[15]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \alu_unit|LessThan5~8 (
// Equation(s):
// \alu_unit|LessThan5~8_combout  = ( \regFile|RAM~415_combout  & ( (\alusrcb~input_o  & !\immediate[15]~input_o ) ) ) # ( !\regFile|RAM~415_combout  & ( (!\alusrcb~input_o  & ((!\src2mux|y[15]~21_combout ))) # (\alusrcb~input_o  & (!\immediate[15]~input_o 
// )) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[15]~input_o ),
	.datac(gnd),
	.datad(!\src2mux|y[15]~21_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~415_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~8 .extended_lut = "off";
defparam \alu_unit|LessThan5~8 .lut_mask = 64'hEE44EE4444444444;
defparam \alu_unit|LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \alu_unit|LessThan5~2 (
// Equation(s):
// \alu_unit|LessThan5~2_combout  = ( \regFile|RAM~375_combout  & ( (!\immediate[7]~input_o  & (\alusrcb~input_o  & !\immediate[6]~input_o )) ) ) # ( !\regFile|RAM~375_combout  & ( (!\alusrcb~input_o  & (((!\regFile|RAM~370_combout )))) # (\alusrcb~input_o  
// & (!\immediate[7]~input_o  & ((!\immediate[6]~input_o )))) ) )

	.dataa(!\immediate[7]~input_o ),
	.datab(!\alusrcb~input_o ),
	.datac(!\regFile|RAM~370_combout ),
	.datad(!\immediate[6]~input_o ),
	.datae(!\regFile|RAM~375_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~2 .extended_lut = "off";
defparam \alu_unit|LessThan5~2 .lut_mask = 64'hE2C02200E2C02200;
defparam \alu_unit|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \alu_unit|LessThan5~5 (
// Equation(s):
// \alu_unit|LessThan5~5_combout  = ( \immediate[2]~input_o  & ( (!\alusrcb~input_o  & (!\regFile|RAM~350_combout  & !\regFile|RAM~355_combout )) ) ) # ( !\immediate[2]~input_o  & ( (!\alusrcb~input_o  & (((!\regFile|RAM~350_combout  & 
// !\regFile|RAM~355_combout )))) # (\alusrcb~input_o  & (!\immediate[3]~input_o )) ) )

	.dataa(!\immediate[3]~input_o ),
	.datab(!\alusrcb~input_o ),
	.datac(!\regFile|RAM~350_combout ),
	.datad(!\regFile|RAM~355_combout ),
	.datae(gnd),
	.dataf(!\immediate[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~5 .extended_lut = "off";
defparam \alu_unit|LessThan5~5 .lut_mask = 64'hE222E222C000C000;
defparam \alu_unit|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \alu_unit|LessThan5~4 (
// Equation(s):
// \alu_unit|LessThan5~4_combout  = ( \regFile|RAM~345_combout  & ( (\alusrcb~input_o  & (!\immediate[0]~input_o  & !\immediate[1]~input_o )) ) ) # ( !\regFile|RAM~345_combout  & ( (!\alusrcb~input_o  & (((!\regFile|RAM~340_combout )))) # (\alusrcb~input_o  
// & (!\immediate[0]~input_o  & (!\immediate[1]~input_o ))) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\immediate[0]~input_o ),
	.datac(!\immediate[1]~input_o ),
	.datad(!\regFile|RAM~340_combout ),
	.datae(gnd),
	.dataf(!\regFile|RAM~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~4 .extended_lut = "off";
defparam \alu_unit|LessThan5~4 .lut_mask = 64'hEA40EA4040404040;
defparam \alu_unit|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \alu_unit|LessThan5~0 (
// Equation(s):
// \alu_unit|LessThan5~0_combout  = ( \regFile|RAM~390_combout  & ( (\alusrcb~input_o  & (!\immediate[10]~input_o  & !\immediate[11]~input_o )) ) ) # ( !\regFile|RAM~390_combout  & ( (!\alusrcb~input_o  & (!\regFile|RAM~395_combout )) # (\alusrcb~input_o  & 
// (((!\immediate[10]~input_o  & !\immediate[11]~input_o )))) ) )

	.dataa(!\alusrcb~input_o ),
	.datab(!\regFile|RAM~395_combout ),
	.datac(!\immediate[10]~input_o ),
	.datad(!\immediate[11]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~390_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~0 .extended_lut = "off";
defparam \alu_unit|LessThan5~0 .lut_mask = 64'hD888D88850005000;
defparam \alu_unit|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \alu_unit|LessThan5~1 (
// Equation(s):
// \alu_unit|LessThan5~1_combout  = ( \regFile|RAM~380_combout  & ( (\alusrcb~input_o  & (!\immediate[9]~input_o  & !\immediate[8]~input_o )) ) ) # ( !\regFile|RAM~380_combout  & ( (!\alusrcb~input_o  & (!\regFile|RAM~385_combout )) # (\alusrcb~input_o  & 
// (((!\immediate[9]~input_o  & !\immediate[8]~input_o )))) ) )

	.dataa(!\regFile|RAM~385_combout ),
	.datab(!\alusrcb~input_o ),
	.datac(!\immediate[9]~input_o ),
	.datad(!\immediate[8]~input_o ),
	.datae(gnd),
	.dataf(!\regFile|RAM~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~1 .extended_lut = "off";
defparam \alu_unit|LessThan5~1 .lut_mask = 64'hB888B88830003000;
defparam \alu_unit|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \alu_unit|LessThan5~3 (
// Equation(s):
// \alu_unit|LessThan5~3_combout  = ( \regFile|RAM~360_combout  & ( \regFile|RAM~365_combout  & ( (!\immediate[4]~input_o  & (\alusrcb~input_o  & !\immediate[5]~input_o )) ) ) ) # ( !\regFile|RAM~360_combout  & ( \regFile|RAM~365_combout  & ( 
// (!\immediate[4]~input_o  & (\alusrcb~input_o  & !\immediate[5]~input_o )) ) ) ) # ( \regFile|RAM~360_combout  & ( !\regFile|RAM~365_combout  & ( (!\immediate[4]~input_o  & (\alusrcb~input_o  & !\immediate[5]~input_o )) ) ) ) # ( !\regFile|RAM~360_combout  
// & ( !\regFile|RAM~365_combout  & ( (!\alusrcb~input_o ) # ((!\immediate[4]~input_o  & !\immediate[5]~input_o )) ) ) )

	.dataa(!\immediate[4]~input_o ),
	.datab(!\alusrcb~input_o ),
	.datac(!\immediate[5]~input_o ),
	.datad(gnd),
	.datae(!\regFile|RAM~360_combout ),
	.dataf(!\regFile|RAM~365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~3 .extended_lut = "off";
defparam \alu_unit|LessThan5~3 .lut_mask = 64'hECEC202020202020;
defparam \alu_unit|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \alu_unit|LessThan5~6 (
// Equation(s):
// \alu_unit|LessThan5~6_combout  = ( \alu_unit|LessThan5~1_combout  & ( \alu_unit|LessThan5~3_combout  & ( (\alu_unit|LessThan5~2_combout  & (\alu_unit|LessThan5~5_combout  & (\alu_unit|LessThan5~4_combout  & \alu_unit|LessThan5~0_combout ))) ) ) )

	.dataa(!\alu_unit|LessThan5~2_combout ),
	.datab(!\alu_unit|LessThan5~5_combout ),
	.datac(!\alu_unit|LessThan5~4_combout ),
	.datad(!\alu_unit|LessThan5~0_combout ),
	.datae(!\alu_unit|LessThan5~1_combout ),
	.dataf(!\alu_unit|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan5~6 .extended_lut = "off";
defparam \alu_unit|LessThan5~6 .lut_mask = 64'h0000000000000001;
defparam \alu_unit|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \alu_unit|Selector2~3 (
// Equation(s):
// \alu_unit|Selector2~3_combout  = ( \src2mux|y[15]~17_combout  & ( \alu_unit|LessThan5~6_combout  & ( (\alu_unit|Selector2~2_combout  & (((!\alu_unit|LessThan5~7_combout  & \alu_unit|LessThan5~8_combout )) # (\aluControl[3]~input_o ))) ) ) ) # ( 
// !\src2mux|y[15]~17_combout  & ( \alu_unit|LessThan5~6_combout  & ( (!\alu_unit|LessThan5~7_combout  & (!\aluControl[3]~input_o  & (\alu_unit|Selector2~2_combout  & \alu_unit|LessThan5~8_combout ))) ) ) ) # ( \src2mux|y[15]~17_combout  & ( 
// !\alu_unit|LessThan5~6_combout  & ( (\alu_unit|Selector2~2_combout  & ((\alu_unit|LessThan5~8_combout ) # (\aluControl[3]~input_o ))) ) ) ) # ( !\src2mux|y[15]~17_combout  & ( !\alu_unit|LessThan5~6_combout  & ( (!\aluControl[3]~input_o  & 
// (\alu_unit|Selector2~2_combout  & \alu_unit|LessThan5~8_combout )) ) ) )

	.dataa(!\alu_unit|LessThan5~7_combout ),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\alu_unit|Selector2~2_combout ),
	.datad(!\alu_unit|LessThan5~8_combout ),
	.datae(!\src2mux|y[15]~17_combout ),
	.dataf(!\alu_unit|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~3 .extended_lut = "off";
defparam \alu_unit|Selector2~3 .lut_mask = 64'h000C030F0008030B;
defparam \alu_unit|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \alu_unit|Selector2~0 (
// Equation(s):
// \alu_unit|Selector2~0_combout  = ( \alu_unit|LessThan5~7_combout  & ( \alu_unit|LessThan5~6_combout  & ( (\src2mux|y[15]~17_combout  & (\src1Mux|y[15]~15_combout  & !\aluControl[3]~input_o )) ) ) ) # ( !\alu_unit|LessThan5~7_combout  & ( 
// \alu_unit|LessThan5~6_combout  & ( (\src1Mux|y[15]~15_combout  & ((!\aluControl[3]~input_o  & (\src2mux|y[15]~17_combout )) # (\aluControl[3]~input_o  & ((\alu_unit|LessThan5~8_combout ))))) ) ) ) # ( \alu_unit|LessThan5~7_combout  & ( 
// !\alu_unit|LessThan5~6_combout  & ( (\src1Mux|y[15]~15_combout  & ((!\aluControl[3]~input_o  & (\src2mux|y[15]~17_combout )) # (\aluControl[3]~input_o  & ((\alu_unit|LessThan5~8_combout ))))) ) ) ) # ( !\alu_unit|LessThan5~7_combout  & ( 
// !\alu_unit|LessThan5~6_combout  & ( (\src1Mux|y[15]~15_combout  & ((!\aluControl[3]~input_o  & (\src2mux|y[15]~17_combout )) # (\aluControl[3]~input_o  & ((\alu_unit|LessThan5~8_combout ))))) ) ) )

	.dataa(!\src2mux|y[15]~17_combout ),
	.datab(!\src1Mux|y[15]~15_combout ),
	.datac(!\alu_unit|LessThan5~8_combout ),
	.datad(!\aluControl[3]~input_o ),
	.datae(!\alu_unit|LessThan5~7_combout ),
	.dataf(!\alu_unit|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~0 .extended_lut = "off";
defparam \alu_unit|Selector2~0 .lut_mask = 64'h1103110311031100;
defparam \alu_unit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \alu_unit|Selector2~4 (
// Equation(s):
// \alu_unit|Selector2~4_combout  = ( \aluControl[2]~input_o  & ( (\aluControl[0]~input_o  & (!\aluControl[1]~input_o  & !\aluControl[3]~input_o )) ) ) # ( !\aluControl[2]~input_o  & ( (\aluControl[0]~input_o  & (!\aluControl[1]~input_o  & 
// \aluControl[3]~input_o )) ) )

	.dataa(!\aluControl[0]~input_o ),
	.datab(!\aluControl[1]~input_o ),
	.datac(!\aluControl[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluControl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~4 .extended_lut = "off";
defparam \alu_unit|Selector2~4 .lut_mask = 64'h0404040440404040;
defparam \alu_unit|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \alu_unit|Selector1~1 (
// Equation(s):
// \alu_unit|Selector1~1_combout  = ( !\alu_unit|_~1_sumout  & ( !\alu_unit|_~17_sumout  & ( (!\alu_unit|_~13_sumout  & (!\alu_unit|_~9_sumout  & !\alu_unit|_~5_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|_~13_sumout ),
	.datac(!\alu_unit|_~9_sumout ),
	.datad(!\alu_unit|_~5_sumout ),
	.datae(!\alu_unit|_~1_sumout ),
	.dataf(!\alu_unit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~1 .extended_lut = "off";
defparam \alu_unit|Selector1~1 .lut_mask = 64'hC000000000000000;
defparam \alu_unit|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \alu_unit|Selector1~2 (
// Equation(s):
// \alu_unit|Selector1~2_combout  = ( !\alu_unit|_~57_sumout  & ( !\alu_unit|_~53_sumout  & ( (!\alu_unit|_~49_sumout  & (\alu_unit|Selector1~1_combout  & (!\alu_unit|_~45_sumout  & !\alu_unit|_~21_sumout ))) ) ) )

	.dataa(!\alu_unit|_~49_sumout ),
	.datab(!\alu_unit|Selector1~1_combout ),
	.datac(!\alu_unit|_~45_sumout ),
	.datad(!\alu_unit|_~21_sumout ),
	.datae(!\alu_unit|_~57_sumout ),
	.dataf(!\alu_unit|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~2 .extended_lut = "off";
defparam \alu_unit|Selector1~2 .lut_mask = 64'h2000000000000000;
defparam \alu_unit|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \alu_unit|Selector1~0 (
// Equation(s):
// \alu_unit|Selector1~0_combout  = ( !\alu_unit|_~33_sumout  & ( (!\alu_unit|_~41_sumout  & (!\alu_unit|_~29_sumout  & (!\alu_unit|_~25_sumout  & !\alu_unit|_~37_sumout ))) ) )

	.dataa(!\alu_unit|_~41_sumout ),
	.datab(!\alu_unit|_~29_sumout ),
	.datac(!\alu_unit|_~25_sumout ),
	.datad(!\alu_unit|_~37_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~0 .extended_lut = "off";
defparam \alu_unit|Selector1~0 .lut_mask = 64'h8000800000000000;
defparam \alu_unit|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \alu_unit|Selector2~5 (
// Equation(s):
// \alu_unit|Selector2~5_combout  = ( \alu_unit|Selector1~2_combout  & ( \alu_unit|Selector1~0_combout  & ( (\alu_unit|Selector2~3_combout  & (\alu_unit|Selector2~4_combout  & \alu_unit|_~61_sumout )) ) ) ) # ( !\alu_unit|Selector1~2_combout  & ( 
// \alu_unit|Selector1~0_combout  & ( (\alu_unit|Selector2~4_combout  & ((!\alu_unit|_~61_sumout  & ((\alu_unit|Selector2~0_combout ))) # (\alu_unit|_~61_sumout  & (\alu_unit|Selector2~3_combout )))) ) ) ) # ( \alu_unit|Selector1~2_combout  & ( 
// !\alu_unit|Selector1~0_combout  & ( (\alu_unit|Selector2~4_combout  & ((!\alu_unit|_~61_sumout  & ((\alu_unit|Selector2~0_combout ))) # (\alu_unit|_~61_sumout  & (\alu_unit|Selector2~3_combout )))) ) ) ) # ( !\alu_unit|Selector1~2_combout  & ( 
// !\alu_unit|Selector1~0_combout  & ( (\alu_unit|Selector2~4_combout  & ((!\alu_unit|_~61_sumout  & ((\alu_unit|Selector2~0_combout ))) # (\alu_unit|_~61_sumout  & (\alu_unit|Selector2~3_combout )))) ) ) )

	.dataa(!\alu_unit|Selector2~3_combout ),
	.datab(!\alu_unit|Selector2~0_combout ),
	.datac(!\alu_unit|Selector2~4_combout ),
	.datad(!\alu_unit|_~61_sumout ),
	.datae(!\alu_unit|Selector1~2_combout ),
	.dataf(!\alu_unit|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~5 .extended_lut = "off";
defparam \alu_unit|Selector2~5 .lut_mask = 64'h0305030503050005;
defparam \alu_unit|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N49
dffeas \PSRreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_unit|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PSRreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PSRreg|q[2] .is_wysiwyg = "true";
defparam \PSRreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \alu_unit|LessThan7~6 (
// Equation(s):
// \alu_unit|LessThan7~6_combout  = ( \alu_unit|_~5_sumout  & ( \alu_unit|_~9_sumout  & ( (\src1Mux|y[2]~2_combout  & ((!\src1Mux|y[1]~1_combout ) # ((!\src1Mux|y[0]~0_combout  & \alu_unit|_~1_sumout )))) ) ) ) # ( !\alu_unit|_~5_sumout  & ( 
// \alu_unit|_~9_sumout  & ( (!\src1Mux|y[1]~1_combout  & (!\src1Mux|y[0]~0_combout  & (\alu_unit|_~1_sumout  & \src1Mux|y[2]~2_combout ))) ) ) ) # ( \alu_unit|_~5_sumout  & ( !\alu_unit|_~9_sumout  & ( (!\src1Mux|y[2]~2_combout  & ((!\src1Mux|y[1]~1_combout 
// ) # ((!\src1Mux|y[0]~0_combout  & \alu_unit|_~1_sumout )))) ) ) ) # ( !\alu_unit|_~5_sumout  & ( !\alu_unit|_~9_sumout  & ( (!\src1Mux|y[1]~1_combout  & (!\src1Mux|y[0]~0_combout  & (\alu_unit|_~1_sumout  & !\src1Mux|y[2]~2_combout ))) ) ) )

	.dataa(!\src1Mux|y[1]~1_combout ),
	.datab(!\src1Mux|y[0]~0_combout ),
	.datac(!\alu_unit|_~1_sumout ),
	.datad(!\src1Mux|y[2]~2_combout ),
	.datae(!\alu_unit|_~5_sumout ),
	.dataf(!\alu_unit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~6 .extended_lut = "off";
defparam \alu_unit|LessThan7~6 .lut_mask = 64'h0800AE00000800AE;
defparam \alu_unit|LessThan7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \alu_unit|LessThan7~7 (
// Equation(s):
// \alu_unit|LessThan7~7_combout  = ( \alu_unit|_~13_sumout  & ( \alu_unit|_~9_sumout  & ( (!\src1Mux|y[4]~4_combout  & ((!\src1Mux|y[2]~2_combout ) # ((!\src1Mux|y[3]~3_combout ) # (\alu_unit|_~17_sumout )))) # (\src1Mux|y[4]~4_combout  & 
// (\alu_unit|_~17_sumout  & ((!\src1Mux|y[2]~2_combout ) # (!\src1Mux|y[3]~3_combout )))) ) ) ) # ( !\alu_unit|_~13_sumout  & ( \alu_unit|_~9_sumout  & ( (!\src1Mux|y[4]~4_combout  & (((!\src1Mux|y[2]~2_combout  & !\src1Mux|y[3]~3_combout )) # 
// (\alu_unit|_~17_sumout ))) # (\src1Mux|y[4]~4_combout  & (!\src1Mux|y[2]~2_combout  & (!\src1Mux|y[3]~3_combout  & \alu_unit|_~17_sumout ))) ) ) ) # ( \alu_unit|_~13_sumout  & ( !\alu_unit|_~9_sumout  & ( (!\src1Mux|y[3]~3_combout  & 
// ((!\src1Mux|y[4]~4_combout ) # (\alu_unit|_~17_sumout ))) # (\src1Mux|y[3]~3_combout  & (!\src1Mux|y[4]~4_combout  & \alu_unit|_~17_sumout )) ) ) ) # ( !\alu_unit|_~13_sumout  & ( !\alu_unit|_~9_sumout  & ( (!\src1Mux|y[4]~4_combout  & 
// \alu_unit|_~17_sumout ) ) ) )

	.dataa(!\src1Mux|y[2]~2_combout ),
	.datab(!\src1Mux|y[3]~3_combout ),
	.datac(!\src1Mux|y[4]~4_combout ),
	.datad(!\alu_unit|_~17_sumout ),
	.datae(!\alu_unit|_~13_sumout ),
	.dataf(!\alu_unit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~7 .extended_lut = "off";
defparam \alu_unit|LessThan7~7 .lut_mask = 64'h00F0C0FC80F8E0FE;
defparam \alu_unit|LessThan7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \alu_unit|LessThan7~9 (
// Equation(s):
// \alu_unit|LessThan7~9_combout  = ( \alu_unit|_~25_sumout  & ( \alu_unit|_~29_sumout  & ( (!\src1Mux|y[6]~6_combout ) # ((!\src1Mux|y[7]~7_combout ) # ((\alu_unit|_~21_sumout  & !\src1Mux|y[5]~5_combout ))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( 
// \alu_unit|_~29_sumout  & ( (!\src1Mux|y[7]~7_combout ) # ((!\src1Mux|y[6]~6_combout  & (\alu_unit|_~21_sumout  & !\src1Mux|y[5]~5_combout ))) ) ) ) # ( \alu_unit|_~25_sumout  & ( !\alu_unit|_~29_sumout  & ( (!\src1Mux|y[7]~7_combout  & 
// ((!\src1Mux|y[6]~6_combout ) # ((\alu_unit|_~21_sumout  & !\src1Mux|y[5]~5_combout )))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( !\alu_unit|_~29_sumout  & ( (!\src1Mux|y[6]~6_combout  & (!\src1Mux|y[7]~7_combout  & (\alu_unit|_~21_sumout  & 
// !\src1Mux|y[5]~5_combout ))) ) ) )

	.dataa(!\src1Mux|y[6]~6_combout ),
	.datab(!\src1Mux|y[7]~7_combout ),
	.datac(!\alu_unit|_~21_sumout ),
	.datad(!\src1Mux|y[5]~5_combout ),
	.datae(!\alu_unit|_~25_sumout ),
	.dataf(!\alu_unit|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~9 .extended_lut = "off";
defparam \alu_unit|LessThan7~9 .lut_mask = 64'h08008C88CECCEFEE;
defparam \alu_unit|LessThan7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \alu_unit|LessThan7~5 (
// Equation(s):
// \alu_unit|LessThan7~5_combout  = ( \alu_unit|_~13_sumout  & ( (\src1Mux|y[3]~3_combout  & (!\src1Mux|y[4]~4_combout  $ (\alu_unit|_~17_sumout ))) ) ) # ( !\alu_unit|_~13_sumout  & ( (!\src1Mux|y[3]~3_combout  & (!\src1Mux|y[4]~4_combout  $ 
// (\alu_unit|_~17_sumout ))) ) )

	.dataa(!\src1Mux|y[4]~4_combout ),
	.datab(gnd),
	.datac(!\src1Mux|y[3]~3_combout ),
	.datad(!\alu_unit|_~17_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~5 .extended_lut = "off";
defparam \alu_unit|LessThan7~5 .lut_mask = 64'hA050A0500A050A05;
defparam \alu_unit|LessThan7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \alu_unit|LessThan7~8 (
// Equation(s):
// \alu_unit|LessThan7~8_combout  = ( \alu_unit|_~25_sumout  & ( \alu_unit|_~21_sumout  & ( (\src1Mux|y[6]~6_combout  & (\src1Mux|y[5]~5_combout  & (!\src1Mux|y[7]~7_combout  $ (\alu_unit|_~29_sumout )))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( 
// \alu_unit|_~21_sumout  & ( (!\src1Mux|y[6]~6_combout  & (\src1Mux|y[5]~5_combout  & (!\src1Mux|y[7]~7_combout  $ (\alu_unit|_~29_sumout )))) ) ) ) # ( \alu_unit|_~25_sumout  & ( !\alu_unit|_~21_sumout  & ( (\src1Mux|y[6]~6_combout  & 
// (!\src1Mux|y[5]~5_combout  & (!\src1Mux|y[7]~7_combout  $ (\alu_unit|_~29_sumout )))) ) ) ) # ( !\alu_unit|_~25_sumout  & ( !\alu_unit|_~21_sumout  & ( (!\src1Mux|y[6]~6_combout  & (!\src1Mux|y[5]~5_combout  & (!\src1Mux|y[7]~7_combout  $ 
// (\alu_unit|_~29_sumout )))) ) ) )

	.dataa(!\src1Mux|y[7]~7_combout ),
	.datab(!\src1Mux|y[6]~6_combout ),
	.datac(!\src1Mux|y[5]~5_combout ),
	.datad(!\alu_unit|_~29_sumout ),
	.datae(!\alu_unit|_~25_sumout ),
	.dataf(!\alu_unit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~8 .extended_lut = "off";
defparam \alu_unit|LessThan7~8 .lut_mask = 64'h8040201008040201;
defparam \alu_unit|LessThan7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \alu_unit|LessThan7~4 (
// Equation(s):
// \alu_unit|LessThan7~4_combout  = ( \alu_unit|_~33_sumout  & ( !\src1Mux|y[8]~8_combout  ) ) # ( !\alu_unit|_~33_sumout  & ( \src1Mux|y[8]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src1Mux|y[8]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~4 .extended_lut = "off";
defparam \alu_unit|LessThan7~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \alu_unit|LessThan7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \alu_unit|LessThan7~10 (
// Equation(s):
// \alu_unit|LessThan7~10_combout  = ( \alu_unit|LessThan7~8_combout  & ( !\alu_unit|LessThan7~4_combout  & ( (((\alu_unit|LessThan7~6_combout  & \alu_unit|LessThan7~5_combout )) # (\alu_unit|LessThan7~9_combout )) # (\alu_unit|LessThan7~7_combout ) ) ) ) # 
// ( !\alu_unit|LessThan7~8_combout  & ( !\alu_unit|LessThan7~4_combout  & ( \alu_unit|LessThan7~9_combout  ) ) )

	.dataa(!\alu_unit|LessThan7~6_combout ),
	.datab(!\alu_unit|LessThan7~7_combout ),
	.datac(!\alu_unit|LessThan7~9_combout ),
	.datad(!\alu_unit|LessThan7~5_combout ),
	.datae(!\alu_unit|LessThan7~8_combout ),
	.dataf(!\alu_unit|LessThan7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~10 .extended_lut = "off";
defparam \alu_unit|LessThan7~10 .lut_mask = 64'h0F0F3F7F00000000;
defparam \alu_unit|LessThan7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \alu_unit|Selector3~1 (
// Equation(s):
// \alu_unit|Selector3~1_combout  = ( \aluControl[3]~input_o  & ( \alu_unit|_~61_sumout  & ( (!\src1Mux|y[15]~15_combout  & \alu_unit|Selector2~4_combout ) ) ) ) # ( !\aluControl[3]~input_o  & ( \alu_unit|_~61_sumout  & ( (\src1Mux|y[15]~15_combout  & 
// (\alu_unit|Selector2~4_combout  & \src2mux|y[15]~17_combout )) ) ) ) # ( !\aluControl[3]~input_o  & ( !\alu_unit|_~61_sumout  & ( (\alu_unit|Selector2~4_combout  & ((\src2mux|y[15]~17_combout ) # (\src1Mux|y[15]~15_combout ))) ) ) )

	.dataa(!\src1Mux|y[15]~15_combout ),
	.datab(!\alu_unit|Selector2~4_combout ),
	.datac(!\src2mux|y[15]~17_combout ),
	.datad(gnd),
	.datae(!\aluControl[3]~input_o ),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector3~1 .extended_lut = "off";
defparam \alu_unit|Selector3~1 .lut_mask = 64'h1313000001012222;
defparam \alu_unit|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \alu_unit|LessThan7~13 (
// Equation(s):
// \alu_unit|LessThan7~13_combout  = ( \alu_unit|_~33_sumout  & ( !\src1Mux|y[8]~8_combout  ) )

	.dataa(!\src1Mux|y[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~13 .extended_lut = "off";
defparam \alu_unit|LessThan7~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \alu_unit|LessThan7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \alu_unit|LessThan7~2 (
// Equation(s):
// \alu_unit|LessThan7~2_combout  = ( \alu_unit|_~41_sumout  & ( !\src1Mux|y[10]~10_combout  ) ) # ( !\alu_unit|_~41_sumout  & ( \src1Mux|y[10]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src1Mux|y[10]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~2 .extended_lut = "off";
defparam \alu_unit|LessThan7~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \alu_unit|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \alu_unit|LessThan7~1 (
// Equation(s):
// \alu_unit|LessThan7~1_combout  = ( \src1Mux|y[11]~11_combout  & ( !\alu_unit|_~45_sumout  ) ) # ( !\src1Mux|y[11]~11_combout  & ( \alu_unit|_~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|_~45_sumout ),
	.datae(gnd),
	.dataf(!\src1Mux|y[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~1 .extended_lut = "off";
defparam \alu_unit|LessThan7~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \alu_unit|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \alu_unit|LessThan7~0 (
// Equation(s):
// \alu_unit|LessThan7~0_combout  = ( \alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (\src1Mux|y[13]~13_combout  & (\src1Mux|y[12]~12_combout  & (!\src1Mux|y[14]~14_combout  $ (\alu_unit|_~57_sumout )))) ) ) ) # ( !\alu_unit|_~53_sumout  & ( 
// \alu_unit|_~49_sumout  & ( (!\src1Mux|y[13]~13_combout  & (\src1Mux|y[12]~12_combout  & (!\src1Mux|y[14]~14_combout  $ (\alu_unit|_~57_sumout )))) ) ) ) # ( \alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (\src1Mux|y[13]~13_combout  & 
// (!\src1Mux|y[12]~12_combout  & (!\src1Mux|y[14]~14_combout  $ (\alu_unit|_~57_sumout )))) ) ) ) # ( !\alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (!\src1Mux|y[13]~13_combout  & (!\src1Mux|y[12]~12_combout  & (!\src1Mux|y[14]~14_combout  $ 
// (\alu_unit|_~57_sumout )))) ) ) )

	.dataa(!\src1Mux|y[13]~13_combout ),
	.datab(!\src1Mux|y[12]~12_combout ),
	.datac(!\src1Mux|y[14]~14_combout ),
	.datad(!\alu_unit|_~57_sumout ),
	.datae(!\alu_unit|_~53_sumout ),
	.dataf(!\alu_unit|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~0 .extended_lut = "off";
defparam \alu_unit|LessThan7~0 .lut_mask = 64'h8008400420021001;
defparam \alu_unit|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \alu_unit|LessThan7~14 (
// Equation(s):
// \alu_unit|LessThan7~14_combout  = ( !\alu_unit|LessThan7~1_combout  & ( \alu_unit|LessThan7~0_combout  & ( (!\alu_unit|LessThan7~2_combout  & ((!\src1Mux|y[9]~9_combout  & ((\alu_unit|_~37_sumout ) # (\alu_unit|LessThan7~13_combout ))) # 
// (\src1Mux|y[9]~9_combout  & (\alu_unit|LessThan7~13_combout  & \alu_unit|_~37_sumout )))) ) ) )

	.dataa(!\src1Mux|y[9]~9_combout ),
	.datab(!\alu_unit|LessThan7~13_combout ),
	.datac(!\alu_unit|_~37_sumout ),
	.datad(!\alu_unit|LessThan7~2_combout ),
	.datae(!\alu_unit|LessThan7~1_combout ),
	.dataf(!\alu_unit|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~14 .extended_lut = "off";
defparam \alu_unit|LessThan7~14 .lut_mask = 64'h000000002B000000;
defparam \alu_unit|LessThan7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \alu_unit|Selector3~0 (
// Equation(s):
// \alu_unit|Selector3~0_combout  = ( \alu_unit|_~61_sumout  & ( (\aluControl[3]~input_o  & (\src1Mux|y[15]~15_combout  & \alu_unit|Selector2~4_combout )) ) ) # ( !\alu_unit|_~61_sumout  & ( (\aluControl[3]~input_o  & (!\src1Mux|y[15]~15_combout  & 
// \alu_unit|Selector2~4_combout )) ) )

	.dataa(gnd),
	.datab(!\aluControl[3]~input_o ),
	.datac(!\src1Mux|y[15]~15_combout ),
	.datad(!\alu_unit|Selector2~4_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector3~0 .extended_lut = "off";
defparam \alu_unit|Selector3~0 .lut_mask = 64'h0030003000030003;
defparam \alu_unit|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \alu_unit|LessThan7~3 (
// Equation(s):
// \alu_unit|LessThan7~3_combout  = ( \alu_unit|LessThan7~0_combout  & ( (!\alu_unit|LessThan7~2_combout  & (!\alu_unit|LessThan7~1_combout  & (!\src1Mux|y[9]~9_combout  $ (\alu_unit|_~37_sumout )))) ) )

	.dataa(!\src1Mux|y[9]~9_combout ),
	.datab(!\alu_unit|_~37_sumout ),
	.datac(!\alu_unit|LessThan7~2_combout ),
	.datad(!\alu_unit|LessThan7~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~3 .extended_lut = "off";
defparam \alu_unit|LessThan7~3 .lut_mask = 64'h0000000090009000;
defparam \alu_unit|LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \alu_unit|LessThan7~11 (
// Equation(s):
// \alu_unit|LessThan7~11_combout  = ( \alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (!\src1Mux|y[14]~14_combout  & ((!\src1Mux|y[13]~13_combout ) # ((!\src1Mux|y[12]~12_combout ) # (\alu_unit|_~57_sumout )))) # (\src1Mux|y[14]~14_combout  & 
// (\alu_unit|_~57_sumout  & ((!\src1Mux|y[13]~13_combout ) # (!\src1Mux|y[12]~12_combout )))) ) ) ) # ( !\alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (!\src1Mux|y[14]~14_combout  & (((!\src1Mux|y[13]~13_combout  & !\src1Mux|y[12]~12_combout )) # 
// (\alu_unit|_~57_sumout ))) # (\src1Mux|y[14]~14_combout  & (!\src1Mux|y[13]~13_combout  & (!\src1Mux|y[12]~12_combout  & \alu_unit|_~57_sumout ))) ) ) ) # ( \alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (!\src1Mux|y[13]~13_combout  & 
// ((!\src1Mux|y[14]~14_combout ) # (\alu_unit|_~57_sumout ))) # (\src1Mux|y[13]~13_combout  & (!\src1Mux|y[14]~14_combout  & \alu_unit|_~57_sumout )) ) ) ) # ( !\alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (!\src1Mux|y[14]~14_combout  & 
// \alu_unit|_~57_sumout ) ) ) )

	.dataa(!\src1Mux|y[13]~13_combout ),
	.datab(!\src1Mux|y[12]~12_combout ),
	.datac(!\src1Mux|y[14]~14_combout ),
	.datad(!\alu_unit|_~57_sumout ),
	.datae(!\alu_unit|_~53_sumout ),
	.dataf(!\alu_unit|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~11 .extended_lut = "off";
defparam \alu_unit|LessThan7~11 .lut_mask = 64'h00F0A0FA80F8E0FE;
defparam \alu_unit|LessThan7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \alu_unit|LessThan7~12 (
// Equation(s):
// \alu_unit|LessThan7~12_combout  = ( !\alu_unit|LessThan7~11_combout  & ( \alu_unit|LessThan7~0_combout  & ( (!\src1Mux|y[11]~11_combout  & (!\alu_unit|_~45_sumout  & ((!\alu_unit|_~41_sumout ) # (\src1Mux|y[10]~10_combout )))) # (\src1Mux|y[11]~11_combout 
//  & (((!\alu_unit|_~45_sumout ) # (!\alu_unit|_~41_sumout )) # (\src1Mux|y[10]~10_combout ))) ) ) ) # ( !\alu_unit|LessThan7~11_combout  & ( !\alu_unit|LessThan7~0_combout  ) )

	.dataa(!\src1Mux|y[10]~10_combout ),
	.datab(!\src1Mux|y[11]~11_combout ),
	.datac(!\alu_unit|_~45_sumout ),
	.datad(!\alu_unit|_~41_sumout ),
	.datae(!\alu_unit|LessThan7~11_combout ),
	.dataf(!\alu_unit|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan7~12 .extended_lut = "off";
defparam \alu_unit|LessThan7~12 .lut_mask = 64'hFFFF0000F3710000;
defparam \alu_unit|LessThan7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \alu_unit|Selector3~2 (
// Equation(s):
// \alu_unit|Selector3~2_combout  = ( \alu_unit|LessThan7~3_combout  & ( \alu_unit|LessThan7~12_combout  & ( ((\alu_unit|Selector3~0_combout  & ((\alu_unit|LessThan7~14_combout ) # (\alu_unit|LessThan7~10_combout )))) # (\alu_unit|Selector3~1_combout ) ) ) ) 
// # ( !\alu_unit|LessThan7~3_combout  & ( \alu_unit|LessThan7~12_combout  & ( ((\alu_unit|LessThan7~14_combout  & \alu_unit|Selector3~0_combout )) # (\alu_unit|Selector3~1_combout ) ) ) ) # ( \alu_unit|LessThan7~3_combout  & ( 
// !\alu_unit|LessThan7~12_combout  & ( (\alu_unit|Selector3~0_combout ) # (\alu_unit|Selector3~1_combout ) ) ) ) # ( !\alu_unit|LessThan7~3_combout  & ( !\alu_unit|LessThan7~12_combout  & ( (\alu_unit|Selector3~0_combout ) # (\alu_unit|Selector3~1_combout ) 
// ) ) )

	.dataa(!\alu_unit|LessThan7~10_combout ),
	.datab(!\alu_unit|Selector3~1_combout ),
	.datac(!\alu_unit|LessThan7~14_combout ),
	.datad(!\alu_unit|Selector3~0_combout ),
	.datae(!\alu_unit|LessThan7~3_combout ),
	.dataf(!\alu_unit|LessThan7~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector3~2 .extended_lut = "off";
defparam \alu_unit|Selector3~2 .lut_mask = 64'h33FF33FF333F337F;
defparam \alu_unit|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \PSRreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_unit|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PSRreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PSRreg|q[3] .is_wysiwyg = "true";
defparam \PSRreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \alu_unit|Selector1~3 (
// Equation(s):
// \alu_unit|Selector1~3_combout  = ( !\alu_unit|_~5_sumout  & ( (!\alu_unit|_~1_sumout  & !\alu_unit|_~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|_~1_sumout ),
	.datac(!\alu_unit|_~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~3 .extended_lut = "off";
defparam \alu_unit|Selector1~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \alu_unit|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \alu_unit|Selector1~4 (
// Equation(s):
// \alu_unit|Selector1~4_combout  = ( !\alu_unit|_~49_sumout  & ( !\alu_unit|_~21_sumout  & ( (\alu_unit|Selector1~3_combout  & (!\alu_unit|_~13_sumout  & (!\alu_unit|_~45_sumout  & !\alu_unit|_~17_sumout ))) ) ) )

	.dataa(!\alu_unit|Selector1~3_combout ),
	.datab(!\alu_unit|_~13_sumout ),
	.datac(!\alu_unit|_~45_sumout ),
	.datad(!\alu_unit|_~17_sumout ),
	.datae(!\alu_unit|_~49_sumout ),
	.dataf(!\alu_unit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~4 .extended_lut = "off";
defparam \alu_unit|Selector1~4 .lut_mask = 64'h4000000000000000;
defparam \alu_unit|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \alu_unit|Selector1~5 (
// Equation(s):
// \alu_unit|Selector1~5_combout  = ( \alu_unit|Selector1~0_combout  & ( \alu_unit|Selector1~4_combout  & ( (\alu_unit|WideOr0~0_combout  & (!\alu_unit|_~53_sumout  & (!\alu_unit|_~61_sumout  & !\alu_unit|_~57_sumout ))) ) ) )

	.dataa(!\alu_unit|WideOr0~0_combout ),
	.datab(!\alu_unit|_~53_sumout ),
	.datac(!\alu_unit|_~61_sumout ),
	.datad(!\alu_unit|_~57_sumout ),
	.datae(!\alu_unit|Selector1~0_combout ),
	.dataf(!\alu_unit|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~5 .extended_lut = "off";
defparam \alu_unit|Selector1~5 .lut_mask = 64'h0000000000004000;
defparam \alu_unit|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N43
dffeas \PSRreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_unit|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PSRreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PSRreg|q[4] .is_wysiwyg = "true";
defparam \PSRreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N35
cyclonev_io_ibuf \pc[0]~input (
	.i(pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[0]~input_o ));
// synopsys translate_off
defparam \pc[0]~input .bus_hold = "false";
defparam \pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N52
cyclonev_io_ibuf \pc[1]~input (
	.i(pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[1]~input_o ));
// synopsys translate_off
defparam \pc[1]~input .bus_hold = "false";
defparam \pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N52
cyclonev_io_ibuf \pc[2]~input (
	.i(pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[2]~input_o ));
// synopsys translate_off
defparam \pc[2]~input .bus_hold = "false";
defparam \pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \pc[3]~input (
	.i(pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[3]~input_o ));
// synopsys translate_off
defparam \pc[3]~input .bus_hold = "false";
defparam \pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N52
cyclonev_io_ibuf \pc[4]~input (
	.i(pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[4]~input_o ));
// synopsys translate_off
defparam \pc[4]~input .bus_hold = "false";
defparam \pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \pc[5]~input (
	.i(pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[5]~input_o ));
// synopsys translate_off
defparam \pc[5]~input .bus_hold = "false";
defparam \pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N18
cyclonev_io_ibuf \pc[6]~input (
	.i(pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[6]~input_o ));
// synopsys translate_off
defparam \pc[6]~input .bus_hold = "false";
defparam \pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N1
cyclonev_io_ibuf \pc[7]~input (
	.i(pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[7]~input_o ));
// synopsys translate_off
defparam \pc[7]~input .bus_hold = "false";
defparam \pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N75
cyclonev_io_ibuf \pc[8]~input (
	.i(pc[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[8]~input_o ));
// synopsys translate_off
defparam \pc[8]~input .bus_hold = "false";
defparam \pc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N35
cyclonev_io_ibuf \pc[9]~input (
	.i(pc[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[9]~input_o ));
// synopsys translate_off
defparam \pc[9]~input .bus_hold = "false";
defparam \pc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \pc[10]~input (
	.i(pc[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[10]~input_o ));
// synopsys translate_off
defparam \pc[10]~input .bus_hold = "false";
defparam \pc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N18
cyclonev_io_ibuf \pc[11]~input (
	.i(pc[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[11]~input_o ));
// synopsys translate_off
defparam \pc[11]~input .bus_hold = "false";
defparam \pc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N35
cyclonev_io_ibuf \pc[12]~input (
	.i(pc[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[12]~input_o ));
// synopsys translate_off
defparam \pc[12]~input .bus_hold = "false";
defparam \pc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \pc[13]~input (
	.i(pc[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[13]~input_o ));
// synopsys translate_off
defparam \pc[13]~input .bus_hold = "false";
defparam \pc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \pc[14]~input (
	.i(pc[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[14]~input_o ));
// synopsys translate_off
defparam \pc[14]~input .bus_hold = "false";
defparam \pc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N52
cyclonev_io_ibuf \pc[15]~input (
	.i(pc[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[15]~input_o ));
// synopsys translate_off
defparam \pc[15]~input .bus_hold = "false";
defparam \pc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N21
cyclonev_io_ibuf \RTarget[1]~input (
	.i(RTarget[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[1]~input_o ));
// synopsys translate_off
defparam \RTarget[1]~input .bus_hold = "false";
defparam \RTarget[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N35
cyclonev_io_ibuf \RTarget[2]~input (
	.i(RTarget[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[2]~input_o ));
// synopsys translate_off
defparam \RTarget[2]~input .bus_hold = "false";
defparam \RTarget[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N52
cyclonev_io_ibuf \RTarget[3]~input (
	.i(RTarget[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[3]~input_o ));
// synopsys translate_off
defparam \RTarget[3]~input .bus_hold = "false";
defparam \RTarget[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N92
cyclonev_io_ibuf \RTarget[4]~input (
	.i(RTarget[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[4]~input_o ));
// synopsys translate_off
defparam \RTarget[4]~input .bus_hold = "false";
defparam \RTarget[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N18
cyclonev_io_ibuf \RTarget[5]~input (
	.i(RTarget[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[5]~input_o ));
// synopsys translate_off
defparam \RTarget[5]~input .bus_hold = "false";
defparam \RTarget[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N19
cyclonev_io_ibuf \RTarget[6]~input (
	.i(RTarget[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[6]~input_o ));
// synopsys translate_off
defparam \RTarget[6]~input .bus_hold = "false";
defparam \RTarget[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \RTarget[7]~input (
	.i(RTarget[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[7]~input_o ));
// synopsys translate_off
defparam \RTarget[7]~input .bus_hold = "false";
defparam \RTarget[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N1
cyclonev_io_ibuf \RTarget[8]~input (
	.i(RTarget[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[8]~input_o ));
// synopsys translate_off
defparam \RTarget[8]~input .bus_hold = "false";
defparam \RTarget[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N53
cyclonev_io_ibuf \RTarget[9]~input (
	.i(RTarget[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[9]~input_o ));
// synopsys translate_off
defparam \RTarget[9]~input .bus_hold = "false";
defparam \RTarget[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N2
cyclonev_io_ibuf \RTarget[10]~input (
	.i(RTarget[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[10]~input_o ));
// synopsys translate_off
defparam \RTarget[10]~input .bus_hold = "false";
defparam \RTarget[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N1
cyclonev_io_ibuf \RTarget[11]~input (
	.i(RTarget[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[11]~input_o ));
// synopsys translate_off
defparam \RTarget[11]~input .bus_hold = "false";
defparam \RTarget[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N35
cyclonev_io_ibuf \RTarget[12]~input (
	.i(RTarget[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[12]~input_o ));
// synopsys translate_off
defparam \RTarget[12]~input .bus_hold = "false";
defparam \RTarget[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N58
cyclonev_io_ibuf \RTarget[13]~input (
	.i(RTarget[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[13]~input_o ));
// synopsys translate_off
defparam \RTarget[13]~input .bus_hold = "false";
defparam \RTarget[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N18
cyclonev_io_ibuf \RTarget[14]~input (
	.i(RTarget[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[14]~input_o ));
// synopsys translate_off
defparam \RTarget[14]~input .bus_hold = "false";
defparam \RTarget[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N52
cyclonev_io_ibuf \RTarget[15]~input (
	.i(RTarget[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RTarget[15]~input_o ));
// synopsys translate_off
defparam \RTarget[15]~input .bus_hold = "false";
defparam \RTarget[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
