// Seed: 1974284106
module module_0 (
    input  uwire id_0,
    input  tri0  id_1
    , id_10,
    input  tri0  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri1  id_6,
    output wand  id_7,
    output tri   id_8
);
  assign id_7 = id_2;
  wire id_11;
  logic [1 : ""] id_12;
  ;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16
    , id_23,
    input supply0 id_17,
    output wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri0 id_21
);
  wire id_24;
  ;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_17,
      id_6,
      id_12,
      id_16,
      id_18,
      id_15,
      id_1
  );
endmodule
