`timescale 1ns / 1ps
module up_level
(
    input clk, btn_c, [3:0] SW,
    output [7:0] AN, [6:0] SEG
);

reg CLOK_ENABLE = 0;
always @(posedge clk)
    CLOK_ENABLE <= ~CLOK_ENABLE;
wire btn_c_out, btn_c_out_enable;

DEBOUNCER #(.SIZE(3)) btn_c_debouncer
(
    .CLK(clk),
    .CLOCK_ENABLE(CLOK_ENABLE),
    .IN_SIGNAL(btn_c),
    .OUT_SIGNAL_ENABLE(btn_c_out_enable),
    .OUT_SIGNAL(btn_c_out)
);

reg [31:0] shift_reg;
reg [7:0] an_mask;
initial
begin
    shift_reg = 0;
    an_mask <= 8'b11111111;
end

always@(posedge clk)
    if (btn_c_out_enable)
    begin
        shift_reg <= {shift_reg[27:0], SW};
        an_mask <= {an_mask[6:0], 1'b0};
    end

wire clk_div_out;
divider #(.divisor(8)) divide_clk
(
    .clk(clk),
    .divided_clk(clk_div_out)
);

Seven_Segment_LED segments
(
    .clk(clk_div_out),
    .RESET(1'b0),
    .NUMBER(shift_reg),
    .ANOD_MASK(an_mask),
    .ANOD(AN),
    .SEGMENT(SEG)
);
endmodule
