Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jun  8 21:47:12 2017
| Host         : eric-ThinkPad-T440p running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |              36 |           17 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              51 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------+--------------------+------------------+----------------+
|          Clock Signal         |        Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------+--------------------+------------------+----------------+
|  current_state_reg[1]_i_2_n_0 |                             | dcd/local_rst      |                2 |              2 |
|  sm/clk_counter_reg[31]       |                             |                    |                1 |              3 |
|  current_state_reg[1]_i_2_n_0 | SPI_R/temp[12]_i_1_n_0      | SPI_R/shiftCounter |                2 |              4 |
|  clk_IBUF_BUFG                | pg_test/new_pwm[10]_i_1_n_0 |                    |                7 |             11 |
|  current_state_reg[1]_i_2_n_0 | SPI_R/shiftCounter          |                    |                3 |             11 |
|  current_state_reg[1]_i_2_n_0 | SPI_R/temp[12]_i_1_n_0      |                    |                4 |             13 |
|  clk_IBUF_BUFG                | dcd/mic_en                  |                    |                5 |             16 |
|  SPI_R/cnt_reg[0]             |                             | dcd/cnt_reg[0]     |                5 |             19 |
|  clk_IBUF_BUFG                |                             |                    |               12 |             20 |
|  clk_IBUF_BUFG                |                             | dcd/local_rst      |               15 |             34 |
+-------------------------------+-----------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 11     |                     2 |
| 13     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


