# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:40 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs_valid

.latch       n106 dataReg[0]  0
.latch       n111 dataReg[1]  0
.latch       n116 dataReg[2]  0
.latch       n121 dataReg[3]  0
.latch       n126 dataReg[4]  0
.latch       n131 dataReg[5]  0
.latch       n136 dataReg[6]  0
.latch       n141 dataReg[7]  0
.latch       n146 dataReg[8]  0
.latch       n151 dataReg[9]  0
.latch       n156 dataReg[10]  0
.latch       n161 dataReg[11]  0
.latch       n166 dataReg[12]  0
.latch       n171 dataReg[13]  0
.latch       n176 dataReg[14]  0
.latch       n181 dataReg[15]  0
.latch       n186 dataReg[16]  0
.latch       n191 dataReg[17]  0
.latch       n196 dataReg[18]  0
.latch       n201 dataReg[19]  0
.latch       n206 dataReg[20]  0
.latch       n211 dataReg[21]  0
.latch       n216 dataReg[22]  0
.latch       n221 control.outputValid  0
.latch       n226 control.inputReady  1

.names ins_valid control.inputReady new_n128
11 1
.names dataReg[0] new_n128 new_n129
10 1
.names ins[0] new_n128 new_n130
11 1
.names new_n129 new_n130 new_n131_1
00 1
.names rst new_n131_1 n106
00 1
.names dataReg[1] new_n128 new_n133
10 1
.names ins[1] new_n128 new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names rst new_n135 n111
00 1
.names dataReg[2] new_n128 new_n137
10 1
.names ins[2] new_n128 new_n138
11 1
.names new_n137 new_n138 new_n139
00 1
.names rst new_n139 n116
00 1
.names dataReg[3] new_n128 new_n141_1
10 1
.names ins[3] new_n128 new_n142
11 1
.names new_n141_1 new_n142 new_n143
00 1
.names rst new_n143 n121
00 1
.names dataReg[4] new_n128 new_n145
10 1
.names ins[4] new_n128 new_n146_1
11 1
.names new_n145 new_n146_1 new_n147
00 1
.names rst new_n147 n126
00 1
.names dataReg[5] new_n128 new_n149
10 1
.names ins[5] new_n128 new_n150
11 1
.names new_n149 new_n150 new_n151_1
00 1
.names rst new_n151_1 n131
00 1
.names dataReg[6] new_n128 new_n153
10 1
.names ins[6] new_n128 new_n154
11 1
.names new_n153 new_n154 new_n155
00 1
.names rst new_n155 n136
00 1
.names dataReg[7] new_n128 new_n157
10 1
.names ins[7] new_n128 new_n158
11 1
.names new_n157 new_n158 new_n159
00 1
.names rst new_n159 n141
00 1
.names dataReg[8] new_n128 new_n161_1
10 1
.names ins[8] new_n128 new_n162
11 1
.names new_n161_1 new_n162 new_n163
00 1
.names rst new_n163 n146
00 1
.names dataReg[9] new_n128 new_n165
10 1
.names ins[9] new_n128 new_n166_1
11 1
.names new_n165 new_n166_1 new_n167
00 1
.names rst new_n167 n151
00 1
.names dataReg[10] new_n128 new_n169
10 1
.names ins[10] new_n128 new_n170
11 1
.names new_n169 new_n170 new_n171_1
00 1
.names rst new_n171_1 n156
00 1
.names dataReg[11] new_n128 new_n173
10 1
.names ins[11] new_n128 new_n174
11 1
.names new_n173 new_n174 new_n175
00 1
.names rst new_n175 n161
00 1
.names dataReg[12] new_n128 new_n177
10 1
.names ins[12] new_n128 new_n178
11 1
.names new_n177 new_n178 new_n179
00 1
.names rst new_n179 n166
00 1
.names dataReg[13] new_n128 new_n181_1
10 1
.names ins[13] new_n128 new_n182
11 1
.names new_n181_1 new_n182 new_n183
00 1
.names rst new_n183 n171
00 1
.names dataReg[14] new_n128 new_n185
10 1
.names ins[14] new_n128 new_n186_1
11 1
.names new_n185 new_n186_1 new_n187
00 1
.names rst new_n187 n176
00 1
.names dataReg[15] new_n128 new_n189
10 1
.names ins[15] new_n128 new_n190
11 1
.names new_n189 new_n190 new_n191_1
00 1
.names rst new_n191_1 n181
00 1
.names dataReg[16] new_n128 new_n193
10 1
.names ins[16] new_n128 new_n194
11 1
.names new_n193 new_n194 new_n195
00 1
.names rst new_n195 n186
00 1
.names dataReg[17] new_n128 new_n197
10 1
.names ins[17] new_n128 new_n198
11 1
.names new_n197 new_n198 new_n199
00 1
.names rst new_n199 n191
00 1
.names dataReg[18] new_n128 new_n201_1
10 1
.names ins[18] new_n128 new_n202
11 1
.names new_n201_1 new_n202 new_n203
00 1
.names rst new_n203 n196
00 1
.names dataReg[19] new_n128 new_n205
10 1
.names ins[19] new_n128 new_n206_1
11 1
.names new_n205 new_n206_1 new_n207
00 1
.names rst new_n207 n201
00 1
.names dataReg[20] new_n128 new_n209
10 1
.names ins[20] new_n128 new_n210
11 1
.names new_n209 new_n210 new_n211_1
00 1
.names rst new_n211_1 n206
00 1
.names dataReg[21] new_n128 new_n213
10 1
.names ins[21] new_n128 new_n214
11 1
.names new_n213 new_n214 new_n215
00 1
.names rst new_n215 n211
00 1
.names dataReg[22] new_n128 new_n217
10 1
.names ins[22] new_n128 new_n218
11 1
.names new_n217 new_n218 new_n219
00 1
.names rst new_n219 n216
00 1
.names outs_ready control.outputValid new_n221_1
01 1
.names new_n128 new_n221_1 new_n222
00 1
.names rst new_n222 n221
00 1
.names n221 n226
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names dataReg[14] outs[14]
1 1
.names dataReg[15] outs[15]
1 1
.names dataReg[16] outs[16]
1 1
.names dataReg[17] outs[17]
1 1
.names dataReg[18] outs[18]
1 1
.names dataReg[19] outs[19]
1 1
.names dataReg[20] outs[20]
1 1
.names dataReg[21] outs[21]
1 1
.names dataReg[22] outs[22]
1 1
.names control.outputValid outs_valid
1 1
.end
