<project name="H264">
  <asic tech="90" frequency="1400" suite="dc"/>
  <fpga base="H264" tool="synplify"/>
  <asic base="H264"/>
  <testbench base="H264_tb" suite="vcs" ttb="nova_tb.v">
    <verilog>
      tests/H264_tb.v
     </verilog>
    <source>
      tests/H264_tb.cpp
      tests/H264_ttb.cpp
    </source>
    <tab>tests/H264_ttb.tab</tab>
  </testbench>
</project>
