INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sim_1/new/ca6_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top_tb
