0.6
2019.2
Nov  6 2019
21:57:16
E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.srcs/sim_1/new/testbench.sv,1715848493,systemVerilog,,,,testbench,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.srcs/sources_1/new/counter.sv,1715848093,systemVerilog,,E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.srcs/sources_1/new/decoder.sv,,counter,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.srcs/sources_1/new/decoder.sv,1715846973,systemVerilog,,E:/Codes/Projects/Digital-Logic-Experimentation/lab6/counter/counter.srcs/sim_1/new/testbench.sv,,decoder,,,,,,,,
