
Processor: PROC1
sim: ** simulation statistics **
sim_num_insn                1017583 # total number of instructions committed
sim_num_refs                 451017 # total number of loads and stores committed
sim_num_loads                413835 # total number of loads committed
sim_num_stores           37182.0000 # total number of stores committed
sim_num_branches             361549 # total number of branches committed
sim_elapsed_time                 18 # total simulation time in seconds
sim_inst_rate            56532.3889 # simulation speed (in insts/sec)
sim_total_insn              1029393 # total number of instructions executed
sim_total_refs               453637 # total number of loads and stores executed
sim_total_loads              415891 # total number of loads executed
sim_total_stores         37746.0000 # total number of stores executed
sim_total_branches           364461 # total number of branches executed
sim_cycle                    531680 # total simulation time in cycles
num_bus_access                  656 # total number of access bus
cycle_wait_bus                 1968 # total cycle waiting for bus
cycle_bus_busy                    0 # total cycle waiting (wasted) for bus busy
sim_IPC                      1.9139 # instructions per cycle
sim_CPI                      0.5225 # cycles per instruction
sim_exec_BW                  1.9361 # total instructions (mis-spec + committed) per cycle
sim_IPB                      2.8145 # instruction per branch
IFQ_count                   1324453 # cumulative IFQ occupancy
IFQ_fcount                   223632 # cumulative IFQ full count
ifq_occupancy                2.4911 # avg IFQ occupancy (insn's)
ifq_rate                     1.9361 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.2866 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4206 # fraction of time (cycle's) IFQ was full
RUU_count                   6586809 # cumulative RUU occupancy
RUU_fcount                   216688 # cumulative RUU full count
ruu_occupancy               12.3887 # avg RUU occupancy (insn's)
ruu_rate                     1.9361 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.3987 # avg RUU occupant latency (cycle's)
ruu_full                     0.4076 # fraction of time (cycle's) RUU was full
LSQ_count                   2713844 # cumulative LSQ occupancy
LSQ_fcount                      160 # cumulative LSQ full count
lsq_occupancy                5.1043 # avg LSQ occupancy (insn's)
lsq_rate                     1.9361 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.6364 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0003 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups          365208 # total number of bpred lookups
bpred_bimod.updates          361549 # total number of updates
bpred_bimod.addr_hits        359217 # total number of address-predicted hits
bpred_bimod.dir_hits         360351 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses             1198 # total number of misses
bpred_bimod.jr_hits            1520 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen            1868 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP           75 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP           85 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9935 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9967 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.8137 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.8824 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes         2082 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops         1885 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP         1783 # total number of RAS predictions used
bpred_bimod.ras_hits.PP         1445 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.8104 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                1036387 # total number of accesses
il1.hits                    1032042 # total number of hits
il1.misses                     4345 # total number of misses
il1.replacements               3898 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0042 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0038 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                 435958 # total number of accesses
dl1.hits                     435023 # total number of hits
dl1.misses                      935 # total number of misses
dl1.replacements                423 # total number of replacements
dl1.writebacks                  386 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0021 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0010 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0009 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   5666 # total number of accesses
ul2.hits                       4818 # total number of hits
ul2.misses                      848 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.1497 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               1036387 # total number of accesses
itlb.hits                   1036372 # total number of hits
itlb.misses                      15 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                451685 # total number of accesses
dtlb.hits                    451669 # total number of hits
dtlb.misses                      16 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power            144116.5639 # total power usage of rename unit
bpred_power             385187.8037 # total power usage of bpred unit
window_power            839988.2278 # total power usage of instruction window
lsq_power               609611.8823 # total power usage of load/store queue
regfile_power          1243644.2817 # total power usage of arch. regfile
icache_power           23344022.1197 # total power usage of icache
dcache_power           46551321.3712 # total power usage of dcache
dcache2_power           507923.2488 # total power usage of dcache2
alu_power              5016683.9522 # total power usage of alu
falu_power             3782420.4402 # total power usage of falu
resultbus_power         718250.7764 # total power usage of resultbus
clock_power            9512955.4379 # total power usage of clock
avg_rename_power             0.2711 # avg power usage of rename unit
avg_bpred_power              0.7245 # avg power usage of bpred unit
avg_window_power             1.5799 # avg power usage of instruction window
avg_lsq_power                1.1466 # avg power usage of lsq
avg_regfile_power            2.3391 # avg power usage of arch. regfile
avg_icache_power            43.9062 # avg power usage of icache
avg_dcache_power            87.5551 # avg power usage of dcache
avg_dcache2_power            0.9553 # avg power usage of dcache2
avg_alu_power                9.4355 # avg power usage of alu
avg_falu_power               7.1141 # avg power usage of falu
avg_resultbus_power          1.3509 # avg power usage of resultbus
avg_clock_power             17.8923 # avg power usage of clock
fetch_stage_power      23729209.9234 # total power usage of fetch stage
dispatch_stage_power    144116.5639 # total power usage of dispatch stage
issue_stage_power      54243779.4587 # total power usage of issue stage
avg_fetch_power             44.6306 # average power of fetch unit per cycle
avg_dispatch_power           0.2711 # average power of dispatch unit per cycle
avg_issue_power            102.0234 # average power of issue unit per cycle
total_power            88873705.6656 # total power per cycle
avg_total_power_cycle      167.1564 # average total power per cycle
avg_total_power_cycle_nofp_nod2     159.0870 # average total power per cycle
avg_total_power_insn        86.3360 # average total power per insn
avg_total_power_insn_nofp_nod2      82.1682 # average total power per insn
rename_power_cc1        127635.3567 # total power usage of rename unit_cc1
bpred_power_cc1         146312.0579 # total power usage of bpred unit_cc1
window_power_cc1        764477.7073 # total power usage of instruction window_cc1
lsq_power_cc1           273073.8678 # total power usage of lsq_cc1
regfile_power_cc1       976693.9300 # total power usage of arch. regfile_cc1
icache_power_cc1       20852257.3520 # total power usage of icache_cc1
dcache_power_cc1       29189618.5485 # total power usage of dcache_cc1
dcache2_power_cc1         5032.1330 # total power usage of dcache2_cc1
alu_power_cc1          1129263.7827 # total power usage of alu_cc1
resultbus_power_cc1     619828.1316 # total power usage of resultbus_cc1
clock_power_cc1        5860423.6497 # total power usage of clock_cc1
avg_rename_power_cc1         0.2401 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.2752 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.4379 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.5136 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.8370 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        39.2196 # avg power usage of icache_cc1
avg_dcache_power_cc1        54.9007 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0095 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.1240 # avg power usage of alu_cc1
avg_resultbus_power_cc1       1.1658 # avg power usage of resultbus_cc1
avg_clock_power_cc1         11.0225 # avg power usage of clock_cc1
fetch_stage_power_cc1  20998569.4098 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1  127635.3567 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  31981294.1707 # total power usage of issue stage_cc1
avg_fetch_power_cc1         39.4948 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2401 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         60.1514 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  59944616.5170 # total power per cycle_cc1
avg_total_power_cycle_cc1     112.7457 # average total power per cycle_cc1
avg_total_power_insn_cc1      58.2330 # average total power per insn_cc1
rename_power_cc2         69970.7204 # total power usage of rename unit_cc2
bpred_power_cc2         131452.8133 # total power usage of bpred unit_cc2
window_power_cc2        634226.3302 # total power usage of instruction window_cc2
lsq_power_cc2           177010.7854 # total power usage of lsq_cc2
regfile_power_cc2       200001.6618 # total power usage of arch. regfile_cc2
icache_power_cc2       20852257.3520 # total power usage of icache_cc2
dcache_power_cc2       19156089.5000 # total power usage of dcache_cc2
dcache2_power_cc2         2716.4696 # total power usage of dcache2_cc2
alu_power_cc2           993564.2789 # total power usage of alu_cc2
resultbus_power_cc2     344926.3595 # total power usage of resultbus_cc2
clock_power_cc2        4606658.0872 # total power usage of clock_cc2
avg_rename_power_cc2         0.1316 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.2472 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.1929 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.3329 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3762 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        39.2196 # avg power usage of icache_cc2
avg_dcache_power_cc2        36.0294 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0051 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.8687 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.6487 # avg power usage of resultbus_cc2
avg_clock_power_cc2          8.6643 # avg power usage of clock_cc2
fetch_stage_power_cc2  20983710.1652 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2   69970.7204 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  21308533.7237 # total power usage of issue stage_cc2
avg_fetch_power_cc2         39.4668 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1316 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         40.0777 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  47168874.3584 # total power per cycle_cc2
avg_total_power_cycle_cc2      88.7167 # average total power per cycle_cc2
avg_total_power_insn_cc2      45.8220 # average total power per insn_cc2
rename_power_cc3         71618.8411 # total power usage of rename unit_cc3
bpred_power_cc3         155340.6060 # total power usage of bpred unit_cc3
window_power_cc3        639464.2570 # total power usage of instruction window_cc3
lsq_power_cc3           210318.3223 # total power usage of lsq_cc3
regfile_power_cc3       219463.3031 # total power usage of arch. regfile_cc3
icache_power_cc3       21101433.8288 # total power usage of icache_cc3
dcache_power_cc3       20897747.9155 # total power usage of dcache_cc3
dcache2_power_cc3        53005.7730 # total power usage of dcache2_cc3
alu_power_cc3          1382306.2959 # total power usage of alu_cc3
resultbus_power_cc3     351234.6741 # total power usage of resultbus_cc3
clock_power_cc3        4971595.6377 # total power usage of clock_cc3
avg_rename_power_cc3         0.1347 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.2922 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.2027 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.3956 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.4128 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        39.6882 # avg power usage of icache_cc3
avg_dcache_power_cc3        39.3051 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0997 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.5999 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.6606 # avg power usage of resultbus_cc3
avg_clock_power_cc3          9.3507 # avg power usage of clock_cc3
fetch_stage_power_cc3  21256774.4348 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3   71618.8411 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  23534077.2377 # total power usage of issue stage_cc3
avg_fetch_power_cc3         39.9804 # average po