

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Fri Oct 31 14:48:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.806 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         6|          3|          3|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 11 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 16 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0"   --->   Operation 17 'read' 'nextMatchCh_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln617 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 19 'store' 'store_ln617' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln617 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 20 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 21 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln617 = icmp_eq  i32 %i_4, i32 %sub_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 22 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %icmp_ln617, void %for.body.split_ifconv, void %for.cond.for.cond.cleanup_crit_edge.exitStub" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 23 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 24 [1/1] ( I:3.15ns O:3.15ns )   --->   "%outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 24 'read' 'outValue_3' <Predicate = (!icmp_ln617)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:622]   --->   Operation 25 'trunc' 'tCh' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:623]   --->   Operation 26 'partselect' 'tLen' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 27 'partselect' 'tOffset' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 29 'icmp' 'boostFlag' <Predicate = (!icmp_ln617)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 30 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i32 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 31 'trunc' 'trunc_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln627 = zext i14 %trunc_ln617" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 32 'zext' 'zext_ln627' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln627" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 33 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln627 = store i8 %tCh, i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 34 'store' 'store_ln627' <Predicate = (!icmp_ln617)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln617 = store i32 %i_5, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 35 'store' 'store_ln617' <Predicate = (!icmp_ln617)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%outValue_1 = load i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 36 'load' 'outValue_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_load10 = load i8 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 37 'load' 'p_load10' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln618 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:618]   --->   Operation 38 'specpipeline' 'specpipeline_ln618' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 39 'specloopname' 'specloopname_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%skip_len_reg_load = load i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 40 'load' 'skip_len_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.07ns)   --->   "%skip_condition = icmp_eq  i16 %skip_len_reg_load, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 41 'icmp' 'skip_condition' <Predicate = (!icmp_ln617)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%matchFlag_reg_load = load i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 42 'load' 'matchFlag_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%match_len_reg_load = load i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 43 'load' 'match_len_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln635 = icmp_ne  i8 %match_len_reg_load, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 44 'icmp' 'icmp_ln635' <Predicate = (!icmp_ln617)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.91ns)   --->   "%icmp_ln635_1 = icmp_eq  i8 %tCh, i8 %p_load10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 45 'icmp' 'icmp_ln635_1' <Predicate = (!icmp_ln617)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node match_condition)   --->   "%and_ln635 = and i1 %icmp_ln635, i1 %matchFlag_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 46 'and' 'and_ln635' <Predicate = (!icmp_ln617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%match_condition = and i1 %and_ln635, i1 %icmp_ln635_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 47 'and' 'match_condition' <Predicate = (!icmp_ln617)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %skip_condition, void %if.then32, void %if.else" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:638]   --->   Operation 48 'br' 'br_ln638' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln639 = add i16 %skip_len_reg_load, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639]   --->   Operation 49 'add' 'add_ln639' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln639 = store i16 %add_ln639, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639]   --->   Operation 50 'store' 'store_ln639' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 51 'load' 'match_loc_reg_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln662 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 52 'trunc' 'trunc_ln662' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i14 %trunc_ln662" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 53 'zext' 'zext_ln662' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 54 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 55 'load' 'local_mem_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln640 = br i1 %match_condition, void %if.else39, void %if.then34" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:640]   --->   Operation 56 'br' 'br_ln640' <Predicate = (!icmp_ln617 & skip_condition)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln645 = store i8 1, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 57 'store' 'store_ln645' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln646 = zext i16 %tOffset" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 58 'zext' 'zext_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%sub_ln646 = sub i32 %i_4, i32 %zext_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 59 'sub' 'sub_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln646 = trunc i32 %sub_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 60 'trunc' 'trunc_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln646 = store i32 %sub_ln646, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 61 'store' 'store_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%outFlag = icmp_eq  i32 %i_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647]   --->   Operation 62 'icmp' 'outFlag' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.91ns)   --->   "%icmp_ln652 = icmp_eq  i8 %tLen, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 63 'icmp' 'icmp_ln652' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln652 = br i1 %icmp_ln652, void %if.then48, void %if.else54" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 64 'br' 'br_ln652' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln653 = store i1 %boostFlag, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 65 'store' 'store_ln653' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln654 = add i8 %tLen, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 66 'add' 'add_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652 & !boostFlag)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.24ns)   --->   "%select_ln654 = select i1 %boostFlag, i8 0, i8 %add_ln654" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 67 'select' 'select_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln655 = br void %if.end59" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:655]   --->   Operation 68 'br' 'br_ln655' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln656 = store i1 0, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:656]   --->   Operation 69 'store' 'store_ln656' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln662_2 = zext i14 %trunc_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 71 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 72 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 73 'load' 'local_mem_load_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln606 = store i32 %outValue_3, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 74 'store' 'store_ln606' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln643 = add i8 %match_len_reg_load, i8 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643]   --->   Operation 75 'add' 'add_ln643' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln641 = store i8 %add_ln643, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:641]   --->   Operation 76 'store' 'store_ln641' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%match_loc_reg_load_1 = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 77 'load' 'match_loc_reg_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln642 = add i32 %match_loc_reg_load_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 78 'add' 'add_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i32 %add_ln642" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 79 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln642 = store i32 %add_ln642, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 80 'store' 'store_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %add_ln643, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643]   --->   Operation 81 'partset' 'outValue_2' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i14 %trunc_ln642" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 82 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 83 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 84 'load' 'local_mem_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln606 = store i32 %outValue_2, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 85 'store' 'store_ln606' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty"   --->   Operation 100 'load' 'p_load' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln665 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 102 'write' 'write_ln665' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln617)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 86 'load' 'local_mem_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 87 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 87 'br' 'br_ln665' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 1.70>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %select_ln654, void %if.then48, i8 0, void %if.else54" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 88 'phi' 'storemerge' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%storemerge_cast = zext i8 %storemerge" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 89 'zext' 'storemerge_cast' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln654 = store i16 %storemerge_cast, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 90 'store' 'store_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_5 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 91 'load' 'local_mem_load_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 92 [1/1] (1.70ns)   --->   "%br_ln665 = br i1 %outFlag, void %if.then65, void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 92 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.70>
ST_5 : Operation 93 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln665 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 93 'write' 'write_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !outFlag)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 94 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 94 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !outFlag)> <Delay = 1.70>
ST_5 : Operation 95 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 95 'load' 'local_mem_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 96 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 96 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %local_mem_load, void %if.then32, i8 %local_mem_load_2, void %if.then65, i8 %local_mem_load_1, void %if.then34, i8 %local_mem_load_2, void %if.end59" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 97 'phi' 'empty_40' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln662 = store i8 %empty_40, i8 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 98 'store' 'store_ln662' <Predicate = (!icmp_ln617)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln617 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 99 'br' 'br_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nextMatchCh_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outValue_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ skip_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_loc_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ matchFlag_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca       ) [ 0111000]
empty                  (alloca       ) [ 0111111]
outValue               (alloca       ) [ 0111100]
specmemcore_ln0        (specmemcore  ) [ 0000000]
specmemcore_ln0        (specmemcore  ) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
sub_read               (read         ) [ 0000000]
nextMatchCh_loc_0_read (read         ) [ 0000000]
store_ln0              (store        ) [ 0000000]
store_ln617            (store        ) [ 0000000]
br_ln617               (br           ) [ 0000000]
i_4                    (load         ) [ 0111100]
icmp_ln617             (icmp         ) [ 0111111]
br_ln617               (br           ) [ 0000000]
outValue_3             (read         ) [ 0101100]
tCh                    (trunc        ) [ 0101100]
tLen                   (partselect   ) [ 0101100]
tOffset                (partselect   ) [ 0101100]
tmp                    (partselect   ) [ 0000000]
boostFlag              (icmp         ) [ 0101100]
i_5                    (add          ) [ 0000000]
trunc_ln617            (trunc        ) [ 0000000]
zext_ln627             (zext         ) [ 0000000]
local_mem_addr         (getelementptr) [ 0000000]
store_ln627            (store        ) [ 0000000]
store_ln617            (store        ) [ 0000000]
outValue_1             (load         ) [ 0010010]
p_load10               (load         ) [ 0000000]
specpipeline_ln618     (specpipeline ) [ 0000000]
specloopname_ln617     (specloopname ) [ 0000000]
skip_len_reg_load      (load         ) [ 0000000]
skip_condition         (icmp         ) [ 0111111]
matchFlag_reg_load     (load         ) [ 0000000]
match_len_reg_load     (load         ) [ 0000000]
icmp_ln635             (icmp         ) [ 0000000]
icmp_ln635_1           (icmp         ) [ 0000000]
and_ln635              (and          ) [ 0000000]
match_condition        (and          ) [ 0111111]
br_ln638               (br           ) [ 0000000]
add_ln639              (add          ) [ 0000000]
store_ln639            (store        ) [ 0000000]
match_loc_reg_load     (load         ) [ 0000000]
trunc_ln662            (trunc        ) [ 0000000]
zext_ln662             (zext         ) [ 0000000]
local_mem_addr_1       (getelementptr) [ 0010010]
br_ln640               (br           ) [ 0000000]
store_ln645            (store        ) [ 0000000]
zext_ln646             (zext         ) [ 0000000]
sub_ln646              (sub          ) [ 0000000]
trunc_ln646            (trunc        ) [ 0000000]
store_ln646            (store        ) [ 0000000]
outFlag                (icmp         ) [ 0011011]
icmp_ln652             (icmp         ) [ 0111111]
br_ln652               (br           ) [ 0000000]
store_ln653            (store        ) [ 0000000]
add_ln654              (add          ) [ 0000000]
select_ln654           (select       ) [ 0110110]
br_ln655               (br           ) [ 0110110]
store_ln656            (store        ) [ 0000000]
br_ln0                 (br           ) [ 0110110]
zext_ln662_2           (zext         ) [ 0000000]
local_mem_addr_3       (getelementptr) [ 0010010]
store_ln606            (store        ) [ 0000000]
add_ln643              (add          ) [ 0000000]
store_ln641            (store        ) [ 0000000]
match_loc_reg_load_1   (load         ) [ 0000000]
add_ln642              (add          ) [ 0000000]
trunc_ln642            (trunc        ) [ 0000000]
store_ln642            (store        ) [ 0000000]
outValue_2             (partset      ) [ 0000000]
zext_ln662_1           (zext         ) [ 0000000]
local_mem_addr_2       (getelementptr) [ 0010010]
store_ln606            (store        ) [ 0000000]
local_mem_load         (load         ) [ 0011011]
br_ln665               (br           ) [ 0011011]
storemerge             (phi          ) [ 0010010]
storemerge_cast        (zext         ) [ 0000000]
store_ln654            (store        ) [ 0000000]
local_mem_load_2       (load         ) [ 0011011]
br_ln665               (br           ) [ 0011011]
write_ln665            (write        ) [ 0000000]
br_ln665               (br           ) [ 0011011]
local_mem_load_1       (load         ) [ 0011011]
br_ln665               (br           ) [ 0011011]
empty_40               (phi          ) [ 0001001]
store_ln662            (store        ) [ 0000000]
br_ln617               (br           ) [ 0000000]
p_load                 (load         ) [ 0000000]
write_ln0              (write        ) [ 0000000]
write_ln665            (write        ) [ 0000000]
ret_ln0                (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nextMatchCh_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_mem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_mem"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bestMatchStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="boosterStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outValue_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="skip_len_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="match_loc_reg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="matchFlag_reg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="match_len_reg">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="outValue_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="nextMatchCh_loc_0_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextMatchCh_loc_0_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="outValue_3_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_3/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln665_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln665/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln665_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln665/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="local_mem_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="14" slack="1"/>
<pin id="160" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="1"/>
<pin id="162" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln627/3 local_mem_load/4 local_mem_load_2/4 local_mem_load_1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="local_mem_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="local_mem_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_3/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_mem_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_2/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="storemerge_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="storemerge_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="empty_40_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_40_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="8" slack="1"/>
<pin id="208" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="8" slack="1"/>
<pin id="210" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_40/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_loc_reg_load/4 match_loc_reg_load_1/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_load local_mem_load_2 local_mem_load_1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln617_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_4_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln617_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tCh_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tLen_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tOffset_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="boostFlag_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="boostFlag/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln617_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln617/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln627_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln627/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln617_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="outValue_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="3"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_1/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_load10_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="3"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="skip_len_reg_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_len_reg_load/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="skip_condition_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="skip_condition/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="matchFlag_reg_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matchFlag_reg_load/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="match_len_reg_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_reg_load/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln635_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln635/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln635_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="2"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln635_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln635_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln635/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="match_condition_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match_condition/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln639_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln639/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln639_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln639/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln662_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln662/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln662_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln645_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln645/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln646_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="2"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln646/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln646_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="3"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln646/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln646_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln646/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln646_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln646/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="outFlag_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="outFlag/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln652_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln652/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln653_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="2"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln653/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln654_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="2"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln654/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln654_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln654/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln656_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln656/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln662_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_2/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln606_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="0" index="1" bw="32" slack="3"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln606/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln643_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln641_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln641/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln642_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln642/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln642_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln642_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln642/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="outValue_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="0" index="3" bw="5" slack="0"/>
<pin id="465" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="outValue_2/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln662_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln606_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="3"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln606/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="storemerge_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge_cast/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln654_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln654/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln662_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="5"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln662/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="3"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="i_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="506" class="1005" name="empty_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="514" class="1005" name="outValue_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="3"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

<comp id="521" class="1005" name="i_4_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="2"/>
<pin id="523" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln617_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln617 "/>
</bind>
</comp>

<comp id="533" class="1005" name="outValue_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2"/>
<pin id="535" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outValue_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tCh_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh "/>
</bind>
</comp>

<comp id="544" class="1005" name="tLen_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2"/>
<pin id="546" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tLen "/>
</bind>
</comp>

<comp id="550" class="1005" name="tOffset_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="2"/>
<pin id="552" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tOffset "/>
</bind>
</comp>

<comp id="555" class="1005" name="boostFlag_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2"/>
<pin id="557" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="boostFlag "/>
</bind>
</comp>

<comp id="561" class="1005" name="outValue_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="skip_condition_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_condition "/>
</bind>
</comp>

<comp id="570" class="1005" name="match_condition_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="match_condition "/>
</bind>
</comp>

<comp id="574" class="1005" name="local_mem_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="14" slack="1"/>
<pin id="576" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="outFlag_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="outFlag "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln652_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln652 "/>
</bind>
</comp>

<comp id="587" class="1005" name="select_ln654_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln654 "/>
</bind>
</comp>

<comp id="592" class="1005" name="local_mem_addr_3_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="1"/>
<pin id="594" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_3 "/>
</bind>
</comp>

<comp id="597" class="1005" name="local_mem_addr_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="1"/>
<pin id="599" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="90" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="92" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="94" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="154" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="202" pin=6"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="228"><net_src comp="114" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="108" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="120" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="120" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="120" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="120" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="78" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="301" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="322" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="314" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="328" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="304" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="212" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="375" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="380" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="436"><net_src comp="318" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="212" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="22" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="444" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="297" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="432" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="450" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="479"><net_src comp="460" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="192" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="202" pin="8"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="502"><net_src comp="96" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="509"><net_src comp="100" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="517"><net_src comp="104" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="524"><net_src comp="234" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="532"><net_src comp="237" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="120" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="541"><net_src comp="243" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="547"><net_src comp="247" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="553"><net_src comp="255" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="558"><net_src comp="273" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="564"><net_src comp="297" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="569"><net_src comp="308" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="339" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="164" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="582"><net_src comp="390" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="395" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="410" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="595"><net_src comp="172" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="600"><net_src comp="180" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_mem | {3 }
	Port: boosterStream | {5 }
	Port: p_out | {4 }
	Port: outValue_out | {4 }
	Port: skip_len_reg | {4 5 }
	Port: match_loc_reg | {4 }
	Port: matchFlag_reg | {4 }
	Port: match_len_reg | {4 }
 - Input state : 
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : nextMatchCh_loc_0 | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : sub | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : local_mem | {4 5 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : bestMatchStream | {2 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : skip_len_reg | {4 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_loc_reg | {4 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : matchFlag_reg | {4 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_len_reg | {4 }
  - Chain level:
	State 1
		store_ln617 : 1
		i_4 : 1
		icmp_ln617 : 2
		br_ln617 : 3
	State 2
		boostFlag : 1
	State 3
		zext_ln627 : 1
		local_mem_addr : 2
		store_ln627 : 3
		store_ln617 : 1
	State 4
		skip_condition : 1
		icmp_ln635 : 1
		icmp_ln635_1 : 1
		and_ln635 : 2
		match_condition : 2
		br_ln638 : 2
		add_ln639 : 1
		store_ln639 : 2
		trunc_ln662 : 1
		zext_ln662 : 2
		local_mem_addr_1 : 3
		local_mem_load : 4
		br_ln640 : 2
		sub_ln646 : 1
		trunc_ln646 : 2
		store_ln646 : 2
		br_ln652 : 1
		select_ln654 : 1
		zext_ln662_2 : 3
		local_mem_addr_3 : 4
		local_mem_load_2 : 5
		add_ln643 : 1
		store_ln641 : 2
		add_ln642 : 1
		trunc_ln642 : 2
		store_ln642 : 2
		outValue_2 : 2
		zext_ln662_1 : 3
		local_mem_addr_2 : 4
		local_mem_load_1 : 5
		store_ln606 : 3
		write_ln0 : 1
		write_ln665 : 1
	State 5
		storemerge_cast : 1
		store_ln654 : 2
	State 6
		store_ln662 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln617_fu_237         |    0    |    39   |
|          |          boostFlag_fu_273          |    0    |    10   |
|          |        skip_condition_fu_308       |    0    |    23   |
|   icmp   |          icmp_ln635_fu_322         |    0    |    15   |
|          |         icmp_ln635_1_fu_328        |    0    |    15   |
|          |           outFlag_fu_390           |    0    |    39   |
|          |          icmp_ln652_fu_395         |    0    |    15   |
|----------|------------------------------------|---------|---------|
|          |             i_5_fu_279             |    0    |    39   |
|          |          add_ln639_fu_345          |    0    |    23   |
|    add   |          add_ln654_fu_405          |    0    |    15   |
|          |          add_ln643_fu_432          |    0    |    15   |
|          |          add_ln642_fu_444          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|    sub   |          sub_ln646_fu_375          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|  select  |         select_ln654_fu_410        |    0    |    8    |
|----------|------------------------------------|---------|---------|
|    and   |          and_ln635_fu_333          |    0    |    2    |
|          |       match_condition_fu_339       |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |        sub_read_read_fu_108        |    0    |    0    |
|   read   | nextMatchCh_loc_0_read_read_fu_114 |    0    |    0    |
|          |       outValue_3_read_fu_120       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |      write_ln665_write_fu_126      |    0    |    0    |
|   write  |       write_ln0_write_fu_133       |    0    |    0    |
|          |      write_ln665_write_fu_140      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tCh_fu_243             |    0    |    0    |
|          |         trunc_ln617_fu_284         |    0    |    0    |
|   trunc  |         trunc_ln662_fu_357         |    0    |    0    |
|          |         trunc_ln646_fu_380         |    0    |    0    |
|          |         trunc_ln642_fu_450         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tLen_fu_247            |    0    |    0    |
|partselect|           tOffset_fu_255           |    0    |    0    |
|          |             tmp_fu_263             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln627_fu_287         |    0    |    0    |
|          |          zext_ln662_fu_361         |    0    |    0    |
|   zext   |          zext_ln646_fu_372         |    0    |    0    |
|          |         zext_ln662_2_fu_423        |    0    |    0    |
|          |         zext_ln662_1_fu_470        |    0    |    0    |
|          |       storemerge_cast_fu_480       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|  partset |          outValue_2_fu_460         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   338   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    boostFlag_reg_555   |    1   |
|    empty_40_reg_199    |    8   |
|      empty_reg_506     |    8   |
|       i_4_reg_521      |   32   |
|        i_reg_499       |   32   |
|   icmp_ln617_reg_529   |    1   |
|   icmp_ln652_reg_583   |    1   |
|local_mem_addr_1_reg_574|   14   |
|local_mem_addr_2_reg_597|   14   |
|local_mem_addr_3_reg_592|   14   |
| match_condition_reg_570|    1   |
|     outFlag_reg_579    |    1   |
|   outValue_1_reg_561   |   32   |
|   outValue_3_reg_533   |   32   |
|    outValue_reg_514    |   32   |
|         reg_216        |    8   |
|  select_ln654_reg_587  |    8   |
| skip_condition_reg_566 |    1   |
|   storemerge_reg_188   |    8   |
|       tCh_reg_538      |    8   |
|      tLen_reg_544      |    8   |
|     tOffset_reg_550    |   16   |
+------------------------+--------+
|          Total         |   280  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   6  |  14  |   84   ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  2.0652 ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   31   |
|  Register |    -   |   280  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   280  |   369  |
+-----------+--------+--------+--------+
