# Welcome to My GitHub Profile! ðŸ‘‹

Hi, Iâ€™m [@chanchaltiwari01](https://github.com/chanchaltiwari01)

## About Me

- ðŸ‘€ Iâ€™m Hardware design Trainee at Agnisys. 
-  ðŸŒ± Iâ€™m currently working on Verilog, SystemVerilog, UVM, AMBA, and PCIe.

## How to Reach Me

Feel free to reach out to me via [Email](mailto:chanchaltiwari2001@gmail.com) or connect with me on [LinkedIn](#).

## Pronouns

- ðŸ˜„ Pronouns: HE/HIM
