// Seed: 2048955402
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wand id_12,
    output tri0 id_13,
    input wire id_14,
    output supply0 id_15
);
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output logic id_10,
    input wor id_11,
    output supply1 id_12,
    input wor id_13,
    input tri1 id_14
);
  initial id_10 <= id_1;
  module_0(
      id_8,
      id_12,
      id_11,
      id_13,
      id_9,
      id_2,
      id_4,
      id_4,
      id_11,
      id_5,
      id_9,
      id_7,
      id_7,
      id_12,
      id_8,
      id_12
  );
endmodule
