================================================================================ 
Commit: 7cf34d70ff7aeb0f81e384ac004ea9ad5abf321a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:19 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL+]JasperLake BIOS ID minor version upadte.

  Updating the BIOS ID minor version from 2194_01 to 2194_02

Hsd-es-id: N/A
Original commit date: Fri Jun 12 13:22:17 2020 +0530
Change-Id: Iab8ac815af3f92388da726f987e6096c72df3d23
Original commit hash: 35b4afefac389f532e970b6381f378c2f2ddad83

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ab9c4a25c56f799a80d9d0a80c1c16f84e40fdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:18 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] JSL A0 microcode update

  - Changing the JSL ucode from m1906C0_00000006 to m1906C0_00000007

Hsd-es-id: N/A
Original commit date: Fri Jun 12 13:26:00 2020 +0530
Change-Id: Ia10e4639bc085e55a00871d96cb24008ce2dfabe
Original commit hash: a0c31098a77978ca437629a35c623d08ea331444

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000007.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1dbbaac4d539854f214e53361dbc96610a721e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:16 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL+]JasperLake BIOS ID minor version upadte.

Updating the BIOS ID minor version from 2194_00 to 2194_01

Hsd-es-id: N/A
Original commit date: Thu Jun 4 16:43:39 2020 +0530
Change-Id: I07e338115b922568ab18acebf0d8687c2c9a90fa
Original commit hash: 72e6168acdf1ad61ee8a58d1120a08381505f6f8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e801c8b7168e810db39d15a3ac6f395362c57cfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:14 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] WA refix of locking GPPC14 bit to make WoLAN work on JSL

Locking GPPC_C14 as BIOS WA for WoL issue. Without locking the pad config
of GPPC_C14, bit14 of GPI_GPE_EN_GPP_C_0 will get cleared after booting
to Windows.

Hsd-es-id: 16011202106
Original commit date: Thu Jun 4 22:56:31 2020 +0800
Change-Id: Ic177c14536c2d40f4f9f8fd9c2fc125e33830428
Original commit hash: 96a537800e1ed28d10c457a9d98f92a37e6fd817

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: ac7353fd9581276da7490b06a1e6d6af55c4ffc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:12 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:LAN RTD3 enablement by default in BIOS

1.Enabling LAN RTD3 in JslRev2Rtd3.asl.
2.Moving M.2 SSD RTD3 to JslRev2Rtd3.asl.
3.Renaming JslRev2SsdRTd3.asl to JslRev2WwanRTd3.asl and
  changing RP03 to support WWAN RTD3.
4.Puting D3 constraint on RP03 for LAN RTD3
5.Disabling PepGbe by default

Hsd-es-id: 16011214014
Original commit date: Tue Jun 2 14:46:31 2020 +0800
Change-Id: I01aeed231ebee994b6465914e10565c4283fb39f
Original commit hash: f876dc4904e6db08ad43aab789a1473443e55446

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslRev2Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslRev2WwanRtd3.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/AcpiSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: d9f46855210876b579f389c8fc9b2ec319f07e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:10 2020 +0530 
-------------------------------------------------------------------------------- 
RKL-S][CMLS+TGPH] SUT is not entering to SLP_S0 with v1205 BIOS

B_PCH_PCIE_CFG_RPDCGEN_RPSCGEN needs to be leftshifted by 8.

Hsd-es-id: 16011161319
Original commit date: Thu Jun 4 16:00:46 2020 +0530
Change-Id: I986a22339ee0d30e6f8e30e6f12ddcce642aa0ea
Original commit hash: 85279b1c57633749e711ef2a6fe0405d93bea70b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5ad9c00823d8d896d16336433e048fdbb85572d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:08 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S/CNVi] [iVE][CML+ADP-S][PO][CAVS][ERB] BT audio offload is failing

Issue: XHCI HS port assignment mismatched.
Resolution: Correct the XHCI HS port number.
Impacted: All C1S projects.

Hsd-es-id: 14011504339
Original commit date: Thu Jun 4 16:06:50 2020 +0530
Change-Id: I19398c9374222199f8911b6c85ebca4b4a523695
Original commit hash: d7d1b7721f67560489f05e89d7841e7592478857

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: ee89540ba159a4efba40299d00a0b82283d6963a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:06 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] JSL A0 microcode update

- Changing the JSL ucode from m1906C0_00000004 to m1906C0_00000006

Hsd-es-id: N/A
Original commit date: Thu Jun 4 15:03:48 2020 +0530
Change-Id: Iddf812a30324fdf138cc083e6c659087fadfdb08
Original commit hash: 8ad45c9c4435c22c99a83cf0a8f9d6beaff65ef7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000006.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1841927aff861dcc47678906f359ef3427ad074c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 30 16:35:04 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL+] EC Low Power enablement in BIOS

Enabled the EC Low power mode for EC by default

Hsd-es-id: 16011202519
Original commit date: Thu Jun 4 13:30:09 2020 +0530
Change-Id: Ida1e0e4975dd04045670dc0d8bb5c99b0e84b028
Original commit hash: ee3edad1c45746993421bcdff40742e8d033773d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/AcpiSetup.hfr
