<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v6502: Instruction Set Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">v6502
   </div>
   <div id="projectbrief">The MOS 6502 Virtual Machine and Toolchain Infrastructure</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Instruction Set Reference </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#isa_adc">ADC - Add With Carry</a></li>
<li class="level1"><a href="#isa_and">AND - Bitwise And</a></li>
<li class="level1"><a href="#isa_asl">ASL - Arithmetic Shift Left</a></li>
<li class="level1"><a href="#isa_bcc">BCC - Branch if Carry Clear</a></li>
<li class="level1"><a href="#isa_bcs">BCS - Branch if Carry Set</a></li>
<li class="level1"><a href="#isa_beq">BEQ - Branch if Equal (Zero Set)</a></li>
<li class="level1"><a href="#isa_bit">BIT - Bit Test</a></li>
<li class="level1"><a href="#isa_bmi">BMI - Branch if Minus (Negative Set)</a></li>
<li class="level1"><a href="#isa_bne">BNE - Branch if Not Equal (Zero Clear)</a></li>
<li class="level1"><a href="#isa_bpl">BPL - Branch if Plus (Negative Clear)</a></li>
<li class="level1"><a href="#isa_brk">BRK - Break</a></li>
<li class="level1"><a href="#isa_bvc">BVC - Branch if Overflow Clear</a></li>
<li class="level1"><a href="#isa_bvs">BVS - Branch if Overflow Set</a></li>
<li class="level1"><a href="#isa_clc">CLC - Clear Carry Flag</a></li>
<li class="level1"><a href="#isa_cld">CLD - Clear Decimal Flag</a></li>
<li class="level1"><a href="#isa_cli">CLI - Clear Interrupt Flag</a></li>
<li class="level1"><a href="#isa_clv">CLV - Clear Overflow Flag</a></li>
<li class="level1"><a href="#isa_cmp">CMP - Compare Accumulator</a></li>
<li class="level1"><a href="#isa_cpx">CPX - Compare X</a></li>
<li class="level1"><a href="#isa_cpy">CPY - Compare Y</a></li>
<li class="level1"><a href="#isa_dec">DEC - Decrement Accumulator</a></li>
<li class="level1"><a href="#isa_dex">DEX - Decrement X</a></li>
<li class="level1"><a href="#isa_dey">DEY - Decrement Y</a></li>
<li class="level1"><a href="#isa_eor">EOR - Bitwise Exclusive Or</a></li>
<li class="level1"><a href="#isa_inc">INC - Increment Accumulator</a></li>
<li class="level1"><a href="#isa_inx">INX - Increment X</a></li>
<li class="level1"><a href="#isa_iny">INY - Increment Y</a></li>
<li class="level1"><a href="#isa_jmp">JMP - Unconditional Jump</a></li>
<li class="level1"><a href="#isa_jsr">JSR - Call Subroutine</a></li>
<li class="level1"><a href="#isa_lda">LDA - Load Accumulator</a></li>
<li class="level1"><a href="#isa_ldx">LDX - Load X</a></li>
<li class="level1"><a href="#isa_ldy">LDY - Load Y</a></li>
<li class="level1"><a href="#isa_lsr">LSR - Logical Shift Right</a></li>
<li class="level1"><a href="#isa_nop">NOP - No-op</a></li>
<li class="level1"><a href="#isa_ora">ORA - Bitwise Or</a></li>
<li class="level1"><a href="#isa_pha">PHA - Push Accumulator to Stack</a></li>
<li class="level1"><a href="#isa_php">PHP - Push Program Counter to Stack</a></li>
<li class="level1"><a href="#isa_pla">PLA - Pull Accumulator from Stack</a></li>
<li class="level1"><a href="#isa_plp">PLP - Pull Program Counter from Stack</a></li>
<li class="level1"><a href="#isa_rol">ROL - Rotate Left</a></li>
<li class="level1"><a href="#isa_ror">ROR - Rotate Right</a></li>
<li class="level1"><a href="#isa_rti">RTI - Return from Interrupt</a></li>
<li class="level1"><a href="#isa_rts">RTS - Return from Subroutine</a></li>
<li class="level1"><a href="#isa_sbc">SBC - Subtract with Carry</a></li>
<li class="level1"><a href="#isa_sec">SEC - Set Carry Flag</a></li>
<li class="level1"><a href="#isa_sed">SED - Set Decimal Flag</a></li>
<li class="level1"><a href="#isa_sei">SEI - Set Interrupt Flag</a></li>
<li class="level1"><a href="#isa_sta">STA - Store Accumulator</a></li>
<li class="level1"><a href="#isa_stx">STX - Store X</a></li>
<li class="level1"><a href="#isa_sty">STY - Store Y</a></li>
<li class="level1"><a href="#isa_tax">TAX - Transfer Accumulator to X</a></li>
<li class="level1"><a href="#isa_tay">TAY - Transfer Accumulator to Y</a></li>
<li class="level1"><a href="#isa_tsx">TSX - Transfer Status Flags to X</a></li>
<li class="level1"><a href="#isa_txa">TXA - Transfer X to Accumulator</a></li>
<li class="level1"><a href="#isa_txs">TXS - Transfer X to Status Flags</a></li>
<li class="level1"><a href="#isa_tya">TYA - Transfer Y to Accumulator</a></li>
</ul>
</div>
<div class="textblock"><h1><a class="anchor" id="isa_adc"></a>
ADC - Add With Carry</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>adc m16</td><td>0x6D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>adc m16, X</td><td>0x7D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>adc m16, Y</td><td>0x79 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>adc #imm8</td><td>0x69 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>adc (m16, X)</td><td>0x61 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>adc (m16), Y</td><td>0x71 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>adc *m8</td><td>0x65 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>adc *m8, X</td><td>0x75 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t a = cpu-&gt;ac;</div><div class="line">    cpu-&gt;ac += operand + ((cpu-&gt;sr &amp; v6502_cpu_status_carry) ? 1 : 0);</div><div class="line">    FLAG_OVERFLOW_WITH_COMPARISON(a, operand, cpu-&gt;ac);</div><div class="line">    FLAG_CARRY_WITH_COMPARISON(cpu-&gt;ac, operand);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_and"></a>
AND - Bitwise And</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>and m16</td><td>0x2D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>and m16, X</td><td>0x3D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>and m16, Y</td><td>0x39 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>and #imm8</td><td>0x29 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>and (m16, X)</td><td>0x21 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>and (m16), Y</td><td>0x31 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>and *m8</td><td>0x25 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>and *m8, X</td><td>0x35 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    cpu-&gt;ac &amp;= operand;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_asl"></a>
ASL - Arithmetic Shift Left</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>asl m16</td><td>0x0E 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>asl m16, X</td><td>0x1E 0xLL 0xHH</td></tr>
<tr>
<td>Accumulator</td><td>asl A</td><td>0x0A</td></tr>
<tr>
<td>Zeropage</td><td>asl *m8</td><td>0x06 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>asl *m8, X</td><td>0x16 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    FLAG_CARRY_WITH_HIGH_BIT(operand);</div><div class="line">    operand &lt;&lt;= 1;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div><div class="line">    <span class="keywordflow">return</span> operand;</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bcc"></a>
BCC - Branch if Carry Clear</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bcc m8</td><td>0x90 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (!(cpu-&gt;sr &amp; v6502_cpu_status_carry)) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bcs"></a>
BCS - Branch if Carry Set</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bcs m8</td><td>0xB0 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (cpu-&gt;sr &amp; v6502_cpu_status_carry) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_beq"></a>
BEQ - Branch if Equal (Zero Set)</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>beq m8</td><td>0xF0 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (cpu-&gt;sr &amp; v6502_cpu_status_zero) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bit"></a>
BIT - Bit Test</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>bit m16</td><td>0x2C 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>bit *m8</td><td>0x24 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t result = cpu-&gt;ac &amp; operand;</div><div class="line">    cpu-&gt;sr &amp;= ~(v6502_cpu_status_overflow | v6502_cpu_status_negative);</div><div class="line">    cpu-&gt;sr |= (operand &amp; (v6502_cpu_status_overflow | v6502_cpu_status_negative));</div><div class="line">    FLAG_ZERO_WITH_RESULT(result);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bmi"></a>
BMI - Branch if Minus (Negative Set)</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bmi m8</td><td>0x30 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (cpu-&gt;sr &amp; v6502_cpu_status_negative) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bne"></a>
BNE - Branch if Not Equal (Zero Clear)</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bne m8</td><td>0xD0 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (!(cpu-&gt;sr &amp; v6502_cpu_status_zero)) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bpl"></a>
BPL - Branch if Plus (Negative Clear)</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bpl m8</td><td>0x10 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (!(cpu-&gt;sr &amp; v6502_cpu_status_negative)) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_brk"></a>
BRK - Break</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>brk </td><td>0x00</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"></div><div class="line">cpu-&gt;sr |= v6502_cpu_status_break;</div><div class="line">cpu-&gt;sr |= v6502_cpu_status_interrupt;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bvc"></a>
BVC - Branch if Overflow Clear</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bvc m8</td><td>0x50 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (!(cpu-&gt;sr &amp; v6502_cpu_status_overflow)) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_bvs"></a>
BVS - Branch if Overflow Set</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Relative</td><td>bvs m8</td><td>0x70 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="keywordflow">if</span> (cpu-&gt;sr &amp; v6502_cpu_status_overflow) {</div><div class="line">    cpu-&gt;pc += <a class="code" href="group__mem__access.html#ga527f89359bc63964cbf183d88ecf3dfe">v6502_signedValueOfByte</a>(low);</div><div class="line">}</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_clc"></a>
CLC - Clear Carry Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>clc </td><td>0x18</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr &amp;= ~v6502_cpu_status_carry;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_cld"></a>
CLD - Clear Decimal Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>cld </td><td>0xD8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr &amp;= ~v6502_cpu_status_decimal;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_cli"></a>
CLI - Clear Interrupt Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>cli </td><td>0x58</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr &amp;= ~v6502_cpu_status_interrupt;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_clv"></a>
CLV - Clear Overflow Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>clv </td><td>0xB8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr &amp;= ~v6502_cpu_status_overflow;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_cmp"></a>
CMP - Compare Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>cmp m16</td><td>0xCD 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>cmp m16, X</td><td>0xDD 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>cmp m16, Y</td><td>0xD9 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>cmp #imm8</td><td>0xC9 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>cmp (m16, X)</td><td>0xC1 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>cmp (m16), Y</td><td>0xD1 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>cmp *m8</td><td>0xC5 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>cmp *m8, X</td><td>0xD5 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t result = reg - operand;</div><div class="line">    FLAG_CARRY_WITH_COMPARISON(operand, reg);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(result);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_cpx"></a>
CPX - Compare X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>cpx m16</td><td>0xEC 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>cpx #imm8</td><td>0xE0 0xLL</td></tr>
<tr>
<td>Zeropage</td><td>cpx *m8</td><td>0xE4 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t result = reg - operand;</div><div class="line">    FLAG_CARRY_WITH_COMPARISON(operand, reg);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(result);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_cpy"></a>
CPY - Compare Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>cpy m16</td><td>0xCC 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>cpy #imm8</td><td>0xC0 0xLL</td></tr>
<tr>
<td>Zeropage</td><td>cpy *m8</td><td>0xC4 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t result = reg - operand;</div><div class="line">    FLAG_CARRY_WITH_COMPARISON(operand, reg);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(result);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_dec"></a>
DEC - Decrement Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>dec m16</td><td>0xCE 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>dec m16, X</td><td>0xDE 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>dec *m8</td><td>0xC6 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>dec *m8, X</td><td>0xD6 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand--;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_dex"></a>
DEX - Decrement X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>dex </td><td>0xCA</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand--;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_dey"></a>
DEY - Decrement Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>dey </td><td>0x88</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand--;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_eor"></a>
EOR - Bitwise Exclusive Or</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>eor m16</td><td>0x4D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>eor m16, X</td><td>0x5D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>eor m16, Y</td><td>0x59 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>eor #imm8</td><td>0x49 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>eor (m16, X)</td><td>0x41 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>eor (m16), Y</td><td>0x51 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>eor *m8</td><td>0x45 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>eor *m8, X</td><td>0x55 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            cpu-&gt;ac ^= operand;</div><div class="line">            FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_inc"></a>
INC - Increment Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>inc m16</td><td>0xEE 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>inc m16, X</td><td>0xFE 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>inc *m8</td><td>0xE6 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>inc *m8, X</td><td>0xF6 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand++;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_inx"></a>
INX - Increment X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>inx </td><td>0xE8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand++;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_iny"></a>
INY - Increment Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>iny </td><td>0xC8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    operand++;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_jmp"></a>
JMP - Unconditional Jump</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>jmp m16</td><td>0x4C 0xLL 0xHH</td></tr>
<tr>
<td>Indirect</td><td>jmp (m16)</td><td>0x6C 0xLL 0xHH</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">        <span class="keywordflow">case</span> v6502_opcode_jmp_abs: {</div><div class="line">            <span class="keywordflow">if</span> (BOTH_BYTES == cpu-&gt;pc) {</div><div class="line">                <a class="code" href="group__cpu__exec.html#ga54dcdefafce18115c89ca4a99b1512d9">v6502_execute</a>(cpu, v6502_opcode_wai, 0, 0);</div><div class="line">                cpu-&gt;pc -= 3; <span class="comment">// PC shift</span></div><div class="line">                <span class="keywordflow">return</span>;</div><div class="line">            }</div><div class="line"></div><div class="line">            cpu-&gt;pc = BOTH_BYTES;</div><div class="line">            cpu-&gt;pc -= 3; <span class="comment">// PC shift</span></div><div class="line">        } <span class="keywordflow">return</span>;</div><div class="line">        <span class="keywordflow">case</span> v6502_opcode_jmp_ind: {</div><div class="line">            uint16_t address = BOTH_BYTES;</div><div class="line">            low = <a class="code" href="group__mem__access.html#ga66910078abba377dd238370337e340db">v6502_read</a>(cpu-&gt;memory, address, <a class="code" href="mem_8h.html#a996bde01ecac342918f0a2c4e7ce7bd5">NO</a>);</div><div class="line">            high = <a class="code" href="group__mem__access.html#ga66910078abba377dd238370337e340db">v6502_read</a>(cpu-&gt;memory, address + 1, <a class="code" href="mem_8h.html#a996bde01ecac342918f0a2c4e7ce7bd5">NO</a>);</div><div class="line"></div><div class="line">            <span class="comment">// Trap was already triggered by indirect memory classification in prior switch</span></div><div class="line">            cpu-&gt;pc = BOTH_BYTES;</div><div class="line">            cpu-&gt;pc -= 3; <span class="comment">// PC shift</span></div><div class="line">        } <span class="keywordflow">return</span>;</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_jsr"></a>
JSR - Call Subroutine</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>jsr m16</td><td>0x20 0xLL 0xHH</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + cpu-&gt;sp--] = cpu-&gt;pc;        <span class="comment">// Low byte first</span></div><div class="line">cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + cpu-&gt;sp--] = (cpu-&gt;pc &gt;&gt; 8); <span class="comment">// High byte second</span></div><div class="line">cpu-&gt;pc = BOTH_BYTES;</div><div class="line">cpu-&gt;pc -= 3; <span class="comment">// To compensate for post execution shift</span></div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_lda"></a>
LDA - Load Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>lda m16</td><td>0xAD 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>lda m16, X</td><td>0xBD 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>lda m16, Y</td><td>0xB9 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>lda #imm8</td><td>0xA9 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>lda (m16, X)</td><td>0xA1 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>lda (m16), Y</td><td>0xB1 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>lda *m8</td><td>0xA5 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>lda *m8, X</td><td>0xB5 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            cpu-&gt;ac = operand;</div><div class="line">            FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_ldx"></a>
LDX - Load X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>ldx m16</td><td>0xAE 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>ldx m16, Y</td><td>0xBE 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>ldx #imm8</td><td>0xA2 0xLL</td></tr>
<tr>
<td>Zeropage</td><td>ldx *m8</td><td>0xA6 0xLL</td></tr>
<tr>
<td>Zeropage + Y</td><td>ldx *m8, Y</td><td>0xB6 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            cpu-&gt;x = operand;</div><div class="line">            FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_ldy"></a>
LDY - Load Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>ldy m16</td><td>0xAC 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>ldy m16, X</td><td>0xBC 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>ldy #imm8</td><td>0xA0 0xLL</td></tr>
<tr>
<td>Zeropage</td><td>ldy *m8</td><td>0xA4 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>ldy *m8, X</td><td>0xB4 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            cpu-&gt;y = operand;</div><div class="line">            FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_lsr"></a>
LSR - Logical Shift Right</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>lsr m16</td><td>0x4E 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>lsr m16, X</td><td>0x5E 0xLL 0xHH</td></tr>
<tr>
<td>Accumulator</td><td>lsr A</td><td>0x4A</td></tr>
<tr>
<td>Zeropage</td><td>lsr *m8</td><td>0x46 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>lsr *m8, X</td><td>0x56 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    FLAG_CARRY_WITH_LOW_BIT(operand);</div><div class="line">    operand &gt;&gt;= 1;</div><div class="line">    FLAG_ZERO_WITH_RESULT(operand);</div><div class="line">    <span class="keywordflow">return</span> operand;</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_nop"></a>
NOP - No-op</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>nop </td><td>0xEA</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"><span class="comment">/* Do nothing */</span></div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_ora"></a>
ORA - Bitwise Or</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>ora m16</td><td>0x0D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>ora m16, X</td><td>0x1D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>ora m16, Y</td><td>0x19 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>ora #imm8</td><td>0x09 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>ora (m16, X)</td><td>0x01 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>ora (m16), Y</td><td>0x11 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>ora *m8</td><td>0x05 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>ora *m8, X</td><td>0x15 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    cpu-&gt;ac |= operand;</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_pha"></a>
PHA - Push Accumulator to Stack</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>pha </td><td>0x48</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + cpu-&gt;sp--] = cpu-&gt;ac;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_php"></a>
PHP - Push Program Counter to Stack</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>php </td><td>0x08</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + cpu-&gt;sp--] = cpu-&gt;sr;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_pla"></a>
PLA - Pull Accumulator from Stack</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>pla </td><td>0x68</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;ac = cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + ++cpu-&gt;sp];</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_plp"></a>
PLP - Pull Program Counter from Stack</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>plp </td><td>0x28</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr = cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + ++cpu-&gt;sp];</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_rol"></a>
ROL - Rotate Left</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>rol m16</td><td>0x2E 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>rol m16, X</td><td>0x3E 0xLL 0xHH</td></tr>
<tr>
<td>Accumulator</td><td>rol A</td><td>0x2A</td></tr>
<tr>
<td>Zeropage</td><td>rol *m8</td><td>0x26 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>rol *m8, X</td><td>0x36 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t carry = (cpu-&gt;sr &amp; v6502_cpu_status_carry);</div><div class="line">    FLAG_CARRY_WITH_HIGH_BIT(operand);</div><div class="line">    operand = (operand &lt;&lt; 1) | (carry);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div><div class="line">    <span class="keywordflow">return</span> operand;</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_ror"></a>
ROR - Rotate Right</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>ror m16</td><td>0x6E 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>ror m16, X</td><td>0x7E 0xLL 0xHH</td></tr>
<tr>
<td>Accumulator</td><td>ror A</td><td>0x6A</td></tr>
<tr>
<td>Zeropage</td><td>ror *m8</td><td>0x66 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>ror *m8, X</td><td>0x76 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">    uint8_t carry = (cpu-&gt;sr &amp; v6502_cpu_status_carry);</div><div class="line">    FLAG_CARRY_WITH_LOW_BIT(operand);</div><div class="line">    operand = (operand &gt;&gt; 1) | (carry &lt;&lt; 7);</div><div class="line">    FLAG_NEG_AND_ZERO_WITH_RESULT(operand);</div><div class="line">    <span class="keywordflow">return</span> operand;</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_rti"></a>
RTI - Return from Interrupt</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>rti </td><td>0x40</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line"></div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_rts"></a>
RTS - Return from Subroutine</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>rts </td><td>0x60</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;pc = (cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + ++cpu-&gt;sp] &lt;&lt; 8);</div><div class="line">cpu-&gt;pc |= cpu-&gt;memory-&gt;bytes[<a class="code" href="group__mem__boundaries.html#ga5f7e9368343dce1bb86689cc9822a52b">v6502_memoryStartStack</a> + ++cpu-&gt;sp];</div><div class="line">cpu-&gt;pc += 2; <span class="comment">// To compensate for post execution shift ( - 1 rts, + 3 jsr )</span></div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sbc"></a>
SBC - Subtract with Carry</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>sbc m16</td><td>0xED 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>sbc m16, X</td><td>0xFD 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>sbc m16, Y</td><td>0xF9 0xLL 0xHH</td></tr>
<tr>
<td>Immediate</td><td>sbc #imm8</td><td>0xE9 0xLL</td></tr>
<tr>
<td>Indirect + X</td><td>sbc (m16, X)</td><td>0xE1 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>sbc (m16), Y</td><td>0xF1 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>sbc *m8</td><td>0xE5 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>sbc *m8, X</td><td>0xF5 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            _executeInPlaceADC(cpu, operand ^ <a class="code" href="mem_8h.html#ac9e7264518a2ef08d338c7913ee72b9f">BYTE_MAX</a>);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sec"></a>
SEC - Set Carry Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>sec </td><td>0x38</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr |= v6502_cpu_status_carry;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sed"></a>
SED - Set Decimal Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>sed </td><td>0xF8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr |= v6502_cpu_status_decimal;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sei"></a>
SEI - Set Interrupt Flag</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>sei </td><td>0x78</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sr |= v6502_cpu_status_interrupt;</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sta"></a>
STA - Store Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>sta m16</td><td>0x8D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + X</td><td>sta m16, X</td><td>0x9D 0xLL 0xHH</td></tr>
<tr>
<td>Absolute + Y</td><td>sta m16, Y</td><td>0x99 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + X</td><td>sta (m16, X)</td><td>0x81 0xLL 0xHH</td></tr>
<tr>
<td>Indirect + Y</td><td>sta (m16), Y</td><td>0x91 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>sta *m8</td><td>0x85 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>sta *m8, X</td><td>0x95 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            <a class="code" href="group__mem__access.html#ga18b65a6dc221ab302c24e0bb2817c2c1">v6502_write</a>(cpu-&gt;memory, ref, cpu-&gt;ac);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_stx"></a>
STX - Store X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>stx m16</td><td>0x8E 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>stx *m8</td><td>0x86 0xLL</td></tr>
<tr>
<td>Zeropage + Y</td><td>stx *m8, Y</td><td>0x96 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            <a class="code" href="group__mem__access.html#ga18b65a6dc221ab302c24e0bb2817c2c1">v6502_write</a>(cpu-&gt;memory, ref, cpu-&gt;x);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_sty"></a>
STY - Store Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Absolute</td><td>sty m16</td><td>0x8C 0xLL 0xHH</td></tr>
<tr>
<td>Zeropage</td><td>sty *m8</td><td>0x84 0xLL</td></tr>
<tr>
<td>Zeropage + X</td><td>sty *m8, X</td><td>0x94 0xLL</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">            <a class="code" href="group__mem__access.html#ga18b65a6dc221ab302c24e0bb2817c2c1">v6502_write</a>(cpu-&gt;memory, ref, cpu-&gt;y);</div></div><!-- fragment --> </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_tax"></a>
TAX - Transfer Accumulator to X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>tax </td><td>0xAA</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;x = cpu-&gt;ac;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_tay"></a>
TAY - Transfer Accumulator to Y</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>tay </td><td>0xA8</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;y = cpu-&gt;ac;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_tsx"></a>
TSX - Transfer Status Flags to X</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>tsx </td><td>0xBA</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;x = cpu-&gt;sp;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;sp);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_txa"></a>
TXA - Transfer X to Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>txa </td><td>0x8A</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;ac = cpu-&gt;x;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_txs"></a>
TXS - Transfer X to Status Flags</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>txs </td><td>0x9A</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;sp = cpu-&gt;x;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;sp);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 <h1><a class="anchor" id="isa_tya"></a>
TYA - Transfer Y to Accumulator</h1>
<table class="doxtable">
<tr>
<th>Address Mode</th><th>Mnemonic</th><th>Opcode </th></tr>
<tr>
<td>Implied</td><td>tya </td><td>0x98</td></tr>
</table>
<table class="doxtable">
<tr>
<th>Implementation </th></tr>
<tr>
<td><div class="fragment"><div class="line">cpu-&gt;ac = cpu-&gt;y;</div><div class="line">FLAG_NEG_AND_ZERO_WITH_RESULT(cpu-&gt;ac);</div></div><!-- fragment -->  </td></tr>
</table>
<hr/>
 </div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 6 2019 00:29:39 for v6502 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
