INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
