// Seed: 854682796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_8;
  uwire id_9, id_10, id_11;
  assign id_10 = 1;
  assign id_9  = id_8;
  assign id_11 = id_8 * 1 - "" ? 1'b0 : 1;
  assign id_8  = id_6 ? 1 - id_2 : id_9;
  assign id_9  = 1 ? 1'd0 : id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_6;
  module_0(
      id_3, id_1, id_3, id_2, id_1, id_3, id_5
  );
  assign id_6[1] = 1 - 1;
  wire id_7;
  wire id_8;
endmodule
