C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/qdma_v3_0_3
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l qdma_v3_0_3 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work qdma_v3_0_3 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/qdma_v3_0_3/.cxl.systemverilog.qdma_v3_0_3.qdma_v3_0_3.nt64.cmf
