<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RISCVRegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVRegisterInfo.cpp - RISCV Register Information ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the RISCV implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   26</a></span><span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;RISCVGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">static_assert</span>(RISCV::X1 == RISCV::X0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">static_assert</span>(RISCV::X31 == RISCV::X0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">static_assert</span>(RISCV::F1_H == RISCV::F0_H + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">static_assert</span>(RISCV::F31_H == RISCV::F0_H + 31,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">static_assert</span>(RISCV::F1_F == RISCV::F0_F + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">static_assert</span>(RISCV::F31_F == RISCV::F0_F + 31,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">static_assert</span>(RISCV::F1_D == RISCV::F0_D + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">static_assert</span>(RISCV::F31_D == RISCV::F0_D + 31,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">static_assert</span>(RISCV::V1 == RISCV::V0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">static_assert</span>(RISCV::V31 == RISCV::V0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="}">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">   45</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo::RISCVRegisterInfo</a>(<span class="keywordtype">unsigned</span> HwMode)</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    : <a class="code hl_class" href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a>(RISCV::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">X1</a>, <span class="comment">/*DwarfFlavour*/</span>0, <span class="comment">/*EHFlavor*/</span>0,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>                           <span class="comment">/*PC*/</span>0, HwMode) {}</div>
</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="foldopen" id="foldopen00050" data-start="{" data-end="}">
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">   50</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">RISCVRegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keyword">auto</span> &amp;Subtarget = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_SaveList</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keywordflow">if</span> (Subtarget.hasStdExtD())</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_XLEN_F64_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keywordflow">if</span> (Subtarget.hasStdExtF())</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_XLEN_F32_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  }</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32_LP64_SaveList</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32F_LP64F_SaveList</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32D_LP64D_SaveList</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  }</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>}</div>
</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="foldopen" id="foldopen00077" data-start="{" data-end="}">
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">   77</a></span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">RISCVRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="comment">// Mark any registers requested to be reserved as such</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> Reg = 0; Reg &lt; getNumRegs(); Reg++) {</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="keywordflow">if</span> (MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().<a class="code hl_function" href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">isRegisterReservedByUser</a>(Reg))</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>      markSuperRegs(Reserved, Reg);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Use markSuperRegs to ensure any register aliases are also reserved</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  markSuperRegs(Reserved, RISCV::X0); <span class="comment">// zero</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  markSuperRegs(Reserved, RISCV::X2); <span class="comment">// sp</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  markSuperRegs(Reserved, RISCV::X3); <span class="comment">// gp</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  markSuperRegs(Reserved, RISCV::X4); <span class="comment">// tp</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">hasFP</a>(MF))</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    markSuperRegs(Reserved, RISCV::X8); <span class="comment">// fp</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// Reserve the base register if we need to realign the stack and allocate</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// variable-sized objects at runtime.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">hasBP</a>(MF))</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    markSuperRegs(Reserved, <a class="code hl_function" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">RISCVABI::getBPReg</a>()); <span class="comment">// bp</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// V registers for code generation. We handle them manually.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  markSuperRegs(Reserved, RISCV::VL);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  markSuperRegs(Reserved, RISCV::VTYPE);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  markSuperRegs(Reserved, RISCV::VXSAT);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  markSuperRegs(Reserved, RISCV::VXRM);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// Floating point environment registers.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  markSuperRegs(Reserved, RISCV::FRM);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  markSuperRegs(Reserved, RISCV::FFLAGS);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(Reserved));</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>}</div>
</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="foldopen" id="foldopen00113" data-start="{" data-end="}">
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">  113</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">RISCVRegisterInfo::isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                                         <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordflow">return</span> !MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().isRegisterReservedByUser(PhysReg);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>}</div>
</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="}">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">  118</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">RISCVRegisterInfo::isConstantPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordflow">return</span> PhysReg == RISCV::X0;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>}</div>
</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="foldopen" id="foldopen00122" data-start="{" data-end="}">
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">  122</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">RISCVRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>}</div>
</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Frame indexes representing locations of CSRs which are given a fixed location</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// by save/restore libcalls.</span></div>
<div class="foldopen" id="foldopen00128" data-start="{" data-end="};">
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">  128</a></span><span class="keyword">static</span> <span class="keyword">const</span> std::map&lt;unsigned, int&gt; <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a> = {</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  {<span class="comment">/*ra*/</span>  RISCV::X1,   -1},</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  {<span class="comment">/*s0*/</span>  RISCV::X8,   -2},</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  {<span class="comment">/*s1*/</span>  RISCV::X9,   -3},</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  {<span class="comment">/*s2*/</span>  RISCV::X18,  -4},</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  {<span class="comment">/*s3*/</span>  RISCV::X19,  -5},</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  {<span class="comment">/*s4*/</span>  RISCV::X20,  -6},</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  {<span class="comment">/*s5*/</span>  RISCV::X21,  -7},</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  {<span class="comment">/*s6*/</span>  RISCV::X22,  -8},</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  {<span class="comment">/*s7*/</span>  RISCV::X23,  -9},</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  {<span class="comment">/*s8*/</span>  RISCV::X24,  -10},</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  {<span class="comment">/*s9*/</span>  RISCV::X25,  -11},</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  {<span class="comment">/*s10*/</span> RISCV::X26,  -12},</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  {<span class="comment">/*s11*/</span> RISCV::X27,  -13}</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>};</div>
</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="foldopen" id="foldopen00144" data-start="{" data-end="}">
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">  144</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">RISCVRegisterInfo::hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                             <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RVFI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RVFI</a>-&gt;useSaveRestoreLibCalls(MF))</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a> = <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a>.find(Reg);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a> == <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a>.end())</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  FrameIdx = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a>-&gt;second;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="foldopen" id="foldopen00159" data-start="{" data-end="}">
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">  159</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">RISCVRegisterInfo::eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                            <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                                            <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a> == 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected non-zero SPAdj value&quot;</span>);</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().getInstrInfo();</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">int</span> FrameIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).getIndex();</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> =</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>      getFrameLowering(MF)-&gt;getFrameIndexReference(MF, FrameIndex, FrameReg);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isRVVSpill(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="comment">/*CheckFIs*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a>)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> += <a class="code hl_function" href="classllvm_1_1StackOffset.html#afc99ff6e0bca372e0b4c02fb58ad1c5e">StackOffset::getFixed</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).getImm());</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;32&gt;</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed())) {</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        <span class="stringliteral">&quot;Frame offsets outside of the signed 32-bit range not supported&quot;</span>);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  }</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="comment">// If required, pre-compute the scalable factor amount which will be used in</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="comment">// later offset computation. Since this sequence requires up to two scratch</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="comment">// registers -- after which one is made free -- this grants us better</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="comment">// scavenging of scratch registers as only up to two are live at one time,</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="comment">// rather than three.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableFactorRegister</a>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a> = RISCV::ADD;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable()) {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable();</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> &lt; 0) {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> = -<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a> = RISCV::SUB;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="comment">// 1. Get vlenb &amp;&amp; multiply vlen with the number of vector registers.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableFactorRegister</a> =</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getVLENFactoredAmount(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  }</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;12&gt;</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed())) {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="comment">// The offset won&#39;t fit in an immediate, so use a scratch register instead</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="comment">// Modify Offset and FrameReg appropriately</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;movImm(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == RISCV::ADDI &amp;&amp; !<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable()) {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADD), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    }</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADD), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>)</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_function" href="classllvm_1_1StackOffset.html#a752dbd3554a8804daed29054f148351e">StackOffset::get</a>(0, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable());</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    FrameReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable()) {</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="comment">// Offset = (fixed offset, 0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        .ChangeToRegister(FrameReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a>);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a>)</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed()) {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a>))</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>)</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>          .ChangeToRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>      }</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="comment">// Offset = (fixed offset, scalable offset)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="comment">// Step 1, the scalable offset, has already been computed.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableFactorRegister</a> &amp;&amp;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>           <span class="stringliteral">&quot;Expected pre-computation of scalable factor in earlier step&quot;</span>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="comment">// 2. Calculate address: FrameReg + result of multiply</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == RISCV::ADDI &amp;&amp; !<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed()) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a>), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a>))</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableFactorRegister</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    }</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>)</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameRegIsKill</a>))</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableFactorRegister</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a> &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed()) {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      <span class="comment">// Scalable load/store has no immediate argument. We need to add the</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      <span class="comment">// fixed part into the load/store base address.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>)</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    }</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="comment">// 3. Replace address register with calculated address register</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).ChangeToRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a>)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  }</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isRVVSpillForZvlsseg(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>) {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::PseudoReadVLENB), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> ShiftAmount = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>-&gt;second);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">if</span> (ShiftAmount != 0)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::SLLI), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>)</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ShiftAmount);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="comment">// The last argument of pseudo spilling opcode for zvlsseg is the length of</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="comment">// one element of zvlsseg types. For example, for vint32m2x2_t, it will be</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">// the length of vint32m2_t.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VL</a>, <span class="comment">/*isDef=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>}</div>
</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="foldopen" id="foldopen00289" data-start="{" data-end="}">
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">  289</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">RISCVRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? RISCV::X8 : RISCV::X2;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>}</div>
</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *</div>
<div class="foldopen" id="foldopen00295" data-start="{" data-end="}">
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">  295</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">RISCVRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp; MF,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                                        <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keyword">auto</span> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">if</span> (CC == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32_LP64_RegMask</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32F_LP64F_RegMask</a>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32D_LP64D_RegMask</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  }</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>}</div>
</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00317" data-start="{" data-end="}">
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">  317</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">RISCVRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordflow">if</span> (RC == &amp;RISCV::VMV0RegClass)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">return</span> &amp;RISCV::VRRegClass;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>}</div>
</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="foldopen" id="foldopen00324" data-start="{" data-end="}">
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">  324</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">RISCVRegisterInfo::getOffsetOpcodes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;uint64_t&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="comment">// VLENB is the length of a vector register in bytes. We use &lt;vscale x 8 x i8&gt;</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="comment">// to represent one vector register. The dwarf offset is</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="comment">// VLENB * scalable_offset / 8.</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable() % 8 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid frame offset&quot;</span>);</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">// Add fixed-sized offset using existing DIExpression interface.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_function" href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">DIExpression::appendOffset</a>(Ops, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getFixed());</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a> = <a class="code hl_function" href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a>(RISCV::VLENB, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>.getScalable() / 8;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> &gt; 0) {</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    Ops.push_back(dwarf::DW_OP_constu);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    Ops.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    Ops.append({dwarf::DW_OP_bregx, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a>, 0<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ULL</a>});</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    Ops.push_back(dwarf::DW_OP_mul);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    Ops.push_back(dwarf::DW_OP_plus);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> &lt; 0) {</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    Ops.push_back(dwarf::DW_OP_constu);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    Ops.push_back(-<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a>);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    Ops.append({dwarf::DW_OP_bregx, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a>, 0<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ULL</a>});</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    Ops.push_back(dwarf::DW_OP_mul);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    Ops.push_back(dwarf::DW_OP_minus);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  }</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen00352" data-start="{" data-end="}">
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">  352</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">RISCVRegisterInfo::getRegisterCostTableIndex</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">return</span> MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().hasStdExtC() ? 1 : 0;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aDebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00080">ELFObjHandler.cpp:80</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8cpp_html_a7829de01e38334d833a1d4d48425970f"><div class="ttname"><a href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a></div><div class="ttdeci">static const std::map&lt; unsigned, int &gt; FixedCSRFIMap</div><div class="ttdef"><b>Definition</b> <a href="#l00128">RISCVRegisterInfo.cpp:128</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8h_html"><div class="ttname"><a href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aStackMaps_8cpp_html_a5c1040e7ce3199cf1f9adfa1e7d7ad25"><div class="ttname"><a href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a></div><div class="ttdeci">static unsigned getDwarfRegNum(unsigned Reg, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Go up the super-register chain until we hit a valid dwarf register number.</div><div class="ttdef"><b>Definition</b> <a href="StackMaps_8cpp_source.html#l00178">StackMaps.cpp:178</a></div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassRISCVGenRegisterInfo_html"><div class="ttname"><a href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a272fe723d8c234f2137d34621a5cef78"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">llvm::DIExpression::appendOffset</a></div><div class="ttdeci">static void appendOffset(SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, int64_t Offset)</div><div class="ttdoc">Append Ops with operations to apply the Offset.</div><div class="ttdef"><b>Definition</b> <a href="DebugInfoMetadata_8cpp_source.html#l01240">DebugInfoMetadata.cpp:1240</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00240">Function.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l00624">Function.cpp:624</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00241">MachineFunction.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00641">MachineFunction.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00607">MachineFunction.h:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00739">MachineFunction.h:739</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html">llvm::RISCVFrameLowering</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8h_source.html#l00022">RISCVFrameLowering.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a38fe3f67034841400e749f75768348a2"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">llvm::RISCVFrameLowering::hasBP</a></div><div class="ttdeci">bool hasBP(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8cpp_source.html#l00236">RISCVFrameLowering.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a6906ddc054bfe293ac1ba10c6799675d"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">llvm::RISCVFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8cpp_source.html#l00227">RISCVFrameLowering.cpp:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8h_source.html#l00044">RISCVInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00024">RISCVMachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a7f12bc7ace4209b7e29d477468701e5a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">llvm::RISCVSubtarget::isRegisterReservedByUser</a></div><div class="ttdeci">bool isRegisterReservedByUser(Register i) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00208">RISCVSubtarget.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a class to represent an offset with 2 dimensions, named fixed and scalable,...</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00134">TypeSize.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html_a752dbd3554a8804daed29054f148351e"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a752dbd3554a8804daed29054f148351e">llvm::StackOffset::get</a></div><div class="ttdeci">static StackOffset get(ScalarTy Fixed, ScalarTy Scalable)</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00145">TypeSize.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html_afc99ff6e0bca372e0b4c02fb58ad1c5e"><div class="ttname"><a href="classllvm_1_1StackOffset.html#afc99ff6e0bca372e0b4c02fb58ad1c5e">llvm::StackOffset::getFixed</a></div><div class="ttdeci">ScalarTy getFixed() const</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00149">TypeSize.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target.</div><div class="ttdef"><b>Definition</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">ErrorHandling.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdeci">@ GHC</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">llvm::RISCVABI::ABI_ILP32D</a></div><div class="ttdeci">@ ABI_ILP32D</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00318">RISCVBaseInfo.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">llvm::RISCVABI::ABI_LP64F</a></div><div class="ttdeci">@ ABI_LP64F</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00321">RISCVBaseInfo.h:321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">llvm::RISCVABI::ABI_ILP32F</a></div><div class="ttdeci">@ ABI_ILP32F</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00317">RISCVBaseInfo.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">llvm::RISCVABI::ABI_ILP32</a></div><div class="ttdeci">@ ABI_ILP32</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00316">RISCVBaseInfo.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">llvm::RISCVABI::ABI_LP64</a></div><div class="ttdeci">@ ABI_LP64</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00320">RISCVBaseInfo.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">llvm::RISCVABI::ABI_LP64D</a></div><div class="ttdeci">@ ABI_LP64D</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00322">RISCVBaseInfo.h:322</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a3c75dbf1bd34c20b6265e6af91a32a06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">llvm::RISCVABI::getBPReg</a></div><div class="ttdeci">MCRegister getBPReg()</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8cpp_source.html#l00091">RISCVBaseInfo.cpp:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">/file This file defines the SmallVector class.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00022">AllocatorList.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00596">MathExtras.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00143">Error.cpp:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00508">MachineInstrBuilder.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00328">MachineInstrBuilder.h:328</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a12ace4f3daef15c858412ae8459af318"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">llvm::RISCVRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00317">RISCVRegisterInfo.cpp:317</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a24c02ac750fe944f0902c120ed0e773d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">llvm::RISCVRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00050">RISCVRegisterInfo.cpp:50</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a277355964aa533df56cf3e0de6701b3d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">llvm::RISCVRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00077">RISCVRegisterInfo.cpp:77</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a314b61dda54f91c5b5b16c57495de91b"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">llvm::RISCVRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00295">RISCVRegisterInfo.cpp:295</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a40195473d9dcc60b93a4df501fc94365"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">llvm::RISCVRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00118">RISCVRegisterInfo.cpp:118</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a4b15b21859e0755a1426d8b06b973d06"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">llvm::RISCVRegisterInfo::RISCVRegisterInfo</a></div><div class="ttdeci">RISCVRegisterInfo(unsigned HwMode)</div><div class="ttdef"><b>Definition</b> <a href="#l00045">RISCVRegisterInfo.cpp:45</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a575bd978cab5f3910b4882f7f0c58217"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">llvm::RISCVRegisterInfo::getOffsetOpcodes</a></div><div class="ttdeci">void getOffsetOpcodes(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00324">RISCVRegisterInfo.cpp:324</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a70e549357c56df275ae21b3a6a61c62d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">llvm::RISCVRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00159">RISCVRegisterInfo.cpp:159</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7e859708ad783a2c412c873b9dea6b4e"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">llvm::RISCVRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00289">RISCVRegisterInfo.cpp:289</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab249b9c1f964160b8283b88d89524e87"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">llvm::RISCVRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00113">RISCVRegisterInfo.cpp:113</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab2b51b83e4a81bcd5cdc3fcf63835032"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">llvm::RISCVRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00122">RISCVRegisterInfo.cpp:122</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad5bb4501e184247db6612f5db02ccd47"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">llvm::RISCVRegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">bool hasReservedSpillSlot(const MachineFunction &amp;MF, Register Reg, int &amp;FrameIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00144">RISCVRegisterInfo.cpp:144</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_afafb9fe0c593f1f94f905d6186e8f712"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">llvm::RISCVRegisterInfo::getRegisterCostTableIndex</a></div><div class="ttdeci">unsigned getRegisterCostTableIndex(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00352">RISCVRegisterInfo.cpp:352</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:29:06 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
