

================================================================
== Vitis HLS Report for 'mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  4.956 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.162 us|  0.162 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_2  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     520|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     520|     85|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_7_fu_90_p2                    |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln162_fu_84_p2             |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  31|          12|          10|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    5|         10|
    |i_fu_54                  |   9|          2|    5|         10|
    |kipad_1_fu_50            |   9|          2|  512|       1024|
    |mergeKipadStrm_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  525|       1050|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_54                  |    5|   0|    5|          0|
    |kipad_1_fu_50            |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  520|   0|  520|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|mergeKipadStrm_din             |  out|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_full_n          |   in|    1|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_write           |  out|    1|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_num_data_valid  |   in|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_fifo_cap        |   in|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|kipad                          |   in|  512|     ap_none|                                                  kipad|        scalar|
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

