
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	00 23 00 20 b1 35 00 00 45 90 00 00 85 35 00 00     .#. .5..E....5..
  10:	85 35 00 00 85 35 00 00 85 35 00 00 00 00 00 00     .5...5...5......
	...
  2c:	61 2e 00 00 85 35 00 00 00 00 00 00 0d 2e 00 00     a....5..........
  3c:	85 35 00 00                                         .5..

00000040 <_irq_vector_table>:
  40:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  50:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  60:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  70:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  80:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  90:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  a0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  b0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  c0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  d0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  e0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..
  f0:	11 2f 00 00 11 2f 00 00 11 2f 00 00 11 2f 00 00     ./.../.../.../..

Disassembly of section text:

00000100 <__aeabi_fmul>:
     100:	f04f 0cff 	mov.w	ip, #255	; 0xff
     104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     108:	bf1e      	ittt	ne
     10a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     10e:	ea92 0f0c 	teqne	r2, ip
     112:	ea93 0f0c 	teqne	r3, ip
     116:	d06f      	beq.n	1f8 <__data_size+0x1c>
     118:	441a      	add	r2, r3
     11a:	ea80 0c01 	eor.w	ip, r0, r1
     11e:	0240      	lsls	r0, r0, #9
     120:	bf18      	it	ne
     122:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     126:	d01e      	beq.n	166 <CONFIG_IDLE_STACK_SIZE+0x26>
     128:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     12c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     130:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     134:	fba0 3101 	umull	r3, r1, r0, r1
     138:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     13c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     140:	bf3e      	ittt	cc
     142:	0049      	lslcc	r1, r1, #1
     144:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     148:	005b      	lslcc	r3, r3, #1
     14a:	ea40 0001 	orr.w	r0, r0, r1
     14e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     152:	2afd      	cmp	r2, #253	; 0xfd
     154:	d81d      	bhi.n	192 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x25>
     156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     15a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     15e:	bf08      	it	eq
     160:	f020 0001 	biceq.w	r0, r0, #1
     164:	4770      	bx	lr
     166:	f090 0f00 	teq	r0, #0
     16a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     16e:	bf08      	it	eq
     170:	0249      	lsleq	r1, r1, #9
     172:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     176:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     17a:	3a7f      	subs	r2, #127	; 0x7f
     17c:	bfc2      	ittt	gt
     17e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     182:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     186:	4770      	bxgt	lr
     188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     18c:	f04f 0300 	mov.w	r3, #0
     190:	3a01      	subs	r2, #1
     192:	dc5d      	bgt.n	250 <__data_size+0x74>
     194:	f112 0f19 	cmn.w	r2, #25
     198:	bfdc      	itt	le
     19a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     19e:	4770      	bxle	lr
     1a0:	f1c2 0200 	rsb	r2, r2, #0
     1a4:	0041      	lsls	r1, r0, #1
     1a6:	fa21 f102 	lsr.w	r1, r1, r2
     1aa:	f1c2 0220 	rsb	r2, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	ea5f 0031 	movs.w	r0, r1, rrx
     1b6:	f140 0000 	adc.w	r0, r0, #0
     1ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     1be:	bf08      	it	eq
     1c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     1c4:	4770      	bx	lr
     1c6:	f092 0f00 	teq	r2, #0
     1ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     1ce:	bf02      	ittt	eq
     1d0:	0040      	lsleq	r0, r0, #1
     1d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     1d6:	3a01      	subeq	r2, #1
     1d8:	d0f9      	beq.n	1ce <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x61>
     1da:	ea40 000c 	orr.w	r0, r0, ip
     1de:	f093 0f00 	teq	r3, #0
     1e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     1e6:	bf02      	ittt	eq
     1e8:	0049      	lsleq	r1, r1, #1
     1ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     1ee:	3b01      	subeq	r3, #1
     1f0:	d0f9      	beq.n	1e6 <__data_size+0xa>
     1f2:	ea41 010c 	orr.w	r1, r1, ip
     1f6:	e78f      	b.n	118 <__aeabi_fmul+0x18>
     1f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     1fc:	ea92 0f0c 	teq	r2, ip
     200:	bf18      	it	ne
     202:	ea93 0f0c 	teqne	r3, ip
     206:	d00a      	beq.n	21e <__data_size+0x42>
     208:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     20c:	bf18      	it	ne
     20e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     212:	d1d8      	bne.n	1c6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x59>
     214:	ea80 0001 	eor.w	r0, r0, r1
     218:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     21c:	4770      	bx	lr
     21e:	f090 0f00 	teq	r0, #0
     222:	bf17      	itett	ne
     224:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     228:	4608      	moveq	r0, r1
     22a:	f091 0f00 	teqne	r1, #0
     22e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     232:	d014      	beq.n	25e <__data_size+0x82>
     234:	ea92 0f0c 	teq	r2, ip
     238:	d101      	bne.n	23e <__data_size+0x62>
     23a:	0242      	lsls	r2, r0, #9
     23c:	d10f      	bne.n	25e <__data_size+0x82>
     23e:	ea93 0f0c 	teq	r3, ip
     242:	d103      	bne.n	24c <__data_size+0x70>
     244:	024b      	lsls	r3, r1, #9
     246:	bf18      	it	ne
     248:	4608      	movne	r0, r1
     24a:	d108      	bne.n	25e <__data_size+0x82>
     24c:	ea80 0001 	eor.w	r0, r0, r1
     250:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     254:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     25c:	4770      	bx	lr
     25e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     262:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     266:	4770      	bx	lr

00000268 <__aeabi_frsub>:
     268:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     26c:	e002      	b.n	274 <__addsf3>
     26e:	bf00      	nop

00000270 <__aeabi_fsub>:
     270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000274 <__addsf3>:
     274:	0042      	lsls	r2, r0, #1
     276:	bf1f      	itttt	ne
     278:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     27c:	ea92 0f03 	teqne	r2, r3
     280:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     284:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     288:	d06a      	beq.n	360 <__addsf3+0xec>
     28a:	ea4f 6212 	mov.w	r2, r2, lsr #24
     28e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     292:	bfc1      	itttt	gt
     294:	18d2      	addgt	r2, r2, r3
     296:	4041      	eorgt	r1, r0
     298:	4048      	eorgt	r0, r1
     29a:	4041      	eorgt	r1, r0
     29c:	bfb8      	it	lt
     29e:	425b      	neglt	r3, r3
     2a0:	2b19      	cmp	r3, #25
     2a2:	bf88      	it	hi
     2a4:	4770      	bxhi	lr
     2a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     2aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     2ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     2b2:	bf18      	it	ne
     2b4:	4240      	negne	r0, r0
     2b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     2ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     2be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     2c2:	bf18      	it	ne
     2c4:	4249      	negne	r1, r1
     2c6:	ea92 0f03 	teq	r2, r3
     2ca:	d03f      	beq.n	34c <__addsf3+0xd8>
     2cc:	f1a2 0201 	sub.w	r2, r2, #1
     2d0:	fa41 fc03 	asr.w	ip, r1, r3
     2d4:	eb10 000c 	adds.w	r0, r0, ip
     2d8:	f1c3 0320 	rsb	r3, r3, #32
     2dc:	fa01 f103 	lsl.w	r1, r1, r3
     2e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     2e4:	d502      	bpl.n	2ec <__addsf3+0x78>
     2e6:	4249      	negs	r1, r1
     2e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     2ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     2f0:	d313      	bcc.n	31a <__addsf3+0xa6>
     2f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     2f6:	d306      	bcc.n	306 <__addsf3+0x92>
     2f8:	0840      	lsrs	r0, r0, #1
     2fa:	ea4f 0131 	mov.w	r1, r1, rrx
     2fe:	f102 0201 	add.w	r2, r2, #1
     302:	2afe      	cmp	r2, #254	; 0xfe
     304:	d251      	bcs.n	3aa <__addsf3+0x136>
     306:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     30a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     30e:	bf08      	it	eq
     310:	f020 0001 	biceq.w	r0, r0, #1
     314:	ea40 0003 	orr.w	r0, r0, r3
     318:	4770      	bx	lr
     31a:	0049      	lsls	r1, r1, #1
     31c:	eb40 0000 	adc.w	r0, r0, r0
     320:	3a01      	subs	r2, #1
     322:	bf28      	it	cs
     324:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     328:	d2ed      	bcs.n	306 <__addsf3+0x92>
     32a:	fab0 fc80 	clz	ip, r0
     32e:	f1ac 0c08 	sub.w	ip, ip, #8
     332:	ebb2 020c 	subs.w	r2, r2, ip
     336:	fa00 f00c 	lsl.w	r0, r0, ip
     33a:	bfaa      	itet	ge
     33c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     340:	4252      	neglt	r2, r2
     342:	4318      	orrge	r0, r3
     344:	bfbc      	itt	lt
     346:	40d0      	lsrlt	r0, r2
     348:	4318      	orrlt	r0, r3
     34a:	4770      	bx	lr
     34c:	f092 0f00 	teq	r2, #0
     350:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     354:	bf06      	itte	eq
     356:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     35a:	3201      	addeq	r2, #1
     35c:	3b01      	subne	r3, #1
     35e:	e7b5      	b.n	2cc <__addsf3+0x58>
     360:	ea4f 0341 	mov.w	r3, r1, lsl #1
     364:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     368:	bf18      	it	ne
     36a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     36e:	d021      	beq.n	3b4 <__addsf3+0x140>
     370:	ea92 0f03 	teq	r2, r3
     374:	d004      	beq.n	380 <__addsf3+0x10c>
     376:	f092 0f00 	teq	r2, #0
     37a:	bf08      	it	eq
     37c:	4608      	moveq	r0, r1
     37e:	4770      	bx	lr
     380:	ea90 0f01 	teq	r0, r1
     384:	bf1c      	itt	ne
     386:	2000      	movne	r0, #0
     388:	4770      	bxne	lr
     38a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     38e:	d104      	bne.n	39a <__addsf3+0x126>
     390:	0040      	lsls	r0, r0, #1
     392:	bf28      	it	cs
     394:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     398:	4770      	bx	lr
     39a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     39e:	bf3c      	itt	cc
     3a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     3a4:	4770      	bxcc	lr
     3a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     3aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     3ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     3b2:	4770      	bx	lr
     3b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
     3b8:	bf16      	itet	ne
     3ba:	4608      	movne	r0, r1
     3bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     3c0:	4601      	movne	r1, r0
     3c2:	0242      	lsls	r2, r0, #9
     3c4:	bf06      	itte	eq
     3c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     3ca:	ea90 0f01 	teqeq	r0, r1
     3ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     3d2:	4770      	bx	lr

000003d4 <__aeabi_ui2f>:
     3d4:	f04f 0300 	mov.w	r3, #0
     3d8:	e004      	b.n	3e4 <__aeabi_i2f+0x8>
     3da:	bf00      	nop

000003dc <__aeabi_i2f>:
     3dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     3e0:	bf48      	it	mi
     3e2:	4240      	negmi	r0, r0
     3e4:	ea5f 0c00 	movs.w	ip, r0
     3e8:	bf08      	it	eq
     3ea:	4770      	bxeq	lr
     3ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     3f0:	4601      	mov	r1, r0
     3f2:	f04f 0000 	mov.w	r0, #0
     3f6:	e01c      	b.n	432 <__aeabi_l2f+0x2a>

000003f8 <__aeabi_ul2f>:
     3f8:	ea50 0201 	orrs.w	r2, r0, r1
     3fc:	bf08      	it	eq
     3fe:	4770      	bxeq	lr
     400:	f04f 0300 	mov.w	r3, #0
     404:	e00a      	b.n	41c <__aeabi_l2f+0x14>
     406:	bf00      	nop

00000408 <__aeabi_l2f>:
     408:	ea50 0201 	orrs.w	r2, r0, r1
     40c:	bf08      	it	eq
     40e:	4770      	bxeq	lr
     410:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     414:	d502      	bpl.n	41c <__aeabi_l2f+0x14>
     416:	4240      	negs	r0, r0
     418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     41c:	ea5f 0c01 	movs.w	ip, r1
     420:	bf02      	ittt	eq
     422:	4684      	moveq	ip, r0
     424:	4601      	moveq	r1, r0
     426:	2000      	moveq	r0, #0
     428:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     42c:	bf08      	it	eq
     42e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     432:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     436:	fabc f28c 	clz	r2, ip
     43a:	3a08      	subs	r2, #8
     43c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     440:	db10      	blt.n	464 <__aeabi_l2f+0x5c>
     442:	fa01 fc02 	lsl.w	ip, r1, r2
     446:	4463      	add	r3, ip
     448:	fa00 fc02 	lsl.w	ip, r0, r2
     44c:	f1c2 0220 	rsb	r2, r2, #32
     450:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     454:	fa20 f202 	lsr.w	r2, r0, r2
     458:	eb43 0002 	adc.w	r0, r3, r2
     45c:	bf08      	it	eq
     45e:	f020 0001 	biceq.w	r0, r0, #1
     462:	4770      	bx	lr
     464:	f102 0220 	add.w	r2, r2, #32
     468:	fa01 fc02 	lsl.w	ip, r1, r2
     46c:	f1c2 0220 	rsb	r2, r2, #32
     470:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     474:	fa21 f202 	lsr.w	r2, r1, r2
     478:	eb43 0002 	adc.w	r0, r3, r2
     47c:	bf08      	it	eq
     47e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     482:	4770      	bx	lr

00000484 <__aeabi_f2uiz>:
     484:	0042      	lsls	r2, r0, #1
     486:	d20e      	bcs.n	4a6 <__aeabi_f2uiz+0x22>
     488:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
     48c:	d30b      	bcc.n	4a6 <__aeabi_f2uiz+0x22>
     48e:	f04f 039e 	mov.w	r3, #158	; 0x9e
     492:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
     496:	d409      	bmi.n	4ac <__aeabi_f2uiz+0x28>
     498:	ea4f 2300 	mov.w	r3, r0, lsl #8
     49c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     4a0:	fa23 f002 	lsr.w	r0, r3, r2
     4a4:	4770      	bx	lr
     4a6:	f04f 0000 	mov.w	r0, #0
     4aa:	4770      	bx	lr
     4ac:	f112 0f61 	cmn.w	r2, #97	; 0x61
     4b0:	d101      	bne.n	4b6 <__aeabi_f2uiz+0x32>
     4b2:	0242      	lsls	r2, r0, #9
     4b4:	d102      	bne.n	4bc <__aeabi_f2uiz+0x38>
     4b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     4ba:	4770      	bx	lr
     4bc:	f04f 0000 	mov.w	r0, #0
     4c0:	4770      	bx	lr
     4c2:	bf00      	nop

000004c4 <__aeabi_ldivmod>:
     4c4:	b97b      	cbnz	r3, 4e6 <__aeabi_ldivmod+0x22>
     4c6:	b972      	cbnz	r2, 4e6 <__aeabi_ldivmod+0x22>
     4c8:	2900      	cmp	r1, #0
     4ca:	bfbe      	ittt	lt
     4cc:	2000      	movlt	r0, #0
     4ce:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
     4d2:	e006      	blt.n	4e2 <__aeabi_ldivmod+0x1e>
     4d4:	bf08      	it	eq
     4d6:	2800      	cmpeq	r0, #0
     4d8:	bf1c      	itt	ne
     4da:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
     4de:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     4e2:	f000 b857 	b.w	594 <__aeabi_idiv0>
     4e6:	f1ad 0c08 	sub.w	ip, sp, #8
     4ea:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     4ee:	2900      	cmp	r1, #0
     4f0:	db09      	blt.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
     4f2:	2b00      	cmp	r3, #0
     4f4:	db1a      	blt.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4f6:	f008 f899 	bl	862c <__udivmoddi4>
     4fa:	f8dd e004 	ldr.w	lr, [sp, #4]
     4fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     502:	b004      	add	sp, #16
     504:	4770      	bx	lr
     506:	4240      	negs	r0, r0
     508:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     50c:	2b00      	cmp	r3, #0
     50e:	db1b      	blt.n	548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>
     510:	f008 f88c 	bl	862c <__udivmoddi4>
     514:	f8dd e004 	ldr.w	lr, [sp, #4]
     518:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     51c:	b004      	add	sp, #16
     51e:	4240      	negs	r0, r0
     520:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     524:	4252      	negs	r2, r2
     526:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     52a:	4770      	bx	lr
     52c:	4252      	negs	r2, r2
     52e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     532:	f008 f87b 	bl	862c <__udivmoddi4>
     536:	f8dd e004 	ldr.w	lr, [sp, #4]
     53a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     53e:	b004      	add	sp, #16
     540:	4240      	negs	r0, r0
     542:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     546:	4770      	bx	lr
     548:	4252      	negs	r2, r2
     54a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     54e:	f008 f86d 	bl	862c <__udivmoddi4>
     552:	f8dd e004 	ldr.w	lr, [sp, #4]
     556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     55a:	b004      	add	sp, #16
     55c:	4252      	negs	r2, r2
     55e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     562:	4770      	bx	lr

00000564 <__aeabi_uldivmod>:
     564:	b953      	cbnz	r3, 57c <__aeabi_uldivmod+0x18>
     566:	b94a      	cbnz	r2, 57c <__aeabi_uldivmod+0x18>
     568:	2900      	cmp	r1, #0
     56a:	bf08      	it	eq
     56c:	2800      	cmpeq	r0, #0
     56e:	bf1c      	itt	ne
     570:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     574:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     578:	f000 b80c 	b.w	594 <__aeabi_idiv0>
     57c:	f1ad 0c08 	sub.w	ip, sp, #8
     580:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     584:	f008 f852 	bl	862c <__udivmoddi4>
     588:	f8dd e004 	ldr.w	lr, [sp, #4]
     58c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     590:	b004      	add	sp, #16
     592:	4770      	bx	lr

00000594 <__aeabi_idiv0>:
     594:	4770      	bx	lr
     596:	bf00      	nop

00000598 <gpio_pin_toggle_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_toggle()
 */
static inline int gpio_pin_toggle_dt(const struct gpio_dt_spec *spec)
{
     598:	b570      	push	{r4, r5, r6, lr}
	return gpio_pin_toggle(spec->port, spec->pin);
     59a:	6805      	ldr	r5, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     59c:	7903      	ldrb	r3, [r0, #4]
     59e:	2401      	movs	r4, #1
     5a0:	409c      	lsls	r4, r3
     5a2:	686b      	ldr	r3, [r5, #4]
     5a4:	681b      	ldr	r3, [r3, #0]
     5a6:	421c      	tst	r4, r3
     5a8:	d10e      	bne.n	5c8 <gpio_pin_toggle_dt+0x30>
     5aa:	490b      	ldr	r1, [pc, #44]	; (5d8 <gpio_pin_toggle_dt+0x40>)
     5ac:	4a0b      	ldr	r2, [pc, #44]	; (5dc <gpio_pin_toggle_dt+0x44>)
     5ae:	480c      	ldr	r0, [pc, #48]	; (5e0 <gpio_pin_toggle_dt+0x48>)
     5b0:	f240 43bc 	movw	r3, #1212	; 0x4bc
     5b4:	f008 fcb1 	bl	8f1a <assert_print>
     5b8:	480a      	ldr	r0, [pc, #40]	; (5e4 <gpio_pin_toggle_dt+0x4c>)
     5ba:	f008 fcae 	bl	8f1a <assert_print>
     5be:	4807      	ldr	r0, [pc, #28]	; (5dc <gpio_pin_toggle_dt+0x44>)
     5c0:	f240 41bc 	movw	r1, #1212	; 0x4bc
     5c4:	f008 fca2 	bl	8f0c <assert_post_action>
	return api->port_toggle_bits(port, pins);
     5c8:	68ab      	ldr	r3, [r5, #8]
     5ca:	4621      	mov	r1, r4
     5cc:	4628      	mov	r0, r5
     5ce:	695b      	ldr	r3, [r3, #20]
}
     5d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->port_toggle_bits(port, pins);
     5d4:	4718      	bx	r3
     5d6:	bf00      	nop
     5d8:	00009e69 	.word	0x00009e69
     5dc:	00009e38 	.word	0x00009e38
     5e0:	00009ea7 	.word	0x00009ea7
     5e4:	00009ec4 	.word	0x00009ec4

000005e8 <gpio_pin_configure_dt>:
{
     5e8:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
				  spec->dt_flags | extra_flags);
     5ec:	88c4      	ldrh	r4, [r0, #6]
	return gpio_pin_configure(spec->port,
     5ee:	6805      	ldr	r5, [r0, #0]
				  spec->pin,
     5f0:	7906      	ldrb	r6, [r0, #4]
	return gpio_pin_configure(spec->port,
     5f2:	430c      	orrs	r4, r1
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
     5f4:	f004 0330 	and.w	r3, r4, #48	; 0x30
     5f8:	2b30      	cmp	r3, #48	; 0x30
	const struct gpio_driver_config *const cfg =
     5fa:	e9d5 b901 	ldrd	fp, r9, [r5, #4]
	struct gpio_driver_data *data =
     5fe:	692f      	ldr	r7, [r5, #16]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
     600:	d10e      	bne.n	620 <gpio_pin_configure_dt+0x38>
     602:	493d      	ldr	r1, [pc, #244]	; (6f8 <gpio_pin_configure_dt+0x110>)
     604:	4a3d      	ldr	r2, [pc, #244]	; (6fc <gpio_pin_configure_dt+0x114>)
     606:	483e      	ldr	r0, [pc, #248]	; (700 <gpio_pin_configure_dt+0x118>)
     608:	f44f 732e 	mov.w	r3, #696	; 0x2b8
     60c:	f008 fc85 	bl	8f1a <assert_print>
     610:	483c      	ldr	r0, [pc, #240]	; (704 <gpio_pin_configure_dt+0x11c>)
     612:	f008 fc82 	bl	8f1a <assert_print>
     616:	4839      	ldr	r0, [pc, #228]	; (6fc <gpio_pin_configure_dt+0x114>)
     618:	f44f 712e 	mov.w	r1, #696	; 0x2b8
     61c:	f008 fc76 	bl	8f0c <assert_post_action>
	__ASSERT((flags & GPIO_OUTPUT) != 0 || (flags & GPIO_SINGLE_ENDED) == 0,
     620:	f004 1302 	and.w	r3, r4, #131074	; 0x20002
     624:	2b02      	cmp	r3, #2
     626:	d10e      	bne.n	646 <gpio_pin_configure_dt+0x5e>
     628:	4937      	ldr	r1, [pc, #220]	; (708 <gpio_pin_configure_dt+0x120>)
     62a:	4a34      	ldr	r2, [pc, #208]	; (6fc <gpio_pin_configure_dt+0x114>)
     62c:	4834      	ldr	r0, [pc, #208]	; (700 <gpio_pin_configure_dt+0x118>)
     62e:	f44f 732f 	mov.w	r3, #700	; 0x2bc
     632:	f008 fc72 	bl	8f1a <assert_print>
     636:	4835      	ldr	r0, [pc, #212]	; (70c <gpio_pin_configure_dt+0x124>)
     638:	f008 fc6f 	bl	8f1a <assert_print>
     63c:	482f      	ldr	r0, [pc, #188]	; (6fc <gpio_pin_configure_dt+0x114>)
     63e:	f44f 712f 	mov.w	r1, #700	; 0x2bc
     642:	f008 fc63 	bl	8f0c <assert_post_action>
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
     646:	f004 0306 	and.w	r3, r4, #6
     64a:	2b04      	cmp	r3, #4
     64c:	d10b      	bne.n	666 <gpio_pin_configure_dt+0x7e>
     64e:	4930      	ldr	r1, [pc, #192]	; (710 <gpio_pin_configure_dt+0x128>)
     650:	482b      	ldr	r0, [pc, #172]	; (700 <gpio_pin_configure_dt+0x118>)
     652:	4a2a      	ldr	r2, [pc, #168]	; (6fc <gpio_pin_configure_dt+0x114>)
     654:	f44f 7330 	mov.w	r3, #704	; 0x2c0
     658:	f008 fc5f 	bl	8f1a <assert_print>
     65c:	4827      	ldr	r0, [pc, #156]	; (6fc <gpio_pin_configure_dt+0x114>)
     65e:	f44f 7130 	mov.w	r1, #704	; 0x2c0
     662:	f008 fc53 	bl	8f0c <assert_post_action>
	__ASSERT((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) == 0
     666:	f414 2840 	ands.w	r8, r4, #786432	; 0xc0000
     66a:	d010      	beq.n	68e <gpio_pin_configure_dt+0xa6>
     66c:	03a3      	lsls	r3, r4, #14
     66e:	d40e      	bmi.n	68e <gpio_pin_configure_dt+0xa6>
     670:	4928      	ldr	r1, [pc, #160]	; (714 <gpio_pin_configure_dt+0x12c>)
     672:	4a22      	ldr	r2, [pc, #136]	; (6fc <gpio_pin_configure_dt+0x114>)
     674:	4822      	ldr	r0, [pc, #136]	; (700 <gpio_pin_configure_dt+0x118>)
     676:	f240 23c3 	movw	r3, #707	; 0x2c3
     67a:	f008 fc4e 	bl	8f1a <assert_print>
     67e:	4826      	ldr	r0, [pc, #152]	; (718 <gpio_pin_configure_dt+0x130>)
     680:	f008 fc4b 	bl	8f1a <assert_print>
     684:	481d      	ldr	r0, [pc, #116]	; (6fc <gpio_pin_configure_dt+0x114>)
     686:	f240 21c3 	movw	r1, #707	; 0x2c3
     68a:	f008 fc3f 	bl	8f0c <assert_post_action>
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
     68e:	02e0      	lsls	r0, r4, #11
     690:	d506      	bpl.n	6a0 <gpio_pin_configure_dt+0xb8>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
     692:	f1b8 0f00 	cmp.w	r8, #0
     696:	d003      	beq.n	6a0 <gpio_pin_configure_dt+0xb8>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
     698:	07e1      	lsls	r1, r4, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
     69a:	bf48      	it	mi
     69c:	f484 2440 	eormi.w	r4, r4, #786432	; 0xc0000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     6a0:	f8db 3000 	ldr.w	r3, [fp]
     6a4:	f04f 0a01 	mov.w	sl, #1
     6a8:	fa0a fa06 	lsl.w	sl, sl, r6
     6ac:	ea1a 0f03 	tst.w	sl, r3
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
     6b0:	f424 1880 	bic.w	r8, r4, #1048576	; 0x100000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     6b4:	d10e      	bne.n	6d4 <gpio_pin_configure_dt+0xec>
     6b6:	4919      	ldr	r1, [pc, #100]	; (71c <gpio_pin_configure_dt+0x134>)
     6b8:	4a10      	ldr	r2, [pc, #64]	; (6fc <gpio_pin_configure_dt+0x114>)
     6ba:	4811      	ldr	r0, [pc, #68]	; (700 <gpio_pin_configure_dt+0x118>)
     6bc:	f44f 7335 	mov.w	r3, #724	; 0x2d4
     6c0:	f008 fc2b 	bl	8f1a <assert_print>
     6c4:	4816      	ldr	r0, [pc, #88]	; (720 <gpio_pin_configure_dt+0x138>)
     6c6:	f008 fc28 	bl	8f1a <assert_print>
     6ca:	480c      	ldr	r0, [pc, #48]	; (6fc <gpio_pin_configure_dt+0x114>)
     6cc:	f44f 7135 	mov.w	r1, #724	; 0x2d4
     6d0:	f008 fc1c 	bl	8f0c <assert_post_action>
		data->invert |= (gpio_port_pins_t)BIT(pin);
     6d4:	683b      	ldr	r3, [r7, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
     6d6:	07e2      	lsls	r2, r4, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
     6d8:	bf4c      	ite	mi
     6da:	ea4a 0303 	orrmi.w	r3, sl, r3
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     6de:	ea23 030a 	bicpl.w	r3, r3, sl
     6e2:	603b      	str	r3, [r7, #0]
	return api->pin_configure(port, pin, flags);
     6e4:	f8d9 3000 	ldr.w	r3, [r9]
     6e8:	4642      	mov	r2, r8
     6ea:	4631      	mov	r1, r6
     6ec:	4628      	mov	r0, r5
}
     6ee:	b001      	add	sp, #4
     6f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return api->pin_configure(port, pin, flags);
     6f4:	4718      	bx	r3
     6f6:	bf00      	nop
     6f8:	00009ed6 	.word	0x00009ed6
     6fc:	00009e38 	.word	0x00009e38
     700:	00009ea7 	.word	0x00009ea7
     704:	00009f0f 	.word	0x00009f0f
     708:	00009f4c 	.word	0x00009f4c
     70c:	00009f81 	.word	0x00009f81
     710:	00009fd3 	.word	0x00009fd3
     714:	0000a006 	.word	0x0000a006
     718:	0000a04c 	.word	0x0000a04c
     71c:	00009e69 	.word	0x00009e69
     720:	00009ec4 	.word	0x00009ec4

00000724 <gpio_pin_set_dt>:
{
     724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return gpio_pin_set(spec->port, spec->pin, value);
     728:	6804      	ldr	r4, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     72a:	7903      	ldrb	r3, [r0, #4]
	const struct gpio_driver_data *const data =
     72c:	6927      	ldr	r7, [r4, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     72e:	2501      	movs	r5, #1
     730:	409d      	lsls	r5, r3
     732:	6863      	ldr	r3, [r4, #4]
     734:	681b      	ldr	r3, [r3, #0]
     736:	421d      	tst	r5, r3
{
     738:	460e      	mov	r6, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     73a:	d10e      	bne.n	75a <gpio_pin_set_dt+0x36>
     73c:	4918      	ldr	r1, [pc, #96]	; (7a0 <gpio_pin_set_dt+0x7c>)
     73e:	4a19      	ldr	r2, [pc, #100]	; (7a4 <gpio_pin_set_dt+0x80>)
     740:	4819      	ldr	r0, [pc, #100]	; (7a8 <gpio_pin_set_dt+0x84>)
     742:	f240 4392 	movw	r3, #1170	; 0x492
     746:	f008 fbe8 	bl	8f1a <assert_print>
     74a:	4818      	ldr	r0, [pc, #96]	; (7ac <gpio_pin_set_dt+0x88>)
     74c:	f008 fbe5 	bl	8f1a <assert_print>
     750:	4814      	ldr	r0, [pc, #80]	; (7a4 <gpio_pin_set_dt+0x80>)
     752:	f240 4192 	movw	r1, #1170	; 0x492
     756:	f008 fbd9 	bl	8f0c <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     75a:	683b      	ldr	r3, [r7, #0]
     75c:	421d      	tst	r5, r3
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     75e:	6863      	ldr	r3, [r4, #4]
     760:	681b      	ldr	r3, [r3, #0]
     762:	bf18      	it	ne
     764:	f086 0601 	eorne.w	r6, r6, #1
     768:	421d      	tst	r5, r3
     76a:	d10e      	bne.n	78a <gpio_pin_set_dt+0x66>
     76c:	490c      	ldr	r1, [pc, #48]	; (7a0 <gpio_pin_set_dt+0x7c>)
     76e:	4a0d      	ldr	r2, [pc, #52]	; (7a4 <gpio_pin_set_dt+0x80>)
     770:	480d      	ldr	r0, [pc, #52]	; (7a8 <gpio_pin_set_dt+0x84>)
     772:	f44f 638d 	mov.w	r3, #1128	; 0x468
     776:	f008 fbd0 	bl	8f1a <assert_print>
     77a:	480c      	ldr	r0, [pc, #48]	; (7ac <gpio_pin_set_dt+0x88>)
     77c:	f008 fbcd 	bl	8f1a <assert_print>
     780:	4808      	ldr	r0, [pc, #32]	; (7a4 <gpio_pin_set_dt+0x80>)
     782:	f44f 618d 	mov.w	r1, #1128	; 0x468
     786:	f008 fbc1 	bl	8f0c <assert_post_action>
	if (value != 0)	{
     78a:	b136      	cbz	r6, 79a <gpio_pin_set_dt+0x76>
	return api->port_set_bits_raw(port, pins);
     78c:	68a3      	ldr	r3, [r4, #8]
     78e:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
     790:	4629      	mov	r1, r5
     792:	4620      	mov	r0, r4
}
     794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return api->port_clear_bits_raw(port, pins);
     798:	4718      	bx	r3
     79a:	68a3      	ldr	r3, [r4, #8]
     79c:	691b      	ldr	r3, [r3, #16]
     79e:	e7f7      	b.n	790 <gpio_pin_set_dt+0x6c>
     7a0:	00009e69 	.word	0x00009e69
     7a4:	00009e38 	.word	0x00009e38
     7a8:	00009ea7 	.word	0x00009ea7
     7ac:	00009ec4 	.word	0x00009ec4

000007b0 <thread_OUTPUT_code>:
		k_sem_give(&sem_filter_output); //ready to be taken, count increases (unless it's not max)
  	}
}

void thread_OUTPUT_code(void *argA , void *argB, void *argC)
{	
     7b0:	b570      	push	{r4, r5, r6, lr}
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     7b2:	4d2e      	ldr	r5, [pc, #184]	; (86c <CONFIG_ISR_STACK_SIZE+0x6c>)
	int ret;

    while(1) {

		k_sem_take(&sem_filter_output, K_FOREVER); //takes the semaphore given by the filter task
		printk("Thread OUTPUT released\n");
     7b4:	4e2e      	ldr	r6, [pc, #184]	; (870 <CONFIG_ISR_STACK_SIZE+0x70>)
		printk("Distance after filter ->%4u m \n", distance);
     7b6:	4c2f      	ldr	r4, [pc, #188]	; (874 <CONFIG_ISR_STACK_SIZE+0x74>)
     7b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     7bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     7c0:	4628      	mov	r0, r5
     7c2:	f006 f909 	bl	69d8 <z_impl_k_sem_take>
		printk("Thread OUTPUT released\n");
     7c6:	4630      	mov	r0, r6
     7c8:	f008 faad 	bl	8d26 <printk>
		printk("Distance after filter ->%4u m \n", distance);
     7cc:	8821      	ldrh	r1, [r4, #0]
     7ce:	482a      	ldr	r0, [pc, #168]	; (878 <CONFIG_ISR_STACK_SIZE+0x78>)
     7d0:	f008 faa9 	bl	8d26 <printk>
		if(distance >= 30){
     7d4:	8823      	ldrh	r3, [r4, #0]
     7d6:	2b1d      	cmp	r3, #29
     7d8:	d918      	bls.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
			/* LED1 ON */
			ret = gpio_pin_set_dt(&led1, 1);
     7da:	4828      	ldr	r0, [pc, #160]	; (87c <CONFIG_ISR_STACK_SIZE+0x7c>)
     7dc:	2101      	movs	r1, #1
     7de:	f7ff ffa1 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     7e2:	2800      	cmp	r0, #0
     7e4:	db11      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
				return;
			}
			ret = gpio_pin_set_dt(&led2, 0);
     7e6:	2100      	movs	r1, #0
			/* LEDS1,2 ON */
			ret = gpio_pin_set_dt(&led1, 1);
			if (ret < 0) {
				return;
			}
			ret = gpio_pin_set_dt(&led2, 1);
     7e8:	4825      	ldr	r0, [pc, #148]	; (880 <CONFIG_ISR_STACK_SIZE+0x80>)
     7ea:	f7ff ff9b 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     7ee:	2800      	cmp	r0, #0
     7f0:	db0b      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
				return;
			}
			ret = gpio_pin_set_dt(&led3, 0);
     7f2:	2100      	movs	r1, #0
			}
			ret = gpio_pin_set_dt(&led2, 1);
			if (ret < 0) {
				return;
			}
			ret = gpio_pin_set_dt(&led3, 1);
     7f4:	4823      	ldr	r0, [pc, #140]	; (884 <CONFIG_ISR_STACK_SIZE+0x84>)
     7f6:	f7ff ff95 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     7fa:	2800      	cmp	r0, #0
     7fc:	db05      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
				return;
			}
			ret = gpio_pin_set_dt(&led4, 0);
     7fe:	2100      	movs	r1, #0
			}
			ret = gpio_pin_set_dt(&led3, 1);
			if (ret < 0) {
				return;
			}
			ret = gpio_pin_set_dt(&led4, 1);
     800:	4821      	ldr	r0, [pc, #132]	; (888 <CONFIG_ISR_STACK_SIZE+0x88>)
     802:	f7ff ff8f 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     806:	2800      	cmp	r0, #0
     808:	dad6      	bge.n	7b8 <thread_OUTPUT_code+0x8>
				return;
			}
		}
  	}
}
     80a:	bd70      	pop	{r4, r5, r6, pc}
		}else if((distance >= 20) & (distance < 30)){
     80c:	f1a3 0214 	sub.w	r2, r3, #20
     810:	2a09      	cmp	r2, #9
     812:	d807      	bhi.n	824 <CONFIG_ISR_STACK_SIZE+0x24>
			ret = gpio_pin_set_dt(&led1, 1);
     814:	4819      	ldr	r0, [pc, #100]	; (87c <CONFIG_ISR_STACK_SIZE+0x7c>)
     816:	2101      	movs	r1, #1
     818:	f7ff ff84 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     81c:	2800      	cmp	r0, #0
     81e:	dbf4      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led2, 1);
     820:	2101      	movs	r1, #1
     822:	e7e1      	b.n	7e8 <thread_OUTPUT_code+0x38>
		}else if((distance >=  10) & (distance < 20)){
     824:	3b0a      	subs	r3, #10
     826:	2b09      	cmp	r3, #9
			ret = gpio_pin_set_dt(&led1, 1);
     828:	4814      	ldr	r0, [pc, #80]	; (87c <CONFIG_ISR_STACK_SIZE+0x7c>)
     82a:	f04f 0101 	mov.w	r1, #1
		}else if((distance >=  10) & (distance < 20)){
     82e:	d80b      	bhi.n	848 <CONFIG_ISR_STACK_SIZE+0x48>
			ret = gpio_pin_set_dt(&led1, 1);
     830:	f7ff ff78 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     834:	2800      	cmp	r0, #0
     836:	dbe8      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led2, 1);
     838:	4811      	ldr	r0, [pc, #68]	; (880 <CONFIG_ISR_STACK_SIZE+0x80>)
     83a:	2101      	movs	r1, #1
     83c:	f7ff ff72 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     840:	2800      	cmp	r0, #0
     842:	dbe2      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led3, 1);
     844:	2101      	movs	r1, #1
     846:	e7d5      	b.n	7f4 <thread_OUTPUT_code+0x44>
			ret = gpio_pin_set_dt(&led1, 1);
     848:	f7ff ff6c 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     84c:	2800      	cmp	r0, #0
     84e:	dbdc      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led2, 1);
     850:	480b      	ldr	r0, [pc, #44]	; (880 <CONFIG_ISR_STACK_SIZE+0x80>)
     852:	2101      	movs	r1, #1
     854:	f7ff ff66 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     858:	2800      	cmp	r0, #0
     85a:	dbd6      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led3, 1);
     85c:	4809      	ldr	r0, [pc, #36]	; (884 <CONFIG_ISR_STACK_SIZE+0x84>)
     85e:	2101      	movs	r1, #1
     860:	f7ff ff60 	bl	724 <gpio_pin_set_dt>
			if (ret < 0) {
     864:	2800      	cmp	r0, #0
     866:	dbd0      	blt.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			ret = gpio_pin_set_dt(&led4, 1);
     868:	2101      	movs	r1, #1
     86a:	e7c9      	b.n	800 <CONFIG_ISR_STACK_SIZE>
     86c:	20000518 	.word	0x20000518
     870:	0000a087 	.word	0x0000a087
     874:	20000e74 	.word	0x20000e74
     878:	0000a09f 	.word	0x0000a09f
     87c:	00009b60 	.word	0x00009b60
     880:	00009b68 	.word	0x00009b68
     884:	00009b70 	.word	0x00009b70
     888:	00009b78 	.word	0x00009b78

0000088c <thread_SENSOR_code>:
{
     88c:	b5f0      	push	{r4, r5, r6, r7, lr}
			printk("Thread SENSOR released\n");
     88e:	4f19      	ldr	r7, [pc, #100]	; (8f4 <thread_SENSOR_code+0x68>)
			NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
     890:	4d19      	ldr	r5, [pc, #100]	; (8f8 <thread_SENSOR_code+0x6c>)
	const struct adc_sequence sequence = {
     892:	4e1a      	ldr	r6, [pc, #104]	; (8fc <thread_SENSOR_code+0x70>)
{
     894:	b087      	sub	sp, #28
			printk("Thread SENSOR released\n");
     896:	4638      	mov	r0, r7
     898:	f008 fa45 	bl	8d26 <printk>
			NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
     89c:	2301      	movs	r3, #1
     89e:	60eb      	str	r3, [r5, #12]
	const struct adc_sequence sequence = {
     8a0:	2302      	movs	r3, #2
     8a2:	9302      	str	r3, [sp, #8]
     8a4:	4b16      	ldr	r3, [pc, #88]	; (900 <thread_SENSOR_code+0x74>)
     8a6:	9303      	str	r3, [sp, #12]
     8a8:	2214      	movs	r2, #20
     8aa:	230a      	movs	r3, #10
     8ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
	if (adc_dev == NULL) {
     8b0:	4b14      	ldr	r3, [pc, #80]	; (904 <thread_SENSOR_code+0x78>)
	const struct adc_sequence sequence = {
     8b2:	9601      	str	r6, [sp, #4]
	if (adc_dev == NULL) {
     8b4:	6818      	ldr	r0, [r3, #0]
     8b6:	b988      	cbnz	r0, 8dc <thread_SENSOR_code+0x50>
            printk("adc_sample(): error, must bind to adc first \n\r");
     8b8:	4813      	ldr	r0, [pc, #76]	; (908 <thread_SENSOR_code+0x7c>)
     8ba:	f008 fa34 	bl	8d26 <printk>
            return -1;
     8be:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
				printk("adc_sample() failed with error code %d\n\r",err);
     8c2:	4812      	ldr	r0, [pc, #72]	; (90c <thread_SENSOR_code+0x80>)
     8c4:	4621      	mov	r1, r4
     8c6:	f008 fa2e 	bl	8d26 <printk>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     8ca:	4811      	ldr	r0, [pc, #68]	; (910 <thread_SENSOR_code+0x84>)
     8cc:	f006 f846 	bl	695c <z_impl_k_sem_give>
	return z_impl_k_sleep(timeout);
     8d0:	2100      	movs	r1, #0
     8d2:	f44f 30c0 	mov.w	r0, #98304	; 0x18000
     8d6:	f007 f95d 	bl	7b94 <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
     8da:	e7dc      	b.n	896 <thread_SENSOR_code+0xa>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
     8dc:	6883      	ldr	r3, [r0, #8]
     8de:	a901      	add	r1, sp, #4
     8e0:	685b      	ldr	r3, [r3, #4]
     8e2:	4798      	blx	r3
	if (ret) {
     8e4:	4604      	mov	r4, r0
     8e6:	2800      	cmp	r0, #0
     8e8:	d0ef      	beq.n	8ca <thread_SENSOR_code+0x3e>
            printk("adc_read() failed with code %d\n", ret);
     8ea:	4601      	mov	r1, r0
     8ec:	4809      	ldr	r0, [pc, #36]	; (914 <thread_SENSOR_code+0x88>)
     8ee:	f008 fa1a 	bl	8d26 <printk>
			if(err) {
     8f2:	e7e6      	b.n	8c2 <thread_SENSOR_code+0x36>
     8f4:	0000a0bf 	.word	0x0000a0bf
     8f8:	40007000 	.word	0x40007000
     8fc:	00009b80 	.word	0x00009b80
     900:	20000e60 	.word	0x20000e60
     904:	20000508 	.word	0x20000508
     908:	0000a0d7 	.word	0x0000a0d7
     90c:	0000a126 	.word	0x0000a126
     910:	20000528 	.word	0x20000528
     914:	0000a106 	.word	0x0000a106

00000918 <button_pressed>:
gpio_callback_handler_t button_pressed(const struct device *dev, struct gpio_callback *cb, uint32_t pins){
     918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return z_impl_k_uptime_ticks();
     91c:	f008 ff57 	bl	97ce <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
     920:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
     924:	4344      	muls	r4, r0
     926:	0be4      	lsrs	r4, r4, #15
	uint16_t end = start + 5000; //blink 5 seconds
     928:	f504 549c 	add.w	r4, r4, #4992	; 0x1380
     92c:	3408      	adds	r4, #8
			printk("BLINK\n");
     92e:	4f20      	ldr	r7, [pc, #128]	; (9b0 <button_pressed+0x98>)
			err = gpio_pin_toggle_dt(&led1);
     930:	f8df 8080 	ldr.w	r8, [pc, #128]	; 9b4 <button_pressed+0x9c>
	uint16_t end = start + 5000; //blink 5 seconds
     934:	b2a4      	uxth	r4, r4
	while(k_uptime_get() <= end){
     936:	2600      	movs	r6, #0
     938:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
     93c:	f008 ff47 	bl	97ce <z_impl_k_uptime_ticks>
     940:	fba0 0305 	umull	r0, r3, r0, r5
     944:	fb05 3101 	mla	r1, r5, r1, r3
     948:	0bc3      	lsrs	r3, r0, #15
     94a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
     94e:	429c      	cmp	r4, r3
     950:	ea4f 31d1 	mov.w	r1, r1, lsr #15
     954:	eb76 0101 	sbcs.w	r1, r6, r1
     958:	db26      	blt.n	9a8 <button_pressed+0x90>
     95a:	f008 ff38 	bl	97ce <z_impl_k_uptime_ticks>
     95e:	fba0 0305 	umull	r0, r3, r0, r5
     962:	fb05 3101 	mla	r1, r5, r1, r3
     966:	0bc0      	lsrs	r0, r0, #15
     968:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
     96c:	22fa      	movs	r2, #250	; 0xfa
     96e:	2300      	movs	r3, #0
     970:	0bc9      	lsrs	r1, r1, #15
     972:	f7ff fda7 	bl	4c4 <__aeabi_ldivmod>
		if(k_uptime_get() % 250 == 0){
     976:	431a      	orrs	r2, r3
     978:	d1e0      	bne.n	93c <button_pressed+0x24>
			printk("BLINK\n");
     97a:	4638      	mov	r0, r7
     97c:	f008 f9d3 	bl	8d26 <printk>
			err = gpio_pin_toggle_dt(&led1);
     980:	4640      	mov	r0, r8
     982:	f7ff fe09 	bl	598 <gpio_pin_toggle_dt>
			if (err < 0) {
     986:	2800      	cmp	r0, #0
     988:	db0e      	blt.n	9a8 <button_pressed+0x90>
			err = gpio_pin_toggle_dt(&led2);
     98a:	480b      	ldr	r0, [pc, #44]	; (9b8 <button_pressed+0xa0>)
     98c:	f7ff fe04 	bl	598 <gpio_pin_toggle_dt>
			if (err < 0) {
     990:	2800      	cmp	r0, #0
     992:	db09      	blt.n	9a8 <button_pressed+0x90>
			err = gpio_pin_toggle_dt(&led3);
     994:	4809      	ldr	r0, [pc, #36]	; (9bc <button_pressed+0xa4>)
     996:	f7ff fdff 	bl	598 <gpio_pin_toggle_dt>
			if (err < 0) {
     99a:	2800      	cmp	r0, #0
     99c:	db04      	blt.n	9a8 <button_pressed+0x90>
			err = gpio_pin_toggle_dt(&led4);
     99e:	4808      	ldr	r0, [pc, #32]	; (9c0 <button_pressed+0xa8>)
     9a0:	f7ff fdfa 	bl	598 <gpio_pin_toggle_dt>
			if (err < 0) {
     9a4:	2800      	cmp	r0, #0
     9a6:	dac6      	bge.n	936 <button_pressed+0x1e>
}
     9a8:	2000      	movs	r0, #0
     9aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     9ae:	bf00      	nop
     9b0:	0000a14f 	.word	0x0000a14f
     9b4:	00009b60 	.word	0x00009b60
     9b8:	00009b68 	.word	0x00009b68
     9bc:	00009b70 	.word	0x00009b70
     9c0:	00009b78 	.word	0x00009b78

000009c4 <main>:
{
     9c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9c6:	b08d      	sub	sp, #52	; 0x34
	int arg1=0, arg2=0, arg3=0; // Input args of tasks (actually not used in this case)
     9c8:	2300      	movs	r3, #0
     9ca:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
     9ce:	930b      	str	r3, [sp, #44]	; 0x2c
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     9d0:	4c5f      	ldr	r4, [pc, #380]	; (b50 <main+0x18c>)
     9d2:	4620      	mov	r0, r4
     9d4:	f008 fe77 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(button.port)) {
     9d8:	b928      	cbnz	r0, 9e6 <main+0x22>
		printk("Error: button device %s is not ready\n",
     9da:	6821      	ldr	r1, [r4, #0]
     9dc:	485d      	ldr	r0, [pc, #372]	; (b54 <main+0x190>)
     9de:	f008 f9a2 	bl	8d26 <printk>
}
     9e2:	b00d      	add	sp, #52	; 0x34
     9e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	err = gpio_pin_configure_dt(&button, GPIO_INPUT);
     9e6:	485c      	ldr	r0, [pc, #368]	; (b58 <main+0x194>)
     9e8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     9ec:	f7ff fdfc 	bl	5e8 <gpio_pin_configure_dt>
	if (err < 0) {
     9f0:	2800      	cmp	r0, #0
     9f2:	dbf6      	blt.n	9e2 <main+0x1e>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     9f4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
     9f8:	681b      	ldr	r3, [r3, #0]
     9fa:	051b      	lsls	r3, r3, #20
     9fc:	d40e      	bmi.n	a1c <main+0x58>
     9fe:	4957      	ldr	r1, [pc, #348]	; (b5c <main+0x198>)
     a00:	4a57      	ldr	r2, [pc, #348]	; (b60 <main+0x19c>)
     a02:	4858      	ldr	r0, [pc, #352]	; (b64 <main+0x1a0>)
     a04:	f240 2375 	movw	r3, #629	; 0x275
     a08:	f008 fa87 	bl	8f1a <assert_print>
     a0c:	4856      	ldr	r0, [pc, #344]	; (b68 <main+0x1a4>)
     a0e:	f008 fa84 	bl	8f1a <assert_print>
     a12:	4853      	ldr	r0, [pc, #332]	; (b60 <main+0x19c>)
     a14:	f240 2175 	movw	r1, #629	; 0x275
     a18:	f008 fa78 	bl	8f0c <assert_post_action>
	return api->pin_interrupt_configure(port, pin, mode, trig);
     a1c:	69ac      	ldr	r4, [r5, #24]
     a1e:	484c      	ldr	r0, [pc, #304]	; (b50 <main+0x18c>)
     a20:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
     a24:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
     a28:	210b      	movs	r1, #11
     a2a:	47a0      	blx	r4
	if (err < 0) {
     a2c:	2800      	cmp	r0, #0
     a2e:	dbd8      	blt.n	9e2 <main+0x1e>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     a30:	494e      	ldr	r1, [pc, #312]	; (b6c <main+0x1a8>)
     a32:	4b4f      	ldr	r3, [pc, #316]	; (b70 <main+0x1ac>)
     a34:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
     a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
     a3a:	608b      	str	r3, [r1, #8]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     a3c:	69eb      	ldr	r3, [r5, #28]
     a3e:	b113      	cbz	r3, a46 <main+0x82>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     a40:	4843      	ldr	r0, [pc, #268]	; (b50 <main+0x18c>)
     a42:	2201      	movs	r2, #1
     a44:	4798      	blx	r3
     a46:	4842      	ldr	r0, [pc, #264]	; (b50 <main+0x18c>)
     a48:	f008 fe3d 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(led1.port)) {
     a4c:	2800      	cmp	r0, #0
     a4e:	d0c8      	beq.n	9e2 <main+0x1e>
     a50:	483f      	ldr	r0, [pc, #252]	; (b50 <main+0x18c>)
     a52:	f008 fe38 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(led2.port)) {
     a56:	2800      	cmp	r0, #0
     a58:	d0c3      	beq.n	9e2 <main+0x1e>
     a5a:	483d      	ldr	r0, [pc, #244]	; (b50 <main+0x18c>)
     a5c:	f008 fe33 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(led3.port)) {
     a60:	2800      	cmp	r0, #0
     a62:	d0be      	beq.n	9e2 <main+0x1e>
     a64:	483a      	ldr	r0, [pc, #232]	; (b50 <main+0x18c>)
     a66:	f008 fe2e 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(led4.port)) {
     a6a:	2800      	cmp	r0, #0
     a6c:	d0b9      	beq.n	9e2 <main+0x1e>
	err = gpio_pin_configure_dt(&led1, GPIO_OUTPUT_ACTIVE);
     a6e:	4841      	ldr	r0, [pc, #260]	; (b74 <main+0x1b0>)
     a70:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     a74:	f7ff fdb8 	bl	5e8 <gpio_pin_configure_dt>
	if (err < 0) {
     a78:	2800      	cmp	r0, #0
     a7a:	dbb2      	blt.n	9e2 <main+0x1e>
	err = gpio_pin_configure_dt(&led2, GPIO_OUTPUT_ACTIVE);
     a7c:	483e      	ldr	r0, [pc, #248]	; (b78 <main+0x1b4>)
     a7e:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     a82:	f7ff fdb1 	bl	5e8 <gpio_pin_configure_dt>
	if (err < 0) {
     a86:	2800      	cmp	r0, #0
     a88:	dbab      	blt.n	9e2 <main+0x1e>
	err = gpio_pin_configure_dt(&led3, GPIO_OUTPUT_ACTIVE);
     a8a:	483c      	ldr	r0, [pc, #240]	; (b7c <main+0x1b8>)
     a8c:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     a90:	f7ff fdaa 	bl	5e8 <gpio_pin_configure_dt>
	if (err < 0) {
     a94:	2800      	cmp	r0, #0
     a96:	dba4      	blt.n	9e2 <main+0x1e>
	err = gpio_pin_configure_dt(&led4, GPIO_OUTPUT_ACTIVE);
     a98:	4839      	ldr	r0, [pc, #228]	; (b80 <main+0x1bc>)
     a9a:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     a9e:	f7ff fda3 	bl	5e8 <gpio_pin_configure_dt>
	if (err < 0) {
     aa2:	2800      	cmp	r0, #0
     aa4:	db9d      	blt.n	9e2 <main+0x1e>
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     aa6:	4837      	ldr	r0, [pc, #220]	; (b84 <main+0x1c0>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NODE));
     aa8:	4c37      	ldr	r4, [pc, #220]	; (b88 <main+0x1c4>)
     aaa:	f005 f989 	bl	5dc0 <z_impl_device_get_binding>
     aae:	6020      	str	r0, [r4, #0]
	if (!adc_dev) {
     ab0:	b910      	cbnz	r0, ab8 <main+0xf4>
        printk("ADC device_get_binding() failed\n");
     ab2:	4836      	ldr	r0, [pc, #216]	; (b8c <main+0x1c8>)
     ab4:	f008 f937 	bl	8d26 <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
     ab8:	6820      	ldr	r0, [r4, #0]
	return api->channel_setup(dev, channel_cfg);
     aba:	6883      	ldr	r3, [r0, #8]
     abc:	4934      	ldr	r1, [pc, #208]	; (b90 <main+0x1cc>)
     abe:	681b      	ldr	r3, [r3, #0]
     ac0:	4798      	blx	r3
    if (err) {
     ac2:	4601      	mov	r1, r0
     ac4:	b110      	cbz	r0, acc <main+0x108>
        printk("adc_channel_setup() failed with error code %d\n", err);
     ac6:	4833      	ldr	r0, [pc, #204]	; (b94 <main+0x1d0>)
     ac8:	f008 f92d 	bl	8d26 <printk>
	return z_impl_k_sem_init(sem, initial_count, limit);
     acc:	2201      	movs	r2, #1
     ace:	2100      	movs	r1, #0
     ad0:	4831      	ldr	r0, [pc, #196]	; (b98 <main+0x1d4>)
     ad2:	f008 fe50 	bl	9776 <z_impl_k_sem_init>
     ad6:	2201      	movs	r2, #1
     ad8:	2100      	movs	r1, #0
     ada:	4830      	ldr	r0, [pc, #192]	; (b9c <main+0x1d8>)
     adc:	f008 fe4b 	bl	9776 <z_impl_k_sem_init>
    thread_SENSOR_tid = k_thread_create(&thread_SENSOR_data, thread_SENSOR_stack,
     ae0:	2600      	movs	r6, #0
     ae2:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     ae4:	ab0b      	add	r3, sp, #44	; 0x2c
     ae6:	9302      	str	r3, [sp, #8]
     ae8:	ab0a      	add	r3, sp, #40	; 0x28
     aea:	9301      	str	r3, [sp, #4]
     aec:	2501      	movs	r5, #1
     aee:	ab09      	add	r3, sp, #36	; 0x24
     af0:	2400      	movs	r4, #0
     af2:	9300      	str	r3, [sp, #0]
     af4:	e9cd 6706 	strd	r6, r7, [sp, #24]
     af8:	e9cd 5403 	strd	r5, r4, [sp, #12]
     afc:	4b28      	ldr	r3, [pc, #160]	; (ba0 <main+0x1dc>)
     afe:	4929      	ldr	r1, [pc, #164]	; (ba4 <main+0x1e0>)
     b00:	4829      	ldr	r0, [pc, #164]	; (ba8 <main+0x1e4>)
     b02:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b06:	f005 fc3b 	bl	6380 <z_impl_k_thread_create>
     b0a:	4b28      	ldr	r3, [pc, #160]	; (bac <main+0x1e8>)
     b0c:	6018      	str	r0, [r3, #0]
     b0e:	4b28      	ldr	r3, [pc, #160]	; (bb0 <main+0x1ec>)
     b10:	4928      	ldr	r1, [pc, #160]	; (bb4 <main+0x1f0>)
     b12:	9400      	str	r4, [sp, #0]
     b14:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b18:	e9cd 5403 	strd	r5, r4, [sp, #12]
     b1c:	e9cd 4401 	strd	r4, r4, [sp, #4]
     b20:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b24:	4824      	ldr	r0, [pc, #144]	; (bb8 <main+0x1f4>)
     b26:	f005 fc2b 	bl	6380 <z_impl_k_thread_create>
    thread_FILTER_tid = k_thread_create(&thread_FILTER_data, thread_FILTER_stack,
     b2a:	4b24      	ldr	r3, [pc, #144]	; (bbc <main+0x1f8>)
     b2c:	6018      	str	r0, [r3, #0]
     b2e:	4b24      	ldr	r3, [pc, #144]	; (bc0 <main+0x1fc>)
     b30:	4924      	ldr	r1, [pc, #144]	; (bc4 <main+0x200>)
     b32:	4825      	ldr	r0, [pc, #148]	; (bc8 <main+0x204>)
     b34:	9400      	str	r4, [sp, #0]
     b36:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b3a:	e9cd 5403 	strd	r5, r4, [sp, #12]
     b3e:	e9cd 4401 	strd	r4, r4, [sp, #4]
     b42:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b46:	f005 fc1b 	bl	6380 <z_impl_k_thread_create>
    thread_OUTPUT_tid = k_thread_create(&thread_OUTPUT_data, thread_OUTPUT_stack,
     b4a:	4b20      	ldr	r3, [pc, #128]	; (bcc <main+0x208>)
     b4c:	6018      	str	r0, [r3, #0]
    return;
     b4e:	e748      	b.n	9e2 <main+0x1e>
     b50:	000098d8 	.word	0x000098d8
     b54:	0000a156 	.word	0x0000a156
     b58:	00009b58 	.word	0x00009b58
     b5c:	00009e69 	.word	0x00009e69
     b60:	00009e38 	.word	0x00009e38
     b64:	00009ea7 	.word	0x00009ea7
     b68:	00009ec4 	.word	0x00009ec4
     b6c:	2000050c 	.word	0x2000050c
     b70:	00000919 	.word	0x00000919
     b74:	00009b60 	.word	0x00009b60
     b78:	00009b68 	.word	0x00009b68
     b7c:	00009b70 	.word	0x00009b70
     b80:	00009b78 	.word	0x00009b78
     b84:	0000a17c 	.word	0x0000a17c
     b88:	20000508 	.word	0x20000508
     b8c:	0000a182 	.word	0x0000a182
     b90:	00009e30 	.word	0x00009e30
     b94:	0000a1a3 	.word	0x0000a1a3
     b98:	20000528 	.word	0x20000528
     b9c:	20000518 	.word	0x20000518
     ba0:	0000088d 	.word	0x0000088d
     ba4:	200012a0 	.word	0x200012a0
     ba8:	20000360 	.word	0x20000360
     bac:	20000540 	.word	0x20000540
     bb0:	00000c19 	.word	0x00000c19
     bb4:	200016c0 	.word	0x200016c0
     bb8:	20000260 	.word	0x20000260
     bbc:	20000538 	.word	0x20000538
     bc0:	000007b1 	.word	0x000007b1
     bc4:	20001ae0 	.word	0x20001ae0
     bc8:	200002e0 	.word	0x200002e0
     bcc:	2000053c 	.word	0x2000053c

00000bd0 <filter>:

void filter(uint16_t *arr){
     bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t sum = 0;
	uint16_t v;
	for (int i = 0; i < N_SAMPLES; i++){
		v = (uint16_t)(100*arr[i]*((float)3/1023));
     bd4:	4f0e      	ldr	r7, [pc, #56]	; (c10 <filter+0x40>)
     bd6:	1e86      	subs	r6, r0, #2
     bd8:	f100 0512 	add.w	r5, r0, #18
	uint16_t sum = 0;
     bdc:	2400      	movs	r4, #0
		v = (uint16_t)(100*arr[i]*((float)3/1023));
     bde:	f04f 0864 	mov.w	r8, #100	; 0x64
     be2:	f836 0f02 	ldrh.w	r0, [r6, #2]!
     be6:	fb08 f000 	mul.w	r0, r8, r0
     bea:	f7ff fbf7 	bl	3dc <__aeabi_i2f>
     bee:	4639      	mov	r1, r7
     bf0:	f7ff fa86 	bl	100 <__aeabi_fmul>
     bf4:	f7ff fc46 	bl	484 <__aeabi_f2uiz>
	for (int i = 0; i < N_SAMPLES; i++){
     bf8:	42b5      	cmp	r5, r6
		if(v != 0){
			sum += v;
     bfa:	4404      	add	r4, r0
     bfc:	b2a4      	uxth	r4, r4
	for (int i = 0; i < N_SAMPLES; i++){
     bfe:	d1f0      	bne.n	be2 <filter+0x12>
		}
	}
	uint16_t avg=(uint16_t)sum/N_SAMPLES;
     c00:	230a      	movs	r3, #10
     c02:	fbb4 f4f3 	udiv	r4, r4, r3
	distance = avg;
     c06:	4b03      	ldr	r3, [pc, #12]	; (c14 <filter+0x44>)
     c08:	801c      	strh	r4, [r3, #0]
     c0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     c0e:	bf00      	nop
     c10:	3b40300c 	.word	0x3b40300c
     c14:	20000e74 	.word	0x20000e74

00000c18 <thread_FILTER_code>:
{	
     c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return z_impl_k_sem_take(sem, timeout);
     c1c:	4f1b      	ldr	r7, [pc, #108]	; (c8c <thread_FILTER_code+0x74>)
		printk("Thread FILTER released\n");
     c1e:	f8df 8070 	ldr.w	r8, [pc, #112]	; c90 <thread_FILTER_code+0x78>
					printk("Sensor :%4u m \n\r", (uint16_t)(100*adc_sample_buffer[i]*((float)3/1023)));
     c22:	4e1c      	ldr	r6, [pc, #112]	; (c94 <thread_FILTER_code+0x7c>)
     c24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     c28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     c2c:	4638      	mov	r0, r7
     c2e:	f005 fed3 	bl	69d8 <z_impl_k_sem_take>
		printk("Thread FILTER released\n");
     c32:	4640      	mov	r0, r8
     c34:	f008 f877 	bl	8d26 <printk>
		for(int i = 0; i < BUFFER_SIZE; i++){
     c38:	4d17      	ldr	r5, [pc, #92]	; (c98 <thread_FILTER_code+0x80>)
					printk("Sensor :%4u m \n\r", (uint16_t)(100*adc_sample_buffer[i]*((float)3/1023)));
     c3a:	f8df 9060 	ldr.w	r9, [pc, #96]	; c9c <thread_FILTER_code+0x84>
					printk("Sensor reading %d out of range\n\r", i+1);
     c3e:	f8df a060 	ldr.w	sl, [pc, #96]	; ca0 <thread_FILTER_code+0x88>
		for(int i = 0; i < BUFFER_SIZE; i++){
     c42:	2400      	movs	r4, #0
				if(adc_sample_buffer[i] > 1023) {
     c44:	f835 3b02 	ldrh.w	r3, [r5], #2
     c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
					printk("Sensor reading %d out of range\n\r", i+1);
     c4c:	f104 0401 	add.w	r4, r4, #1
				if(adc_sample_buffer[i] > 1023) {
     c50:	d30f      	bcc.n	c72 <thread_FILTER_code+0x5a>
					adc_sample_buffer[i] = 0;
     c52:	2300      	movs	r3, #0
     c54:	f825 3c02 	strh.w	r3, [r5, #-2]
					printk("Sensor reading %d out of range\n\r", i+1);
     c58:	4621      	mov	r1, r4
     c5a:	4650      	mov	r0, sl
					printk("Sensor :%4u m \n\r", (uint16_t)(100*adc_sample_buffer[i]*((float)3/1023)));
     c5c:	f008 f863 	bl	8d26 <printk>
		for(int i = 0; i < BUFFER_SIZE; i++){
     c60:	2c0a      	cmp	r4, #10
     c62:	d1ef      	bne.n	c44 <thread_FILTER_code+0x2c>
		filter(adc_sample_buffer);
     c64:	480c      	ldr	r0, [pc, #48]	; (c98 <thread_FILTER_code+0x80>)
     c66:	f7ff ffb3 	bl	bd0 <filter>
	z_impl_k_sem_give(sem);
     c6a:	480e      	ldr	r0, [pc, #56]	; (ca4 <thread_FILTER_code+0x8c>)
     c6c:	f005 fe76 	bl	695c <z_impl_k_sem_give>
    while(1) {
     c70:	e7d8      	b.n	c24 <thread_FILTER_code+0xc>
					printk("Sensor :%4u m \n\r", (uint16_t)(100*adc_sample_buffer[i]*((float)3/1023)));
     c72:	2064      	movs	r0, #100	; 0x64
     c74:	4358      	muls	r0, r3
     c76:	f7ff fbb1 	bl	3dc <__aeabi_i2f>
     c7a:	4631      	mov	r1, r6
     c7c:	f7ff fa40 	bl	100 <__aeabi_fmul>
     c80:	f7ff fc00 	bl	484 <__aeabi_f2uiz>
     c84:	b281      	uxth	r1, r0
     c86:	4648      	mov	r0, r9
     c88:	e7e8      	b.n	c5c <thread_FILTER_code+0x44>
     c8a:	bf00      	nop
     c8c:	20000528 	.word	0x20000528
     c90:	0000a1d2 	.word	0x0000a1d2
     c94:	3b40300c 	.word	0x3b40300c
     c98:	20000e60 	.word	0x20000e60
     c9c:	0000a20b 	.word	0x0000a20b
     ca0:	0000a1ea 	.word	0x0000a1ea
     ca4:	20000518 	.word	0x20000518

00000ca8 <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cac:	b08d      	sub	sp, #52	; 0x34
     cae:	461f      	mov	r7, r3
     cb0:	9202      	str	r2, [sp, #8]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     cb2:	f002 0304 	and.w	r3, r2, #4
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     cb6:	f3c2 02c2 	ubfx	r2, r2, #3, #3
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     cba:	9301      	str	r3, [sp, #4]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     cbc:	1c53      	adds	r3, r2, #1

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     cbe:	0782      	lsls	r2, r0, #30
     cc0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     cc4:	9304      	str	r3, [sp, #16]
{
     cc6:	4605      	mov	r5, r0
     cc8:	460e      	mov	r6, r1
	if ((uintptr_t)packaged % sizeof(void *)) {
     cca:	f040 8217 	bne.w	10fc <CONFIG_FPROTECT_BLOCK_SIZE+0xfc>
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
     cce:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     cd0:	2800      	cmp	r0, #0
     cd2:	f040 8216 	bne.w	1102 <CONFIG_FPROTECT_BLOCK_SIZE+0x102>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     cd6:	f001 0607 	and.w	r6, r1, #7
     cda:	1d34      	adds	r4, r6, #4
		 * the total as this won't be part of the buffer. To avoid
		 * going negative with an unsigned variable, we add an offset
		 * (CBPRINTF_PACKAGE_ALIGNMENT) that will be removed before
		 * returning.
		 */
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     cdc:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     ce0:	f04f 0a00 	mov.w	sl, #0
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
	align = VA_STACK_ALIGN(char *);
     ce4:	f04f 0804 	mov.w	r8, #4
	s = fmt--;
     ce8:	1e7b      	subs	r3, r7, #1
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     cea:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     cee:	4652      	mov	r2, sl
	bool parsing = false;
     cf0:	4651      	mov	r1, sl
	size = sizeof(char *);
     cf2:	f8cd 8000 	str.w	r8, [sp]

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
     cf6:	b105      	cbz	r5, cfa <cbvprintf_package+0x52>
				*(const char **)buf = s;
     cf8:	6027      	str	r7, [r4, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     cfa:	9804      	ldr	r0, [sp, #16]
     cfc:	2800      	cmp	r0, #0
     cfe:	dc07      	bgt.n	d10 <cbvprintf_package+0x68>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     d00:	48be      	ldr	r0, [pc, #760]	; (ffc <cbvprintf_package+0x354>)
     d02:	4287      	cmp	r7, r0
     d04:	f0c0 811a 	bcc.w	f3c <cbvprintf_package+0x294>
     d08:	48bd      	ldr	r0, [pc, #756]	; (1000 <CONFIG_FPROTECT_BLOCK_SIZE>)
     d0a:	4287      	cmp	r7, r0
     d0c:	f080 8116 	bcs.w	f3c <cbvprintf_package+0x294>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
     d10:	9802      	ldr	r0, [sp, #8]
     d12:	f010 0e02 	ands.w	lr, r0, #2
     d16:	f000 8136 	beq.w	f86 <cbvprintf_package+0x2de>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     d1a:	f04f 0c01 	mov.w	ip, #1
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     d1e:	1b60      	subs	r0, r4, r5
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     d20:	f1be 0f00 	cmp.w	lr, #0
     d24:	f000 8110 	beq.w	f48 <cbvprintf_package+0x2a0>
     d28:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
     d2c:	f0c0 810c 	bcc.w	f48 <cbvprintf_package+0x2a0>
					__ASSERT(false, "String with too many arguments");
     d30:	49b4      	ldr	r1, [pc, #720]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     d32:	4ab5      	ldr	r2, [pc, #724]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
     d34:	48b5      	ldr	r0, [pc, #724]	; (100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
     d36:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
     d3a:	f008 f8ee 	bl	8f1a <assert_print>
     d3e:	48b4      	ldr	r0, [pc, #720]	; (1010 <CONFIG_FPROTECT_BLOCK_SIZE+0x10>)
     d40:	f008 f8eb 	bl	8f1a <assert_print>
     d44:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
					__ASSERT(false, "str_ptr_pos[] too small");
     d48:	48af      	ldr	r0, [pc, #700]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
     d4a:	f008 f8df 	bl	8f0c <assert_post_action>
					return -EINVAL;
     d4e:	f06f 0015 	mvn.w	r0, #21
     d52:	e0e2      	b.n	f1a <cbvprintf_package+0x272>
		if (!parsing) {
     d54:	b939      	cbnz	r1, d66 <cbvprintf_package+0xbe>
			if (*fmt == '%') {
     d56:	2825      	cmp	r0, #37	; 0x25
     d58:	d115      	bne.n	d86 <cbvprintf_package+0xde>
				parsing = true;
     d5a:	2101      	movs	r1, #1
			align = VA_STACK_ALIGN(ptrdiff_t);
     d5c:	f04f 0804 	mov.w	r8, #4
			size = sizeof(intmax_t);
     d60:	f8cd 8000 	str.w	r8, [sp]
     d64:	e00f      	b.n	d86 <cbvprintf_package+0xde>
		switch (*fmt) {
     d66:	287a      	cmp	r0, #122	; 0x7a
     d68:	f200 8166 	bhi.w	1038 <CONFIG_FPROTECT_BLOCK_SIZE+0x38>
     d6c:	284b      	cmp	r0, #75	; 0x4b
     d6e:	d820      	bhi.n	db2 <cbvprintf_package+0x10a>
     d70:	2847      	cmp	r0, #71	; 0x47
     d72:	f200 8161 	bhi.w	1038 <CONFIG_FPROTECT_BLOCK_SIZE+0x38>
     d76:	2829      	cmp	r0, #41	; 0x29
     d78:	f200 8084 	bhi.w	e84 <cbvprintf_package+0x1dc>
     d7c:	2820      	cmp	r0, #32
     d7e:	d002      	beq.n	d86 <cbvprintf_package+0xde>
			parsing = false;
     d80:	2823      	cmp	r0, #35	; 0x23
     d82:	bf18      	it	ne
     d84:	2100      	movne	r1, #0
	while (*++fmt != '\0') {
     d86:	f813 0f01 	ldrb.w	r0, [r3, #1]!
     d8a:	2800      	cmp	r0, #0
     d8c:	d1e2      	bne.n	d54 <cbvprintf_package+0xac>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
     d8e:	1b61      	subs	r1, r4, r5
     d90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
     d94:	f0c0 8152 	bcc.w	103c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>
		__ASSERT(false, "too many format args");
     d98:	499a      	ldr	r1, [pc, #616]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     d9a:	4a9b      	ldr	r2, [pc, #620]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
     d9c:	489b      	ldr	r0, [pc, #620]	; (100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
     d9e:	f240 233d 	movw	r3, #573	; 0x23d
     da2:	f008 f8ba 	bl	8f1a <assert_print>
     da6:	489b      	ldr	r0, [pc, #620]	; (1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>)
     da8:	f008 f8b7 	bl	8f1a <assert_print>
     dac:	f240 213d 	movw	r1, #573	; 0x23d
     db0:	e7ca      	b.n	d48 <cbvprintf_package+0xa0>
		switch (*fmt) {
     db2:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
     db6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
     dba:	f200 813d 	bhi.w	1038 <CONFIG_FPROTECT_BLOCK_SIZE+0x38>
     dbe:	f20f 0e08 	addw	lr, pc, #8
     dc2:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
     dc6:	bf00      	nop
     dc8:	00000d87 	.word	0x00000d87
     dcc:	00001039 	.word	0x00001039
     dd0:	00001039 	.word	0x00001039
     dd4:	00001039 	.word	0x00001039
     dd8:	00001039 	.word	0x00001039
     ddc:	00001039 	.word	0x00001039
     de0:	00001039 	.word	0x00001039
     de4:	00001039 	.word	0x00001039
     de8:	00001039 	.word	0x00001039
     dec:	00001039 	.word	0x00001039
     df0:	00001039 	.word	0x00001039
     df4:	00001039 	.word	0x00001039
     df8:	00000edb 	.word	0x00000edb
     dfc:	00001039 	.word	0x00001039
     e00:	00001039 	.word	0x00001039
     e04:	00001039 	.word	0x00001039
     e08:	00001039 	.word	0x00001039
     e0c:	00001039 	.word	0x00001039
     e10:	00001039 	.word	0x00001039
     e14:	00001039 	.word	0x00001039
     e18:	00001039 	.word	0x00001039
     e1c:	00000ef9 	.word	0x00000ef9
     e20:	00001039 	.word	0x00001039
     e24:	00000edb 	.word	0x00000edb
     e28:	00000edb 	.word	0x00000edb
     e2c:	00000ef9 	.word	0x00000ef9
     e30:	00000ef9 	.word	0x00000ef9
     e34:	00000ef9 	.word	0x00000ef9
     e38:	00000d87 	.word	0x00000d87
     e3c:	00000edb 	.word	0x00000edb
     e40:	00000f29 	.word	0x00000f29
     e44:	00001039 	.word	0x00001039
     e48:	00000d87 	.word	0x00000d87
     e4c:	00001039 	.word	0x00001039
     e50:	00000f2f 	.word	0x00000f2f
     e54:	00000edb 	.word	0x00000edb
     e58:	00000f2f 	.word	0x00000f2f
     e5c:	00001039 	.word	0x00001039
     e60:	00001039 	.word	0x00001039
     e64:	00000f2f 	.word	0x00000f2f
     e68:	00000d5d 	.word	0x00000d5d
     e6c:	00000edb 	.word	0x00000edb
     e70:	00001039 	.word	0x00001039
     e74:	00001039 	.word	0x00001039
     e78:	00000edb 	.word	0x00000edb
     e7c:	00001039 	.word	0x00001039
     e80:	00000d5d 	.word	0x00000d5d
     e84:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
     e88:	f04f 0e01 	mov.w	lr, #1
     e8c:	fa5f fc8c 	uxtb.w	ip, ip
     e90:	fa0e fc0c 	lsl.w	ip, lr, ip
     e94:	f64f 7eda 	movw	lr, #65498	; 0xffda
     e98:	ea1c 0f0e 	tst.w	ip, lr
     e9c:	f47f af73 	bne.w	d86 <cbvprintf_package+0xde>
     ea0:	f01c 5f62 	tst.w	ip, #947912704	; 0x38800000
     ea4:	d128      	bne.n	ef8 <cbvprintf_package+0x250>
     ea6:	f01c 0101 	ands.w	r1, ip, #1
     eaa:	f43f af6c 	beq.w	d86 <cbvprintf_package+0xde>
		buf = (void *) ROUND_UP(buf, align);
     eae:	3c01      	subs	r4, #1
     eb0:	4444      	add	r4, r8
     eb2:	f1c8 0c00 	rsb	ip, r8, #0
     eb6:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     eba:	b135      	cbz	r5, eca <cbvprintf_package+0x222>
     ebc:	f8dd c000 	ldr.w	ip, [sp]
     ec0:	ebac 0c05 	sub.w	ip, ip, r5
     ec4:	44a4      	add	ip, r4
     ec6:	45b4      	cmp	ip, r6
     ec8:	d825      	bhi.n	f16 <cbvprintf_package+0x26e>
		if (*fmt == 's') {
     eca:	2873      	cmp	r0, #115	; 0x73
     ecc:	d179      	bne.n	fc2 <cbvprintf_package+0x31a>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     ece:	9804      	ldr	r0, [sp, #16]
			s = va_arg(ap, char *);
     ed0:	f859 7b04 	ldr.w	r7, [r9], #4
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     ed4:	3801      	subs	r0, #1
     ed6:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
     ed8:	e70d      	b.n	cf6 <cbvprintf_package+0x4e>
			if (fmt[-1] == 'l') {
     eda:	f813 1c01 	ldrb.w	r1, [r3, #-1]
     ede:	296c      	cmp	r1, #108	; 0x6c
     ee0:	d127      	bne.n	f32 <cbvprintf_package+0x28a>
				if (fmt[-2] == 'l') {
     ee2:	f813 1c02 	ldrb.w	r1, [r3, #-2]
     ee6:	296c      	cmp	r1, #108	; 0x6c
			parsing = false;
     ee8:	f04f 0100 	mov.w	r1, #0
				if (fmt[-2] == 'l') {
     eec:	d023      	beq.n	f36 <cbvprintf_package+0x28e>
			align = VA_STACK_ALIGN(void *);
     eee:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long long);
     ef2:	f8cd 8000 	str.w	r8, [sp]
     ef6:	e7da      	b.n	eae <cbvprintf_package+0x206>
				v.ld = va_arg(ap, long double);
     ef8:	f109 0907 	add.w	r9, r9, #7
     efc:	f029 0907 	bic.w	r9, r9, #7
			buf = (void *) ROUND_UP(buf, align);
     f00:	3407      	adds	r4, #7
				v.ld = va_arg(ap, long double);
     f02:	e8f9 0102 	ldrd	r0, r1, [r9], #8
			buf = (void *) ROUND_UP(buf, align);
     f06:	f024 0407 	bic.w	r4, r4, #7
			if (buf0 != NULL) {
     f0a:	b15d      	cbz	r5, f24 <cbvprintf_package+0x27c>
				if (BUF_OFFSET + size > len) {
     f0c:	f8dd e014 	ldr.w	lr, [sp, #20]
     f10:	44a6      	add	lr, r4
     f12:	45b6      	cmp	lr, r6
     f14:	d904      	bls.n	f20 <cbvprintf_package+0x278>
					return -ENOSPC;
     f16:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     f1a:	b00d      	add	sp, #52	; 0x34
     f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					*(long double *)buf = v.ld;
     f20:	e9c4 0100 	strd	r0, r1, [r4]
			buf += size;
     f24:	3408      	adds	r4, #8
			parsing = false;
     f26:	2100      	movs	r1, #0
			align = VA_STACK_ALIGN(intmax_t);
     f28:	f04f 0808 	mov.w	r8, #8
     f2c:	e718      	b.n	d60 <cbvprintf_package+0xb8>
			parsing = false;
     f2e:	2100      	movs	r1, #0
     f30:	e7dd      	b.n	eee <cbvprintf_package+0x246>
			parsing = false;
     f32:	2100      	movs	r1, #0
     f34:	e7bb      	b.n	eae <cbvprintf_package+0x206>
					align = VA_STACK_ALIGN(long long);
     f36:	f04f 0808 	mov.w	r8, #8
     f3a:	e7da      	b.n	ef2 <cbvprintf_package+0x24a>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     f3c:	9802      	ldr	r0, [sp, #8]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     f3e:	f04f 0c00 	mov.w	ip, #0
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     f42:	f000 0e02 	and.w	lr, r0, #2
			if (is_ro && !do_ro) {
     f46:	e6ea      	b.n	d1e <cbvprintf_package+0x76>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     f48:	2a0f      	cmp	r2, #15
     f4a:	d90c      	bls.n	f66 <cbvprintf_package+0x2be>
					__ASSERT(false, "str_ptr_pos[] too small");
     f4c:	492d      	ldr	r1, [pc, #180]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     f4e:	4a2e      	ldr	r2, [pc, #184]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
     f50:	482e      	ldr	r0, [pc, #184]	; (100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
     f52:	f240 13f5 	movw	r3, #501	; 0x1f5
     f56:	f007 ffe0 	bl	8f1a <assert_print>
     f5a:	482f      	ldr	r0, [pc, #188]	; (1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>)
     f5c:	f007 ffdd 	bl	8f1a <assert_print>
     f60:	f240 11f5 	movw	r1, #501	; 0x1f5
     f64:	e6f0      	b.n	d48 <cbvprintf_package+0xa0>
				if (buf0 != NULL) {
     f66:	b1cd      	cbz	r5, f9c <cbvprintf_package+0x2f4>
					str_ptr_pos[s_idx] = s_ptr_idx;
     f68:	f102 0e30 	add.w	lr, r2, #48	; 0x30
     f6c:	f3c0 0087 	ubfx	r0, r0, #2, #8
					if (is_ro) {
     f70:	44ee      	add	lr, sp
     f72:	f1bc 0f00 	cmp.w	ip, #0
     f76:	d00b      	beq.n	f90 <cbvprintf_package+0x2e8>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     f78:	f060 007f 	orn	r0, r0, #127	; 0x7f
     f7c:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_ro_cnt++;
     f80:	f10a 0a01 	add.w	sl, sl, #1
				s_idx++;
     f84:	3201      	adds	r2, #1
				if (BUF_OFFSET + size > len) {
     f86:	f1c5 0008 	rsb	r0, r5, #8
			buf += sizeof(char *);
     f8a:	3404      	adds	r4, #4
				if (BUF_OFFSET + size > len) {
     f8c:	9005      	str	r0, [sp, #20]
     f8e:	e6fa      	b.n	d86 <cbvprintf_package+0xde>
					str_ptr_pos[s_idx] = s_ptr_idx;
     f90:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_rw_cnt++;
     f94:	9803      	ldr	r0, [sp, #12]
     f96:	3001      	adds	r0, #1
     f98:	9003      	str	r0, [sp, #12]
     f9a:	e7f3      	b.n	f84 <cbvprintf_package+0x2dc>
				} else if (is_ro || rws_pos_en) {
     f9c:	f1bc 0f00 	cmp.w	ip, #0
     fa0:	d101      	bne.n	fa6 <cbvprintf_package+0x2fe>
     fa2:	9801      	ldr	r0, [sp, #4]
     fa4:	b108      	cbz	r0, faa <cbvprintf_package+0x302>
					len += 1;
     fa6:	3601      	adds	r6, #1
     fa8:	e7ec      	b.n	f84 <cbvprintf_package+0x2dc>
					len += strlen(s) + 1 + 1;
     faa:	4638      	mov	r0, r7
     fac:	e9cd 3206 	strd	r3, r2, [sp, #24]
     fb0:	9105      	str	r1, [sp, #20]
     fb2:	f008 f878 	bl	90a6 <strlen>
     fb6:	3602      	adds	r6, #2
     fb8:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
     fbc:	9905      	ldr	r1, [sp, #20]
     fbe:	4406      	add	r6, r0
     fc0:	e7e0      	b.n	f84 <cbvprintf_package+0x2dc>
		} else if (size == sizeof(int)) {
     fc2:	9800      	ldr	r0, [sp, #0]
     fc4:	2804      	cmp	r0, #4
     fc6:	d109      	bne.n	fdc <cbvprintf_package+0x334>
			int v = va_arg(ap, int);
     fc8:	f109 0004 	add.w	r0, r9, #4
			if (buf0 != NULL) {
     fcc:	b11d      	cbz	r5, fd6 <cbvprintf_package+0x32e>
			int v = va_arg(ap, int);
     fce:	f8d9 c000 	ldr.w	ip, [r9]
     fd2:	f8c4 c000 	str.w	ip, [r4]
			buf += sizeof(int);
     fd6:	3404      	adds	r4, #4
			int v = va_arg(ap, int);
     fd8:	4681      	mov	r9, r0
     fda:	e6d4      	b.n	d86 <cbvprintf_package+0xde>
		} else if (size == sizeof(long long)) {
     fdc:	9800      	ldr	r0, [sp, #0]
     fde:	2808      	cmp	r0, #8
     fe0:	d11c      	bne.n	101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>
			long long v = va_arg(ap, long long);
     fe2:	f109 0007 	add.w	r0, r9, #7
     fe6:	f020 0007 	bic.w	r0, r0, #7
     fea:	f100 0908 	add.w	r9, r0, #8
			if (buf0 != NULL) {
     fee:	b11d      	cbz	r5, ff8 <cbvprintf_package+0x350>
			long long v = va_arg(ap, long long);
     ff0:	e9d0 bc00 	ldrd	fp, ip, [r0]
     ff4:	e9c4 bc00 	strd	fp, ip, [r4]
			buf += sizeof(long long);
     ff8:	3408      	adds	r4, #8
     ffa:	e6c4      	b.n	d86 <cbvprintf_package+0xde>
     ffc:	00009830 	.word	0x00009830
    1000:	0000ba84 	.word	0x0000ba84
    1004:	0000a04a 	.word	0x0000a04a
    1008:	0000a21c 	.word	0x0000a21c
    100c:	00009ea7 	.word	0x00009ea7
    1010:	0000a24a 	.word	0x0000a24a
    1014:	0000a29a 	.word	0x0000a29a
    1018:	0000a26b 	.word	0x0000a26b
			__ASSERT(false, "unexpected size %u", size);
    101c:	4a3b      	ldr	r2, [pc, #236]	; (110c <CONFIG_FPROTECT_BLOCK_SIZE+0x10c>)
    101e:	493c      	ldr	r1, [pc, #240]	; (1110 <CONFIG_FPROTECT_BLOCK_SIZE+0x110>)
    1020:	483c      	ldr	r0, [pc, #240]	; (1114 <CONFIG_FPROTECT_BLOCK_SIZE+0x114>)
    1022:	f240 2331 	movw	r3, #561	; 0x231
    1026:	f007 ff78 	bl	8f1a <assert_print>
    102a:	9900      	ldr	r1, [sp, #0]
    102c:	483a      	ldr	r0, [pc, #232]	; (1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>)
    102e:	f007 ff74 	bl	8f1a <assert_print>
    1032:	f240 2131 	movw	r1, #561	; 0x231
    1036:	e687      	b.n	d48 <cbvprintf_package+0xa0>
			parsing = false;
    1038:	2100      	movs	r1, #0
    103a:	e6a4      	b.n	d86 <cbvprintf_package+0xde>
	if (buf0 == NULL) {
    103c:	b91d      	cbnz	r5, 1046 <CONFIG_FPROTECT_BLOCK_SIZE+0x46>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    103e:	f1a6 0408 	sub.w	r4, r6, #8
    1042:	1860      	adds	r0, r4, r1
    1044:	e769      	b.n	f1a <cbvprintf_package+0x272>
	if (rws_pos_en) {
    1046:	9b01      	ldr	r3, [sp, #4]
	buf0[0] = BUF_OFFSET / sizeof(int);
    1048:	f3c1 0c87 	ubfx	ip, r1, #2, #8
		buf0[3] = s_rw_cnt;
    104c:	f89d 100c 	ldrb.w	r1, [sp, #12]
	if (rws_pos_en) {
    1050:	b90b      	cbnz	r3, 1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
    1052:	4608      	mov	r0, r1
    1054:	4619      	mov	r1, r3
	buf0[0] = BUF_OFFSET / sizeof(int);
    1056:	f885 c000 	strb.w	ip, [r5]
		buf0[1] = 0;
    105a:	7068      	strb	r0, [r5, #1]
		buf0[3] = s_rw_cnt;
    105c:	70e9      	strb	r1, [r5, #3]
	buf0[2] = s_ro_cnt;
    105e:	f885 a002 	strb.w	sl, [r5, #2]
	if (s_ro_cnt) {
    1062:	f1ba 0f00 	cmp.w	sl, #0
    1066:	d006      	beq.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    1068:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
    106a:	f04f 0c00 	mov.w	ip, #0
			if (BUF_OFFSET + 1 > len) {
    106e:	f1c5 0e01 	rsb	lr, r5, #1
		for (i = 0; i < s_idx; i++) {
    1072:	4562      	cmp	r2, ip
    1074:	d106      	bne.n	1084 <CONFIG_FPROTECT_BLOCK_SIZE+0x84>
    1076:	f10d 0820 	add.w	r8, sp, #32
    107a:	eb08 0902 	add.w	r9, r8, r2
		if (BUF_OFFSET + 1 + size > len) {
    107e:	f1c5 0b01 	rsb	fp, r5, #1
    1082:	e035      	b.n	10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    1084:	f810 1b01 	ldrb.w	r1, [r0], #1
    1088:	060b      	lsls	r3, r1, #24
    108a:	d508      	bpl.n	109e <CONFIG_FPROTECT_BLOCK_SIZE+0x9e>
			if (BUF_OFFSET + 1 > len) {
    108c:	eb04 080e 	add.w	r8, r4, lr
    1090:	45b0      	cmp	r8, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    1092:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    1096:	f63f af3e 	bhi.w	f16 <cbvprintf_package+0x26e>
			*buf++ = pos;
    109a:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
    109e:	f10c 0c01 	add.w	ip, ip, #1
    10a2:	e7e6      	b.n	1072 <CONFIG_FPROTECT_BLOCK_SIZE+0x72>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    10a4:	f1ba 0f00 	cmp.w	sl, #0
    10a8:	d003      	beq.n	10b2 <CONFIG_FPROTECT_BLOCK_SIZE+0xb2>
    10aa:	f998 2000 	ldrsb.w	r2, [r8]
    10ae:	2a00      	cmp	r2, #0
    10b0:	db1c      	blt.n	10ec <CONFIG_FPROTECT_BLOCK_SIZE+0xec>
		if (rws_pos_en) {
    10b2:	9b01      	ldr	r3, [sp, #4]
    10b4:	bb03      	cbnz	r3, 10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    10b6:	f898 2000 	ldrb.w	r2, [r8]
    10ba:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    10be:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    10c2:	4638      	mov	r0, r7
    10c4:	f007 ffef 	bl	90a6 <strlen>
    10c8:	1c42      	adds	r2, r0, #1
		if (BUF_OFFSET + 1 + size > len) {
    10ca:	eb04 010b 	add.w	r1, r4, fp
    10ce:	4411      	add	r1, r2
    10d0:	42b1      	cmp	r1, r6
    10d2:	f63f af20 	bhi.w	f16 <cbvprintf_package+0x26e>
		*buf++ = str_ptr_pos[i];
    10d6:	f898 1000 	ldrb.w	r1, [r8]
    10da:	f804 1b01 	strb.w	r1, [r4], #1
		memcpy(buf, s, size);
    10de:	4639      	mov	r1, r7
    10e0:	4620      	mov	r0, r4
    10e2:	9200      	str	r2, [sp, #0]
    10e4:	f007 fffb 	bl	90de <memcpy>
		buf += size;
    10e8:	9a00      	ldr	r2, [sp, #0]
    10ea:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    10ec:	f108 0801 	add.w	r8, r8, #1
    10f0:	45c8      	cmp	r8, r9
    10f2:	d1d7      	bne.n	10a4 <CONFIG_FPROTECT_BLOCK_SIZE+0xa4>
	return BUF_OFFSET;
    10f4:	1b60      	subs	r0, r4, r5
    10f6:	e710      	b.n	f1a <cbvprintf_package+0x272>
			size = 0;
    10f8:	2200      	movs	r2, #0
    10fa:	e7e6      	b.n	10ca <CONFIG_FPROTECT_BLOCK_SIZE+0xca>
		return -EFAULT;
    10fc:	f06f 000d 	mvn.w	r0, #13
    1100:	e70b      	b.n	f1a <cbvprintf_package+0x272>
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    1102:	2907      	cmp	r1, #7
    1104:	f63f adec 	bhi.w	ce0 <cbvprintf_package+0x38>
    1108:	e705      	b.n	f16 <cbvprintf_package+0x26e>
    110a:	bf00      	nop
    110c:	0000a21c 	.word	0x0000a21c
    1110:	0000a04a 	.word	0x0000a04a
    1114:	00009ea7 	.word	0x00009ea7
    1118:	0000a285 	.word	0x0000a285

0000111c <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    111c:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    111e:	6844      	ldr	r4, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    1120:	6081      	str	r1, [r0, #8]

	return method & SYS_NOTIFY_METHOD_MASK;
    1122:	f004 0403 	and.w	r4, r4, #3
	switch (method) {
    1126:	2c03      	cmp	r4, #3
{
    1128:	4605      	mov	r5, r0
	switch (method) {
    112a:	d002      	beq.n	1132 <sys_notify_finalize+0x16>
    112c:	b12c      	cbz	r4, 113a <sys_notify_finalize+0x1e>
    112e:	2000      	movs	r0, #0
    1130:	e000      	b.n	1134 <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    1132:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    1134:	2300      	movs	r3, #0
    1136:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1138:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
    113a:	4a05      	ldr	r2, [pc, #20]	; (1150 <sys_notify_finalize+0x34>)
    113c:	4905      	ldr	r1, [pc, #20]	; (1154 <sys_notify_finalize+0x38>)
    113e:	4806      	ldr	r0, [pc, #24]	; (1158 <sys_notify_finalize+0x3c>)
    1140:	2345      	movs	r3, #69	; 0x45
    1142:	f007 feea 	bl	8f1a <assert_print>
    1146:	4802      	ldr	r0, [pc, #8]	; (1150 <sys_notify_finalize+0x34>)
    1148:	2145      	movs	r1, #69	; 0x45
    114a:	f007 fedf 	bl	8f0c <assert_post_action>
    114e:	e7ee      	b.n	112e <sys_notify_finalize+0x12>
    1150:	0000a2b1 	.word	0x0000a2b1
    1154:	0000a04a 	.word	0x0000a04a
    1158:	00009ea7 	.word	0x00009ea7

0000115c <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
    115c:	4b01      	ldr	r3, [pc, #4]	; (1164 <__printk_hook_install+0x8>)
    115e:	6018      	str	r0, [r3, #0]
}
    1160:	4770      	bx	lr
    1162:	bf00      	nop
    1164:	20000098 	.word	0x20000098

00001168 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    116c:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1170:	9200      	str	r2, [sp, #0]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1172:	f019 0f08 	tst.w	r9, #8
{
    1176:	4604      	mov	r4, r0
	if (processing) {
    1178:	d022      	beq.n	11c0 <process_event+0x58>
		if (evt == EVT_COMPLETE) {
    117a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    117c:	bf0c      	ite	eq
    117e:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1182:	f049 0920 	orrne.w	r9, r9, #32
    1186:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    118a:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    118c:	4620      	mov	r0, r4
    118e:	f005 f9dd 	bl	654c <z_spin_unlock_valid>
    1192:	b968      	cbnz	r0, 11b0 <process_event+0x48>
    1194:	4a9c      	ldr	r2, [pc, #624]	; (1408 <process_event+0x2a0>)
    1196:	499d      	ldr	r1, [pc, #628]	; (140c <process_event+0x2a4>)
    1198:	489d      	ldr	r0, [pc, #628]	; (1410 <process_event+0x2a8>)
    119a:	23b9      	movs	r3, #185	; 0xb9
    119c:	f007 febd 	bl	8f1a <assert_print>
    11a0:	489c      	ldr	r0, [pc, #624]	; (1414 <process_event+0x2ac>)
    11a2:	4621      	mov	r1, r4
    11a4:	f007 feb9 	bl	8f1a <assert_print>
    11a8:	4897      	ldr	r0, [pc, #604]	; (1408 <process_event+0x2a0>)
    11aa:	21b9      	movs	r1, #185	; 0xb9
    11ac:	f007 feae 	bl	8f0c <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    11b0:	9b00      	ldr	r3, [sp, #0]
    11b2:	f383 8811 	msr	BASEPRI, r3
    11b6:	f3bf 8f6f 	isb	sy
}
    11ba:	b003      	add	sp, #12
    11bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    11c0:	4f95      	ldr	r7, [pc, #596]	; (1418 <process_event+0x2b0>)
    11c2:	f8df 824c 	ldr.w	r8, [pc, #588]	; 1410 <process_event+0x2a8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    11c6:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    11ca:	2902      	cmp	r1, #2
    11cc:	d10f      	bne.n	11ee <process_event+0x86>
			evt = process_recheck(mgr);
    11ce:	4620      	mov	r0, r4
    11d0:	f007 fdb6 	bl	8d40 <process_recheck>
		if (evt == EVT_NOP) {
    11d4:	2800      	cmp	r0, #0
    11d6:	d0d8      	beq.n	118a <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    11d8:	3801      	subs	r0, #1
    11da:	2804      	cmp	r0, #4
    11dc:	f200 8104 	bhi.w	13e8 <process_event+0x280>
    11e0:	e8df f010 	tbh	[pc, r0, lsl #1]
    11e4:	01020005 	.word	0x01020005
    11e8:	009e0069 	.word	0x009e0069
    11ec:	00d0      	.short	0x00d0
			res = mgr->last_res;
    11ee:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    11f2:	8ba2      	ldrh	r2, [r4, #28]
	if (res < 0) {
    11f4:	f1bb 0f00 	cmp.w	fp, #0
    11f8:	da19      	bge.n	122e <process_event+0xc6>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    11fa:	2600      	movs	r6, #0
		*clients = mgr->clients;
    11fc:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    11fe:	f022 0207 	bic.w	r2, r2, #7
	list->tail = NULL;
    1202:	e9c4 6600 	strd	r6, r6, [r4]
    1206:	f042 0201 	orr.w	r2, r2, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    120a:	83a2      	strh	r2, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    120c:	8ba3      	ldrh	r3, [r4, #28]
    120e:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1212:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1214:	9201      	str	r2, [sp, #4]
				   && !sys_slist_is_empty(&mgr->monitors);
    1216:	d003      	beq.n	1220 <process_event+0xb8>
		if (do_monitors
    1218:	68a2      	ldr	r2, [r4, #8]
    121a:	2a00      	cmp	r2, #0
    121c:	f040 810c 	bne.w	1438 <process_event+0x2d0>
		    || !sys_slist_is_empty(&clients)
    1220:	b915      	cbnz	r5, 1228 <process_event+0xc0>
		    || (transit != NULL)) {
    1222:	2e00      	cmp	r6, #0
    1224:	f000 8151 	beq.w	14ca <process_event+0x362>
    1228:	f04f 0a00 	mov.w	sl, #0
    122c:	e106      	b.n	143c <process_event+0x2d4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    122e:	f002 0307 	and.w	r3, r2, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1232:	1f59      	subs	r1, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1234:	2901      	cmp	r1, #1
    1236:	d81f      	bhi.n	1278 <process_event+0x110>
	list->head = NULL;
    1238:	2100      	movs	r1, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    123a:	f022 0207 	bic.w	r2, r2, #7
		if (state == ONOFF_STATE_TO_ON) {
    123e:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    1240:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1242:	b292      	uxth	r2, r2
	list->tail = NULL;
    1244:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1248:	d10a      	bne.n	1260 <process_event+0xf8>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    124a:	b13d      	cbz	r5, 125c <process_event+0xf4>
    124c:	8be3      	ldrh	r3, [r4, #30]
    124e:	4629      	mov	r1, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    1250:	6809      	ldr	r1, [r1, #0]
				mgr->refs += 1U;
    1252:	3301      	adds	r3, #1
    1254:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1256:	2900      	cmp	r1, #0
    1258:	d1fa      	bne.n	1250 <process_event+0xe8>
    125a:	83e3      	strh	r3, [r4, #30]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    125c:	f042 0202 	orr.w	r2, r2, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1260:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1262:	4620      	mov	r0, r4
    1264:	f007 fd6c 	bl	8d40 <process_recheck>
    1268:	4606      	mov	r6, r0
    126a:	2800      	cmp	r0, #0
    126c:	d0ce      	beq.n	120c <process_event+0xa4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    126e:	f042 0220 	orr.w	r2, r2, #32
    1272:	83a2      	strh	r2, [r4, #28]
		onoff_transition_fn transit = NULL;
    1274:	2600      	movs	r6, #0
    1276:	e7c9      	b.n	120c <process_event+0xa4>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1278:	2b04      	cmp	r3, #4
    127a:	d10d      	bne.n	1298 <process_event+0x130>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    127c:	f022 0207 	bic.w	r2, r2, #7
    1280:	b292      	uxth	r2, r2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1282:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1284:	4620      	mov	r0, r4
    1286:	f007 fd5b 	bl	8d40 <process_recheck>
    128a:	4605      	mov	r5, r0
    128c:	b188      	cbz	r0, 12b2 <process_event+0x14a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    128e:	f042 0220 	orr.w	r2, r2, #32
    1292:	83a2      	strh	r2, [r4, #28]
    1294:	2500      	movs	r5, #0
    1296:	e7ed      	b.n	1274 <process_event+0x10c>
		__ASSERT_NO_MSG(false);
    1298:	4960      	ldr	r1, [pc, #384]	; (141c <process_event+0x2b4>)
    129a:	f240 131b 	movw	r3, #283	; 0x11b
    129e:	463a      	mov	r2, r7
    12a0:	4640      	mov	r0, r8
    12a2:	f007 fe3a 	bl	8f1a <assert_print>
    12a6:	f240 111b 	movw	r1, #283	; 0x11b
    12aa:	4638      	mov	r0, r7
    12ac:	f007 fe2e 	bl	8f0c <assert_post_action>
    12b0:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    12b2:	462e      	mov	r6, r5
    12b4:	e7aa      	b.n	120c <process_event+0xa4>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    12b6:	f1b9 0f00 	cmp.w	r9, #0
    12ba:	d00b      	beq.n	12d4 <process_event+0x16c>
    12bc:	4958      	ldr	r1, [pc, #352]	; (1420 <process_event+0x2b8>)
    12be:	4640      	mov	r0, r8
    12c0:	f44f 73ab 	mov.w	r3, #342	; 0x156
    12c4:	463a      	mov	r2, r7
    12c6:	f007 fe28 	bl	8f1a <assert_print>
    12ca:	f44f 71ab 	mov.w	r1, #342	; 0x156
    12ce:	4638      	mov	r0, r7
    12d0:	f007 fe1c 	bl	8f0c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    12d4:	6823      	ldr	r3, [r4, #0]
    12d6:	b95b      	cbnz	r3, 12f0 <process_event+0x188>
    12d8:	4952      	ldr	r1, [pc, #328]	; (1424 <process_event+0x2bc>)
    12da:	4640      	mov	r0, r8
    12dc:	f240 1357 	movw	r3, #343	; 0x157
    12e0:	463a      	mov	r2, r7
    12e2:	f007 fe1a 	bl	8f1a <assert_print>
    12e6:	f240 1157 	movw	r1, #343	; 0x157
    12ea:	4638      	mov	r0, r7
    12ec:	f007 fe0e 	bl	8f0c <assert_post_action>
			transit = mgr->transitions->start;
    12f0:	6923      	ldr	r3, [r4, #16]
    12f2:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    12f4:	b95e      	cbnz	r6, 130e <process_event+0x1a6>
    12f6:	494c      	ldr	r1, [pc, #304]	; (1428 <process_event+0x2c0>)
    12f8:	4640      	mov	r0, r8
    12fa:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    12fe:	463a      	mov	r2, r7
    1300:	f007 fe0b 	bl	8f1a <assert_print>
    1304:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1308:	4638      	mov	r0, r7
    130a:	f007 fdff 	bl	8f0c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    130e:	8ba3      	ldrh	r3, [r4, #28]
    1310:	f023 0307 	bic.w	r3, r3, #7
    1314:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1318:	83a3      	strh	r3, [r4, #28]
}
    131a:	2500      	movs	r5, #0
		res = 0;
    131c:	46ab      	mov	fp, r5
}
    131e:	e775      	b.n	120c <process_event+0xa4>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1320:	f1b9 0f02 	cmp.w	r9, #2
    1324:	d00b      	beq.n	133e <process_event+0x1d6>
    1326:	4941      	ldr	r1, [pc, #260]	; (142c <process_event+0x2c4>)
    1328:	4640      	mov	r0, r8
    132a:	f240 135d 	movw	r3, #349	; 0x15d
    132e:	463a      	mov	r2, r7
    1330:	f007 fdf3 	bl	8f1a <assert_print>
    1334:	f240 115d 	movw	r1, #349	; 0x15d
    1338:	4638      	mov	r0, r7
    133a:	f007 fde7 	bl	8f0c <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    133e:	8be3      	ldrh	r3, [r4, #30]
    1340:	b15b      	cbz	r3, 135a <process_event+0x1f2>
    1342:	493b      	ldr	r1, [pc, #236]	; (1430 <process_event+0x2c8>)
    1344:	4640      	mov	r0, r8
    1346:	f44f 73af 	mov.w	r3, #350	; 0x15e
    134a:	463a      	mov	r2, r7
    134c:	f007 fde5 	bl	8f1a <assert_print>
    1350:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1354:	4638      	mov	r0, r7
    1356:	f007 fdd9 	bl	8f0c <assert_post_action>
			transit = mgr->transitions->stop;
    135a:	6923      	ldr	r3, [r4, #16]
    135c:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    135e:	b95e      	cbnz	r6, 1378 <process_event+0x210>
    1360:	4931      	ldr	r1, [pc, #196]	; (1428 <process_event+0x2c0>)
    1362:	4640      	mov	r0, r8
    1364:	f240 1361 	movw	r3, #353	; 0x161
    1368:	463a      	mov	r2, r7
    136a:	f007 fdd6 	bl	8f1a <assert_print>
    136e:	f240 1161 	movw	r1, #353	; 0x161
    1372:	4638      	mov	r0, r7
    1374:	f007 fdca 	bl	8f0c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1378:	8ba3      	ldrh	r3, [r4, #28]
    137a:	f023 0307 	bic.w	r3, r3, #7
    137e:	f043 0304 	orr.w	r3, r3, #4
    1382:	e7c9      	b.n	1318 <process_event+0x1b0>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1384:	f1b9 0f01 	cmp.w	r9, #1
    1388:	d00b      	beq.n	13a2 <process_event+0x23a>
    138a:	492a      	ldr	r1, [pc, #168]	; (1434 <process_event+0x2cc>)
    138c:	4640      	mov	r0, r8
    138e:	f44f 73b2 	mov.w	r3, #356	; 0x164
    1392:	463a      	mov	r2, r7
    1394:	f007 fdc1 	bl	8f1a <assert_print>
    1398:	f44f 71b2 	mov.w	r1, #356	; 0x164
    139c:	4638      	mov	r0, r7
    139e:	f007 fdb5 	bl	8f0c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    13a2:	6823      	ldr	r3, [r4, #0]
    13a4:	b95b      	cbnz	r3, 13be <process_event+0x256>
    13a6:	491f      	ldr	r1, [pc, #124]	; (1424 <process_event+0x2bc>)
    13a8:	4640      	mov	r0, r8
    13aa:	f240 1365 	movw	r3, #357	; 0x165
    13ae:	463a      	mov	r2, r7
    13b0:	f007 fdb3 	bl	8f1a <assert_print>
    13b4:	f240 1165 	movw	r1, #357	; 0x165
    13b8:	4638      	mov	r0, r7
    13ba:	f007 fda7 	bl	8f0c <assert_post_action>
			transit = mgr->transitions->reset;
    13be:	6923      	ldr	r3, [r4, #16]
    13c0:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    13c2:	b95e      	cbnz	r6, 13dc <process_event+0x274>
    13c4:	4918      	ldr	r1, [pc, #96]	; (1428 <process_event+0x2c0>)
    13c6:	4640      	mov	r0, r8
    13c8:	f44f 73b4 	mov.w	r3, #360	; 0x168
    13cc:	463a      	mov	r2, r7
    13ce:	f007 fda4 	bl	8f1a <assert_print>
    13d2:	f44f 71b4 	mov.w	r1, #360	; 0x168
    13d6:	4638      	mov	r0, r7
    13d8:	f007 fd98 	bl	8f0c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    13dc:	8ba3      	ldrh	r3, [r4, #28]
    13de:	f023 0307 	bic.w	r3, r3, #7
    13e2:	f043 0305 	orr.w	r3, r3, #5
    13e6:	e797      	b.n	1318 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    13e8:	490c      	ldr	r1, [pc, #48]	; (141c <process_event+0x2b4>)
    13ea:	f240 136b 	movw	r3, #363	; 0x16b
    13ee:	463a      	mov	r2, r7
    13f0:	4640      	mov	r0, r8
    13f2:	f007 fd92 	bl	8f1a <assert_print>
    13f6:	2500      	movs	r5, #0
    13f8:	f240 116b 	movw	r1, #363	; 0x16b
    13fc:	4638      	mov	r0, r7
    13fe:	f007 fd85 	bl	8f0c <assert_post_action>
		onoff_transition_fn transit = NULL;
    1402:	462e      	mov	r6, r5
    1404:	e78a      	b.n	131c <process_event+0x1b4>
    1406:	bf00      	nop
    1408:	0000a377 	.word	0x0000a377
    140c:	0000a3a4 	.word	0x0000a3a4
    1410:	00009ea7 	.word	0x00009ea7
    1414:	0000a3bb 	.word	0x0000a3bb
    1418:	0000a2d4 	.word	0x0000a2d4
    141c:	0000a04a 	.word	0x0000a04a
    1420:	0000a2f6 	.word	0x0000a2f6
    1424:	0000a302 	.word	0x0000a302
    1428:	0000a325 	.word	0x0000a325
    142c:	0000a33c 	.word	0x0000a33c
    1430:	0000a352 	.word	0x0000a352
    1434:	0000a361 	.word	0x0000a361
				   && !sys_slist_is_empty(&mgr->monitors);
    1438:	f04f 0a01 	mov.w	sl, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    143c:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    1440:	f104 0914 	add.w	r9, r4, #20
			mgr->flags = flags;
    1444:	83a3      	strh	r3, [r4, #28]
    1446:	4648      	mov	r0, r9
    1448:	f005 f880 	bl	654c <z_spin_unlock_valid>
    144c:	b968      	cbnz	r0, 146a <process_event+0x302>
    144e:	4a37      	ldr	r2, [pc, #220]	; (152c <process_event+0x3c4>)
    1450:	4937      	ldr	r1, [pc, #220]	; (1530 <process_event+0x3c8>)
    1452:	23b9      	movs	r3, #185	; 0xb9
    1454:	4640      	mov	r0, r8
    1456:	f007 fd60 	bl	8f1a <assert_print>
    145a:	4836      	ldr	r0, [pc, #216]	; (1534 <process_event+0x3cc>)
    145c:	4649      	mov	r1, r9
    145e:	f007 fd5c 	bl	8f1a <assert_print>
    1462:	4832      	ldr	r0, [pc, #200]	; (152c <process_event+0x3c4>)
    1464:	21b9      	movs	r1, #185	; 0xb9
    1466:	f007 fd51 	bl	8f0c <assert_post_action>
    146a:	9b00      	ldr	r3, [sp, #0]
    146c:	f383 8811 	msr	BASEPRI, r3
    1470:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1474:	f1ba 0f00 	cmp.w	sl, #0
    1478:	d136      	bne.n	14e8 <process_event+0x380>
	while (!sys_slist_is_empty(list)) {
    147a:	2d00      	cmp	r5, #0
    147c:	d146      	bne.n	150c <process_event+0x3a4>
			if (transit != NULL) {
    147e:	b116      	cbz	r6, 1486 <process_event+0x31e>
				transit(mgr, transition_complete);
    1480:	492d      	ldr	r1, [pc, #180]	; (1538 <process_event+0x3d0>)
    1482:	4620      	mov	r0, r4
    1484:	47b0      	blx	r6
	__asm__ volatile(
    1486:	f04f 0240 	mov.w	r2, #64	; 0x40
    148a:	f3ef 8311 	mrs	r3, BASEPRI
    148e:	f382 8812 	msr	BASEPRI_MAX, r2
    1492:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1496:	4648      	mov	r0, r9
	k.key = arch_irq_lock();
    1498:	9300      	str	r3, [sp, #0]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    149a:	f005 f849 	bl	6530 <z_spin_lock_valid>
    149e:	b968      	cbnz	r0, 14bc <process_event+0x354>
    14a0:	4a22      	ldr	r2, [pc, #136]	; (152c <process_event+0x3c4>)
    14a2:	4926      	ldr	r1, [pc, #152]	; (153c <process_event+0x3d4>)
    14a4:	238e      	movs	r3, #142	; 0x8e
    14a6:	4640      	mov	r0, r8
    14a8:	f007 fd37 	bl	8f1a <assert_print>
    14ac:	4824      	ldr	r0, [pc, #144]	; (1540 <process_event+0x3d8>)
    14ae:	4649      	mov	r1, r9
    14b0:	f007 fd33 	bl	8f1a <assert_print>
    14b4:	481d      	ldr	r0, [pc, #116]	; (152c <process_event+0x3c4>)
    14b6:	218e      	movs	r1, #142	; 0x8e
    14b8:	f007 fd28 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    14bc:	4648      	mov	r0, r9
    14be:	f005 f855 	bl	656c <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    14c2:	8ba3      	ldrh	r3, [r4, #28]
    14c4:	f023 0308 	bic.w	r3, r3, #8
    14c8:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    14ca:	8ba3      	ldrh	r3, [r4, #28]
    14cc:	06da      	lsls	r2, r3, #27
    14ce:	d525      	bpl.n	151c <process_event+0x3b4>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    14d0:	f023 0310 	bic.w	r3, r3, #16
    14d4:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    14d6:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    14d8:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    14dc:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    14e0:	2900      	cmp	r1, #0
    14e2:	f47f ae72 	bne.w	11ca <process_event+0x62>
out:
    14e6:	e650      	b.n	118a <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    14e8:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    14ea:	2900      	cmp	r1, #0
    14ec:	d0c5      	beq.n	147a <process_event+0x312>
	return node->next;
    14ee:	f8d1 a000 	ldr.w	sl, [r1]
		mon->callback(mgr, mon, state, res);
    14f2:	684b      	ldr	r3, [r1, #4]
    14f4:	9a01      	ldr	r2, [sp, #4]
    14f6:	469c      	mov	ip, r3
    14f8:	4620      	mov	r0, r4
    14fa:	465b      	mov	r3, fp
    14fc:	47e0      	blx	ip
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    14fe:	f1ba 0f00 	cmp.w	sl, #0
    1502:	d0ba      	beq.n	147a <process_event+0x312>
    1504:	4651      	mov	r1, sl
    1506:	f8da a000 	ldr.w	sl, [sl]
    150a:	e7f2      	b.n	14f2 <process_event+0x38a>
    150c:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    150e:	9a01      	ldr	r2, [sp, #4]
    1510:	682d      	ldr	r5, [r5, #0]
    1512:	465b      	mov	r3, fp
    1514:	4620      	mov	r0, r4
    1516:	f007 fc2f 	bl	8d78 <notify_one>
    151a:	e7ae      	b.n	147a <process_event+0x312>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    151c:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1520:	bf1e      	ittt	ne
    1522:	f023 0320 	bicne.w	r3, r3, #32
    1526:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    1528:	2102      	movne	r1, #2
    152a:	e7d5      	b.n	14d8 <process_event+0x370>
    152c:	0000a377 	.word	0x0000a377
    1530:	0000a3a4 	.word	0x0000a3a4
    1534:	0000a3bb 	.word	0x0000a3bb
    1538:	00001545 	.word	0x00001545
    153c:	0000a3d0 	.word	0x0000a3d0
    1540:	0000a3e5 	.word	0x0000a3e5

00001544 <transition_complete>:
{
    1544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1546:	4604      	mov	r4, r0
    1548:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    154a:	f100 0614 	add.w	r6, r0, #20
    154e:	f04f 0340 	mov.w	r3, #64	; 0x40
    1552:	f3ef 8711 	mrs	r7, BASEPRI
    1556:	f383 8812 	msr	BASEPRI_MAX, r3
    155a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    155e:	4630      	mov	r0, r6
    1560:	f004 ffe6 	bl	6530 <z_spin_lock_valid>
    1564:	b968      	cbnz	r0, 1582 <transition_complete+0x3e>
    1566:	4a0c      	ldr	r2, [pc, #48]	; (1598 <transition_complete+0x54>)
    1568:	490c      	ldr	r1, [pc, #48]	; (159c <transition_complete+0x58>)
    156a:	480d      	ldr	r0, [pc, #52]	; (15a0 <transition_complete+0x5c>)
    156c:	238e      	movs	r3, #142	; 0x8e
    156e:	f007 fcd4 	bl	8f1a <assert_print>
    1572:	480c      	ldr	r0, [pc, #48]	; (15a4 <transition_complete+0x60>)
    1574:	4631      	mov	r1, r6
    1576:	f007 fcd0 	bl	8f1a <assert_print>
    157a:	4807      	ldr	r0, [pc, #28]	; (1598 <transition_complete+0x54>)
    157c:	218e      	movs	r1, #142	; 0x8e
    157e:	f007 fcc5 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    1582:	4630      	mov	r0, r6
    1584:	f004 fff2 	bl	656c <z_spin_lock_set_owner>
	mgr->last_res = res;
    1588:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    158a:	463a      	mov	r2, r7
    158c:	4620      	mov	r0, r4
    158e:	2101      	movs	r1, #1
}
    1590:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    1594:	f7ff bde8 	b.w	1168 <process_event>
    1598:	0000a377 	.word	0x0000a377
    159c:	0000a3d0 	.word	0x0000a3d0
    15a0:	00009ea7 	.word	0x00009ea7
    15a4:	0000a3e5 	.word	0x0000a3e5

000015a8 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    15a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    15ac:	4604      	mov	r4, r0
    15ae:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    15b0:	f007 fbf8 	bl	8da4 <validate_args>

	if (rv < 0) {
    15b4:	1e05      	subs	r5, r0, #0
    15b6:	db61      	blt.n	167c <onoff_request+0xd4>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    15b8:	f104 0914 	add.w	r9, r4, #20
    15bc:	f04f 0340 	mov.w	r3, #64	; 0x40
    15c0:	f3ef 8a11 	mrs	sl, BASEPRI
    15c4:	f383 8812 	msr	BASEPRI_MAX, r3
    15c8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    15cc:	4648      	mov	r0, r9
    15ce:	f004 ffaf 	bl	6530 <z_spin_lock_valid>
    15d2:	b968      	cbnz	r0, 15f0 <onoff_request+0x48>
    15d4:	4a38      	ldr	r2, [pc, #224]	; (16b8 <onoff_request+0x110>)
    15d6:	4939      	ldr	r1, [pc, #228]	; (16bc <onoff_request+0x114>)
    15d8:	4839      	ldr	r0, [pc, #228]	; (16c0 <onoff_request+0x118>)
    15da:	238e      	movs	r3, #142	; 0x8e
    15dc:	f007 fc9d 	bl	8f1a <assert_print>
    15e0:	4838      	ldr	r0, [pc, #224]	; (16c4 <onoff_request+0x11c>)
    15e2:	4649      	mov	r1, r9
    15e4:	f007 fc99 	bl	8f1a <assert_print>
    15e8:	4833      	ldr	r0, [pc, #204]	; (16b8 <onoff_request+0x110>)
    15ea:	218e      	movs	r1, #142	; 0x8e
    15ec:	f007 fc8e 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    15f0:	4648      	mov	r0, r9
    15f2:	f004 ffbb 	bl	656c <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    15f6:	8be3      	ldrh	r3, [r4, #30]
    15f8:	8ba6      	ldrh	r6, [r4, #28]
    15fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
    15fe:	4293      	cmp	r3, r2
    1600:	f006 0607 	and.w	r6, r6, #7
    1604:	d051      	beq.n	16aa <onoff_request+0x102>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    1606:	2e02      	cmp	r6, #2
	rv = state;
    1608:	4635      	mov	r5, r6
	if (state == ONOFF_STATE_ON) {
    160a:	d123      	bne.n	1654 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    160c:	3301      	adds	r3, #1
    160e:	83e3      	strh	r3, [r4, #30]
		notify = true;
    1610:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1614:	4648      	mov	r0, r9
    1616:	f004 ff99 	bl	654c <z_spin_unlock_valid>
    161a:	b968      	cbnz	r0, 1638 <onoff_request+0x90>
    161c:	4a26      	ldr	r2, [pc, #152]	; (16b8 <onoff_request+0x110>)
    161e:	492a      	ldr	r1, [pc, #168]	; (16c8 <onoff_request+0x120>)
    1620:	4827      	ldr	r0, [pc, #156]	; (16c0 <onoff_request+0x118>)
    1622:	23b9      	movs	r3, #185	; 0xb9
    1624:	f007 fc79 	bl	8f1a <assert_print>
    1628:	4828      	ldr	r0, [pc, #160]	; (16cc <onoff_request+0x124>)
    162a:	4649      	mov	r1, r9
    162c:	f007 fc75 	bl	8f1a <assert_print>
    1630:	4821      	ldr	r0, [pc, #132]	; (16b8 <onoff_request+0x110>)
    1632:	21b9      	movs	r1, #185	; 0xb9
    1634:	f007 fc6a 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    1638:	f38a 8811 	msr	BASEPRI, sl
    163c:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    1640:	f1b8 0f00 	cmp.w	r8, #0
    1644:	d01a      	beq.n	167c <onoff_request+0xd4>
			notify_one(mgr, cli, state, 0);
    1646:	2300      	movs	r3, #0
    1648:	4632      	mov	r2, r6
    164a:	4639      	mov	r1, r7
    164c:	4620      	mov	r0, r4
    164e:	f007 fb93 	bl	8d78 <notify_one>
    1652:	e013      	b.n	167c <onoff_request+0xd4>
	} else if ((state == ONOFF_STATE_OFF)
    1654:	2e06      	cmp	r6, #6
    1656:	d814      	bhi.n	1682 <onoff_request+0xda>
    1658:	e8df f006 	tbb	[pc, r6]
    165c:	13131f04 	.word	0x13131f04
    1660:	2a04      	.short	0x2a04
    1662:	04          	.byte	0x04
    1663:	00          	.byte	0x00
	parent->next = child;
    1664:	2300      	movs	r3, #0
    1666:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    1668:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    166a:	b9db      	cbnz	r3, 16a4 <onoff_request+0xfc>
	list->head = node;
    166c:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    1670:	b9ae      	cbnz	r6, 169e <onoff_request+0xf6>
		process_event(mgr, EVT_RECHECK, key);
    1672:	4652      	mov	r2, sl
    1674:	2102      	movs	r1, #2
    1676:	4620      	mov	r0, r4
    1678:	f7ff fd76 	bl	1168 <process_event>
		}
	}

	return rv;
}
    167c:	4628      	mov	r0, r5
    167e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1682:	4913      	ldr	r1, [pc, #76]	; (16d0 <onoff_request+0x128>)
    1684:	480e      	ldr	r0, [pc, #56]	; (16c0 <onoff_request+0x118>)
    1686:	4a13      	ldr	r2, [pc, #76]	; (16d4 <onoff_request+0x12c>)
    1688:	f240 13c9 	movw	r3, #457	; 0x1c9
    168c:	f007 fc45 	bl	8f1a <assert_print>
    1690:	4810      	ldr	r0, [pc, #64]	; (16d4 <onoff_request+0x12c>)
    1692:	f240 11c9 	movw	r1, #457	; 0x1c9
    1696:	f007 fc39 	bl	8f0c <assert_post_action>
	if (state == ONOFF_STATE_ON) {
    169a:	f06f 0504 	mvn.w	r5, #4
    169e:	f04f 0800 	mov.w	r8, #0
    16a2:	e7b7      	b.n	1614 <onoff_request+0x6c>
	parent->next = child;
    16a4:	601f      	str	r7, [r3, #0]
	list->tail = node;
    16a6:	6067      	str	r7, [r4, #4]
}
    16a8:	e7e2      	b.n	1670 <onoff_request+0xc8>
		rv = -EAGAIN;
    16aa:	f06f 050a 	mvn.w	r5, #10
    16ae:	e7f6      	b.n	169e <onoff_request+0xf6>
	if (state == ONOFF_STATE_ON) {
    16b0:	f06f 0585 	mvn.w	r5, #133	; 0x85
    16b4:	e7f3      	b.n	169e <onoff_request+0xf6>
    16b6:	bf00      	nop
    16b8:	0000a377 	.word	0x0000a377
    16bc:	0000a3d0 	.word	0x0000a3d0
    16c0:	00009ea7 	.word	0x00009ea7
    16c4:	0000a3e5 	.word	0x0000a3e5
    16c8:	0000a3a4 	.word	0x0000a3a4
    16cc:	0000a3bb 	.word	0x0000a3bb
    16d0:	0000a361 	.word	0x0000a361
    16d4:	0000a2d4 	.word	0x0000a2d4

000016d8 <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    16d8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    16dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    16e0:	4604      	mov	r4, r0
    16e2:	460e      	mov	r6, r1
    16e4:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    16e6:	d36c      	bcc.n	17c2 <sys_heap_init+0xea>
    16e8:	493d      	ldr	r1, [pc, #244]	; (17e0 <sys_heap_init+0x108>)
    16ea:	4a3e      	ldr	r2, [pc, #248]	; (17e4 <sys_heap_init+0x10c>)
    16ec:	483e      	ldr	r0, [pc, #248]	; (17e8 <sys_heap_init+0x110>)
    16ee:	f240 13e3 	movw	r3, #483	; 0x1e3
    16f2:	f007 fc12 	bl	8f1a <assert_print>
    16f6:	483d      	ldr	r0, [pc, #244]	; (17ec <sys_heap_init+0x114>)
    16f8:	f007 fc0f 	bl	8f1a <assert_print>
    16fc:	f240 11e3 	movw	r1, #483	; 0x1e3
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1700:	4838      	ldr	r0, [pc, #224]	; (17e4 <sys_heap_init+0x10c>)
    1702:	f007 fc03 	bl	8f0c <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
    1706:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1708:	1df5      	adds	r5, r6, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    170a:	443e      	add	r6, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    170c:	f025 0507 	bic.w	r5, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1710:	f026 0607 	bic.w	r6, r6, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1714:	1b76      	subs	r6, r6, r5

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1716:	2e17      	cmp	r6, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1718:	ea4f 07d6 	mov.w	r7, r6, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    171c:	d80e      	bhi.n	173c <sys_heap_init+0x64>
    171e:	4934      	ldr	r1, [pc, #208]	; (17f0 <sys_heap_init+0x118>)
    1720:	4a30      	ldr	r2, [pc, #192]	; (17e4 <sys_heap_init+0x10c>)
    1722:	4831      	ldr	r0, [pc, #196]	; (17e8 <sys_heap_init+0x110>)
    1724:	f240 13f3 	movw	r3, #499	; 0x1f3
    1728:	f007 fbf7 	bl	8f1a <assert_print>
    172c:	4831      	ldr	r0, [pc, #196]	; (17f4 <sys_heap_init+0x11c>)
    172e:	f007 fbf4 	bl	8f1a <assert_print>
    1732:	482c      	ldr	r0, [pc, #176]	; (17e4 <sys_heap_init+0x10c>)
    1734:	f240 11f3 	movw	r1, #499	; 0x1f3
    1738:	f007 fbe8 	bl	8f0c <assert_post_action>

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    173c:	6025      	str	r5, [r4, #0]
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    173e:	fab7 f487 	clz	r4, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    1742:	f1c4 0820 	rsb	r8, r4, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    1746:	f1c4 0424 	rsb	r4, r4, #36	; 0x24
    174a:	00a4      	lsls	r4, r4, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    174c:	3407      	adds	r4, #7
	h->avail_buckets = 0;
    174e:	2300      	movs	r3, #0
    1750:	08e4      	lsrs	r4, r4, #3
    1752:	60eb      	str	r3, [r5, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1754:	1c63      	adds	r3, r4, #1
    1756:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
    1758:	60af      	str	r7, [r5, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    175a:	d90e      	bls.n	177a <sys_heap_init+0xa2>
    175c:	4926      	ldr	r1, [pc, #152]	; (17f8 <sys_heap_init+0x120>)
    175e:	4a21      	ldr	r2, [pc, #132]	; (17e4 <sys_heap_init+0x10c>)
    1760:	4821      	ldr	r0, [pc, #132]	; (17e8 <sys_heap_init+0x110>)
    1762:	f44f 7301 	mov.w	r3, #516	; 0x204
    1766:	f007 fbd8 	bl	8f1a <assert_print>
    176a:	4822      	ldr	r0, [pc, #136]	; (17f4 <sys_heap_init+0x11c>)
    176c:	f007 fbd5 	bl	8f1a <assert_print>
    1770:	481c      	ldr	r0, [pc, #112]	; (17e4 <sys_heap_init+0x10c>)
    1772:	f44f 7101 	mov.w	r1, #516	; 0x204
    1776:	f007 fbc9 	bl	8f0c <assert_post_action>
    177a:	f105 030c 	add.w	r3, r5, #12
    177e:	eb03 0888 	add.w	r8, r3, r8, lsl #2

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    1782:	2200      	movs	r2, #0
    1784:	f843 2f04 	str.w	r2, [r3, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    1788:	4543      	cmp	r3, r8
    178a:	d1fb      	bne.n	1784 <sys_heap_init+0xac>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    178c:	0063      	lsls	r3, r4, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    178e:	f043 0301 	orr.w	r3, r3, #1
    1792:	806b      	strh	r3, [r5, #2]
		((uint16_t *)cmem)[f] = val;
    1794:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    1798:	1b3b      	subs	r3, r7, r4
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    179a:	0058      	lsls	r0, r3, #1
		((uint16_t *)cmem)[f] = val;
    179c:	802a      	strh	r2, [r5, #0]
    179e:	8048      	strh	r0, [r1, #2]
    17a0:	19a9      	adds	r1, r5, r6
    17a2:	f825 4034 	strh.w	r4, [r5, r4, lsl #3]
    17a6:	804a      	strh	r2, [r1, #2]
    17a8:	53ab      	strh	r3, [r5, r6]
	void *cmem = &buf[c];
    17aa:	eb05 03c7 	add.w	r3, r5, r7, lsl #3
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    17ae:	4621      	mov	r1, r4
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    17b0:	885a      	ldrh	r2, [r3, #2]
    17b2:	f042 0201 	orr.w	r2, r2, #1
    17b6:	4628      	mov	r0, r5
    17b8:	805a      	strh	r2, [r3, #2]
}
    17ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
    17be:	f007 bb22 	b.w	8e06 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    17c2:	2a04      	cmp	r2, #4
    17c4:	d89f      	bhi.n	1706 <sys_heap_init+0x2e>
    17c6:	490d      	ldr	r1, [pc, #52]	; (17fc <sys_heap_init+0x124>)
    17c8:	4a06      	ldr	r2, [pc, #24]	; (17e4 <sys_heap_init+0x10c>)
    17ca:	4807      	ldr	r0, [pc, #28]	; (17e8 <sys_heap_init+0x110>)
    17cc:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
    17d0:	f007 fba3 	bl	8f1a <assert_print>
    17d4:	4807      	ldr	r0, [pc, #28]	; (17f4 <sys_heap_init+0x11c>)
    17d6:	f007 fba0 	bl	8f1a <assert_print>
    17da:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    17de:	e78f      	b.n	1700 <sys_heap_init+0x28>
    17e0:	0000a4c9 	.word	0x0000a4c9
    17e4:	0000a3fd 	.word	0x0000a3fd
    17e8:	00009ea7 	.word	0x00009ea7
    17ec:	0000a4df 	.word	0x0000a4df
    17f0:	0000a530 	.word	0x0000a530
    17f4:	0000a517 	.word	0x0000a517
    17f8:	0000a559 	.word	0x0000a559
    17fc:	0000a4f6 	.word	0x0000a4f6

00001800 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    1800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1804:	b091      	sub	sp, #68	; 0x44
    1806:	468b      	mov	fp, r1
    1808:	9002      	str	r0, [sp, #8]
    180a:	4692      	mov	sl, r2
    180c:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    180e:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1810:	f89a 0000 	ldrb.w	r0, [sl]
    1814:	b908      	cbnz	r0, 181a <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    1816:	4628      	mov	r0, r5
    1818:	e338      	b.n	1e8c <cbvprintf+0x68c>
		if (*fp != '%') {
    181a:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    181c:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
    1820:	d007      	beq.n	1832 <cbvprintf+0x32>
			OUTC('%');
    1822:	9b02      	ldr	r3, [sp, #8]
    1824:	4659      	mov	r1, fp
    1826:	4798      	blx	r3
    1828:	2800      	cmp	r0, #0
    182a:	f2c0 832f 	blt.w	1e8c <cbvprintf+0x68c>
    182e:	3501      	adds	r5, #1
			break;
    1830:	e200      	b.n	1c34 <cbvprintf+0x434>
		} state = {
    1832:	2218      	movs	r2, #24
    1834:	2100      	movs	r1, #0
    1836:	a80a      	add	r0, sp, #40	; 0x28
    1838:	f007 fc5c 	bl	90f4 <memset>
	if (*sp == '%') {
    183c:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1840:	2b25      	cmp	r3, #37	; 0x25
    1842:	d078      	beq.n	1936 <cbvprintf+0x136>
    1844:	2200      	movs	r2, #0
    1846:	4696      	mov	lr, r2
    1848:	4694      	mov	ip, r2
    184a:	4616      	mov	r6, r2
    184c:	4610      	mov	r0, r2
    184e:	4639      	mov	r1, r7
		switch (*sp) {
    1850:	f817 3b01 	ldrb.w	r3, [r7], #1
    1854:	2b2b      	cmp	r3, #43	; 0x2b
    1856:	f000 809d 	beq.w	1994 <cbvprintf+0x194>
    185a:	f200 8094 	bhi.w	1986 <cbvprintf+0x186>
    185e:	2b20      	cmp	r3, #32
    1860:	f000 809a 	beq.w	1998 <cbvprintf+0x198>
    1864:	2b23      	cmp	r3, #35	; 0x23
    1866:	f000 809a 	beq.w	199e <cbvprintf+0x19e>
    186a:	b12a      	cbz	r2, 1878 <cbvprintf+0x78>
    186c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1874:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    1878:	f1be 0f00 	cmp.w	lr, #0
    187c:	d005      	beq.n	188a <cbvprintf+0x8a>
    187e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1882:	f042 0220 	orr.w	r2, r2, #32
    1886:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    188a:	f1bc 0f00 	cmp.w	ip, #0
    188e:	d005      	beq.n	189c <cbvprintf+0x9c>
    1890:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1894:	f042 0210 	orr.w	r2, r2, #16
    1898:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    189c:	b12e      	cbz	r6, 18aa <cbvprintf+0xaa>
    189e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    18a2:	f042 0208 	orr.w	r2, r2, #8
    18a6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    18aa:	b128      	cbz	r0, 18b8 <cbvprintf+0xb8>
    18ac:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    18b0:	f042 0204 	orr.w	r2, r2, #4
    18b4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    18b8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    18bc:	f002 0044 	and.w	r0, r2, #68	; 0x44
    18c0:	2844      	cmp	r0, #68	; 0x44
    18c2:	d103      	bne.n	18cc <cbvprintf+0xcc>
		conv->flag_zero = false;
    18c4:	f36f 1286 	bfc	r2, #6, #1
    18c8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    18cc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    18d0:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    18d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    18d6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    18da:	d17b      	bne.n	19d4 <cbvprintf+0x1d4>
		conv->width_star = true;
    18dc:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    18e0:	f042 0201 	orr.w	r2, r2, #1
			++sp;
    18e4:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    18e6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    18ea:	781a      	ldrb	r2, [r3, #0]
    18ec:	2a2e      	cmp	r2, #46	; 0x2e
    18ee:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    18f2:	bf0c      	ite	eq
    18f4:	2101      	moveq	r1, #1
    18f6:	2100      	movne	r1, #0
    18f8:	f361 0241 	bfi	r2, r1, #1, #1
    18fc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    1900:	d174      	bne.n	19ec <cbvprintf+0x1ec>
	if (*sp == '*') {
    1902:	785a      	ldrb	r2, [r3, #1]
    1904:	2a2a      	cmp	r2, #42	; 0x2a
    1906:	d06a      	beq.n	19de <cbvprintf+0x1de>
	++sp;
    1908:	3301      	adds	r3, #1
	size_t val = 0;
    190a:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    190c:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    190e:	4618      	mov	r0, r3
    1910:	f810 2b01 	ldrb.w	r2, [r0], #1
    1914:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1918:	2f09      	cmp	r7, #9
    191a:	f240 8093 	bls.w	1a44 <cbvprintf+0x244>
	conv->unsupported |= ((conv->prec_value < 0)
    191e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    1922:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    1924:	f3c2 0040 	ubfx	r0, r2, #1, #1
    1928:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    192c:	f361 0241 	bfi	r2, r1, #1, #1
    1930:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1934:	e05a      	b.n	19ec <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    1936:	f10a 0702 	add.w	r7, sl, #2
    193a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    193e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1942:	07d9      	lsls	r1, r3, #31
    1944:	f140 8122 	bpl.w	1b8c <cbvprintf+0x38c>
			width = va_arg(ap, int);
    1948:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    194c:	f1b9 0f00 	cmp.w	r9, #0
    1950:	da07      	bge.n	1962 <cbvprintf+0x162>
				conv->flag_dash = true;
    1952:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1956:	f042 0204 	orr.w	r2, r2, #4
    195a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    195e:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    1962:	075a      	lsls	r2, r3, #29
    1964:	f140 811b 	bpl.w	1b9e <cbvprintf+0x39e>
			int arg = va_arg(ap, int);
    1968:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    196c:	f1b8 0f00 	cmp.w	r8, #0
    1970:	f280 811a 	bge.w	1ba8 <cbvprintf+0x3a8>
				conv->prec_present = false;
    1974:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1978:	f36f 0341 	bfc	r3, #1, #1
    197c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1980:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    1984:	e110      	b.n	1ba8 <cbvprintf+0x3a8>
		switch (*sp) {
    1986:	2b2d      	cmp	r3, #45	; 0x2d
    1988:	d00c      	beq.n	19a4 <cbvprintf+0x1a4>
    198a:	2b30      	cmp	r3, #48	; 0x30
    198c:	f47f af6d 	bne.w	186a <cbvprintf+0x6a>
    1990:	2201      	movs	r2, #1
	} while (loop);
    1992:	e75c      	b.n	184e <cbvprintf+0x4e>
		switch (*sp) {
    1994:	2601      	movs	r6, #1
    1996:	e75a      	b.n	184e <cbvprintf+0x4e>
    1998:	f04f 0c01 	mov.w	ip, #1
    199c:	e757      	b.n	184e <cbvprintf+0x4e>
    199e:	f04f 0e01 	mov.w	lr, #1
    19a2:	e754      	b.n	184e <cbvprintf+0x4e>
    19a4:	2001      	movs	r0, #1
    19a6:	e752      	b.n	184e <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    19a8:	fb0c 6202 	mla	r2, ip, r2, r6
    19ac:	3a30      	subs	r2, #48	; 0x30
    19ae:	4603      	mov	r3, r0
    19b0:	4618      	mov	r0, r3
    19b2:	f810 6b01 	ldrb.w	r6, [r0], #1
    19b6:	f1a6 0730 	sub.w	r7, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    19ba:	2f09      	cmp	r7, #9
    19bc:	d9f4      	bls.n	19a8 <cbvprintf+0x1a8>
	if (sp != wp) {
    19be:	4299      	cmp	r1, r3
    19c0:	d093      	beq.n	18ea <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    19c2:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    19c6:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    19c8:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    19ca:	f362 0141 	bfi	r1, r2, #1, #1
    19ce:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    19d2:	e78a      	b.n	18ea <cbvprintf+0xea>
    19d4:	460b      	mov	r3, r1
	size_t val = 0;
    19d6:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    19d8:	f04f 0c0a 	mov.w	ip, #10
    19dc:	e7e8      	b.n	19b0 <cbvprintf+0x1b0>
		conv->prec_star = true;
    19de:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    19e2:	f042 0204 	orr.w	r2, r2, #4
    19e6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    19ea:	3302      	adds	r3, #2
	switch (*sp) {
    19ec:	461f      	mov	r7, r3
    19ee:	f817 2b01 	ldrb.w	r2, [r7], #1
    19f2:	2a6c      	cmp	r2, #108	; 0x6c
    19f4:	d047      	beq.n	1a86 <cbvprintf+0x286>
    19f6:	d82b      	bhi.n	1a50 <cbvprintf+0x250>
    19f8:	2a68      	cmp	r2, #104	; 0x68
    19fa:	d031      	beq.n	1a60 <cbvprintf+0x260>
    19fc:	2a6a      	cmp	r2, #106	; 0x6a
    19fe:	d04c      	beq.n	1a9a <cbvprintf+0x29a>
    1a00:	2a4c      	cmp	r2, #76	; 0x4c
    1a02:	d052      	beq.n	1aaa <cbvprintf+0x2aa>
    1a04:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    1a06:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    1a0a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
    1a0e:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    1a12:	2a78      	cmp	r2, #120	; 0x78
    1a14:	f200 80b2 	bhi.w	1b7c <cbvprintf+0x37c>
    1a18:	2a6d      	cmp	r2, #109	; 0x6d
    1a1a:	d853      	bhi.n	1ac4 <cbvprintf+0x2c4>
    1a1c:	2a69      	cmp	r2, #105	; 0x69
    1a1e:	f200 80ad 	bhi.w	1b7c <cbvprintf+0x37c>
    1a22:	2a57      	cmp	r2, #87	; 0x57
    1a24:	d86a      	bhi.n	1afc <cbvprintf+0x2fc>
    1a26:	2a41      	cmp	r2, #65	; 0x41
    1a28:	d003      	beq.n	1a32 <cbvprintf+0x232>
    1a2a:	3a45      	subs	r2, #69	; 0x45
    1a2c:	2a02      	cmp	r2, #2
    1a2e:	f200 80a5 	bhi.w	1b7c <cbvprintf+0x37c>
		conv->specifier_cat = SPECIFIER_FP;
    1a32:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1a36:	2204      	movs	r2, #4
    1a38:	f362 0302 	bfi	r3, r2, #0, #3
    1a3c:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    1a40:	2301      	movs	r3, #1
			break;
    1a42:	e082      	b.n	1b4a <cbvprintf+0x34a>
		val = 10U * val + *sp++ - '0';
    1a44:	fb06 2201 	mla	r2, r6, r1, r2
    1a48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    1a4c:	4603      	mov	r3, r0
    1a4e:	e75e      	b.n	190e <cbvprintf+0x10e>
	switch (*sp) {
    1a50:	2a74      	cmp	r2, #116	; 0x74
    1a52:	d026      	beq.n	1aa2 <cbvprintf+0x2a2>
    1a54:	2a7a      	cmp	r2, #122	; 0x7a
    1a56:	d1d5      	bne.n	1a04 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1a58:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1a5c:	2206      	movs	r2, #6
    1a5e:	e00d      	b.n	1a7c <cbvprintf+0x27c>
		if (*++sp == 'h') {
    1a60:	785a      	ldrb	r2, [r3, #1]
    1a62:	2a68      	cmp	r2, #104	; 0x68
    1a64:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1a68:	d106      	bne.n	1a78 <cbvprintf+0x278>
			conv->length_mod = LENGTH_HH;
    1a6a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1a6c:	f361 02c6 	bfi	r2, r1, #3, #4
    1a70:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    1a74:	1c9f      	adds	r7, r3, #2
    1a76:	e7c6      	b.n	1a06 <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1a78:	4613      	mov	r3, r2
    1a7a:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1a7c:	f362 03c6 	bfi	r3, r2, #3, #4
    1a80:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    1a84:	e7bf      	b.n	1a06 <cbvprintf+0x206>
		if (*++sp == 'l') {
    1a86:	785a      	ldrb	r2, [r3, #1]
    1a88:	2a6c      	cmp	r2, #108	; 0x6c
    1a8a:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1a8e:	d101      	bne.n	1a94 <cbvprintf+0x294>
			conv->length_mod = LENGTH_LL;
    1a90:	2104      	movs	r1, #4
    1a92:	e7eb      	b.n	1a6c <cbvprintf+0x26c>
			conv->length_mod = LENGTH_L;
    1a94:	4613      	mov	r3, r2
    1a96:	2203      	movs	r2, #3
    1a98:	e7f0      	b.n	1a7c <cbvprintf+0x27c>
		conv->length_mod = LENGTH_J;
    1a9a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1a9e:	2205      	movs	r2, #5
    1aa0:	e7ec      	b.n	1a7c <cbvprintf+0x27c>
		conv->length_mod = LENGTH_T;
    1aa2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1aa6:	2207      	movs	r2, #7
    1aa8:	e7e8      	b.n	1a7c <cbvprintf+0x27c>
		conv->unsupported = true;
    1aaa:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    1aae:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    1ab2:	f023 0302 	bic.w	r3, r3, #2
    1ab6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1aba:	f043 0302 	orr.w	r3, r3, #2
    1abe:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    1ac2:	e7a0      	b.n	1a06 <cbvprintf+0x206>
	switch (conv->specifier) {
    1ac4:	f1a2 006e 	sub.w	r0, r2, #110	; 0x6e
    1ac8:	b2c0      	uxtb	r0, r0
    1aca:	2101      	movs	r1, #1
    1acc:	4081      	lsls	r1, r0
    1ace:	f240 4082 	movw	r0, #1154	; 0x482
    1ad2:	4201      	tst	r1, r0
    1ad4:	d122      	bne.n	1b1c <cbvprintf+0x31c>
    1ad6:	f011 0f24 	tst.w	r1, #36	; 0x24
    1ada:	d142      	bne.n	1b62 <cbvprintf+0x362>
    1adc:	07ce      	lsls	r6, r1, #31
    1ade:	d54d      	bpl.n	1b7c <cbvprintf+0x37c>
		conv->specifier_cat = SPECIFIER_PTR;
    1ae0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1ae4:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1ae8:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1aec:	2103      	movs	r1, #3
    1aee:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1af2:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    1af4:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1af8:	4143      	adcs	r3, r0
    1afa:	e026      	b.n	1b4a <cbvprintf+0x34a>
	switch (conv->specifier) {
    1afc:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1b00:	b2c9      	uxtb	r1, r1
    1b02:	2001      	movs	r0, #1
    1b04:	fa00 f101 	lsl.w	r1, r0, r1
    1b08:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    1b0c:	d191      	bne.n	1a32 <cbvprintf+0x232>
    1b0e:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    1b12:	d124      	bne.n	1b5e <cbvprintf+0x35e>
    1b14:	f640 0001 	movw	r0, #2049	; 0x801
    1b18:	4201      	tst	r1, r0
    1b1a:	d02f      	beq.n	1b7c <cbvprintf+0x37c>
    1b1c:	2102      	movs	r1, #2
		conv->specifier_cat = SPECIFIER_SINT;
    1b1e:	f89d 0032 	ldrb.w	r0, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1b22:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1b26:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    1b28:	f361 0002 	bfi	r0, r1, #0, #3
			conv->invalid = true;
    1b2c:	bf08      	it	eq
    1b2e:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
		conv->specifier_cat = SPECIFIER_SINT;
    1b32:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
			conv->invalid = true;
    1b36:	bf04      	itt	eq
    1b38:	f041 0101 	orreq.w	r1, r1, #1
    1b3c:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1b40:	2a63      	cmp	r2, #99	; 0x63
    1b42:	d121      	bne.n	1b88 <cbvprintf+0x388>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1b44:	3b00      	subs	r3, #0
    1b46:	bf18      	it	ne
    1b48:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1b4a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1b4e:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1b52:	430b      	orrs	r3, r1
    1b54:	f363 0241 	bfi	r2, r3, #1, #1
    1b58:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1b5c:	e6ef      	b.n	193e <cbvprintf+0x13e>
	switch (conv->specifier) {
    1b5e:	4601      	mov	r1, r0
    1b60:	e7dd      	b.n	1b1e <cbvprintf+0x31e>
		conv->specifier_cat = SPECIFIER_PTR;
    1b62:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1b66:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    1b68:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1b6c:	f361 0202 	bfi	r2, r1, #0, #3
    1b70:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    1b74:	bf14      	ite	ne
    1b76:	2301      	movne	r3, #1
    1b78:	2300      	moveq	r3, #0
    1b7a:	e7e6      	b.n	1b4a <cbvprintf+0x34a>
		conv->invalid = true;
    1b7c:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1b80:	f043 0301 	orr.w	r3, r3, #1
    1b84:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    1b88:	2300      	movs	r3, #0
    1b8a:	e7de      	b.n	1b4a <cbvprintf+0x34a>
		} else if (conv->width_present) {
    1b8c:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1b90:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1b92:	bfb4      	ite	lt
    1b94:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    1b98:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
    1b9c:	e6e1      	b.n	1962 <cbvprintf+0x162>
		} else if (conv->prec_present) {
    1b9e:	079b      	lsls	r3, r3, #30
    1ba0:	f57f aeee 	bpl.w	1980 <cbvprintf+0x180>
			precision = conv->prec_value;
    1ba4:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    1ba8:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    1bac:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1bae:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    1bb2:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    1bb6:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1bba:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1bbc:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1bc0:	d13a      	bne.n	1c38 <cbvprintf+0x438>
			switch (length_mod) {
    1bc2:	1ecb      	subs	r3, r1, #3
    1bc4:	2b04      	cmp	r3, #4
    1bc6:	d812      	bhi.n	1bee <cbvprintf+0x3ee>
    1bc8:	e8df f003 	tbb	[pc, r3]
    1bcc:	11090903 	.word	0x11090903
    1bd0:	11          	.byte	0x11
    1bd1:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1bd2:	f854 3b04 	ldr.w	r3, [r4], #4
    1bd6:	17da      	asrs	r2, r3, #31
    1bd8:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			} else if (length_mod == LENGTH_H) {
    1bdc:	e01b      	b.n	1c16 <cbvprintf+0x416>
					(sint_value_type)va_arg(ap, intmax_t);
    1bde:	1de2      	adds	r2, r4, #7
    1be0:	f022 0207 	bic.w	r2, r2, #7
    1be4:	4614      	mov	r4, r2
    1be6:	6852      	ldr	r2, [r2, #4]
    1be8:	f854 3b08 	ldr.w	r3, [r4], #8
				break;
    1bec:	e7f4      	b.n	1bd8 <cbvprintf+0x3d8>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1bee:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1bf2:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1bf4:	ea4f 72e3 	mov.w	r2, r3, asr #31
				value->sint = va_arg(ap, int);
    1bf8:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1bfc:	d104      	bne.n	1c08 <cbvprintf+0x408>
				value->uint = (unsigned char)value->uint;
    1bfe:	f003 03ff 	and.w	r3, r3, #255	; 0xff
				value->uint = (unsigned short)value->uint;
    1c02:	930a      	str	r3, [sp, #40]	; 0x28
    1c04:	2300      	movs	r3, #0
    1c06:	e005      	b.n	1c14 <cbvprintf+0x414>
			} else if (length_mod == LENGTH_H) {
    1c08:	2902      	cmp	r1, #2
    1c0a:	d104      	bne.n	1c16 <cbvprintf+0x416>
				value->sint = (short)value->sint;
    1c0c:	b21a      	sxth	r2, r3
    1c0e:	920a      	str	r2, [sp, #40]	; 0x28
    1c10:	f343 33c0 	sbfx	r3, r3, #15, #1
    1c14:	930b      	str	r3, [sp, #44]	; 0x2c
		if (conv->invalid || conv->unsupported) {
    1c16:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1c1a:	f013 0603 	ands.w	r6, r3, #3
    1c1e:	d041      	beq.n	1ca4 <cbvprintf+0x4a4>
			OUTS(sp, fp);
    1c20:	9802      	ldr	r0, [sp, #8]
    1c22:	463b      	mov	r3, r7
    1c24:	4652      	mov	r2, sl
    1c26:	4659      	mov	r1, fp
    1c28:	f007 f95a 	bl	8ee0 <outs>
    1c2c:	2800      	cmp	r0, #0
    1c2e:	f2c0 812d 	blt.w	1e8c <cbvprintf+0x68c>
    1c32:	4405      	add	r5, r0
			continue;
    1c34:	46ba      	mov	sl, r7
    1c36:	e5eb      	b.n	1810 <cbvprintf+0x10>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1c38:	2b02      	cmp	r3, #2
    1c3a:	d121      	bne.n	1c80 <cbvprintf+0x480>
			switch (length_mod) {
    1c3c:	1ecb      	subs	r3, r1, #3
    1c3e:	2b04      	cmp	r3, #4
    1c40:	d813      	bhi.n	1c6a <cbvprintf+0x46a>
    1c42:	e8df f003 	tbb	[pc, r3]
    1c46:	0a03      	.short	0x0a03
    1c48:	120a      	.short	0x120a
    1c4a:	12          	.byte	0x12
    1c4b:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1c4c:	6820      	ldr	r0, [r4, #0]
				value->sint = va_arg(ap, int);
    1c4e:	1d23      	adds	r3, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    1c50:	2200      	movs	r2, #0
				value->uint =
    1c52:	e9cd 020a 	strd	r0, r2, [sp, #40]	; 0x28
    1c56:	461c      	mov	r4, r3
    1c58:	e7dd      	b.n	1c16 <cbvprintf+0x416>
					(uint_value_type)va_arg(ap,
    1c5a:	3407      	adds	r4, #7
    1c5c:	f024 0407 	bic.w	r4, r4, #7
    1c60:	4623      	mov	r3, r4
    1c62:	6862      	ldr	r2, [r4, #4]
    1c64:	f853 0b08 	ldr.w	r0, [r3], #8
				break;
    1c68:	e7f3      	b.n	1c52 <cbvprintf+0x452>
					(uint_value_type)va_arg(ap, size_t);
    1c6a:	f854 3b04 	ldr.w	r3, [r4], #4
    1c6e:	2200      	movs	r2, #0
			if (length_mod == LENGTH_HH) {
    1c70:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1c72:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1c76:	d0c2      	beq.n	1bfe <cbvprintf+0x3fe>
			} else if (length_mod == LENGTH_H) {
    1c78:	2902      	cmp	r1, #2
    1c7a:	d1cc      	bne.n	1c16 <cbvprintf+0x416>
				value->uint = (unsigned short)value->uint;
    1c7c:	b29b      	uxth	r3, r3
    1c7e:	e7c0      	b.n	1c02 <cbvprintf+0x402>
		} else if (specifier_cat == SPECIFIER_FP) {
    1c80:	2b04      	cmp	r3, #4
    1c82:	d109      	bne.n	1c98 <cbvprintf+0x498>
					(sint_value_type)va_arg(ap, long long);
    1c84:	1de3      	adds	r3, r4, #7
    1c86:	f023 0307 	bic.w	r3, r3, #7
    1c8a:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    1c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c92:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    1c96:	e7be      	b.n	1c16 <cbvprintf+0x416>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1c98:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1c9a:	bf04      	itt	eq
    1c9c:	f854 3b04 	ldreq.w	r3, [r4], #4
    1ca0:	930a      	streq	r3, [sp, #40]	; 0x28
    1ca2:	e7b8      	b.n	1c16 <cbvprintf+0x416>
		switch (conv->specifier) {
    1ca4:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1ca8:	2878      	cmp	r0, #120	; 0x78
    1caa:	d8c3      	bhi.n	1c34 <cbvprintf+0x434>
    1cac:	2862      	cmp	r0, #98	; 0x62
    1cae:	d822      	bhi.n	1cf6 <cbvprintf+0x4f6>
    1cb0:	2825      	cmp	r0, #37	; 0x25
    1cb2:	f43f adb6 	beq.w	1822 <cbvprintf+0x22>
    1cb6:	2858      	cmp	r0, #88	; 0x58
    1cb8:	d1bc      	bne.n	1c34 <cbvprintf+0x434>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1cba:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1cbe:	9300      	str	r3, [sp, #0]
    1cc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1cc4:	ab04      	add	r3, sp, #16
    1cc6:	aa0c      	add	r2, sp, #48	; 0x30
    1cc8:	f007 f8c4 	bl	8e54 <encode_uint>
    1ccc:	4682      	mov	sl, r0
			if (precision >= 0) {
    1cce:	f1b8 0f00 	cmp.w	r8, #0
    1cd2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1cd6:	db0c      	blt.n	1cf2 <cbvprintf+0x4f2>
				conv->flag_zero = false;
    1cd8:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    1cdc:	eba3 020a 	sub.w	r2, r3, sl
				conv->flag_zero = false;
    1ce0:	f36f 1186 	bfc	r1, #6, #1
				if (len < (size_t)precision) {
    1ce4:	4590      	cmp	r8, r2
				conv->flag_zero = false;
    1ce6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1cea:	d902      	bls.n	1cf2 <cbvprintf+0x4f2>
					conv->pad0_value = precision - (int)len;
    1cec:	eba8 0202 	sub.w	r2, r8, r2
    1cf0:	920d      	str	r2, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1cf2:	4698      	mov	r8, r3
    1cf4:	e03e      	b.n	1d74 <cbvprintf+0x574>
		switch (conv->specifier) {
    1cf6:	3863      	subs	r0, #99	; 0x63
    1cf8:	2815      	cmp	r0, #21
    1cfa:	d89b      	bhi.n	1c34 <cbvprintf+0x434>
    1cfc:	a201      	add	r2, pc, #4	; (adr r2, 1d04 <cbvprintf+0x504>)
    1cfe:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1d02:	bf00      	nop
    1d04:	00001d85 	.word	0x00001d85
    1d08:	00001de9 	.word	0x00001de9
    1d0c:	00001c35 	.word	0x00001c35
    1d10:	00001c35 	.word	0x00001c35
    1d14:	00001c35 	.word	0x00001c35
    1d18:	00001c35 	.word	0x00001c35
    1d1c:	00001de9 	.word	0x00001de9
    1d20:	00001c35 	.word	0x00001c35
    1d24:	00001c35 	.word	0x00001c35
    1d28:	00001c35 	.word	0x00001c35
    1d2c:	00001c35 	.word	0x00001c35
    1d30:	00001e41 	.word	0x00001e41
    1d34:	00001e0f 	.word	0x00001e0f
    1d38:	00001e13 	.word	0x00001e13
    1d3c:	00001c35 	.word	0x00001c35
    1d40:	00001c35 	.word	0x00001c35
    1d44:	00001d5d 	.word	0x00001d5d
    1d48:	00001c35 	.word	0x00001c35
    1d4c:	00001e0f 	.word	0x00001e0f
    1d50:	00001c35 	.word	0x00001c35
    1d54:	00001c35 	.word	0x00001c35
    1d58:	00001e0f 	.word	0x00001e0f
			if (precision >= 0) {
    1d5c:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1d60:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1d64:	db0a      	blt.n	1d7c <cbvprintf+0x57c>
				len = strnlen(bps, precision);
    1d66:	4641      	mov	r1, r8
    1d68:	4650      	mov	r0, sl
    1d6a:	f007 f9a3 	bl	90b4 <strnlen>
			bpe = bps + len;
    1d6e:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1d72:	2600      	movs	r6, #0
		if (bps == NULL) {
    1d74:	f1ba 0f00 	cmp.w	sl, #0
    1d78:	d10c      	bne.n	1d94 <cbvprintf+0x594>
    1d7a:	e75b      	b.n	1c34 <cbvprintf+0x434>
				len = strlen(bps);
    1d7c:	4650      	mov	r0, sl
    1d7e:	f007 f992 	bl	90a6 <strlen>
    1d82:	e7f4      	b.n	1d6e <cbvprintf+0x56e>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d86:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1d8a:	2600      	movs	r6, #0
			bps = buf;
    1d8c:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
    1d90:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
    1d94:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1d98:	b106      	cbz	r6, 1d9c <cbvprintf+0x59c>
			nj_len += 1U;
    1d9a:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1d9c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1da0:	06d0      	lsls	r0, r2, #27
    1da2:	d567      	bpl.n	1e74 <cbvprintf+0x674>
			nj_len += 2U;
    1da4:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1da6:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1da8:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1daa:	bf48      	it	mi
    1dac:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1dae:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1db0:	bf48      	it	mi
    1db2:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1db4:	f1b9 0f00 	cmp.w	r9, #0
    1db8:	dd75      	ble.n	1ea6 <cbvprintf+0x6a6>
			if (!conv->flag_dash) {
    1dba:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1dbe:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1dc2:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1dc6:	9303      	str	r3, [sp, #12]
    1dc8:	0753      	lsls	r3, r2, #29
    1dca:	d46c      	bmi.n	1ea6 <cbvprintf+0x6a6>
				if (conv->flag_zero) {
    1dcc:	0650      	lsls	r0, r2, #25
    1dce:	d560      	bpl.n	1e92 <cbvprintf+0x692>
					if (sign != 0) {
    1dd0:	b146      	cbz	r6, 1de4 <cbvprintf+0x5e4>
						OUTC(sign);
    1dd2:	9b02      	ldr	r3, [sp, #8]
    1dd4:	4659      	mov	r1, fp
    1dd6:	4630      	mov	r0, r6
    1dd8:	4798      	blx	r3
    1dda:	2800      	cmp	r0, #0
    1ddc:	db56      	blt.n	1e8c <cbvprintf+0x68c>
    1dde:	9b03      	ldr	r3, [sp, #12]
    1de0:	3501      	adds	r5, #1
    1de2:	461e      	mov	r6, r3
					pad = '0';
    1de4:	2330      	movs	r3, #48	; 0x30
    1de6:	e055      	b.n	1e94 <cbvprintf+0x694>
			if (conv->flag_plus) {
    1de8:	071e      	lsls	r6, r3, #28
			} else if (conv->flag_space) {
    1dea:	bf5c      	itt	pl
    1dec:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    1df0:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    1df2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
				sign = '+';
    1df6:	bf48      	it	mi
    1df8:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	f6bf af5d 	bge.w	1cba <cbvprintf+0x4ba>
				value->uint = (uint_value_type)-sint;
    1e00:	4252      	negs	r2, r2
    1e02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1e06:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1e0a:	262d      	movs	r6, #45	; 0x2d
    1e0c:	e755      	b.n	1cba <cbvprintf+0x4ba>
		switch (conv->specifier) {
    1e0e:	2600      	movs	r6, #0
    1e10:	e753      	b.n	1cba <cbvprintf+0x4ba>
			if (value->ptr != NULL) {
    1e12:	980a      	ldr	r0, [sp, #40]	; 0x28
    1e14:	b340      	cbz	r0, 1e68 <cbvprintf+0x668>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1e16:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1e1a:	9300      	str	r3, [sp, #0]
    1e1c:	aa0c      	add	r2, sp, #48	; 0x30
    1e1e:	ab04      	add	r3, sp, #16
    1e20:	2100      	movs	r1, #0
    1e22:	f007 f817 	bl	8e54 <encode_uint>
				conv->altform_0c = true;
    1e26:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1e2a:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1e2e:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1e32:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1e36:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1e38:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1e3c:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1e3e:	e746      	b.n	1cce <cbvprintf+0x4ce>
				store_count(conv, value->ptr, count);
    1e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1e42:	2907      	cmp	r1, #7
    1e44:	f63f aef6 	bhi.w	1c34 <cbvprintf+0x434>
    1e48:	e8df f001 	tbb	[pc, r1]
    1e4c:	0c06040c 	.word	0x0c06040c
    1e50:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1e54:	701d      	strb	r5, [r3, #0]
		break;
    1e56:	e6ed      	b.n	1c34 <cbvprintf+0x434>
		*(short *)dp = (short)count;
    1e58:	801d      	strh	r5, [r3, #0]
		break;
    1e5a:	e6eb      	b.n	1c34 <cbvprintf+0x434>
		*(intmax_t *)dp = (intmax_t)count;
    1e5c:	17ea      	asrs	r2, r5, #31
    1e5e:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    1e62:	e6e7      	b.n	1c34 <cbvprintf+0x434>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1e64:	601d      	str	r5, [r3, #0]
		break;
    1e66:	e6e5      	b.n	1c34 <cbvprintf+0x434>
			bps = "(nil)";
    1e68:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 1f30 <cbvprintf+0x730>
    1e6c:	4606      	mov	r6, r0
			bpe = bps + 5;
    1e6e:	f10a 0805 	add.w	r8, sl, #5
    1e72:	e78f      	b.n	1d94 <cbvprintf+0x594>
		} else if (conv->altform_0) {
    1e74:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1e76:	bf48      	it	mi
    1e78:	3301      	addmi	r3, #1
    1e7a:	e794      	b.n	1da6 <cbvprintf+0x5a6>
					OUTC(pad);
    1e7c:	4618      	mov	r0, r3
    1e7e:	9303      	str	r3, [sp, #12]
    1e80:	4659      	mov	r1, fp
    1e82:	9b02      	ldr	r3, [sp, #8]
    1e84:	4798      	blx	r3
    1e86:	2800      	cmp	r0, #0
    1e88:	9b03      	ldr	r3, [sp, #12]
    1e8a:	da04      	bge.n	1e96 <cbvprintf+0x696>
#undef OUTS
#undef OUTC
}
    1e8c:	b011      	add	sp, #68	; 0x44
    1e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1e92:	2320      	movs	r3, #32
    1e94:	444d      	add	r5, r9
    1e96:	464a      	mov	r2, r9
				while (width-- > 0) {
    1e98:	2a00      	cmp	r2, #0
    1e9a:	eba5 0109 	sub.w	r1, r5, r9
    1e9e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    1ea2:	dceb      	bgt.n	1e7c <cbvprintf+0x67c>
    1ea4:	460d      	mov	r5, r1
		if (sign != 0) {
    1ea6:	b136      	cbz	r6, 1eb6 <cbvprintf+0x6b6>
			OUTC(sign);
    1ea8:	9b02      	ldr	r3, [sp, #8]
    1eaa:	4659      	mov	r1, fp
    1eac:	4630      	mov	r0, r6
    1eae:	4798      	blx	r3
    1eb0:	2800      	cmp	r0, #0
    1eb2:	dbeb      	blt.n	1e8c <cbvprintf+0x68c>
    1eb4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1eb6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1eba:	06d9      	lsls	r1, r3, #27
    1ebc:	d401      	bmi.n	1ec2 <cbvprintf+0x6c2>
    1ebe:	071a      	lsls	r2, r3, #28
    1ec0:	d506      	bpl.n	1ed0 <cbvprintf+0x6d0>
				OUTC('0');
    1ec2:	9b02      	ldr	r3, [sp, #8]
    1ec4:	4659      	mov	r1, fp
    1ec6:	2030      	movs	r0, #48	; 0x30
    1ec8:	4798      	blx	r3
    1eca:	2800      	cmp	r0, #0
    1ecc:	dbde      	blt.n	1e8c <cbvprintf+0x68c>
    1ece:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1ed0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1ed4:	06db      	lsls	r3, r3, #27
    1ed6:	d507      	bpl.n	1ee8 <cbvprintf+0x6e8>
				OUTC(conv->specifier);
    1ed8:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1edc:	9b02      	ldr	r3, [sp, #8]
    1ede:	4659      	mov	r1, fp
    1ee0:	4798      	blx	r3
    1ee2:	2800      	cmp	r0, #0
    1ee4:	dbd2      	blt.n	1e8c <cbvprintf+0x68c>
    1ee6:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1ee8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1eea:	442e      	add	r6, r5
    1eec:	1b73      	subs	r3, r6, r5
    1eee:	2b00      	cmp	r3, #0
    1ef0:	dc16      	bgt.n	1f20 <cbvprintf+0x720>
			OUTS(bps, bpe);
    1ef2:	9802      	ldr	r0, [sp, #8]
    1ef4:	4643      	mov	r3, r8
    1ef6:	4652      	mov	r2, sl
    1ef8:	4659      	mov	r1, fp
    1efa:	f006 fff1 	bl	8ee0 <outs>
    1efe:	2800      	cmp	r0, #0
    1f00:	dbc4      	blt.n	1e8c <cbvprintf+0x68c>
    1f02:	4405      	add	r5, r0
		while (width > 0) {
    1f04:	44a9      	add	r9, r5
    1f06:	eba9 0305 	sub.w	r3, r9, r5
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	f77f ae92 	ble.w	1c34 <cbvprintf+0x434>
			OUTC(' ');
    1f10:	9b02      	ldr	r3, [sp, #8]
    1f12:	4659      	mov	r1, fp
    1f14:	2020      	movs	r0, #32
    1f16:	4798      	blx	r3
    1f18:	2800      	cmp	r0, #0
    1f1a:	dbb7      	blt.n	1e8c <cbvprintf+0x68c>
    1f1c:	3501      	adds	r5, #1
			--width;
    1f1e:	e7f2      	b.n	1f06 <cbvprintf+0x706>
				OUTC('0');
    1f20:	9b02      	ldr	r3, [sp, #8]
    1f22:	4659      	mov	r1, fp
    1f24:	2030      	movs	r0, #48	; 0x30
    1f26:	4798      	blx	r3
    1f28:	2800      	cmp	r0, #0
    1f2a:	dbaf      	blt.n	1e8c <cbvprintf+0x68c>
    1f2c:	3501      	adds	r5, #1
    1f2e:	e7dd      	b.n	1eec <cbvprintf+0x6ec>
    1f30:	0000a584 	.word	0x0000a584

00001f34 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1f34:	b508      	push	{r3, lr}
	__asm__ volatile(
    1f36:	f04f 0240 	mov.w	r2, #64	; 0x40
    1f3a:	f3ef 8311 	mrs	r3, BASEPRI
    1f3e:	f382 8812 	msr	BASEPRI_MAX, r2
    1f42:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1f46:	f001 fd35 	bl	39b4 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1f4a:	4803      	ldr	r0, [pc, #12]	; (1f58 <sys_reboot+0x24>)
    1f4c:	f006 feeb 	bl	8d26 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1f50:	f000 fe66 	bl	2c20 <arch_cpu_idle>
    1f54:	e7fc      	b.n	1f50 <sys_reboot+0x1c>
    1f56:	bf00      	nop
    1f58:	0000a58a 	.word	0x0000a58a

00001f5c <msg_process>:

	return (level <= backend_level);
}

static void msg_process(union log_msgs msg, bool bypass)
{
    1f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1f60:	4606      	mov	r6, r0
	struct log_backend const *backend;

	if (!bypass) {
    1f62:	460c      	mov	r4, r1
    1f64:	b959      	cbnz	r1, 1f7e <msg_process+0x22>
 *
 * @return Number of backends.
 */
static inline int log_backend_count_get(void)
{
	return __log_backends_end - __log_backends_start;
    1f66:	4d12      	ldr	r5, [pc, #72]	; (1fb0 <msg_process+0x54>)
    1f68:	4b12      	ldr	r3, [pc, #72]	; (1fb4 <msg_process+0x58>)
	__ASSERT_NO_MSG(msg != NULL);
    1f6a:	4f13      	ldr	r7, [pc, #76]	; (1fb8 <msg_process+0x5c>)
    1f6c:	f8df 904c 	ldr.w	r9, [pc, #76]	; 1fbc <msg_process+0x60>
    1f70:	f8df a04c 	ldr.w	sl, [pc, #76]	; 1fc0 <msg_process+0x64>
	return __log_backends_end - __log_backends_start;
    1f74:	1b5b      	subs	r3, r3, r5
    1f76:	ea4f 1823 	mov.w	r8, r3, asr #4
		    IS_ENABLED(CONFIG_LOG_DETECT_MISSED_STRDUP) &&
		    !panic_mode) {
			detect_missed_strdup(msg.msg);
		}

		for (int i = 0; i < log_backend_count_get(); i++) {
    1f7a:	4544      	cmp	r4, r8
    1f7c:	db01      	blt.n	1f82 <msg_process+0x26>
	if (IS_ENABLED(CONFIG_LOG2_DEFERRED)) {
		z_log_msg2_free(msg.msg2);
	} else if (IS_ENABLED(CONFIG_LOG1_DEFERRED)) {
		log_msg_put(msg.msg);
	}
}
    1f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (log_backend_is_active(backend) &&
    1f82:	4628      	mov	r0, r5
    1f84:	f006 ffd7 	bl	8f36 <log_backend_is_active>
    1f88:	b178      	cbz	r0, 1faa <msg_process+0x4e>
	__ASSERT_NO_MSG(msg != NULL);
    1f8a:	b94e      	cbnz	r6, 1fa0 <msg_process+0x44>
    1f8c:	4649      	mov	r1, r9
    1f8e:	4650      	mov	r0, sl
    1f90:	2386      	movs	r3, #134	; 0x86
    1f92:	463a      	mov	r2, r7
    1f94:	f006 ffc1 	bl	8f1a <assert_print>
    1f98:	2186      	movs	r1, #134	; 0x86
    1f9a:	4638      	mov	r0, r7
    1f9c:	f006 ffb6 	bl	8f0c <assert_post_action>
	backend->api->process(backend, msg);
    1fa0:	682b      	ldr	r3, [r5, #0]
    1fa2:	4631      	mov	r1, r6
    1fa4:	681b      	ldr	r3, [r3, #0]
    1fa6:	4628      	mov	r0, r5
    1fa8:	4798      	blx	r3
		for (int i = 0; i < log_backend_count_get(); i++) {
    1faa:	3401      	adds	r4, #1
    1fac:	3510      	adds	r5, #16
    1fae:	e7e4      	b.n	1f7a <msg_process+0x1e>
    1fb0:	00009b08 	.word	0x00009b08
    1fb4:	00009b28 	.word	0x00009b28
    1fb8:	0000a5b3 	.word	0x0000a5b3
    1fbc:	0000a5eb 	.word	0x0000a5eb
    1fc0:	00009ea7 	.word	0x00009ea7

00001fc4 <log_format_func_t_get>:
}
    1fc4:	4b01      	ldr	r3, [pc, #4]	; (1fcc <log_format_func_t_get+0x8>)
    1fc6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1fca:	4770      	bx	lr
    1fcc:	00009b90 	.word	0x00009b90

00001fd0 <log_core_init>:
	panic_mode = false;
    1fd0:	4a05      	ldr	r2, [pc, #20]	; (1fe8 <log_core_init+0x18>)
    1fd2:	2300      	movs	r3, #0
    1fd4:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    1fd6:	4a05      	ldr	r2, [pc, #20]	; (1fec <log_core_init+0x1c>)
    1fd8:	6013      	str	r3, [r2, #0]
	timestamp_func = timestamp_getter;
    1fda:	4b05      	ldr	r3, [pc, #20]	; (1ff0 <log_core_init+0x20>)
    1fdc:	4a05      	ldr	r2, [pc, #20]	; (1ff4 <log_core_init+0x24>)
    1fde:	601a      	str	r2, [r3, #0]
	log_output_timestamp_freq_set(freq);
    1fe0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    1fe4:	f000 ba8c 	b.w	2500 <log_output_timestamp_freq_set>
    1fe8:	20000e77 	.word	0x20000e77
    1fec:	20000548 	.word	0x20000548
    1ff0:	2000009c 	.word	0x2000009c
    1ff4:	00008f3d 	.word	0x00008f3d

00001ff8 <log_init>:
{
    1ff8:	b570      	push	{r4, r5, r6, lr}
	return __log_backends_end - __log_backends_start;
    1ffa:	4b19      	ldr	r3, [pc, #100]	; (2060 <log_init+0x68>)
    1ffc:	4c19      	ldr	r4, [pc, #100]	; (2064 <log_init+0x6c>)
    1ffe:	1ae4      	subs	r4, r4, r3
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    2000:	2c90      	cmp	r4, #144	; 0x90
    2002:	d90b      	bls.n	201c <log_init+0x24>
    2004:	4918      	ldr	r1, [pc, #96]	; (2068 <log_init+0x70>)
    2006:	4819      	ldr	r0, [pc, #100]	; (206c <log_init+0x74>)
    2008:	4a19      	ldr	r2, [pc, #100]	; (2070 <log_init+0x78>)
    200a:	f240 2373 	movw	r3, #627	; 0x273
    200e:	f006 ff84 	bl	8f1a <assert_print>
    2012:	4817      	ldr	r0, [pc, #92]	; (2070 <log_init+0x78>)
    2014:	f240 2173 	movw	r1, #627	; 0x273
    2018:	f006 ff78 	bl	8f0c <assert_post_action>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    201c:	f3bf 8f5b 	dmb	ish
    2020:	4b14      	ldr	r3, [pc, #80]	; (2074 <log_init+0x7c>)
    2022:	e853 6f00 	ldrex	r6, [r3]
    2026:	1c72      	adds	r2, r6, #1
    2028:	e843 2100 	strex	r1, r2, [r3]
    202c:	2900      	cmp	r1, #0
    202e:	d1f8      	bne.n	2022 <log_init+0x2a>
    2030:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    2034:	b91e      	cbnz	r6, 203e <log_init+0x46>
    2036:	1125      	asrs	r5, r4, #4
    2038:	4c09      	ldr	r4, [pc, #36]	; (2060 <log_init+0x68>)
	for (i = 0; i < log_backend_count_get(); i++) {
    203a:	42ae      	cmp	r6, r5
    203c:	db00      	blt.n	2040 <log_init+0x48>
}
    203e:	bd70      	pop	{r4, r5, r6, pc}
		if (backend->autostart) {
    2040:	7b23      	ldrb	r3, [r4, #12]
    2042:	b153      	cbz	r3, 205a <log_init+0x62>
			if (backend->api->init != NULL) {
    2044:	6823      	ldr	r3, [r4, #0]
    2046:	699b      	ldr	r3, [r3, #24]
    2048:	b10b      	cbz	r3, 204e <log_init+0x56>
				backend->api->init(backend);
    204a:	4620      	mov	r0, r4
    204c:	4798      	blx	r3
			log_backend_enable(backend,
    204e:	6863      	ldr	r3, [r4, #4]
    2050:	2204      	movs	r2, #4
    2052:	6819      	ldr	r1, [r3, #0]
    2054:	4620      	mov	r0, r4
    2056:	f000 f86f 	bl	2138 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    205a:	3601      	adds	r6, #1
    205c:	3410      	adds	r4, #16
    205e:	e7ec      	b.n	203a <log_init+0x42>
    2060:	00009b08 	.word	0x00009b08
    2064:	00009b28 	.word	0x00009b28
    2068:	0000a643 	.word	0x0000a643
    206c:	00009ea7 	.word	0x00009ea7
    2070:	0000a5fe 	.word	0x0000a5fe
    2074:	2000054c 	.word	0x2000054c

00002078 <z_impl_log_panic>:
{
    2078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (panic_mode) {
    207a:	4f0c      	ldr	r7, [pc, #48]	; (20ac <z_impl_log_panic+0x34>)
    207c:	783d      	ldrb	r5, [r7, #0]
    207e:	b94d      	cbnz	r5, 2094 <z_impl_log_panic+0x1c>
    2080:	4c0b      	ldr	r4, [pc, #44]	; (20b0 <z_impl_log_panic+0x38>)
    2082:	4e0c      	ldr	r6, [pc, #48]	; (20b4 <z_impl_log_panic+0x3c>)
	log_init();
    2084:	f7ff ffb8 	bl	1ff8 <log_init>
    2088:	1b36      	subs	r6, r6, r4
    208a:	1136      	asrs	r6, r6, #4
	for (int i = 0; i < log_backend_count_get(); i++) {
    208c:	42b5      	cmp	r5, r6
    208e:	db02      	blt.n	2096 <z_impl_log_panic+0x1e>
	panic_mode = true;
    2090:	2301      	movs	r3, #1
    2092:	703b      	strb	r3, [r7, #0]
}
    2094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (log_backend_is_active(backend)) {
    2096:	4620      	mov	r0, r4
    2098:	f006 ff4d 	bl	8f36 <log_backend_is_active>
    209c:	b118      	cbz	r0, 20a6 <z_impl_log_panic+0x2e>
	backend->api->panic(backend);
    209e:	6823      	ldr	r3, [r4, #0]
    20a0:	4620      	mov	r0, r4
    20a2:	695b      	ldr	r3, [r3, #20]
    20a4:	4798      	blx	r3
	for (int i = 0; i < log_backend_count_get(); i++) {
    20a6:	3501      	adds	r5, #1
    20a8:	3410      	adds	r4, #16
    20aa:	e7ef      	b.n	208c <z_impl_log_panic+0x14>
    20ac:	20000e77 	.word	0x20000e77
    20b0:	00009b08 	.word	0x00009b08
    20b4:	00009b28 	.word	0x00009b28

000020b8 <z_log_notify_backend_enabled>:
	 */
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    20b8:	4b01      	ldr	r3, [pc, #4]	; (20c0 <z_log_notify_backend_enabled+0x8>)
    20ba:	2201      	movs	r2, #1
    20bc:	701a      	strb	r2, [r3, #0]
}
    20be:	4770      	bx	lr
    20c0:	20000e76 	.word	0x20000e76

000020c4 <z_log_dropped>:
    20c4:	4b0c      	ldr	r3, [pc, #48]	; (20f8 <z_log_dropped+0x34>)
    20c6:	f3bf 8f5b 	dmb	ish
    20ca:	e853 1f00 	ldrex	r1, [r3]
    20ce:	3101      	adds	r1, #1
    20d0:	e843 1200 	strex	r2, r1, [r3]
    20d4:	2a00      	cmp	r2, #0
    20d6:	d1f8      	bne.n	20ca <z_log_dropped+0x6>
    20d8:	f3bf 8f5b 	dmb	ish
#endif

void z_log_dropped(bool buffered)
{
	atomic_inc(&dropped_cnt);
	if (buffered) {
    20dc:	b158      	cbz	r0, 20f6 <z_log_dropped+0x32>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    20de:	f3bf 8f5b 	dmb	ish
    20e2:	4b06      	ldr	r3, [pc, #24]	; (20fc <z_log_dropped+0x38>)
    20e4:	e853 1f00 	ldrex	r1, [r3]
    20e8:	3901      	subs	r1, #1
    20ea:	e843 1200 	strex	r2, r1, [r3]
    20ee:	2a00      	cmp	r2, #0
    20f0:	d1f8      	bne.n	20e4 <z_log_dropped+0x20>
    20f2:	f3bf 8f5b 	dmb	ish
		atomic_dec(&buffered_cnt);
	}
}
    20f6:	4770      	bx	lr
    20f8:	20000548 	.word	0x20000548
    20fc:	20000544 	.word	0x20000544

00002100 <z_log_msg2_commit>:
				K_MSEC(CONFIG_LOG_BLOCK_IN_THREAD_TIMEOUT_MS));
}

void z_log_msg2_commit(struct log_msg2 *msg)
{
	msg->hdr.timestamp = timestamp_func();
    2100:	4b05      	ldr	r3, [pc, #20]	; (2118 <z_log_msg2_commit+0x18>)
{
    2102:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    2104:	681b      	ldr	r3, [r3, #0]
{
    2106:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    2108:	4798      	blx	r3
	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		union log_msgs msgs = {
			.msg2 = (union log_msg2_generic *)msg
		};

		msg_process(msgs, false);
    210a:	2100      	movs	r1, #0
	msg->hdr.timestamp = timestamp_func();
    210c:	60a0      	str	r0, [r4, #8]
		msg_process(msgs, false);
    210e:	4620      	mov	r0, r4
		return;
	}

	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
	z_log_msg_post_finalize();
}
    2110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		msg_process(msgs, false);
    2114:	f7ff bf22 	b.w	1f5c <msg_process>
    2118:	2000009c 	.word	0x2000009c

0000211c <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    211c:	4a04      	ldr	r2, [pc, #16]	; (2130 <log_source_name_get+0x14>)
    211e:	4b05      	ldr	r3, [pc, #20]	; (2134 <log_source_name_get+0x18>)
    2120:	1a9b      	subs	r3, r3, r2
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    2122:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
	return __log_const_start[source_id].name;
    2126:	bf34      	ite	cc
    2128:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    212c:	2000      	movcs	r0, #0
}
    212e:	4770      	bx	lr
    2130:	00009ab8 	.word	0x00009ab8
    2134:	00009b08 	.word	0x00009b08

00002138 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
    2138:	b570      	push	{r4, r5, r6, lr}
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    213a:	6803      	ldr	r3, [r0, #0]
	id += backend - log_backend_get(0);
    213c:	4c0e      	ldr	r4, [pc, #56]	; (2178 <log_backend_enable+0x40>)
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    213e:	681b      	ldr	r3, [r3, #0]
	id += backend - log_backend_get(0);
    2140:	1b04      	subs	r4, r0, r4
    2142:	1124      	asrs	r4, r4, #4
{
    2144:	4605      	mov	r5, r0
    2146:	460e      	mov	r6, r1
	id += backend - log_backend_get(0);
    2148:	3401      	adds	r4, #1
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    214a:	b963      	cbnz	r3, 2166 <log_backend_enable+0x2e>
    214c:	490b      	ldr	r1, [pc, #44]	; (217c <log_backend_enable+0x44>)
    214e:	4a0c      	ldr	r2, [pc, #48]	; (2180 <log_backend_enable+0x48>)
    2150:	480c      	ldr	r0, [pc, #48]	; (2184 <log_backend_enable+0x4c>)
    2152:	23bb      	movs	r3, #187	; 0xbb
    2154:	f006 fee1 	bl	8f1a <assert_print>
    2158:	480b      	ldr	r0, [pc, #44]	; (2188 <log_backend_enable+0x50>)
    215a:	f006 fede 	bl	8f1a <assert_print>
    215e:	4808      	ldr	r0, [pc, #32]	; (2180 <log_backend_enable+0x48>)
    2160:	21bb      	movs	r1, #187	; 0xbb
    2162:	f006 fed3 	bl	8f0c <assert_post_action>
	backend->cb->id = id;
    2166:	686b      	ldr	r3, [r5, #4]
static inline void log_backend_activate(const struct log_backend *const backend,
					void *ctx)
{
	__ASSERT_NO_MSG(backend != NULL);
	backend->cb->ctx = ctx;
	backend->cb->active = true;
    2168:	2201      	movs	r2, #1
	}

	log_backend_id_set(backend, id);
    216a:	711c      	strb	r4, [r3, #4]
	backend->cb->ctx = ctx;
    216c:	601e      	str	r6, [r3, #0]
	backend->cb->active = true;
    216e:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    2170:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_notify_backend_enabled();
    2174:	f7ff bfa0 	b.w	20b8 <z_log_notify_backend_enabled>
    2178:	00009b08 	.word	0x00009b08
    217c:	0000a6c3 	.word	0x0000a6c3
    2180:	0000a66b 	.word	0x0000a66b
    2184:	00009ea7 	.word	0x00009ea7
    2188:	0000a6d9 	.word	0x0000a6d9

0000218c <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    218c:	b40e      	push	{r1, r2, r3}
    218e:	b503      	push	{r0, r1, lr}
    2190:	ab03      	add	r3, sp, #12
    2192:	4601      	mov	r1, r0
    2194:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2198:	4804      	ldr	r0, [pc, #16]	; (21ac <print_formatted+0x20>)
	va_start(args, fmt);
    219a:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    219c:	f7ff fb30 	bl	1800 <cbvprintf>
	va_end(args);

	return length;
}
    21a0:	b002      	add	sp, #8
    21a2:	f85d eb04 	ldr.w	lr, [sp], #4
    21a6:	b003      	add	sp, #12
    21a8:	4770      	bx	lr
    21aa:	bf00      	nop
    21ac:	00008f6f 	.word	0x00008f6f

000021b0 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    21b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    21b4:	b087      	sub	sp, #28
    21b6:	461c      	mov	r4, r3
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    21b8:	f001 0301 	and.w	r3, r1, #1
{
    21bc:	9205      	str	r2, [sp, #20]
    21be:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
    21c2:	f9bd a048 	ldrsh.w	sl, [sp, #72]	; 0x48
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    21c6:	9304      	str	r3, [sp, #16]
{
    21c8:	4607      	mov	r7, r0
    21ca:	4688      	mov	r8, r1
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    21cc:	f001 0b02 	and.w	fp, r1, #2
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    21d0:	f001 0608 	and.w	r6, r1, #8
	const char *tag = z_log_get_tag();
    21d4:	f006 fec9 	bl	8f6a <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    21d8:	4602      	mov	r2, r0
    21da:	2800      	cmp	r0, #0
    21dc:	d044      	beq.n	2268 <prefix_print+0xb8>
		length += print_formatted(output, "%s ", tag);
    21de:	493a      	ldr	r1, [pc, #232]	; (22c8 <prefix_print+0x118>)
    21e0:	4638      	mov	r0, r7
    21e2:	f7ff ffd3 	bl	218c <print_formatted>
    21e6:	4605      	mov	r5, r0
	}

	if (stamp) {
    21e8:	f1bb 0f00 	cmp.w	fp, #0
    21ec:	d008      	beq.n	2200 <prefix_print+0x50>
	if (!format) {
    21ee:	f018 0f44 	tst.w	r8, #68	; 0x44
    21f2:	d13b      	bne.n	226c <prefix_print+0xbc>
		length = print_formatted(output, "[%08lu] ", timestamp);
    21f4:	4935      	ldr	r1, [pc, #212]	; (22cc <prefix_print+0x11c>)
    21f6:	4622      	mov	r2, r4
    21f8:	4638      	mov	r0, r7
    21fa:	f7ff ffc7 	bl	218c <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    21fe:	4405      	add	r5, r0
	if (color) {
    2200:	9b04      	ldr	r3, [sp, #16]
    2202:	b153      	cbz	r3, 221a <prefix_print+0x6a>
		const char *log_color = start && (colors[level] != NULL) ?
    2204:	4b32      	ldr	r3, [pc, #200]	; (22d0 <prefix_print+0x120>)
		print_formatted(output, "%s", log_color);
    2206:	4933      	ldr	r1, [pc, #204]	; (22d4 <prefix_print+0x124>)
		const char *log_color = start && (colors[level] != NULL) ?
    2208:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
		print_formatted(output, "%s", log_color);
    220c:	4b32      	ldr	r3, [pc, #200]	; (22d8 <prefix_print+0x128>)
    220e:	4638      	mov	r0, r7
    2210:	2a00      	cmp	r2, #0
    2212:	bf08      	it	eq
    2214:	461a      	moveq	r2, r3
    2216:	f7ff ffb9 	bl	218c <print_formatted>
	if (level_on) {
    221a:	b13e      	cbz	r6, 222c <prefix_print+0x7c>
		total += print_formatted(output, "<%s> ", severity[level]);
    221c:	4b2f      	ldr	r3, [pc, #188]	; (22dc <prefix_print+0x12c>)
    221e:	4930      	ldr	r1, [pc, #192]	; (22e0 <prefix_print+0x130>)
    2220:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
    2224:	4638      	mov	r0, r7
    2226:	f7ff ffb1 	bl	218c <print_formatted>
    222a:	4606      	mov	r6, r0
	if (source_id >= 0) {
    222c:	f1ba 0f00 	cmp.w	sl, #0
    2230:	db16      	blt.n	2260 <prefix_print+0xb0>
		total += print_formatted(output,
    2232:	9b05      	ldr	r3, [sp, #20]
    2234:	2b00      	cmp	r3, #0
    2236:	d045      	beq.n	22c4 <prefix_print+0x114>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    2238:	2301      	movs	r3, #1
    223a:	fa03 f309 	lsl.w	r3, r3, r9
		total += print_formatted(output,
    223e:	f013 0f10 	tst.w	r3, #16
    2242:	4b28      	ldr	r3, [pc, #160]	; (22e4 <prefix_print+0x134>)
    2244:	4c28      	ldr	r4, [pc, #160]	; (22e8 <prefix_print+0x138>)
    2246:	bf18      	it	ne
    2248:	461c      	movne	r4, r3
    224a:	4651      	mov	r1, sl
    224c:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
    2250:	f7ff ff64 	bl	211c <log_source_name_get>
    2254:	4621      	mov	r1, r4
    2256:	4602      	mov	r2, r0
    2258:	4638      	mov	r0, r7
    225a:	f7ff ff97 	bl	218c <print_formatted>
    225e:	4406      	add	r6, r0
	length += ids_print(output, level_on, func_on,
			domain_id, source_id, level);


	return length;
}
    2260:	1970      	adds	r0, r6, r5
    2262:	b007      	add	sp, #28
    2264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    2268:	4605      	mov	r5, r0
    226a:	e7bd      	b.n	21e8 <prefix_print+0x38>
	} else if (freq != 0U) {
    226c:	4b1f      	ldr	r3, [pc, #124]	; (22ec <prefix_print+0x13c>)
    226e:	6818      	ldr	r0, [r3, #0]
    2270:	2800      	cmp	r0, #0
    2272:	d0c4      	beq.n	21fe <prefix_print+0x4e>
		timestamp /= timestamp_div;
    2274:	4b1e      	ldr	r3, [pc, #120]	; (22f0 <prefix_print+0x140>)
		ms = (remainder * 1000U) / freq;
    2276:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		timestamp /= timestamp_div;
    227a:	681b      	ldr	r3, [r3, #0]
    227c:	fbb4 f4f3 	udiv	r4, r4, r3
		total_seconds = timestamp / freq;
    2280:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    2284:	fbb4 f3f0 	udiv	r3, r4, r0
		remainder = timestamp % freq;
    2288:	fb00 4413 	mls	r4, r0, r3, r4
		ms = (remainder * 1000U) / freq;
    228c:	fb08 f404 	mul.w	r4, r8, r4
		mins = seconds / 60U;
    2290:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    2294:	fbb3 f2f1 	udiv	r2, r3, r1
    2298:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    229c:	fbb4 fef0 	udiv	lr, r4, r0
		mins = seconds / 60U;
    22a0:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    22a4:	fb00 441e 	mls	r4, r0, lr, r4
				length = print_formatted(output,
    22a8:	fb0c 1113 	mls	r1, ip, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    22ac:	fb08 f404 	mul.w	r4, r8, r4
				length = print_formatted(output,
    22b0:	9100      	str	r1, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    22b2:	fbb4 f4f0 	udiv	r4, r4, r0
				length = print_formatted(output,
    22b6:	490f      	ldr	r1, [pc, #60]	; (22f4 <prefix_print+0x144>)
    22b8:	e9cd e401 	strd	lr, r4, [sp, #4]
    22bc:	4638      	mov	r0, r7
    22be:	f7ff ff65 	bl	218c <print_formatted>
    22c2:	e79c      	b.n	21fe <prefix_print+0x4e>
		total += print_formatted(output,
    22c4:	4c08      	ldr	r4, [pc, #32]	; (22e8 <prefix_print+0x138>)
    22c6:	e7c0      	b.n	224a <prefix_print+0x9a>
    22c8:	0000a709 	.word	0x0000a709
    22cc:	0000a70d 	.word	0x0000a70d
    22d0:	00009b9c 	.word	0x00009b9c
    22d4:	0000a732 	.word	0x0000a732
    22d8:	0000a6fb 	.word	0x0000a6fb
    22dc:	00009bb0 	.word	0x00009bb0
    22e0:	0000a735 	.word	0x0000a735
    22e4:	0000a700 	.word	0x0000a700
    22e8:	0000a704 	.word	0x0000a704
    22ec:	20000550 	.word	0x20000550
    22f0:	20000554 	.word	0x20000554
    22f4:	0000a716 	.word	0x0000a716

000022f8 <hexdump_line_print>:
{
    22f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    22fc:	461d      	mov	r5, r3
    22fe:	9b08      	ldr	r3, [sp, #32]
    2300:	4617      	mov	r7, r2
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    2302:	06da      	lsls	r2, r3, #27
{
    2304:	4604      	mov	r4, r0
    2306:	460e      	mov	r6, r1
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    2308:	d405      	bmi.n	2316 <hexdump_line_print+0x1e>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    230a:	0699      	lsls	r1, r3, #26
		print_formatted(ctx, "\n");
    230c:	bf4c      	ite	mi
    230e:	492a      	ldrmi	r1, [pc, #168]	; (23b8 <hexdump_line_print+0xc0>)
		print_formatted(ctx, "\r\n");
    2310:	492a      	ldrpl	r1, [pc, #168]	; (23bc <hexdump_line_print+0xc4>)
    2312:	f7ff ff3b 	bl	218c <print_formatted>
		print_formatted(output, " ");
    2316:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 23c0 <hexdump_line_print+0xc8>
{
    231a:	f04f 0800 	mov.w	r8, #0
	for (int i = 0; i < prefix_offset; i++) {
    231e:	45a8      	cmp	r8, r5
    2320:	db2a      	blt.n	2378 <hexdump_line_print+0x80>
			print_formatted(output, "   ");
    2322:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 23c4 <hexdump_line_print+0xcc>
			print_formatted(output, "%02x ", data[i]);
    2326:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 23c8 <hexdump_line_print+0xd0>
			print_formatted(output, " ");
    232a:	f8df a094 	ldr.w	sl, [pc, #148]	; 23c0 <hexdump_line_print+0xc8>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    232e:	2500      	movs	r5, #0
		if (i < length) {
    2330:	42bd      	cmp	r5, r7
    2332:	d22f      	bcs.n	2394 <hexdump_line_print+0x9c>
			print_formatted(output, "%02x ", data[i]);
    2334:	5d72      	ldrb	r2, [r6, r5]
    2336:	4649      	mov	r1, r9
    2338:	4620      	mov	r0, r4
    233a:	f7ff ff27 	bl	218c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    233e:	3501      	adds	r5, #1
    2340:	2d10      	cmp	r5, #16
    2342:	d120      	bne.n	2386 <hexdump_line_print+0x8e>
	print_formatted(output, "|");
    2344:	4921      	ldr	r1, [pc, #132]	; (23cc <hexdump_line_print+0xd4>)
			print_formatted(output, " ");
    2346:	f8df 8078 	ldr.w	r8, [pc, #120]	; 23c0 <hexdump_line_print+0xc8>
			print_formatted(output, "%c",
    234a:	f8df 9084 	ldr.w	r9, [pc, #132]	; 23d0 <hexdump_line_print+0xd8>
	print_formatted(output, "|");
    234e:	4620      	mov	r0, r4
    2350:	f7ff ff1c 	bl	218c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2354:	2500      	movs	r5, #0
		if (i < length) {
    2356:	42af      	cmp	r7, r5
    2358:	d928      	bls.n	23ac <hexdump_line_print+0xb4>
			char c = (char)data[i];
    235a:	5d72      	ldrb	r2, [r6, r5]
	return (int)((((unsigned)c) >= ' ') &&
    235c:	f1a2 0320 	sub.w	r3, r2, #32
			print_formatted(output, "%c",
    2360:	2b5f      	cmp	r3, #95	; 0x5f
    2362:	bf28      	it	cs
    2364:	222e      	movcs	r2, #46	; 0x2e
    2366:	4649      	mov	r1, r9
    2368:	4620      	mov	r0, r4
    236a:	f7ff ff0f 	bl	218c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    236e:	3501      	adds	r5, #1
    2370:	2d10      	cmp	r5, #16
    2372:	d114      	bne.n	239e <hexdump_line_print+0xa6>
}
    2374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		print_formatted(output, " ");
    2378:	4649      	mov	r1, r9
    237a:	4620      	mov	r0, r4
    237c:	f7ff ff06 	bl	218c <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    2380:	f108 0801 	add.w	r8, r8, #1
    2384:	e7cb      	b.n	231e <hexdump_line_print+0x26>
		if (i > 0 && !(i % 8)) {
    2386:	076a      	lsls	r2, r5, #29
    2388:	d1d2      	bne.n	2330 <hexdump_line_print+0x38>
			print_formatted(output, " ");
    238a:	4651      	mov	r1, sl
    238c:	4620      	mov	r0, r4
    238e:	f7ff fefd 	bl	218c <print_formatted>
    2392:	e7cd      	b.n	2330 <hexdump_line_print+0x38>
			print_formatted(output, "   ");
    2394:	4641      	mov	r1, r8
    2396:	4620      	mov	r0, r4
    2398:	f7ff fef8 	bl	218c <print_formatted>
    239c:	e7cf      	b.n	233e <hexdump_line_print+0x46>
		if (i > 0 && !(i % 8)) {
    239e:	076b      	lsls	r3, r5, #29
    23a0:	d1d9      	bne.n	2356 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    23a2:	4641      	mov	r1, r8
    23a4:	4620      	mov	r0, r4
    23a6:	f7ff fef1 	bl	218c <print_formatted>
    23aa:	e7d4      	b.n	2356 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    23ac:	4641      	mov	r1, r8
    23ae:	4620      	mov	r0, r4
    23b0:	f7ff feec 	bl	218c <print_formatted>
    23b4:	e7db      	b.n	236e <hexdump_line_print+0x76>
    23b6:	bf00      	nop
    23b8:	0000b81e 	.word	0x0000b81e
    23bc:	0000a73b 	.word	0x0000a73b
    23c0:	0000a746 	.word	0x0000a746
    23c4:	0000a744 	.word	0x0000a744
    23c8:	0000a73e 	.word	0x0000a73e
    23cc:	0000a748 	.word	0x0000a748
    23d0:	0000a74a 	.word	0x0000a74a

000023d4 <postfix_print>:

static void postfix_print(const struct log_output *output,
			  uint32_t flags, uint8_t level)
{
    23d4:	b538      	push	{r3, r4, r5, lr}
    23d6:	460c      	mov	r4, r1
	if (color) {
    23d8:	07e1      	lsls	r1, r4, #31
{
    23da:	4605      	mov	r5, r0
	if (color) {
    23dc:	d503      	bpl.n	23e6 <postfix_print+0x12>
		print_formatted(output, "%s", log_color);
    23de:	4a08      	ldr	r2, [pc, #32]	; (2400 <postfix_print+0x2c>)
    23e0:	4908      	ldr	r1, [pc, #32]	; (2404 <postfix_print+0x30>)
    23e2:	f7ff fed3 	bl	218c <print_formatted>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    23e6:	06e2      	lsls	r2, r4, #27
    23e8:	d408      	bmi.n	23fc <postfix_print+0x28>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    23ea:	06a3      	lsls	r3, r4, #26
		print_formatted(ctx, "\r\n");
    23ec:	4628      	mov	r0, r5
		print_formatted(ctx, "\n");
    23ee:	bf4c      	ite	mi
    23f0:	4905      	ldrmi	r1, [pc, #20]	; (2408 <postfix_print+0x34>)
		print_formatted(ctx, "\r\n");
    23f2:	4906      	ldrpl	r1, [pc, #24]	; (240c <postfix_print+0x38>)
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
			      level);
	newline_print(output, flags);
}
    23f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		print_formatted(ctx, "\r\n");
    23f8:	f7ff bec8 	b.w	218c <print_formatted>
}
    23fc:	bd38      	pop	{r3, r4, r5, pc}
    23fe:	bf00      	nop
    2400:	0000a6fb 	.word	0x0000a6fb
    2404:	0000a732 	.word	0x0000a732
    2408:	0000b81e 	.word	0x0000b81e
    240c:	0000a73b 	.word	0x0000a73b

00002410 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    2410:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg2_get_level(struct log_msg2 *msg)
{
	return msg->hdr.desc.level;
    2414:	880b      	ldrh	r3, [r1, #0]
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    2416:	f413 7fe0 	tst.w	r3, #448	; 0x1c0
{
    241a:	4606      	mov	r6, r0
    241c:	460c      	mov	r4, r1
    241e:	4690      	mov	r8, r2
    2420:	f3c3 1982 	ubfx	r9, r3, #6, #3
	if (!raw_string) {
    2424:	d05b      	beq.n	24de <log_output_msg2_process+0xce>
	return msg->hdr.desc.domain;
    2426:	780a      	ldrb	r2, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg2_get_source(struct log_msg2 *msg)
{
	return msg->hdr.source;
    2428:	684b      	ldr	r3, [r1, #4]
	return msg->hdr.desc.domain;
    242a:	f3c2 02c2 	ubfx	r2, r2, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    242e:	2b00      	cmp	r3, #0
    2430:	d052      	beq.n	24d8 <log_output_msg2_process+0xc8>
    2432:	492c      	ldr	r1, [pc, #176]	; (24e4 <log_output_msg2_process+0xd4>)
    2434:	1a5b      	subs	r3, r3, r1
    2436:	f343 03cf 	sbfx	r3, r3, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    243a:	e9cd 2301 	strd	r2, r3, [sp, #4]
    243e:	f8cd 9000 	str.w	r9, [sp]
    2442:	68a3      	ldr	r3, [r4, #8]
    2444:	2200      	movs	r2, #0
    2446:	4641      	mov	r1, r8
    2448:	4630      	mov	r0, r6
    244a:	f7ff feb1 	bl	21b0 <prefix_print>
    244e:	4682      	mov	sl, r0
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;

	return msg->data;
    2450:	4625      	mov	r5, r4
	*len = msg->hdr.desc.package_len;
    2452:	f855 3b10 	ldr.w	r3, [r5], #16
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    2456:	f3c3 2349 	ubfx	r3, r3, #9, #10
    245a:	b1c3      	cbz	r3, 248e <log_output_msg2_process+0x7e>
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    245c:	4f22      	ldr	r7, [pc, #136]	; (24e8 <log_output_msg2_process+0xd8>)
    245e:	4823      	ldr	r0, [pc, #140]	; (24ec <log_output_msg2_process+0xdc>)
    2460:	4923      	ldr	r1, [pc, #140]	; (24f0 <log_output_msg2_process+0xe0>)
    2462:	f1b9 0f00 	cmp.w	r9, #0
    2466:	bf08      	it	eq
    2468:	4638      	moveq	r0, r7
    246a:	462b      	mov	r3, r5
    246c:	4632      	mov	r2, r6
    246e:	f006 fc18 	bl	8ca2 <cbpprintf_external>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
				    (void *)output, data);

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
    2472:	2800      	cmp	r0, #0
    2474:	da0b      	bge.n	248e <log_output_msg2_process+0x7e>
    2476:	491f      	ldr	r1, [pc, #124]	; (24f4 <log_output_msg2_process+0xe4>)
    2478:	481f      	ldr	r0, [pc, #124]	; (24f8 <log_output_msg2_process+0xe8>)
    247a:	4a20      	ldr	r2, [pc, #128]	; (24fc <log_output_msg2_process+0xec>)
    247c:	f240 23b7 	movw	r3, #695	; 0x2b7
    2480:	f006 fd4b 	bl	8f1a <assert_print>
    2484:	481d      	ldr	r0, [pc, #116]	; (24fc <log_output_msg2_process+0xec>)
    2486:	f240 21b7 	movw	r1, #695	; 0x2b7
    248a:	f006 fd3f 	bl	8f0c <assert_post_action>
	*len = msg->hdr.desc.data_len;
    248e:	8867      	ldrh	r7, [r4, #2]
    2490:	f3c7 07cb 	ubfx	r7, r7, #3, #12
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    2494:	b197      	cbz	r7, 24bc <log_output_msg2_process+0xac>
	return msg->data + msg->hdr.desc.package_len;
    2496:	6823      	ldr	r3, [r4, #0]
    2498:	f3c3 2349 	ubfx	r3, r3, #9, #10
    249c:	441d      	add	r5, r3
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    249e:	2f10      	cmp	r7, #16
    24a0:	463c      	mov	r4, r7
    24a2:	bf28      	it	cs
    24a4:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
    24a6:	4629      	mov	r1, r5
    24a8:	f8cd 8000 	str.w	r8, [sp]
    24ac:	4653      	mov	r3, sl
    24ae:	4622      	mov	r2, r4
    24b0:	4630      	mov	r0, r6
    24b2:	f7ff ff21 	bl	22f8 <hexdump_line_print>
	} while (len);
    24b6:	1b3f      	subs	r7, r7, r4
		data += length;
    24b8:	4425      	add	r5, r4
	} while (len);
    24ba:	d1f0      	bne.n	249e <log_output_msg2_process+0x8e>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
    24bc:	f1b9 0f00 	cmp.w	r9, #0
    24c0:	d004      	beq.n	24cc <log_output_msg2_process+0xbc>
		postfix_print(output, flags, level);
    24c2:	464a      	mov	r2, r9
    24c4:	4641      	mov	r1, r8
    24c6:	4630      	mov	r0, r6
    24c8:	f7ff ff84 	bl	23d4 <postfix_print>
	}

	log_output_flush(output);
    24cc:	4630      	mov	r0, r6
}
    24ce:	b004      	add	sp, #16
    24d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	log_output_flush(output);
    24d4:	f006 bd73 	b.w	8fbe <log_output_flush>
		int16_t source_id = source ?
    24d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    24dc:	e7ad      	b.n	243a <log_output_msg2_process+0x2a>
		prefix_offset = 0;
    24de:	46ca      	mov	sl, r9
    24e0:	e7b6      	b.n	2450 <log_output_msg2_process+0x40>
    24e2:	bf00      	nop
    24e4:	00009ab8 	.word	0x00009ab8
    24e8:	00008f8b 	.word	0x00008f8b
    24ec:	00008f6f 	.word	0x00008f6f
    24f0:	00001801 	.word	0x00001801
    24f4:	0000a789 	.word	0x0000a789
    24f8:	00009ea7 	.word	0x00009ea7
    24fc:	0000a74d 	.word	0x0000a74d

00002500 <log_output_timestamp_freq_set>:
		     output->control_block->ctx);
}

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    2500:	4a08      	ldr	r2, [pc, #32]	; (2524 <log_output_timestamp_freq_set+0x24>)
{
    2502:	b510      	push	{r4, lr}
	timestamp_div = 1U;
    2504:	2301      	movs	r3, #1
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    2506:	4c08      	ldr	r4, [pc, #32]	; (2528 <log_output_timestamp_freq_set+0x28>)
	timestamp_div = 1U;
    2508:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
    250a:	2100      	movs	r1, #0
    250c:	42a0      	cmp	r0, r4
    250e:	d804      	bhi.n	251a <log_output_timestamp_freq_set+0x1a>
    2510:	b101      	cbz	r1, 2514 <log_output_timestamp_freq_set+0x14>
    2512:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    2514:	4b05      	ldr	r3, [pc, #20]	; (252c <log_output_timestamp_freq_set+0x2c>)
    2516:	6018      	str	r0, [r3, #0]
}
    2518:	bd10      	pop	{r4, pc}
		frequency /= 2U;
    251a:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    251c:	005b      	lsls	r3, r3, #1
    251e:	2101      	movs	r1, #1
    2520:	e7f4      	b.n	250c <log_output_timestamp_freq_set+0xc>
    2522:	bf00      	nop
    2524:	20000554 	.word	0x20000554
    2528:	000f4240 	.word	0x000f4240
    252c:	20000550 	.word	0x20000550

00002530 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    2530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2534:	b085      	sub	sp, #20
    2536:	af02      	add	r7, sp, #8
    2538:	e9d7 a60d 	ldrd	sl, r6, [r7, #52]	; 0x34
    253c:	4604      	mov	r4, r0
    253e:	4688      	mov	r8, r1
    2540:	4693      	mov	fp, r2
    2542:	4699      	mov	r9, r3
	int plen;

	if (fmt) {
    2544:	2e00      	cmp	r6, #0
    2546:	d04d      	beq.n	25e4 <z_impl_z_log_msg2_runtime_vcreate+0xb4>
		va_list ap2;

		va_copy(ap2, ap);
    2548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    254a:	607b      	str	r3, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    254c:	9300      	str	r3, [sp, #0]
    254e:	4652      	mov	r2, sl
    2550:	4633      	mov	r3, r6
    2552:	2110      	movs	r1, #16
    2554:	2000      	movs	r0, #0
    2556:	f7fe fba7 	bl	ca8 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    255a:	1e05      	subs	r5, r0, #0
    255c:	da09      	bge.n	2572 <z_impl_z_log_msg2_runtime_vcreate+0x42>
    255e:	4922      	ldr	r1, [pc, #136]	; (25e8 <z_impl_z_log_msg2_runtime_vcreate+0xb8>)
    2560:	4822      	ldr	r0, [pc, #136]	; (25ec <z_impl_z_log_msg2_runtime_vcreate+0xbc>)
    2562:	4a23      	ldr	r2, [pc, #140]	; (25f0 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    2564:	2367      	movs	r3, #103	; 0x67
    2566:	f006 fcd8 	bl	8f1a <assert_print>
    256a:	4821      	ldr	r0, [pc, #132]	; (25f0 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    256c:	2167      	movs	r1, #103	; 0x67
    256e:	f006 fccd 	bl	8f0c <assert_post_action>
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    2572:	4b20      	ldr	r3, [pc, #128]	; (25f4 <z_impl_z_log_msg2_runtime_vcreate+0xc4>)
    2574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    2576:	f004 0407 	and.w	r4, r4, #7
    257a:	f00b 0b07 	and.w	fp, fp, #7
    257e:	00e4      	lsls	r4, r4, #3
    2580:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    2584:	ea03 2345 	and.w	r3, r3, r5, lsl #9
    2588:	431c      	orrs	r4, r3
    258a:	4b1b      	ldr	r3, [pc, #108]	; (25f8 <z_impl_z_log_msg2_runtime_vcreate+0xc8>)
    258c:	ea03 43c2 	and.w	r3, r3, r2, lsl #19
    2590:	431c      	orrs	r4, r3
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    2592:	4613      	mov	r3, r2
    2594:	3317      	adds	r3, #23
    2596:	442b      	add	r3, r5
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    2598:	f023 0307 	bic.w	r3, r3, #7
    259c:	ebad 0d03 	sub.w	sp, sp, r3
    25a0:	f10d 0b08 	add.w	fp, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    25a4:	b1a6      	cbz	r6, 25d0 <z_impl_z_log_msg2_runtime_vcreate+0xa0>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    25a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    25a8:	9300      	str	r3, [sp, #0]
    25aa:	4652      	mov	r2, sl
    25ac:	4633      	mov	r3, r6
    25ae:	4629      	mov	r1, r5
    25b0:	f10b 0010 	add.w	r0, fp, #16
    25b4:	f7fe fb78 	bl	ca8 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    25b8:	2800      	cmp	r0, #0
    25ba:	da09      	bge.n	25d0 <z_impl_z_log_msg2_runtime_vcreate+0xa0>
    25bc:	490a      	ldr	r1, [pc, #40]	; (25e8 <z_impl_z_log_msg2_runtime_vcreate+0xb8>)
    25be:	480b      	ldr	r0, [pc, #44]	; (25ec <z_impl_z_log_msg2_runtime_vcreate+0xbc>)
    25c0:	4a0b      	ldr	r2, [pc, #44]	; (25f0 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    25c2:	2381      	movs	r3, #129	; 0x81
    25c4:	f006 fca9 	bl	8f1a <assert_print>
    25c8:	4809      	ldr	r0, [pc, #36]	; (25f0 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    25ca:	2181      	movs	r1, #129	; 0x81
    25cc:	f006 fc9e 	bl	8f0c <assert_post_action>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    25d0:	464b      	mov	r3, r9
    25d2:	4622      	mov	r2, r4
    25d4:	4641      	mov	r1, r8
    25d6:	4658      	mov	r0, fp
    25d8:	f006 fcfe 	bl	8fd8 <z_log_msg2_finalize>
	}
}
    25dc:	370c      	adds	r7, #12
    25de:	46bd      	mov	sp, r7
    25e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
    25e4:	4635      	mov	r5, r6
    25e6:	e7c4      	b.n	2572 <z_impl_z_log_msg2_runtime_vcreate+0x42>
    25e8:	0000a7df 	.word	0x0000a7df
    25ec:	00009ea7 	.word	0x00009ea7
    25f0:	0000a7b2 	.word	0x0000a7b2
    25f4:	0007fe00 	.word	0x0007fe00
    25f8:	7ff80000 	.word	0x7ff80000

000025fc <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
    25fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
			uart_poll_out(uart_dev, data[i]);
    25fe:	4f07      	ldr	r7, [pc, #28]	; (261c <char_out+0x20>)
{
    2600:	460d      	mov	r5, r1
    2602:	4604      	mov	r4, r0
    2604:	1846      	adds	r6, r0, r1
		for (size_t i = 0; i < length; i++) {
    2606:	42b4      	cmp	r4, r6
    2608:	d101      	bne.n	260e <char_out+0x12>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
    260a:	4628      	mov	r0, r5
    260c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uart_poll_out(uart_dev, data[i]);
    260e:	6838      	ldr	r0, [r7, #0]
    2610:	f814 1b01 	ldrb.w	r1, [r4], #1
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2614:	6883      	ldr	r3, [r0, #8]
    2616:	685b      	ldr	r3, [r3, #4]
    2618:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    261a:	e7f4      	b.n	2606 <char_out+0xa>
    261c:	20000570 	.word	0x20000570

00002620 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    2620:	4b01      	ldr	r3, [pc, #4]	; (2628 <format_set+0x8>)
	return 0;
}
    2622:	2000      	movs	r0, #0
	log_format_current = log_type;
    2624:	6019      	str	r1, [r3, #0]
}
    2626:	4770      	bx	lr
    2628:	20000560 	.word	0x20000560

0000262c <panic>:
	}
}

static void panic(struct log_backend const *const backend)
{
	in_panic = true;
    262c:	4b02      	ldr	r3, [pc, #8]	; (2638 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    262e:	4803      	ldr	r0, [pc, #12]	; (263c <panic+0x10>)
    2630:	2201      	movs	r2, #1
    2632:	701a      	strb	r2, [r3, #0]
    2634:	f006 bcc3 	b.w	8fbe <log_output_flush>
    2638:	20000e78 	.word	0x20000e78
    263c:	00009be4 	.word	0x00009be4

00002640 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2640:	4b06      	ldr	r3, [pc, #24]	; (265c <process+0x1c>)
{
    2642:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2644:	6818      	ldr	r0, [r3, #0]
{
    2646:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2648:	f7ff fcbc 	bl	1fc4 <log_format_func_t_get>
	log_output_func(&log_output_uart, &msg->log, flags);
    264c:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    264e:	4603      	mov	r3, r0
}
    2650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_uart, &msg->log, flags);
    2654:	4802      	ldr	r0, [pc, #8]	; (2660 <process+0x20>)
    2656:	220f      	movs	r2, #15
    2658:	4718      	bx	r3
    265a:	bf00      	nop
    265c:	20000560 	.word	0x20000560
    2660:	00009be4 	.word	0x00009be4

00002664 <log_backend_uart_init>:
{
    2664:	b508      	push	{r3, lr}
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2666:	4b09      	ldr	r3, [pc, #36]	; (268c <log_backend_uart_init+0x28>)
    2668:	4809      	ldr	r0, [pc, #36]	; (2690 <log_backend_uart_init+0x2c>)
    266a:	6018      	str	r0, [r3, #0]
    266c:	f007 f82b 	bl	96c6 <z_device_is_ready>
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    2670:	b958      	cbnz	r0, 268a <log_backend_uart_init+0x26>
    2672:	4908      	ldr	r1, [pc, #32]	; (2694 <log_backend_uart_init+0x30>)
    2674:	4808      	ldr	r0, [pc, #32]	; (2698 <log_backend_uart_init+0x34>)
    2676:	4a09      	ldr	r2, [pc, #36]	; (269c <log_backend_uart_init+0x38>)
    2678:	2379      	movs	r3, #121	; 0x79
    267a:	f006 fc4e 	bl	8f1a <assert_print>
}
    267e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    2682:	4806      	ldr	r0, [pc, #24]	; (269c <log_backend_uart_init+0x38>)
    2684:	2179      	movs	r1, #121	; 0x79
    2686:	f006 bc41 	b.w	8f0c <assert_post_action>
}
    268a:	bd08      	pop	{r3, pc}
    268c:	20000570 	.word	0x20000570
    2690:	00009908 	.word	0x00009908
    2694:	0000a81e 	.word	0x0000a81e
    2698:	00009ea7 	.word	0x00009ea7
    269c:	0000a7e9 	.word	0x0000a7e9

000026a0 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    26a0:	4b01      	ldr	r3, [pc, #4]	; (26a8 <log_backend_rtt_init+0x8>)
    26a2:	2201      	movs	r2, #1
    26a4:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    26a6:	4770      	bx	lr
    26a8:	20000e7b 	.word	0x20000e7b

000026ac <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    26ac:	4b01      	ldr	r3, [pc, #4]	; (26b4 <format_set+0x8>)
	return 0;
}
    26ae:	2000      	movs	r0, #0
	log_format_current = log_type;
    26b0:	6019      	str	r1, [r3, #0]
}
    26b2:	4770      	bx	lr
    26b4:	2000057c 	.word	0x2000057c

000026b8 <panic>:
	panic_mode = true;
    26b8:	4b02      	ldr	r3, [pc, #8]	; (26c4 <panic+0xc>)
    26ba:	4803      	ldr	r0, [pc, #12]	; (26c8 <panic+0x10>)
    26bc:	2201      	movs	r2, #1
    26be:	701a      	strb	r2, [r3, #0]
    26c0:	f006 bc7d 	b.w	8fbe <log_output_flush>
    26c4:	20000e7c 	.word	0x20000e7c
    26c8:	00009c14 	.word	0x00009c14

000026cc <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    26cc:	4b06      	ldr	r3, [pc, #24]	; (26e8 <process+0x1c>)
{
    26ce:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    26d0:	6818      	ldr	r0, [r3, #0]
{
    26d2:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    26d4:	f7ff fc76 	bl	1fc4 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    26d8:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    26da:	4603      	mov	r3, r0
}
    26dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    26e0:	4802      	ldr	r0, [pc, #8]	; (26ec <process+0x20>)
    26e2:	220f      	movs	r2, #15
    26e4:	4718      	bx	r3
    26e6:	bf00      	nop
    26e8:	2000057c 	.word	0x2000057c
    26ec:	00009c14 	.word	0x00009c14

000026f0 <data_out_block_mode>:
{
    26f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    26f2:	4d19      	ldr	r5, [pc, #100]	; (2758 <data_out_block_mode+0x68>)
    26f4:	4607      	mov	r7, r0
    26f6:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    26f8:	2404      	movs	r4, #4
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    26fa:	4632      	mov	r2, r6
    26fc:	4639      	mov	r1, r7
    26fe:	2000      	movs	r0, #0
    2700:	f003 fae6 	bl	5cd0 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    2704:	b1c8      	cbz	r0, 273a <data_out_block_mode+0x4a>
	host_present = true;
    2706:	2301      	movs	r3, #1
    2708:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    270a:	4b14      	ldr	r3, [pc, #80]	; (275c <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    270c:	781b      	ldrb	r3, [r3, #0]
    270e:	b92b      	cbnz	r3, 271c <data_out_block_mode+0x2c>
}
    2710:	4630      	mov	r0, r6
    2712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    2714:	b95c      	cbnz	r4, 272e <data_out_block_mode+0x3e>
		host_present = false;
    2716:	702c      	strb	r4, [r5, #0]
    2718:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    271c:	2000      	movs	r0, #0
    271e:	f003 fb25 	bl	5d6c <SEGGER_RTT_HasDataUp>
    2722:	2800      	cmp	r0, #0
    2724:	d0f4      	beq.n	2710 <data_out_block_mode+0x20>
    2726:	782b      	ldrb	r3, [r5, #0]
    2728:	2b00      	cmp	r3, #0
    272a:	d1f3      	bne.n	2714 <data_out_block_mode+0x24>
    272c:	e7f0      	b.n	2710 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    272e:	3c01      	subs	r4, #1
	z_impl_k_busy_wait(usec_to_wait);
    2730:	f241 3088 	movw	r0, #5000	; 0x1388
    2734:	f007 f84d 	bl	97d2 <z_impl_k_busy_wait>
}
    2738:	e7f0      	b.n	271c <data_out_block_mode+0x2c>
		} else if (host_present) {
    273a:	782b      	ldrb	r3, [r5, #0]
    273c:	b113      	cbz	r3, 2744 <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    273e:	3c01      	subs	r4, #1
    2740:	d104      	bne.n	274c <data_out_block_mode+0x5c>
		host_present = false;
    2742:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    2744:	782b      	ldrb	r3, [r5, #0]
    2746:	2b00      	cmp	r3, #0
    2748:	d1d7      	bne.n	26fa <data_out_block_mode+0xa>
    274a:	e7e1      	b.n	2710 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    274c:	f241 3088 	movw	r0, #5000	; 0x1388
    2750:	f007 f83f 	bl	97d2 <z_impl_k_busy_wait>
}
    2754:	e7f6      	b.n	2744 <data_out_block_mode+0x54>
    2756:	bf00      	nop
    2758:	20000e7b 	.word	0x20000e7b
    275c:	20000e7c 	.word	0x20000e7c

00002760 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2764:	4605      	mov	r5, r0
    2766:	f04f 0340 	mov.w	r3, #64	; 0x40
    276a:	f3ef 8611 	mrs	r6, BASEPRI
    276e:	f383 8812 	msr	BASEPRI_MAX, r3
    2772:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2776:	4822      	ldr	r0, [pc, #136]	; (2800 <pm_state_notify+0xa0>)
    2778:	f003 feda 	bl	6530 <z_spin_lock_valid>
    277c:	b968      	cbnz	r0, 279a <pm_state_notify+0x3a>
    277e:	4a21      	ldr	r2, [pc, #132]	; (2804 <pm_state_notify+0xa4>)
    2780:	4921      	ldr	r1, [pc, #132]	; (2808 <pm_state_notify+0xa8>)
    2782:	4822      	ldr	r0, [pc, #136]	; (280c <pm_state_notify+0xac>)
    2784:	238e      	movs	r3, #142	; 0x8e
    2786:	f006 fbc8 	bl	8f1a <assert_print>
    278a:	491d      	ldr	r1, [pc, #116]	; (2800 <pm_state_notify+0xa0>)
    278c:	4820      	ldr	r0, [pc, #128]	; (2810 <pm_state_notify+0xb0>)
    278e:	f006 fbc4 	bl	8f1a <assert_print>
    2792:	481c      	ldr	r0, [pc, #112]	; (2804 <pm_state_notify+0xa4>)
    2794:	218e      	movs	r1, #142	; 0x8e
    2796:	f006 fbb9 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    279a:	4819      	ldr	r0, [pc, #100]	; (2800 <pm_state_notify+0xa0>)
    279c:	f003 fee6 	bl	656c <z_spin_lock_set_owner>
	return list->head;
    27a0:	4b1c      	ldr	r3, [pc, #112]	; (2814 <pm_state_notify+0xb4>)
    27a2:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    27a4:	b19c      	cbz	r4, 27ce <pm_state_notify+0x6e>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    27a6:	4f1c      	ldr	r7, [pc, #112]	; (2818 <pm_state_notify+0xb8>)
    27a8:	f8df 8070 	ldr.w	r8, [pc, #112]	; 281c <pm_state_notify+0xbc>
    27ac:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    27b0:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    27b4:	2d00      	cmp	r5, #0
    27b6:	bf08      	it	eq
    27b8:	4613      	moveq	r3, r2
		if (callback) {
    27ba:	b12b      	cbz	r3, 27c8 <pm_state_notify+0x68>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    27bc:	f898 2014 	ldrb.w	r2, [r8, #20]
    27c0:	fb09 f202 	mul.w	r2, r9, r2
    27c4:	5cb8      	ldrb	r0, [r7, r2]
    27c6:	4798      	blx	r3
	return node->next;
    27c8:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    27ca:	2c00      	cmp	r4, #0
    27cc:	d1f0      	bne.n	27b0 <pm_state_notify+0x50>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    27ce:	480c      	ldr	r0, [pc, #48]	; (2800 <pm_state_notify+0xa0>)
    27d0:	f003 febc 	bl	654c <z_spin_unlock_valid>
    27d4:	b968      	cbnz	r0, 27f2 <pm_state_notify+0x92>
    27d6:	4a0b      	ldr	r2, [pc, #44]	; (2804 <pm_state_notify+0xa4>)
    27d8:	4911      	ldr	r1, [pc, #68]	; (2820 <pm_state_notify+0xc0>)
    27da:	480c      	ldr	r0, [pc, #48]	; (280c <pm_state_notify+0xac>)
    27dc:	23b9      	movs	r3, #185	; 0xb9
    27de:	f006 fb9c 	bl	8f1a <assert_print>
    27e2:	4907      	ldr	r1, [pc, #28]	; (2800 <pm_state_notify+0xa0>)
    27e4:	480f      	ldr	r0, [pc, #60]	; (2824 <pm_state_notify+0xc4>)
    27e6:	f006 fb98 	bl	8f1a <assert_print>
    27ea:	4806      	ldr	r0, [pc, #24]	; (2804 <pm_state_notify+0xa4>)
    27ec:	21b9      	movs	r1, #185	; 0xb9
    27ee:	f006 fb8d 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    27f2:	f386 8811 	msr	BASEPRI, r6
    27f6:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    27fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    27fe:	bf00      	nop
    2800:	2000058c 	.word	0x2000058c
    2804:	0000a377 	.word	0x0000a377
    2808:	0000a3d0 	.word	0x0000a3d0
    280c:	00009ea7 	.word	0x00009ea7
    2810:	0000a3e5 	.word	0x0000a3e5
    2814:	20000590 	.word	0x20000590
    2818:	20000598 	.word	0x20000598
    281c:	20000c3c 	.word	0x20000c3c
    2820:	0000a3a4 	.word	0x0000a3a4
    2824:	0000a3bb 	.word	0x0000a3bb

00002828 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2828:	0941      	lsrs	r1, r0, #5
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    282a:	4a0a      	ldr	r2, [pc, #40]	; (2854 <atomic_clear_bit.constprop.0+0x2c>)
    282c:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2830:	f000 001f 	and.w	r0, r0, #31
    2834:	2301      	movs	r3, #1
    2836:	4083      	lsls	r3, r0
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2838:	43db      	mvns	r3, r3
    283a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    283e:	e852 0f00 	ldrex	r0, [r2]
    2842:	4018      	ands	r0, r3
    2844:	e842 0100 	strex	r1, r0, [r2]
    2848:	2900      	cmp	r1, #0
    284a:	d1f8      	bne.n	283e <atomic_clear_bit.constprop.0+0x16>
    284c:	f3bf 8f5b 	dmb	ish
}
    2850:	4770      	bx	lr
    2852:	bf00      	nop
    2854:	200005a4 	.word	0x200005a4

00002858 <pm_system_resume>:

void pm_system_resume(void)
{
    2858:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    285a:	4b19      	ldr	r3, [pc, #100]	; (28c0 <pm_system_resume+0x68>)
    285c:	7d1c      	ldrb	r4, [r3, #20]
    285e:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2862:	f004 031f 	and.w	r3, r4, #31
    2866:	2201      	movs	r2, #1
    2868:	409a      	lsls	r2, r3
    286a:	4b16      	ldr	r3, [pc, #88]	; (28c4 <pm_system_resume+0x6c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    286c:	0961      	lsrs	r1, r4, #5
    286e:	43d0      	mvns	r0, r2
    2870:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    2874:	e853 1f00 	ldrex	r1, [r3]
    2878:	ea01 0500 	and.w	r5, r1, r0
    287c:	e843 5600 	strex	r6, r5, [r3]
    2880:	2e00      	cmp	r6, #0
    2882:	d1f7      	bne.n	2874 <pm_system_resume+0x1c>
    2884:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2888:	4211      	tst	r1, r2
    288a:	d013      	beq.n	28b4 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    288c:	4b0e      	ldr	r3, [pc, #56]	; (28c8 <pm_system_resume+0x70>)
    288e:	4d0f      	ldr	r5, [pc, #60]	; (28cc <pm_system_resume+0x74>)
    2890:	b18b      	cbz	r3, 28b6 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    2892:	230c      	movs	r3, #12
    2894:	4363      	muls	r3, r4
    2896:	18ea      	adds	r2, r5, r3
    2898:	5ce8      	ldrb	r0, [r5, r3]
    289a:	7851      	ldrb	r1, [r2, #1]
    289c:	f006 fc42 	bl	9124 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    28a0:	2000      	movs	r0, #0
    28a2:	f7ff ff5d 	bl	2760 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    28a6:	230c      	movs	r3, #12
    28a8:	435c      	muls	r4, r3
    28aa:	192a      	adds	r2, r5, r4
    28ac:	2300      	movs	r3, #0
    28ae:	512b      	str	r3, [r5, r4]
    28b0:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    28b4:	bd70      	pop	{r4, r5, r6, pc}
    28b6:	f383 8811 	msr	BASEPRI, r3
    28ba:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    28be:	e7ef      	b.n	28a0 <pm_system_resume+0x48>
    28c0:	20000c3c 	.word	0x20000c3c
    28c4:	200005a8 	.word	0x200005a8
    28c8:	00009125 	.word	0x00009125
    28cc:	20000598 	.word	0x20000598

000028d0 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    28d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    28d4:	4b31      	ldr	r3, [pc, #196]	; (299c <pm_system_suspend+0xcc>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    28d6:	4a32      	ldr	r2, [pc, #200]	; (29a0 <pm_system_suspend+0xd0>)
    28d8:	7d1c      	ldrb	r4, [r3, #20]
    28da:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    28de:	0963      	lsrs	r3, r4, #5
    28e0:	ea4f 0983 	mov.w	r9, r3, lsl #2
    28e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    28e8:	4e2e      	ldr	r6, [pc, #184]	; (29a4 <pm_system_suspend+0xd4>)
    28ea:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    28ee:	f004 081f 	and.w	r8, r4, #31
    28f2:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    28f6:	f013 0f01 	tst.w	r3, #1
{
    28fa:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    28fc:	d10a      	bne.n	2914 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    28fe:	4601      	mov	r1, r0
    2900:	4620      	mov	r0, r4
    2902:	f000 f867 	bl	29d4 <pm_policy_next_state>
		if (info != NULL) {
    2906:	b128      	cbz	r0, 2914 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    2908:	c807      	ldmia	r0, {r0, r1, r2}
    290a:	230c      	movs	r3, #12
    290c:	fb03 6304 	mla	r3, r3, r4, r6
    2910:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    2914:	230c      	movs	r3, #12
    2916:	4363      	muls	r3, r4
    2918:	18f2      	adds	r2, r6, r3
    291a:	5cf5      	ldrb	r5, [r6, r3]
    291c:	b92d      	cbnz	r5, 292a <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    291e:	4620      	mov	r0, r4
    2920:	f7ff ff82 	bl	2828 <atomic_clear_bit.constprop.0>
		ret = false;
    2924:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    2926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    292a:	1c7b      	adds	r3, r7, #1
    292c:	d00f      	beq.n	294e <pm_system_suspend+0x7e>
			return (uint32_t)((t * to_hz + off) / from_hz);
    292e:	f8d2 c008 	ldr.w	ip, [r2, #8]
    2932:	481d      	ldr	r0, [pc, #116]	; (29a8 <pm_system_suspend+0xd8>)
    2934:	4a1d      	ldr	r2, [pc, #116]	; (29ac <pm_system_suspend+0xdc>)
    2936:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    293a:	2100      	movs	r1, #0
    293c:	2300      	movs	r3, #0
    293e:	fbec 0105 	umlal	r0, r1, ip, r5
    2942:	f7fd fe0f 	bl	564 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    2946:	2101      	movs	r1, #1
    2948:	1a38      	subs	r0, r7, r0
    294a:	f005 fbd7 	bl	80fc <z_set_timeout_expiry>
	k_sched_lock();
    294e:	f004 f9d3 	bl	6cf8 <k_sched_lock>
	pm_state_notify(true);
    2952:	2001      	movs	r0, #1
    2954:	f7ff ff04 	bl	2760 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2958:	f3bf 8f5b 	dmb	ish
    295c:	4b14      	ldr	r3, [pc, #80]	; (29b0 <pm_system_suspend+0xe0>)
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    295e:	2201      	movs	r2, #1
    2960:	fa02 f208 	lsl.w	r2, r2, r8
    2964:	444b      	add	r3, r9
    2966:	e853 0f00 	ldrex	r0, [r3]
    296a:	4310      	orrs	r0, r2
    296c:	e843 0100 	strex	r1, r0, [r3]
    2970:	2900      	cmp	r1, #0
    2972:	d1f8      	bne.n	2966 <pm_system_suspend+0x96>
    2974:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    2978:	4b0e      	ldr	r3, [pc, #56]	; (29b4 <pm_system_suspend+0xe4>)
    297a:	b133      	cbz	r3, 298a <pm_system_suspend+0xba>
		pm_state_set(info->state, info->substate_id);
    297c:	230c      	movs	r3, #12
    297e:	4363      	muls	r3, r4
    2980:	18f2      	adds	r2, r6, r3
    2982:	5cf0      	ldrb	r0, [r6, r3]
    2984:	7851      	ldrb	r1, [r2, #1]
    2986:	f006 fbc1 	bl	910c <pm_state_set>
	pm_system_resume();
    298a:	f7ff ff65 	bl	2858 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    298e:	4620      	mov	r0, r4
    2990:	f7ff ff4a 	bl	2828 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    2994:	f004 fe94 	bl	76c0 <k_sched_unlock>
	bool ret = true;
    2998:	2001      	movs	r0, #1
    299a:	e7c4      	b.n	2926 <pm_system_suspend+0x56>
    299c:	20000c3c 	.word	0x20000c3c
    29a0:	200005a4 	.word	0x200005a4
    29a4:	20000598 	.word	0x20000598
    29a8:	000f423f 	.word	0x000f423f
    29ac:	000f4240 	.word	0x000f4240
    29b0:	200005a8 	.word	0x200005a8
    29b4:	0000910d 	.word	0x0000910d

000029b8 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    29b8:	4b05      	ldr	r3, [pc, #20]	; (29d0 <pm_policy_state_lock_is_active+0x18>)
    29ba:	f3bf 8f5b 	dmb	ish
    29be:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    29c2:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    29c6:	3800      	subs	r0, #0
    29c8:	bf18      	it	ne
    29ca:	2001      	movne	r0, #1
    29cc:	4770      	bx	lr
    29ce:	bf00      	nop
    29d0:	200005ac 	.word	0x200005ac

000029d4 <pm_policy_next_state>:
{
    29d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    29d8:	b085      	sub	sp, #20
    29da:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    29dc:	a903      	add	r1, sp, #12
    29de:	f000 f847 	bl	2a70 <pm_state_cpu_get_all>
    29e2:	f8df 8080 	ldr.w	r8, [pc, #128]	; 2a64 <pm_policy_next_state+0x90>
    29e6:	f8df a080 	ldr.w	sl, [pc, #128]	; 2a68 <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    29ea:	1e44      	subs	r4, r0, #1
    29ec:	b224      	sxth	r4, r4
    29ee:	f04f 0b00 	mov.w	fp, #0
    29f2:	1c63      	adds	r3, r4, #1
    29f4:	d104      	bne.n	2a00 <pm_policy_next_state+0x2c>
	return NULL;
    29f6:	2600      	movs	r6, #0
}
    29f8:	4630      	mov	r0, r6
    29fa:	b005      	add	sp, #20
    29fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    2a00:	9a03      	ldr	r2, [sp, #12]
    2a02:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    2a06:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    2a0a:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    2a0e:	f7ff ffd3 	bl	29b8 <pm_policy_state_lock_is_active>
    2a12:	4605      	mov	r5, r0
    2a14:	bb10      	cbnz	r0, 2a5c <pm_policy_next_state+0x88>
    2a16:	6870      	ldr	r0, [r6, #4]
    2a18:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    2a1c:	46c4      	mov	ip, r8
    2a1e:	4629      	mov	r1, r5
    2a20:	fbe0 c109 	umlal	ip, r1, r0, r9
    2a24:	4652      	mov	r2, sl
    2a26:	465b      	mov	r3, fp
    2a28:	4660      	mov	r0, ip
    2a2a:	f7fd fd9b 	bl	564 <__aeabi_uldivmod>
    2a2e:	9001      	str	r0, [sp, #4]
    2a30:	68b0      	ldr	r0, [r6, #8]
    2a32:	46c4      	mov	ip, r8
    2a34:	4629      	mov	r1, r5
    2a36:	fbe0 c109 	umlal	ip, r1, r0, r9
    2a3a:	465b      	mov	r3, fp
    2a3c:	4652      	mov	r2, sl
    2a3e:	4660      	mov	r0, ip
    2a40:	f7fd fd90 	bl	564 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2a44:	4b09      	ldr	r3, [pc, #36]	; (2a6c <pm_policy_next_state+0x98>)
    2a46:	681b      	ldr	r3, [r3, #0]
    2a48:	1c59      	adds	r1, r3, #1
    2a4a:	d001      	beq.n	2a50 <pm_policy_next_state+0x7c>
    2a4c:	4283      	cmp	r3, r0
    2a4e:	d905      	bls.n	2a5c <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    2a50:	1c7a      	adds	r2, r7, #1
    2a52:	d0d1      	beq.n	29f8 <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    2a54:	9b01      	ldr	r3, [sp, #4]
    2a56:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    2a58:	42b8      	cmp	r0, r7
    2a5a:	d9cd      	bls.n	29f8 <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2a5c:	3c01      	subs	r4, #1
    2a5e:	b224      	sxth	r4, r4
    2a60:	e7c7      	b.n	29f2 <pm_policy_next_state+0x1e>
    2a62:	bf00      	nop
    2a64:	000f423f 	.word	0x000f423f
    2a68:	000f4240 	.word	0x000f4240
    2a6c:	200000a0 	.word	0x200000a0

00002a70 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    2a70:	b908      	cbnz	r0, 2a76 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    2a72:	4b02      	ldr	r3, [pc, #8]	; (2a7c <pm_state_cpu_get_all+0xc>)
    2a74:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    2a76:	2000      	movs	r0, #0
    2a78:	4770      	bx	lr
    2a7a:	bf00      	nop
    2a7c:	00009c24 	.word	0x00009c24

00002a80 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    2a80:	4801      	ldr	r0, [pc, #4]	; (2a88 <nrf_cc3xx_platform_abort_init+0x8>)
    2a82:	f005 bf7f 	b.w	8984 <nrf_cc3xx_platform_set_abort>
    2a86:	bf00      	nop
    2a88:	00009c24 	.word	0x00009c24

00002a8c <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2a8c:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    2a8e:	4604      	mov	r4, r0
    2a90:	b918      	cbnz	r0, 2a9a <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    2a92:	4b0d      	ldr	r3, [pc, #52]	; (2ac8 <mutex_free_platform+0x3c>)
    2a94:	480d      	ldr	r0, [pc, #52]	; (2acc <mutex_free_platform+0x40>)
    2a96:	685b      	ldr	r3, [r3, #4]
    2a98:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    2a9a:	6861      	ldr	r1, [r4, #4]
    2a9c:	2908      	cmp	r1, #8
    2a9e:	d00d      	beq.n	2abc <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2aa0:	f031 0304 	bics.w	r3, r1, #4
    2aa4:	d00a      	beq.n	2abc <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    2aa6:	f011 0102 	ands.w	r1, r1, #2
    2aaa:	d008      	beq.n	2abe <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    2aac:	4808      	ldr	r0, [pc, #32]	; (2ad0 <mutex_free_platform+0x44>)
    2aae:	4621      	mov	r1, r4
    2ab0:	f003 fb9e 	bl	61f0 <k_mem_slab_free>
        mutex->mutex = NULL;
    2ab4:	2300      	movs	r3, #0
    2ab6:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    2ab8:	2300      	movs	r3, #0
    2aba:	6063      	str	r3, [r4, #4]
}
    2abc:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2abe:	6820      	ldr	r0, [r4, #0]
    2ac0:	2214      	movs	r2, #20
    2ac2:	f006 fb17 	bl	90f4 <memset>
    2ac6:	e7f7      	b.n	2ab8 <mutex_free_platform+0x2c>
    2ac8:	2000017c 	.word	0x2000017c
    2acc:	0000a865 	.word	0x0000a865
    2ad0:	200005c8 	.word	0x200005c8

00002ad4 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2ad4:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    2ad6:	b308      	cbz	r0, 2b1c <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    2ad8:	6843      	ldr	r3, [r0, #4]
    2ada:	2b04      	cmp	r3, #4
    2adc:	d110      	bne.n	2b00 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2ade:	2201      	movs	r2, #1
    2ae0:	6803      	ldr	r3, [r0, #0]
    2ae2:	f3bf 8f5b 	dmb	ish
    2ae6:	e853 1f00 	ldrex	r1, [r3]
    2aea:	2900      	cmp	r1, #0
    2aec:	d103      	bne.n	2af6 <mutex_lock_platform+0x22>
    2aee:	e843 2000 	strex	r0, r2, [r3]
    2af2:	2800      	cmp	r0, #0
    2af4:	d1f7      	bne.n	2ae6 <mutex_lock_platform+0x12>
    2af6:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2afa:	d10b      	bne.n	2b14 <mutex_lock_platform+0x40>
    2afc:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    2afe:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2b00:	b153      	cbz	r3, 2b18 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    2b02:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    2b04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2b08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2b0c:	f003 fd68 	bl	65e0 <z_impl_k_mutex_lock>
        if (ret == 0) {
    2b10:	2800      	cmp	r0, #0
    2b12:	d0f3      	beq.n	2afc <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2b14:	4803      	ldr	r0, [pc, #12]	; (2b24 <mutex_lock_platform+0x50>)
    2b16:	e7f2      	b.n	2afe <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2b18:	4803      	ldr	r0, [pc, #12]	; (2b28 <mutex_lock_platform+0x54>)
    2b1a:	e7f0      	b.n	2afe <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2b1c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2b20:	e7ed      	b.n	2afe <mutex_lock_platform+0x2a>
    2b22:	bf00      	nop
    2b24:	ffff8fe9 	.word	0xffff8fe9
    2b28:	ffff8fea 	.word	0xffff8fea

00002b2c <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2b2c:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    2b2e:	b1d0      	cbz	r0, 2b66 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    2b30:	6843      	ldr	r3, [r0, #4]
    2b32:	2b04      	cmp	r3, #4
    2b34:	d111      	bne.n	2b5a <mutex_unlock_platform+0x2e>
    2b36:	2200      	movs	r2, #0
    2b38:	6803      	ldr	r3, [r0, #0]
    2b3a:	f3bf 8f5b 	dmb	ish
    2b3e:	e853 1f00 	ldrex	r1, [r3]
    2b42:	2901      	cmp	r1, #1
    2b44:	d103      	bne.n	2b4e <mutex_unlock_platform+0x22>
    2b46:	e843 2000 	strex	r0, r2, [r3]
    2b4a:	2800      	cmp	r0, #0
    2b4c:	d1f7      	bne.n	2b3e <mutex_unlock_platform+0x12>
    2b4e:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2b52:	4807      	ldr	r0, [pc, #28]	; (2b70 <mutex_unlock_platform+0x44>)
    2b54:	bf08      	it	eq
    2b56:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    2b58:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2b5a:	b13b      	cbz	r3, 2b6c <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    2b5c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    2b5e:	f003 fe39 	bl	67d4 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    2b62:	2000      	movs	r0, #0
    2b64:	e7f8      	b.n	2b58 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2b66:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2b6a:	e7f5      	b.n	2b58 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2b6c:	4801      	ldr	r0, [pc, #4]	; (2b74 <mutex_unlock_platform+0x48>)
    2b6e:	e7f3      	b.n	2b58 <mutex_unlock_platform+0x2c>
    2b70:	ffff8fe9 	.word	0xffff8fe9
    2b74:	ffff8fea 	.word	0xffff8fea

00002b78 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2b78:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    2b7a:	4604      	mov	r4, r0
    2b7c:	b918      	cbnz	r0, 2b86 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    2b7e:	4b16      	ldr	r3, [pc, #88]	; (2bd8 <mutex_init_platform+0x60>)
    2b80:	4816      	ldr	r0, [pc, #88]	; (2bdc <mutex_init_platform+0x64>)
    2b82:	685b      	ldr	r3, [r3, #4]
    2b84:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    2b86:	6863      	ldr	r3, [r4, #4]
    2b88:	2b04      	cmp	r3, #4
    2b8a:	d023      	beq.n	2bd4 <mutex_init_platform+0x5c>
    2b8c:	2b08      	cmp	r3, #8
    2b8e:	d021      	beq.n	2bd4 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    2b90:	b9cb      	cbnz	r3, 2bc6 <mutex_init_platform+0x4e>
    2b92:	6823      	ldr	r3, [r4, #0]
    2b94:	b9bb      	cbnz	r3, 2bc6 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    2b96:	4812      	ldr	r0, [pc, #72]	; (2be0 <mutex_init_platform+0x68>)
    2b98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2b9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2ba0:	4621      	mov	r1, r4
    2ba2:	f003 fab9 	bl	6118 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    2ba6:	b908      	cbnz	r0, 2bac <mutex_init_platform+0x34>
    2ba8:	6823      	ldr	r3, [r4, #0]
    2baa:	b91b      	cbnz	r3, 2bb4 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    2bac:	4b0a      	ldr	r3, [pc, #40]	; (2bd8 <mutex_init_platform+0x60>)
    2bae:	480d      	ldr	r0, [pc, #52]	; (2be4 <mutex_init_platform+0x6c>)
    2bb0:	685b      	ldr	r3, [r3, #4]
    2bb2:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2bb4:	6820      	ldr	r0, [r4, #0]
    2bb6:	2214      	movs	r2, #20
    2bb8:	2100      	movs	r1, #0
    2bba:	f006 fa9b 	bl	90f4 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    2bbe:	6863      	ldr	r3, [r4, #4]
    2bc0:	f043 0302 	orr.w	r3, r3, #2
    2bc4:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    2bc6:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    2bc8:	f006 fdce 	bl	9768 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    2bcc:	6863      	ldr	r3, [r4, #4]
    2bce:	f043 0301 	orr.w	r3, r3, #1
    2bd2:	6063      	str	r3, [r4, #4]
}
    2bd4:	bd10      	pop	{r4, pc}
    2bd6:	bf00      	nop
    2bd8:	2000017c 	.word	0x2000017c
    2bdc:	0000a865 	.word	0x0000a865
    2be0:	200005c8 	.word	0x200005c8
    2be4:	0000a88b 	.word	0x0000a88b

00002be8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    2be8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    2bea:	4906      	ldr	r1, [pc, #24]	; (2c04 <nrf_cc3xx_platform_mutex_init+0x1c>)
    2bec:	4806      	ldr	r0, [pc, #24]	; (2c08 <nrf_cc3xx_platform_mutex_init+0x20>)
    2bee:	2340      	movs	r3, #64	; 0x40
    2bf0:	2214      	movs	r2, #20
    2bf2:	f006 fd86 	bl	9702 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    2bf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    2bfa:	4904      	ldr	r1, [pc, #16]	; (2c0c <nrf_cc3xx_platform_mutex_init+0x24>)
    2bfc:	4804      	ldr	r0, [pc, #16]	; (2c10 <nrf_cc3xx_platform_mutex_init+0x28>)
    2bfe:	f005 bf21 	b.w	8a44 <nrf_cc3xx_platform_set_mutexes>
    2c02:	bf00      	nop
    2c04:	200005e8 	.word	0x200005e8
    2c08:	200005c8 	.word	0x200005c8
    2c0c:	00009c3c 	.word	0x00009c3c
    2c10:	00009c2c 	.word	0x00009c2c

00002c14 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2c14:	4901      	ldr	r1, [pc, #4]	; (2c1c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    2c16:	2210      	movs	r2, #16
	str	r2, [r1]
    2c18:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2c1a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2c1c:	e000ed10 	.word	0xe000ed10

00002c20 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2c20:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2c22:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2c24:	f380 8811 	msr	BASEPRI, r0
	isb
    2c28:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2c2c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2c30:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2c32:	b662      	cpsie	i
	isb
    2c34:	f3bf 8f6f 	isb	sy

	bx	lr
    2c38:	4770      	bx	lr
    2c3a:	bf00      	nop

00002c3c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2c3c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2c3e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2c40:	f381 8811 	msr	BASEPRI, r1

	wfe
    2c44:	bf20      	wfe

	msr	BASEPRI, r0
    2c46:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2c4a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2c4c:	4770      	bx	lr
    2c4e:	bf00      	nop

00002c50 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    2c50:	b570      	push	{r4, r5, r6, lr}
    2c52:	4606      	mov	r6, r0
    2c54:	b086      	sub	sp, #24

	if (esf != NULL) {
    2c56:	460d      	mov	r5, r1
    2c58:	2900      	cmp	r1, #0
    2c5a:	d038      	beq.n	2cce <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    2c5c:	688b      	ldr	r3, [r1, #8]
    2c5e:	9305      	str	r3, [sp, #20]
    2c60:	684b      	ldr	r3, [r1, #4]
    2c62:	9304      	str	r3, [sp, #16]
    2c64:	680b      	ldr	r3, [r1, #0]
    2c66:	9303      	str	r3, [sp, #12]
    2c68:	2400      	movs	r4, #0
    2c6a:	4b1c      	ldr	r3, [pc, #112]	; (2cdc <z_arm_fatal_error+0x8c>)
    2c6c:	491c      	ldr	r1, [pc, #112]	; (2ce0 <z_arm_fatal_error+0x90>)
    2c6e:	9302      	str	r3, [sp, #8]
    2c70:	2201      	movs	r2, #1
    2c72:	4623      	mov	r3, r4
    2c74:	4620      	mov	r0, r4
    2c76:	e9cd 4400 	strd	r4, r4, [sp]
    2c7a:	f006 f9cb 	bl	9014 <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    2c7e:	696b      	ldr	r3, [r5, #20]
    2c80:	9305      	str	r3, [sp, #20]
    2c82:	692b      	ldr	r3, [r5, #16]
    2c84:	9304      	str	r3, [sp, #16]
    2c86:	68eb      	ldr	r3, [r5, #12]
    2c88:	9303      	str	r3, [sp, #12]
    2c8a:	4b16      	ldr	r3, [pc, #88]	; (2ce4 <z_arm_fatal_error+0x94>)
    2c8c:	4914      	ldr	r1, [pc, #80]	; (2ce0 <z_arm_fatal_error+0x90>)
    2c8e:	9400      	str	r4, [sp, #0]
    2c90:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2c94:	2201      	movs	r2, #1
    2c96:	4623      	mov	r3, r4
    2c98:	4620      	mov	r0, r4
    2c9a:	f006 f9bb 	bl	9014 <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    2c9e:	69eb      	ldr	r3, [r5, #28]
    2ca0:	9303      	str	r3, [sp, #12]
    2ca2:	4b11      	ldr	r3, [pc, #68]	; (2ce8 <z_arm_fatal_error+0x98>)
    2ca4:	490e      	ldr	r1, [pc, #56]	; (2ce0 <z_arm_fatal_error+0x90>)
    2ca6:	9400      	str	r4, [sp, #0]
    2ca8:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2cac:	2201      	movs	r2, #1
    2cae:	4623      	mov	r3, r4
    2cb0:	4620      	mov	r0, r4
    2cb2:	f006 f9af 	bl	9014 <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    2cb6:	69ab      	ldr	r3, [r5, #24]
    2cb8:	9303      	str	r3, [sp, #12]
    2cba:	4b0c      	ldr	r3, [pc, #48]	; (2cec <z_arm_fatal_error+0x9c>)
    2cbc:	4908      	ldr	r1, [pc, #32]	; (2ce0 <z_arm_fatal_error+0x90>)
    2cbe:	9400      	str	r4, [sp, #0]
    2cc0:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2cc4:	2201      	movs	r2, #1
    2cc6:	4623      	mov	r3, r4
    2cc8:	4620      	mov	r0, r4
    2cca:	f006 f9a3 	bl	9014 <z_log_msg2_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    2cce:	4629      	mov	r1, r5
    2cd0:	4630      	mov	r0, r6
}
    2cd2:	b006      	add	sp, #24
    2cd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    2cd8:	f003 b89c 	b.w	5e14 <z_fatal_error>
    2cdc:	0000a8b8 	.word	0x0000a8b8
    2ce0:	00009ae8 	.word	0x00009ae8
    2ce4:	0000a8e7 	.word	0x0000a8e7
    2ce8:	0000a916 	.word	0x0000a916
    2cec:	0000a925 	.word	0x0000a925

00002cf0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2cf0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	db07      	blt.n	2d06 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cf6:	4904      	ldr	r1, [pc, #16]	; (2d08 <arch_irq_enable+0x18>)
    2cf8:	095b      	lsrs	r3, r3, #5
    2cfa:	f000 001f 	and.w	r0, r0, #31
    2cfe:	2201      	movs	r2, #1
    2d00:	4082      	lsls	r2, r0
    2d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    2d06:	4770      	bx	lr
    2d08:	e000e100 	.word	0xe000e100

00002d0c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2d0c:	4b05      	ldr	r3, [pc, #20]	; (2d24 <arch_irq_is_enabled+0x18>)
    2d0e:	0942      	lsrs	r2, r0, #5
    2d10:	f000 001f 	and.w	r0, r0, #31
    2d14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2d18:	2301      	movs	r3, #1
    2d1a:	fa03 f000 	lsl.w	r0, r3, r0
}
    2d1e:	4010      	ands	r0, r2
    2d20:	4770      	bx	lr
    2d22:	bf00      	nop
    2d24:	e000e100 	.word	0xe000e100

00002d28 <z_arm_irq_priority_set>:
	/* If we have zero latency interrupts, those interrupts will
	 * run at a priority level which is not masked by irq_lock().
	 * Our policy is to express priority levels with special properties
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
    2d28:	07d3      	lsls	r3, r2, #31
{
    2d2a:	b570      	push	{r4, r5, r6, lr}
    2d2c:	4605      	mov	r5, r0
    2d2e:	460e      	mov	r6, r1
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
    2d30:	d425      	bmi.n	2d7e <z_arm_irq_priority_set+0x56>
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    2d32:	1c8c      	adds	r4, r1, #2
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    2d34:	2c07      	cmp	r4, #7
    2d36:	d90f      	bls.n	2d58 <z_arm_irq_priority_set+0x30>
    2d38:	4a12      	ldr	r2, [pc, #72]	; (2d84 <z_arm_irq_priority_set+0x5c>)
    2d3a:	4913      	ldr	r1, [pc, #76]	; (2d88 <z_arm_irq_priority_set+0x60>)
    2d3c:	4813      	ldr	r0, [pc, #76]	; (2d8c <z_arm_irq_priority_set+0x64>)
    2d3e:	2357      	movs	r3, #87	; 0x57
    2d40:	f006 f8eb 	bl	8f1a <assert_print>
    2d44:	4812      	ldr	r0, [pc, #72]	; (2d90 <z_arm_irq_priority_set+0x68>)
    2d46:	4631      	mov	r1, r6
    2d48:	2306      	movs	r3, #6
    2d4a:	462a      	mov	r2, r5
    2d4c:	f006 f8e5 	bl	8f1a <assert_print>
    2d50:	480c      	ldr	r0, [pc, #48]	; (2d84 <z_arm_irq_priority_set+0x5c>)
    2d52:	2157      	movs	r1, #87	; 0x57
    2d54:	f006 f8da 	bl	8f0c <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2d58:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2d5a:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d5c:	bfac      	ite	ge
    2d5e:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d62:	4b0c      	ldrlt	r3, [pc, #48]	; (2d94 <z_arm_irq_priority_set+0x6c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d64:	ea4f 1444 	mov.w	r4, r4, lsl #5
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d68:	bfb8      	it	lt
    2d6a:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d6e:	b2e4      	uxtb	r4, r4
    2d70:	bfaa      	itet	ge
    2d72:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d76:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d78:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    2d7c:	bd70      	pop	{r4, r5, r6, pc}
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
    2d7e:	2400      	movs	r4, #0
    2d80:	e7ea      	b.n	2d58 <z_arm_irq_priority_set+0x30>
    2d82:	bf00      	nop
    2d84:	0000a953 	.word	0x0000a953
    2d88:	0000a989 	.word	0x0000a989
    2d8c:	00009ea7 	.word	0x00009ea7
    2d90:	0000a9a4 	.word	0x0000a9a4
    2d94:	e000ed14 	.word	0xe000ed14

00002d98 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2d98:	bf30      	wfi
    b z_SysNmiOnReset
    2d9a:	f7ff bffd 	b.w	2d98 <z_SysNmiOnReset>
    2d9e:	bf00      	nop

00002da0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2da0:	4a0b      	ldr	r2, [pc, #44]	; (2dd0 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    2da2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2da4:	4b0b      	ldr	r3, [pc, #44]	; (2dd4 <z_arm_prep_c+0x34>)
    2da6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2daa:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2dac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2db0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2db4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2db8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2dbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2dc0:	f003 f8bc 	bl	5f3c <z_bss_zero>
	z_data_copy();
    2dc4:	f004 ffd8 	bl	7d78 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2dc8:	f000 fbe6 	bl	3598 <z_arm_interrupt_init>
	z_cstart();
    2dcc:	f003 f8fa 	bl	5fc4 <z_cstart>
    2dd0:	00000000 	.word	0x00000000
    2dd4:	e000ed00 	.word	0xe000ed00

00002dd8 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2dd8:	4a09      	ldr	r2, [pc, #36]	; (2e00 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2dda:	490a      	ldr	r1, [pc, #40]	; (2e04 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2ddc:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2dde:	6809      	ldr	r1, [r1, #0]
    2de0:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2de2:	4909      	ldr	r1, [pc, #36]	; (2e08 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2de4:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2de6:	684b      	ldr	r3, [r1, #4]
    2de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2dec:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    2dee:	2300      	movs	r3, #0
    2df0:	f383 8811 	msr	BASEPRI, r3
    2df4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2df8:	6893      	ldr	r3, [r2, #8]
}
    2dfa:	6f98      	ldr	r0, [r3, #120]	; 0x78
    2dfc:	4770      	bx	lr
    2dfe:	bf00      	nop
    2e00:	20000c3c 	.word	0x20000c3c
    2e04:	00009d90 	.word	0x00009d90
    2e08:	e000ed00 	.word	0xe000ed00

00002e0c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2e0c:	4912      	ldr	r1, [pc, #72]	; (2e58 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2e0e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2e10:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2e14:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2e16:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2e1a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2e1e:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI_MAX, r0
    2e20:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2e24:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2e28:	4f0c      	ldr	r7, [pc, #48]	; (2e5c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2e2a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2e2e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2e30:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2e32:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2e34:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    2e36:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2e38:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2e3a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2e3e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2e40:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2e42:	f000 fc45 	bl	36d0 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2e46:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2e4a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2e4e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2e52:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2e56:	4770      	bx	lr
    ldr r1, =_kernel
    2e58:	20000c3c 	.word	0x20000c3c
    ldr v4, =_SCS_ICSR
    2e5c:	e000ed04 	.word	0xe000ed04

00002e60 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2e60:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2e64:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2e66:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2e6a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2e6e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2e70:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2e74:	2902      	cmp	r1, #2
    beq _oops
    2e76:	d0ff      	beq.n	2e78 <_oops>

00002e78 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2e78:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    2e7a:	f006 f8db 	bl	9034 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2e7e:	bd01      	pop	{r0, pc}

00002e80 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2e80:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2e84:	9b00      	ldr	r3, [sp, #0]
    2e86:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2e8a:	490a      	ldr	r1, [pc, #40]	; (2eb4 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2e8c:	9b01      	ldr	r3, [sp, #4]
    2e8e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2e92:	9b02      	ldr	r3, [sp, #8]
    2e94:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2e98:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2e9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2ea0:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2ea4:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2ea8:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2eaa:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2eac:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2eae:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2eb0:	4770      	bx	lr
    2eb2:	bf00      	nop
    2eb4:	00008de9 	.word	0x00008de9

00002eb8 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2eb8:	4a09      	ldr	r2, [pc, #36]	; (2ee0 <z_check_thread_stack_fail+0x28>)
{
    2eba:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2ebc:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2ebe:	b170      	cbz	r0, 2ede <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2ec0:	f113 0f16 	cmn.w	r3, #22
    2ec4:	6e40      	ldr	r0, [r0, #100]	; 0x64
    2ec6:	d005      	beq.n	2ed4 <z_check_thread_stack_fail+0x1c>
    2ec8:	f1a0 0220 	sub.w	r2, r0, #32
    2ecc:	429a      	cmp	r2, r3
    2ece:	d805      	bhi.n	2edc <z_check_thread_stack_fail+0x24>
    2ed0:	4283      	cmp	r3, r0
    2ed2:	d203      	bcs.n	2edc <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    2ed4:	4281      	cmp	r1, r0
    2ed6:	bf28      	it	cs
    2ed8:	2000      	movcs	r0, #0
    2eda:	4770      	bx	lr
    2edc:	2000      	movs	r0, #0
}
    2ede:	4770      	bx	lr
    2ee0:	20000c3c 	.word	0x20000c3c

00002ee4 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2ee4:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2ee6:	4b09      	ldr	r3, [pc, #36]	; (2f0c <arch_switch_to_main_thread+0x28>)
    2ee8:	6098      	str	r0, [r3, #8]
{
    2eea:	460d      	mov	r5, r1
    2eec:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2eee:	f000 fbef 	bl	36d0 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2ef2:	4620      	mov	r0, r4
    2ef4:	f385 8809 	msr	PSP, r5
    2ef8:	2100      	movs	r1, #0
    2efa:	b663      	cpsie	if
    2efc:	f381 8811 	msr	BASEPRI, r1
    2f00:	f3bf 8f6f 	isb	sy
    2f04:	2200      	movs	r2, #0
    2f06:	2300      	movs	r3, #0
    2f08:	f005 ff6e 	bl	8de8 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2f0c:	20000c3c 	.word	0x20000c3c

00002f10 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2f10:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2f12:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2f14:	4a0b      	ldr	r2, [pc, #44]	; (2f44 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2f16:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2f18:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2f1a:	bf1e      	ittt	ne
	movne	r1, #0
    2f1c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2f1e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2f20:	f006 fc13 	blne	974a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2f24:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2f26:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2f2a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2f2e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2f32:	4905      	ldr	r1, [pc, #20]	; (2f48 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2f34:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2f36:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2f38:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2f3a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2f3e:	4903      	ldr	r1, [pc, #12]	; (2f4c <_isr_wrapper+0x3c>)
	bx r1
    2f40:	4708      	bx	r1
    2f42:	0000      	.short	0x0000
	ldr r2, =_kernel
    2f44:	20000c3c 	.word	0x20000c3c
	ldr r1, =_sw_isr_table
    2f48:	00009938 	.word	0x00009938
	ldr r1, =z_arm_int_exit
    2f4c:	00002f51 	.word	0x00002f51

00002f50 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2f50:	4b04      	ldr	r3, [pc, #16]	; (2f64 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2f52:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2f54:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2f56:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2f58:	d003      	beq.n	2f62 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2f5a:	4903      	ldr	r1, [pc, #12]	; (2f68 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2f60:	600a      	str	r2, [r1, #0]

00002f62 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2f62:	4770      	bx	lr
	ldr r3, =_kernel
    2f64:	20000c3c 	.word	0x20000c3c
	ldr r1, =_SCS_ICSR
    2f68:	e000ed04 	.word	0xe000ed04

00002f6c <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    2f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f6e:	b085      	sub	sp, #20
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    2f70:	2400      	movs	r4, #0
    2f72:	4b3b      	ldr	r3, [pc, #236]	; (3060 <bus_fault.constprop.0+0xf4>)
    2f74:	9302      	str	r3, [sp, #8]
    2f76:	e9cd 4400 	strd	r4, r4, [sp]
    2f7a:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    2f7c:	4607      	mov	r7, r0
    2f7e:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    2f80:	2201      	movs	r2, #1
    2f82:	4938      	ldr	r1, [pc, #224]	; (3064 <bus_fault.constprop.0+0xf8>)
    2f84:	4620      	mov	r0, r4
    2f86:	f006 f864 	bl	9052 <z_log_msg2_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2f8a:	4b37      	ldr	r3, [pc, #220]	; (3068 <bus_fault.constprop.0+0xfc>)
    2f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f8e:	04db      	lsls	r3, r3, #19
    2f90:	d509      	bpl.n	2fa6 <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
    2f92:	4b36      	ldr	r3, [pc, #216]	; (306c <bus_fault.constprop.0+0x100>)
    2f94:	4933      	ldr	r1, [pc, #204]	; (3064 <bus_fault.constprop.0+0xf8>)
    2f96:	9400      	str	r4, [sp, #0]
    2f98:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2f9c:	2201      	movs	r2, #1
    2f9e:	4623      	mov	r3, r4
    2fa0:	4620      	mov	r0, r4
    2fa2:	f006 f856 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2fa6:	4b30      	ldr	r3, [pc, #192]	; (3068 <bus_fault.constprop.0+0xfc>)
    2fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2faa:	051d      	lsls	r5, r3, #20
    2fac:	d509      	bpl.n	2fc2 <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
    2fae:	4b30      	ldr	r3, [pc, #192]	; (3070 <bus_fault.constprop.0+0x104>)
    2fb0:	9302      	str	r3, [sp, #8]
    2fb2:	2300      	movs	r3, #0
    2fb4:	e9cd 3300 	strd	r3, r3, [sp]
    2fb8:	492a      	ldr	r1, [pc, #168]	; (3064 <bus_fault.constprop.0+0xf8>)
    2fba:	2201      	movs	r2, #1
    2fbc:	4618      	mov	r0, r3
    2fbe:	f006 f848 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2fc2:	4d29      	ldr	r5, [pc, #164]	; (3068 <bus_fault.constprop.0+0xfc>)
    2fc4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2fc6:	059c      	lsls	r4, r3, #22
    2fc8:	d51e      	bpl.n	3008 <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
    2fca:	2400      	movs	r4, #0
    2fcc:	4b29      	ldr	r3, [pc, #164]	; (3074 <bus_fault.constprop.0+0x108>)
    2fce:	9302      	str	r3, [sp, #8]
    2fd0:	2201      	movs	r2, #1
    2fd2:	4623      	mov	r3, r4
    2fd4:	4620      	mov	r0, r4
    2fd6:	e9cd 4400 	strd	r4, r4, [sp]
    2fda:	4922      	ldr	r1, [pc, #136]	; (3064 <bus_fault.constprop.0+0xf8>)
    2fdc:	f006 f839 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2fe0:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2fe2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2fe4:	0410      	lsls	r0, r2, #16
    2fe6:	d50f      	bpl.n	3008 <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    2fe8:	9303      	str	r3, [sp, #12]
    2fea:	4b23      	ldr	r3, [pc, #140]	; (3078 <bus_fault.constprop.0+0x10c>)
    2fec:	491d      	ldr	r1, [pc, #116]	; (3064 <bus_fault.constprop.0+0xf8>)
    2fee:	9400      	str	r4, [sp, #0]
    2ff0:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2ff4:	2201      	movs	r2, #1
    2ff6:	4623      	mov	r3, r4
    2ff8:	4620      	mov	r0, r4
    2ffa:	f006 f82a 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    2ffe:	b11f      	cbz	r7, 3008 <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3000:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3002:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3006:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3008:	4b17      	ldr	r3, [pc, #92]	; (3068 <bus_fault.constprop.0+0xfc>)
    300a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    300c:	0559      	lsls	r1, r3, #21
    300e:	d509      	bpl.n	3024 <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
    3010:	4b1a      	ldr	r3, [pc, #104]	; (307c <bus_fault.constprop.0+0x110>)
    3012:	9302      	str	r3, [sp, #8]
    3014:	2300      	movs	r3, #0
    3016:	e9cd 3300 	strd	r3, r3, [sp]
    301a:	4912      	ldr	r1, [pc, #72]	; (3064 <bus_fault.constprop.0+0xf8>)
    301c:	2201      	movs	r2, #1
    301e:	4618      	mov	r0, r3
    3020:	f006 f817 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3024:	4a10      	ldr	r2, [pc, #64]	; (3068 <bus_fault.constprop.0+0xfc>)
    3026:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3028:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    302c:	d012      	beq.n	3054 <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
    302e:	4b14      	ldr	r3, [pc, #80]	; (3080 <bus_fault.constprop.0+0x114>)
    3030:	9302      	str	r3, [sp, #8]
    3032:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    3034:	e9cd 3300 	strd	r3, r3, [sp]
    3038:	490a      	ldr	r1, [pc, #40]	; (3064 <bus_fault.constprop.0+0xf8>)
    303a:	2201      	movs	r2, #1
    303c:	4618      	mov	r0, r3
    303e:	f006 f808 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3042:	4a09      	ldr	r2, [pc, #36]	; (3068 <bus_fault.constprop.0+0xfc>)
    3044:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3046:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3048:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    304c:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    304e:	7030      	strb	r0, [r6, #0]

	return reason;
}
    3050:	b005      	add	sp, #20
    3052:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3054:	6a92      	ldr	r2, [r2, #40]	; 0x28
    3056:	0492      	lsls	r2, r2, #18
    3058:	d5f3      	bpl.n	3042 <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    305a:	4a0a      	ldr	r2, [pc, #40]	; (3084 <bus_fault.constprop.0+0x118>)
    305c:	9202      	str	r2, [sp, #8]
    305e:	e7e9      	b.n	3034 <bus_fault.constprop.0+0xc8>
    3060:	0000a9e4 	.word	0x0000a9e4
    3064:	00009ae8 	.word	0x00009ae8
    3068:	e000ed00 	.word	0xe000ed00
    306c:	0000a9fa 	.word	0x0000a9fa
    3070:	0000aa0b 	.word	0x0000aa0b
    3074:	0000aa1e 	.word	0x0000aa1e
    3078:	0000aa37 	.word	0x0000aa37
    307c:	0000aa4c 	.word	0x0000aa4c
    3080:	0000aa67 	.word	0x0000aa67
    3084:	0000aa7f 	.word	0x0000aa7f

00003088 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    3088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    308a:	2400      	movs	r4, #0
    308c:	4b33      	ldr	r3, [pc, #204]	; (315c <usage_fault.constprop.0+0xd4>)
    308e:	9302      	str	r3, [sp, #8]
    3090:	e9cd 4400 	strd	r4, r4, [sp]
    3094:	4623      	mov	r3, r4
    3096:	4932      	ldr	r1, [pc, #200]	; (3160 <usage_fault.constprop.0+0xd8>)
    3098:	2201      	movs	r2, #1
    309a:	4620      	mov	r0, r4
    309c:	f005 ffd9 	bl	9052 <z_log_msg2_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    30a0:	4b30      	ldr	r3, [pc, #192]	; (3164 <usage_fault.constprop.0+0xdc>)
    30a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30a4:	019b      	lsls	r3, r3, #6
    30a6:	d509      	bpl.n	30bc <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
    30a8:	4b2f      	ldr	r3, [pc, #188]	; (3168 <usage_fault.constprop.0+0xe0>)
    30aa:	492d      	ldr	r1, [pc, #180]	; (3160 <usage_fault.constprop.0+0xd8>)
    30ac:	9400      	str	r4, [sp, #0]
    30ae:	e9cd 4301 	strd	r4, r3, [sp, #4]
    30b2:	2201      	movs	r2, #1
    30b4:	4623      	mov	r3, r4
    30b6:	4620      	mov	r0, r4
    30b8:	f005 ffcb 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    30bc:	4b29      	ldr	r3, [pc, #164]	; (3164 <usage_fault.constprop.0+0xdc>)
    30be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30c0:	01dc      	lsls	r4, r3, #7
    30c2:	d509      	bpl.n	30d8 <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
    30c4:	4b29      	ldr	r3, [pc, #164]	; (316c <usage_fault.constprop.0+0xe4>)
    30c6:	9302      	str	r3, [sp, #8]
    30c8:	2300      	movs	r3, #0
    30ca:	e9cd 3300 	strd	r3, r3, [sp]
    30ce:	4924      	ldr	r1, [pc, #144]	; (3160 <usage_fault.constprop.0+0xd8>)
    30d0:	2201      	movs	r2, #1
    30d2:	4618      	mov	r0, r3
    30d4:	f005 ffbd 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    30d8:	4b22      	ldr	r3, [pc, #136]	; (3164 <usage_fault.constprop.0+0xdc>)
    30da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30dc:	0318      	lsls	r0, r3, #12
    30de:	d509      	bpl.n	30f4 <usage_fault.constprop.0+0x6c>
		PR_FAULT_INFO("  No coprocessor instructions");
    30e0:	4b23      	ldr	r3, [pc, #140]	; (3170 <usage_fault.constprop.0+0xe8>)
    30e2:	9302      	str	r3, [sp, #8]
    30e4:	2300      	movs	r3, #0
    30e6:	e9cd 3300 	strd	r3, r3, [sp]
    30ea:	491d      	ldr	r1, [pc, #116]	; (3160 <usage_fault.constprop.0+0xd8>)
    30ec:	2201      	movs	r2, #1
    30ee:	4618      	mov	r0, r3
    30f0:	f005 ffaf 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    30f4:	4b1b      	ldr	r3, [pc, #108]	; (3164 <usage_fault.constprop.0+0xdc>)
    30f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30f8:	0359      	lsls	r1, r3, #13
    30fa:	d509      	bpl.n	3110 <usage_fault.constprop.0+0x88>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    30fc:	4b1d      	ldr	r3, [pc, #116]	; (3174 <usage_fault.constprop.0+0xec>)
    30fe:	9302      	str	r3, [sp, #8]
    3100:	2300      	movs	r3, #0
    3102:	e9cd 3300 	strd	r3, r3, [sp]
    3106:	4916      	ldr	r1, [pc, #88]	; (3160 <usage_fault.constprop.0+0xd8>)
    3108:	2201      	movs	r2, #1
    310a:	4618      	mov	r0, r3
    310c:	f005 ffa1 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3110:	4b14      	ldr	r3, [pc, #80]	; (3164 <usage_fault.constprop.0+0xdc>)
    3112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3114:	039a      	lsls	r2, r3, #14
    3116:	d509      	bpl.n	312c <usage_fault.constprop.0+0xa4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    3118:	4b17      	ldr	r3, [pc, #92]	; (3178 <usage_fault.constprop.0+0xf0>)
    311a:	9302      	str	r3, [sp, #8]
    311c:	2300      	movs	r3, #0
    311e:	e9cd 3300 	strd	r3, r3, [sp]
    3122:	490f      	ldr	r1, [pc, #60]	; (3160 <usage_fault.constprop.0+0xd8>)
    3124:	2201      	movs	r2, #1
    3126:	4618      	mov	r0, r3
    3128:	f005 ff93 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    312c:	4b0d      	ldr	r3, [pc, #52]	; (3164 <usage_fault.constprop.0+0xdc>)
    312e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3130:	03db      	lsls	r3, r3, #15
    3132:	d509      	bpl.n	3148 <usage_fault.constprop.0+0xc0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    3134:	4b11      	ldr	r3, [pc, #68]	; (317c <usage_fault.constprop.0+0xf4>)
    3136:	9302      	str	r3, [sp, #8]
    3138:	2300      	movs	r3, #0
    313a:	e9cd 3300 	strd	r3, r3, [sp]
    313e:	4908      	ldr	r1, [pc, #32]	; (3160 <usage_fault.constprop.0+0xd8>)
    3140:	2201      	movs	r2, #1
    3142:	4618      	mov	r0, r3
    3144:	f005 ff85 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3148:	4a06      	ldr	r2, [pc, #24]	; (3164 <usage_fault.constprop.0+0xdc>)
    314a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    314c:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    3150:	ea6f 4313 	mvn.w	r3, r3, lsr #16

	return reason;
}
    3154:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3156:	6293      	str	r3, [r2, #40]	; 0x28
}
    3158:	b004      	add	sp, #16
    315a:	bd10      	pop	{r4, pc}
    315c:	0000aaae 	.word	0x0000aaae
    3160:	00009ae8 	.word	0x00009ae8
    3164:	e000ed00 	.word	0xe000ed00
    3168:	0000aac6 	.word	0x0000aac6
    316c:	0000aad9 	.word	0x0000aad9
    3170:	0000aaf3 	.word	0x0000aaf3
    3174:	0000ab11 	.word	0x0000ab11
    3178:	0000ab36 	.word	0x0000ab36
    317c:	0000ab50 	.word	0x0000ab50

00003180 <mem_manage_fault>:
{
    3180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3184:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
    3186:	2400      	movs	r4, #0
    3188:	4b53      	ldr	r3, [pc, #332]	; (32d8 <mem_manage_fault+0x158>)
    318a:	9302      	str	r3, [sp, #8]
    318c:	e9cd 4400 	strd	r4, r4, [sp]
    3190:	4623      	mov	r3, r4
{
    3192:	4680      	mov	r8, r0
    3194:	4689      	mov	r9, r1
    3196:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    3198:	4950      	ldr	r1, [pc, #320]	; (32dc <mem_manage_fault+0x15c>)
    319a:	2201      	movs	r2, #1
    319c:	4620      	mov	r0, r4
    319e:	f005 ff58 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    31a2:	4b4f      	ldr	r3, [pc, #316]	; (32e0 <mem_manage_fault+0x160>)
    31a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31a6:	06df      	lsls	r7, r3, #27
    31a8:	d509      	bpl.n	31be <mem_manage_fault+0x3e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    31aa:	4b4e      	ldr	r3, [pc, #312]	; (32e4 <mem_manage_fault+0x164>)
    31ac:	494b      	ldr	r1, [pc, #300]	; (32dc <mem_manage_fault+0x15c>)
    31ae:	9400      	str	r4, [sp, #0]
    31b0:	e9cd 4301 	strd	r4, r3, [sp, #4]
    31b4:	2201      	movs	r2, #1
    31b6:	4623      	mov	r3, r4
    31b8:	4620      	mov	r0, r4
    31ba:	f005 ff4a 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    31be:	4b48      	ldr	r3, [pc, #288]	; (32e0 <mem_manage_fault+0x160>)
    31c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31c2:	071d      	lsls	r5, r3, #28
    31c4:	d509      	bpl.n	31da <mem_manage_fault+0x5a>
		PR_FAULT_INFO("  Unstacking error");
    31c6:	4b48      	ldr	r3, [pc, #288]	; (32e8 <mem_manage_fault+0x168>)
    31c8:	9302      	str	r3, [sp, #8]
    31ca:	2300      	movs	r3, #0
    31cc:	e9cd 3300 	strd	r3, r3, [sp]
    31d0:	4942      	ldr	r1, [pc, #264]	; (32dc <mem_manage_fault+0x15c>)
    31d2:	2201      	movs	r2, #1
    31d4:	4618      	mov	r0, r3
    31d6:	f005 ff3c 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    31da:	4d41      	ldr	r5, [pc, #260]	; (32e0 <mem_manage_fault+0x160>)
    31dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    31de:	079c      	lsls	r4, r3, #30
    31e0:	d437      	bmi.n	3252 <mem_manage_fault+0xd2>
	uint32_t mmfar = -EINVAL;
    31e2:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    31e6:	4b3e      	ldr	r3, [pc, #248]	; (32e0 <mem_manage_fault+0x160>)
    31e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    31ea:	07d9      	lsls	r1, r3, #31
    31ec:	d509      	bpl.n	3202 <mem_manage_fault+0x82>
		PR_FAULT_INFO("  Instruction Access Violation");
    31ee:	4b3f      	ldr	r3, [pc, #252]	; (32ec <mem_manage_fault+0x16c>)
    31f0:	9302      	str	r3, [sp, #8]
    31f2:	2300      	movs	r3, #0
    31f4:	e9cd 3300 	strd	r3, r3, [sp]
    31f8:	4938      	ldr	r1, [pc, #224]	; (32dc <mem_manage_fault+0x15c>)
    31fa:	2201      	movs	r2, #1
    31fc:	4618      	mov	r0, r3
    31fe:	f005 ff28 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3202:	4b37      	ldr	r3, [pc, #220]	; (32e0 <mem_manage_fault+0x160>)
    3204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3206:	069a      	lsls	r2, r3, #26
    3208:	d509      	bpl.n	321e <mem_manage_fault+0x9e>
		PR_FAULT_INFO(
    320a:	4b39      	ldr	r3, [pc, #228]	; (32f0 <mem_manage_fault+0x170>)
    320c:	9302      	str	r3, [sp, #8]
    320e:	2300      	movs	r3, #0
    3210:	e9cd 3300 	strd	r3, r3, [sp]
    3214:	4931      	ldr	r1, [pc, #196]	; (32dc <mem_manage_fault+0x15c>)
    3216:	2201      	movs	r2, #1
    3218:	4618      	mov	r0, r3
    321a:	f005 ff1a 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    321e:	4d30      	ldr	r5, [pc, #192]	; (32e0 <mem_manage_fault+0x160>)
    3220:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3222:	06db      	lsls	r3, r3, #27
    3224:	d437      	bmi.n	3296 <mem_manage_fault+0x116>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3226:	6aab      	ldr	r3, [r5, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3228:	079c      	lsls	r4, r3, #30
    322a:	d434      	bmi.n	3296 <mem_manage_fault+0x116>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    322c:	2400      	movs	r4, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    322e:	4b2c      	ldr	r3, [pc, #176]	; (32e0 <mem_manage_fault+0x160>)
    3230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3232:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    3234:	bf42      	ittt	mi
    3236:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    3238:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    323c:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    323e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3240:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    3244:	629a      	str	r2, [r3, #40]	; 0x28
}
    3246:	4620      	mov	r0, r4
	*recoverable = memory_fault_recoverable(esf, true);
    3248:	2300      	movs	r3, #0
    324a:	7033      	strb	r3, [r6, #0]
}
    324c:	b005      	add	sp, #20
    324e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		PR_FAULT_INFO("  Data Access Violation");
    3252:	2400      	movs	r4, #0
    3254:	4b27      	ldr	r3, [pc, #156]	; (32f4 <mem_manage_fault+0x174>)
    3256:	9302      	str	r3, [sp, #8]
    3258:	4620      	mov	r0, r4
    325a:	4623      	mov	r3, r4
    325c:	e9cd 4400 	strd	r4, r4, [sp]
    3260:	491e      	ldr	r1, [pc, #120]	; (32dc <mem_manage_fault+0x15c>)
    3262:	2201      	movs	r2, #1
    3264:	f005 fef5 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    3268:	6b6f      	ldr	r7, [r5, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    326a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    326c:	0618      	lsls	r0, r3, #24
    326e:	d5b8      	bpl.n	31e2 <mem_manage_fault+0x62>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    3270:	4b21      	ldr	r3, [pc, #132]	; (32f8 <mem_manage_fault+0x178>)
    3272:	491a      	ldr	r1, [pc, #104]	; (32dc <mem_manage_fault+0x15c>)
    3274:	9703      	str	r7, [sp, #12]
    3276:	e9cd 4301 	strd	r4, r3, [sp, #4]
    327a:	9400      	str	r4, [sp, #0]
    327c:	4623      	mov	r3, r4
    327e:	2201      	movs	r2, #1
    3280:	4620      	mov	r0, r4
    3282:	f005 fee6 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    3286:	f1b9 0f00 	cmp.w	r9, #0
    328a:	d0ac      	beq.n	31e6 <mem_manage_fault+0x66>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    328c:	6aab      	ldr	r3, [r5, #40]	; 0x28
    328e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3292:	62ab      	str	r3, [r5, #40]	; 0x28
    3294:	e7a7      	b.n	31e6 <mem_manage_fault+0x66>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    3296:	686b      	ldr	r3, [r5, #4]
    3298:	0518      	lsls	r0, r3, #20
    329a:	d5c7      	bpl.n	322c <mem_manage_fault+0xac>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    329c:	4641      	mov	r1, r8
    329e:	4638      	mov	r0, r7
    32a0:	f7ff fe0a 	bl	2eb8 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    32a4:	4604      	mov	r4, r0
    32a6:	b118      	cbz	r0, 32b0 <mem_manage_fault+0x130>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    32a8:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    32ac:	2402      	movs	r4, #2
    32ae:	e7be      	b.n	322e <mem_manage_fault+0xae>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    32b0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    32b2:	06d9      	lsls	r1, r3, #27
    32b4:	d5ba      	bpl.n	322c <mem_manage_fault+0xac>
    32b6:	4a11      	ldr	r2, [pc, #68]	; (32fc <mem_manage_fault+0x17c>)
    32b8:	4911      	ldr	r1, [pc, #68]	; (3300 <mem_manage_fault+0x180>)
    32ba:	4812      	ldr	r0, [pc, #72]	; (3304 <mem_manage_fault+0x184>)
    32bc:	f240 1349 	movw	r3, #329	; 0x149
    32c0:	f005 fe2b 	bl	8f1a <assert_print>
    32c4:	4810      	ldr	r0, [pc, #64]	; (3308 <mem_manage_fault+0x188>)
    32c6:	f005 fe28 	bl	8f1a <assert_print>
    32ca:	480c      	ldr	r0, [pc, #48]	; (32fc <mem_manage_fault+0x17c>)
    32cc:	f240 1149 	movw	r1, #329	; 0x149
    32d0:	f005 fe1c 	bl	8f0c <assert_post_action>
    32d4:	e7ab      	b.n	322e <mem_manage_fault+0xae>
    32d6:	bf00      	nop
    32d8:	0000ab7b 	.word	0x0000ab7b
    32dc:	00009ae8 	.word	0x00009ae8
    32e0:	e000ed00 	.word	0xe000ed00
    32e4:	0000ab91 	.word	0x0000ab91
    32e8:	0000aa0b 	.word	0x0000aa0b
    32ec:	0000abf2 	.word	0x0000abf2
    32f0:	0000aa7f 	.word	0x0000aa7f
    32f4:	0000abc4 	.word	0x0000abc4
    32f8:	0000abdc 	.word	0x0000abdc
    32fc:	0000ac11 	.word	0x0000ac11
    3300:	0000ac4b 	.word	0x0000ac4b
    3304:	00009ea7 	.word	0x00009ea7
    3308:	0000ac95 	.word	0x0000ac95

0000330c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    330c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3310:	4b85      	ldr	r3, [pc, #532]	; (3528 <z_arm_fault+0x21c>)
    3312:	f8d3 9004 	ldr.w	r9, [r3, #4]
{
    3316:	b091      	sub	sp, #68	; 0x44
    3318:	4680      	mov	r8, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    331a:	f3c9 0608 	ubfx	r6, r9, #0, #9
    331e:	2700      	movs	r7, #0
    3320:	f387 8811 	msr	BASEPRI, r7
    3324:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    3328:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    332c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    3330:	d10d      	bne.n	334e <z_arm_fault+0x42>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    3332:	f002 030c 	and.w	r3, r2, #12
    3336:	2b08      	cmp	r3, #8
    3338:	d11b      	bne.n	3372 <z_arm_fault+0x66>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    333a:	4b7c      	ldr	r3, [pc, #496]	; (352c <z_arm_fault+0x220>)
    333c:	497c      	ldr	r1, [pc, #496]	; (3530 <z_arm_fault+0x224>)
    333e:	9700      	str	r7, [sp, #0]
    3340:	e9cd 7301 	strd	r7, r3, [sp, #4]
    3344:	2201      	movs	r2, #1
    3346:	463b      	mov	r3, r7
    3348:	4638      	mov	r0, r7
    334a:	f005 fe82 	bl	9052 <z_log_msg2_runtime_create.constprop.0>

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    334e:	4a79      	ldr	r2, [pc, #484]	; (3534 <z_arm_fault+0x228>)
    3350:	4979      	ldr	r1, [pc, #484]	; (3538 <z_arm_fault+0x22c>)
    3352:	487a      	ldr	r0, [pc, #488]	; (353c <z_arm_fault+0x230>)
    3354:	f240 33fb 	movw	r3, #1019	; 0x3fb
    3358:	f005 fddf 	bl	8f1a <assert_print>
    335c:	4878      	ldr	r0, [pc, #480]	; (3540 <z_arm_fault+0x234>)
    335e:	f005 fddc 	bl	8f1a <assert_print>
    3362:	4874      	ldr	r0, [pc, #464]	; (3534 <z_arm_fault+0x228>)
    3364:	f240 31fb 	movw	r1, #1019	; 0x3fb
    3368:	f005 fdd0 	bl	8f0c <assert_post_action>
    336c:	f04f 0800 	mov.w	r8, #0
    3370:	e006      	b.n	3380 <z_arm_fault+0x74>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    3372:	0712      	lsls	r2, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    3374:	bf4c      	ite	mi
    3376:	4688      	movmi	r8, r1
			*nested_exc = true;
    3378:	2701      	movpl	r7, #1
	__ASSERT(esf != NULL,
    337a:	f1b8 0f00 	cmp.w	r8, #0
    337e:	d0e6      	beq.n	334e <z_arm_fault+0x42>
	*recoverable = false;
    3380:	2500      	movs	r5, #0
	switch (fault) {
    3382:	1ef3      	subs	r3, r6, #3
	*recoverable = false;
    3384:	f88d 501f 	strb.w	r5, [sp, #31]
	switch (fault) {
    3388:	2b09      	cmp	r3, #9
    338a:	f200 80b3 	bhi.w	34f4 <z_arm_fault+0x1e8>
    338e:	e8df f003 	tbb	[pc, r3]
    3392:	a705      	.short	0xa705
    3394:	b1b187ab 	.word	0xb1b187ab
    3398:	afb1b1b1 	.word	0xafb1b1b1
	PR_FAULT_INFO("***** HARD FAULT *****");
    339c:	4b69      	ldr	r3, [pc, #420]	; (3544 <z_arm_fault+0x238>)
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    339e:	4e62      	ldr	r6, [pc, #392]	; (3528 <z_arm_fault+0x21c>)
	PR_FAULT_INFO("***** HARD FAULT *****");
    33a0:	4963      	ldr	r1, [pc, #396]	; (3530 <z_arm_fault+0x224>)
    33a2:	9500      	str	r5, [sp, #0]
    33a4:	e9cd 5301 	strd	r5, r3, [sp, #4]
    33a8:	2300      	movs	r3, #0
    33aa:	2201      	movs	r2, #1
    33ac:	4618      	mov	r0, r3
    33ae:	f005 fe50 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    33b2:	6af4      	ldr	r4, [r6, #44]	; 0x2c
	*recoverable = false;
    33b4:	f88d 501f 	strb.w	r5, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    33b8:	f014 0402 	ands.w	r4, r4, #2
    33bc:	d00b      	beq.n	33d6 <z_arm_fault+0xca>
		PR_EXC("  Bus fault on vector table read");
    33be:	4b62      	ldr	r3, [pc, #392]	; (3548 <z_arm_fault+0x23c>)
	PR_FAULT_INFO(
    33c0:	495b      	ldr	r1, [pc, #364]	; (3530 <z_arm_fault+0x224>)
    33c2:	9500      	str	r5, [sp, #0]
    33c4:	e9cd 5301 	strd	r5, r3, [sp, #4]
    33c8:	2300      	movs	r3, #0
    33ca:	2201      	movs	r2, #1
    33cc:	4618      	mov	r0, r3
    33ce:	f005 fe40 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    33d2:	2400      	movs	r4, #0
}
    33d4:	e00c      	b.n	33f0 <z_arm_fault+0xe4>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    33d6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    33d8:	2b00      	cmp	r3, #0
    33da:	da25      	bge.n	3428 <z_arm_fault+0x11c>
		PR_EXC("  Debug event");
    33dc:	4b5b      	ldr	r3, [pc, #364]	; (354c <z_arm_fault+0x240>)
    33de:	4954      	ldr	r1, [pc, #336]	; (3530 <z_arm_fault+0x224>)
    33e0:	9400      	str	r4, [sp, #0]
    33e2:	e9cd 4301 	strd	r4, r3, [sp, #4]
    33e6:	2201      	movs	r2, #1
    33e8:	4623      	mov	r3, r4
    33ea:	4620      	mov	r0, r4
    33ec:	f005 fe31 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    33f0:	f89d 301f 	ldrb.w	r3, [sp, #31]
    33f4:	b9ab      	cbnz	r3, 3422 <z_arm_fault+0x116>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    33f6:	2220      	movs	r2, #32
    33f8:	4641      	mov	r1, r8
    33fa:	eb0d 0002 	add.w	r0, sp, r2
    33fe:	f005 fe6e 	bl	90de <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    3402:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3404:	2f00      	cmp	r7, #0
    3406:	f000 808a 	beq.w	351e <z_arm_fault+0x212>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    340a:	f3c3 0208 	ubfx	r2, r3, #0, #9
    340e:	b922      	cbnz	r2, 341a <z_arm_fault+0x10e>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    3410:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    3414:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3418:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
    341a:	a908      	add	r1, sp, #32
    341c:	4620      	mov	r0, r4
    341e:	f7ff fc17 	bl	2c50 <z_arm_fatal_error>
}
    3422:	b011      	add	sp, #68	; 0x44
    3424:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3428:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    342a:	005b      	lsls	r3, r3, #1
    342c:	d54b      	bpl.n	34c6 <z_arm_fault+0x1ba>
		PR_EXC("  Fault escalation (see below)");
    342e:	4b48      	ldr	r3, [pc, #288]	; (3550 <z_arm_fault+0x244>)
    3430:	493f      	ldr	r1, [pc, #252]	; (3530 <z_arm_fault+0x224>)
    3432:	9400      	str	r4, [sp, #0]
    3434:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3438:	2201      	movs	r2, #1
    343a:	4623      	mov	r3, r4
    343c:	4620      	mov	r0, r4
    343e:	f005 fe08 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
	uint16_t fault_insn = *(ret_addr - 1);
    3442:	f8d8 3018 	ldr.w	r3, [r8, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3446:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    344a:	f64d 7302 	movw	r3, #57090	; 0xdf02
    344e:	429a      	cmp	r2, r3
    3450:	d10f      	bne.n	3472 <z_arm_fault+0x166>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    3452:	f8d8 3000 	ldr.w	r3, [r8]
    3456:	9303      	str	r3, [sp, #12]
    3458:	4b3e      	ldr	r3, [pc, #248]	; (3554 <z_arm_fault+0x248>)
    345a:	9400      	str	r4, [sp, #0]
    345c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3460:	4620      	mov	r0, r4
    3462:	4623      	mov	r3, r4
    3464:	4932      	ldr	r1, [pc, #200]	; (3530 <z_arm_fault+0x224>)
    3466:	2201      	movs	r2, #1
    3468:	f005 fdf3 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
			reason = esf->basic.r0;
    346c:	f8d8 4000 	ldr.w	r4, [r8]
    3470:	e7be      	b.n	33f0 <z_arm_fault+0xe4>
		} else if (SCB_MMFSR != 0) {
    3472:	f896 3028 	ldrb.w	r3, [r6, #40]	; 0x28
    3476:	b13b      	cbz	r3, 3488 <z_arm_fault+0x17c>
			reason = mem_manage_fault(esf, 1, recoverable);
    3478:	f10d 021f 	add.w	r2, sp, #31
    347c:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    347e:	4640      	mov	r0, r8
    3480:	f7ff fe7e 	bl	3180 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    3484:	4604      	mov	r4, r0
		break;
    3486:	e7b3      	b.n	33f0 <z_arm_fault+0xe4>
		} else if (SCB_BFSR != 0) {
    3488:	f896 3029 	ldrb.w	r3, [r6, #41]	; 0x29
    348c:	b12b      	cbz	r3, 349a <z_arm_fault+0x18e>
			reason = bus_fault(esf, 1, recoverable);
    348e:	f10d 011f 	add.w	r1, sp, #31
    3492:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    3494:	f7ff fd6a 	bl	2f6c <bus_fault.constprop.0>
    3498:	e7f4      	b.n	3484 <z_arm_fault+0x178>
		} else if (SCB_UFSR != 0) {
    349a:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
    349c:	b29b      	uxth	r3, r3
    349e:	b113      	cbz	r3, 34a6 <z_arm_fault+0x19a>
		reason = usage_fault(esf);
    34a0:	f7ff fdf2 	bl	3088 <usage_fault.constprop.0>
    34a4:	e7ee      	b.n	3484 <z_arm_fault+0x178>
			__ASSERT(0,
    34a6:	492c      	ldr	r1, [pc, #176]	; (3558 <z_arm_fault+0x24c>)
    34a8:	4a22      	ldr	r2, [pc, #136]	; (3534 <z_arm_fault+0x228>)
    34aa:	4824      	ldr	r0, [pc, #144]	; (353c <z_arm_fault+0x230>)
    34ac:	f240 23cd 	movw	r3, #717	; 0x2cd
    34b0:	f005 fd33 	bl	8f1a <assert_print>
    34b4:	4829      	ldr	r0, [pc, #164]	; (355c <z_arm_fault+0x250>)
    34b6:	f005 fd30 	bl	8f1a <assert_print>
    34ba:	f240 21cd 	movw	r1, #717	; 0x2cd
		__ASSERT(0,
    34be:	481d      	ldr	r0, [pc, #116]	; (3534 <z_arm_fault+0x228>)
    34c0:	f005 fd24 	bl	8f0c <assert_post_action>
    34c4:	e794      	b.n	33f0 <z_arm_fault+0xe4>
    34c6:	4924      	ldr	r1, [pc, #144]	; (3558 <z_arm_fault+0x24c>)
    34c8:	4a1a      	ldr	r2, [pc, #104]	; (3534 <z_arm_fault+0x228>)
    34ca:	481c      	ldr	r0, [pc, #112]	; (353c <z_arm_fault+0x230>)
    34cc:	f240 23d1 	movw	r3, #721	; 0x2d1
    34d0:	f005 fd23 	bl	8f1a <assert_print>
    34d4:	4822      	ldr	r0, [pc, #136]	; (3560 <z_arm_fault+0x254>)
    34d6:	f005 fd20 	bl	8f1a <assert_print>
    34da:	f240 21d1 	movw	r1, #721	; 0x2d1
    34de:	e7ee      	b.n	34be <z_arm_fault+0x1b2>
		reason = mem_manage_fault(esf, 0, recoverable);
    34e0:	f10d 021f 	add.w	r2, sp, #31
    34e4:	2100      	movs	r1, #0
    34e6:	e7ca      	b.n	347e <z_arm_fault+0x172>
		reason = bus_fault(esf, 0, recoverable);
    34e8:	f10d 011f 	add.w	r1, sp, #31
    34ec:	2000      	movs	r0, #0
    34ee:	e7d1      	b.n	3494 <z_arm_fault+0x188>
	PR_FAULT_INFO(
    34f0:	4b1c      	ldr	r3, [pc, #112]	; (3564 <z_arm_fault+0x258>)
    34f2:	e765      	b.n	33c0 <z_arm_fault+0xb4>
	PR_FAULT_INFO("***** %s %d) *****",
    34f4:	4a1c      	ldr	r2, [pc, #112]	; (3568 <z_arm_fault+0x25c>)
    34f6:	4b1d      	ldr	r3, [pc, #116]	; (356c <z_arm_fault+0x260>)
    34f8:	490d      	ldr	r1, [pc, #52]	; (3530 <z_arm_fault+0x224>)
    34fa:	f419 7ff8 	tst.w	r9, #496	; 0x1f0
    34fe:	bf18      	it	ne
    3500:	4613      	movne	r3, r2
    3502:	3e10      	subs	r6, #16
    3504:	2400      	movs	r4, #0
    3506:	e9cd 3603 	strd	r3, r6, [sp, #12]
    350a:	4b19      	ldr	r3, [pc, #100]	; (3570 <z_arm_fault+0x264>)
    350c:	9302      	str	r3, [sp, #8]
    350e:	e9cd 4400 	strd	r4, r4, [sp]
    3512:	4623      	mov	r3, r4
    3514:	2201      	movs	r2, #1
    3516:	4620      	mov	r0, r4
    3518:	f005 fd9b 	bl	9052 <z_log_msg2_runtime_create.constprop.0>
}
    351c:	e768      	b.n	33f0 <z_arm_fault+0xe4>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    351e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3522:	f023 0301 	bic.w	r3, r3, #1
    3526:	e777      	b.n	3418 <z_arm_fault+0x10c>
    3528:	e000ed00 	.word	0xe000ed00
    352c:	0000ace6 	.word	0x0000ace6
    3530:	00009ae8 	.word	0x00009ae8
    3534:	0000ac11 	.word	0x0000ac11
    3538:	0000ad11 	.word	0x0000ad11
    353c:	00009ea7 	.word	0x00009ea7
    3540:	0000ad24 	.word	0x0000ad24
    3544:	0000ad62 	.word	0x0000ad62
    3548:	0000ad79 	.word	0x0000ad79
    354c:	0000ad9a 	.word	0x0000ad9a
    3550:	0000ada8 	.word	0x0000ada8
    3554:	0000adc7 	.word	0x0000adc7
    3558:	0000a04a 	.word	0x0000a04a
    355c:	0000ade3 	.word	0x0000ade3
    3560:	0000ae07 	.word	0x0000ae07
    3564:	0000ae37 	.word	0x0000ae37
    3568:	0000accd 	.word	0x0000accd
    356c:	0000acb8 	.word	0x0000acb8
    3570:	0000ae5b 	.word	0x0000ae5b

00003574 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3574:	4a02      	ldr	r2, [pc, #8]	; (3580 <z_arm_fault_init+0xc>)
    3576:	6953      	ldr	r3, [r2, #20]
    3578:	f043 0310 	orr.w	r3, r3, #16
    357c:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    357e:	4770      	bx	lr
    3580:	e000ed00 	.word	0xe000ed00

00003584 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3584:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3588:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    358c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    358e:	4672      	mov	r2, lr
	bl z_arm_fault
    3590:	f7ff febc 	bl	330c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3594:	bd01      	pop	{r0, pc}
    3596:	bf00      	nop

00003598 <z_arm_interrupt_init>:
    3598:	4804      	ldr	r0, [pc, #16]	; (35ac <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    359a:	2300      	movs	r3, #0
    359c:	2140      	movs	r1, #64	; 0x40
    359e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    35a0:	3301      	adds	r3, #1
    35a2:	2b30      	cmp	r3, #48	; 0x30
    35a4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    35a8:	d1f9      	bne.n	359e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    35aa:	4770      	bx	lr
    35ac:	e000e100 	.word	0xe000e100

000035b0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    35b0:	2000      	movs	r0, #0
    msr CONTROL, r0
    35b2:	f380 8814 	msr	CONTROL, r0
    isb
    35b6:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    35ba:	f006 f933 	bl	9824 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    35be:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    35c0:	490d      	ldr	r1, [pc, #52]	; (35f8 <__start+0x48>)
    str r0, [r1]
    35c2:	6008      	str	r0, [r1, #0]
    dsb
    35c4:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    35c8:	480c      	ldr	r0, [pc, #48]	; (35fc <__start+0x4c>)
    msr msp, r0
    35ca:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    35ce:	f000 f82b 	bl	3628 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    35d2:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI, r0
    35d4:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    35d8:	4809      	ldr	r0, [pc, #36]	; (3600 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    35da:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    35de:	1840      	adds	r0, r0, r1
    msr PSP, r0
    35e0:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    35e4:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    35e8:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    35ea:	4308      	orrs	r0, r1
    msr CONTROL, r0
    35ec:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    35f0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    35f4:	f7ff fbd4 	bl	2da0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    35f8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    35fc:	20002300 	.word	0x20002300
    ldr r0, =z_interrupt_stacks
    3600:	20002480 	.word	0x20002480

00003604 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3604:	4907      	ldr	r1, [pc, #28]	; (3624 <z_arm_clear_arm_mpu_config+0x20>)
    3606:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    360a:	2300      	movs	r3, #0
	int num_regions =
    360c:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    3610:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    3612:	4293      	cmp	r3, r2
    3614:	d100      	bne.n	3618 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3616:	4770      	bx	lr
  MPU->RNR = rnr;
    3618:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    361c:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    3620:	3301      	adds	r3, #1
    3622:	e7f6      	b.n	3612 <z_arm_clear_arm_mpu_config+0xe>
    3624:	e000ed00 	.word	0xe000ed00

00003628 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3628:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    362a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    362c:	2300      	movs	r3, #0
    362e:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    3632:	f7ff ffe7 	bl	3604 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3636:	4b14      	ldr	r3, [pc, #80]	; (3688 <z_arm_init_arch_hw_at_boot+0x60>)
    3638:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    363c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    3644:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    364c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    3650:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3654:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3658:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    365c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3660:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    3664:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    3668:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    366c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    3670:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    3674:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    3678:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    367c:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    367e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3682:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    3686:	bd08      	pop	{r3, pc}
    3688:	e000e100 	.word	0xe000e100

0000368c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    368c:	4b08      	ldr	r3, [pc, #32]	; (36b0 <z_impl_k_thread_abort+0x24>)
    368e:	689b      	ldr	r3, [r3, #8]
    3690:	4283      	cmp	r3, r0
    3692:	d10b      	bne.n	36ac <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3694:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3698:	b143      	cbz	r3, 36ac <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    369a:	4b06      	ldr	r3, [pc, #24]	; (36b4 <z_impl_k_thread_abort+0x28>)
    369c:	685a      	ldr	r2, [r3, #4]
    369e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    36a2:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    36a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    36a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    36aa:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    36ac:	f004 bab0 	b.w	7c10 <z_thread_abort>
    36b0:	20000c3c 	.word	0x20000c3c
    36b4:	e000ed00 	.word	0xe000ed00

000036b8 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    36b8:	4b02      	ldr	r3, [pc, #8]	; (36c4 <z_arm_configure_static_mpu_regions+0xc>)
    36ba:	4a03      	ldr	r2, [pc, #12]	; (36c8 <z_arm_configure_static_mpu_regions+0x10>)
    36bc:	4803      	ldr	r0, [pc, #12]	; (36cc <z_arm_configure_static_mpu_regions+0x14>)
    36be:	2101      	movs	r1, #1
    36c0:	f000 b884 	b.w	37cc <arm_core_mpu_configure_static_mpu_regions>
    36c4:	20040000 	.word	0x20040000
    36c8:	20000000 	.word	0x20000000
    36cc:	00009c50 	.word	0x00009c50

000036d0 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    36d0:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    36d2:	4b05      	ldr	r3, [pc, #20]	; (36e8 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    36d4:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    36d6:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    36d8:	4a04      	ldr	r2, [pc, #16]	; (36ec <z_arm_configure_dynamic_mpu_regions+0x1c>)
    36da:	2120      	movs	r1, #32
    36dc:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    36e0:	4618      	mov	r0, r3
    36e2:	2101      	movs	r1, #1
    36e4:	f000 b89a 	b.w	381c <arm_core_mpu_configure_dynamic_mpu_regions>
    36e8:	20000ae8 	.word	0x20000ae8
    36ec:	150b0000 	.word	0x150b0000

000036f0 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    36f0:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    36f2:	4e27      	ldr	r6, [pc, #156]	; (3790 <mpu_configure_regions+0xa0>)
    36f4:	b085      	sub	sp, #20
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    36f6:	2500      	movs	r5, #0
    36f8:	428d      	cmp	r5, r1
    36fa:	da15      	bge.n	3728 <mpu_configure_regions+0x38>
		if (regions[i].size == 0U) {
    36fc:	6844      	ldr	r4, [r0, #4]
    36fe:	2c00      	cmp	r4, #0
    3700:	d043      	beq.n	378a <mpu_configure_regions+0x9a>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    3702:	b1d3      	cbz	r3, 373a <mpu_configure_regions+0x4a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    3704:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    3708:	ea14 0f0c 	tst.w	r4, ip
    370c:	d00f      	beq.n	372e <mpu_configure_regions+0x3e>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    370e:	4b21      	ldr	r3, [pc, #132]	; (3794 <mpu_configure_regions+0xa4>)
    3710:	9503      	str	r5, [sp, #12]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3712:	9302      	str	r3, [sp, #8]
    3714:	2300      	movs	r3, #0
    3716:	2201      	movs	r2, #1
    3718:	e9cd 3300 	strd	r3, r3, [sp]
    371c:	491e      	ldr	r1, [pc, #120]	; (3798 <mpu_configure_regions+0xa8>)
    371e:	4618      	mov	r0, r3
    3720:	f005 fca7 	bl	9072 <z_log_msg2_runtime_create.constprop.0>
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3724:	f06f 0215 	mvn.w	r2, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    3728:	4610      	mov	r0, r2
    372a:	b005      	add	sp, #20
    372c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		&&
    372e:	2c1f      	cmp	r4, #31
    3730:	d9ed      	bls.n	370e <mpu_configure_regions+0x1e>
		((part->start & (part->size - 1U)) == 0U);
    3732:	6807      	ldr	r7, [r0, #0]
		&&
    3734:	ea1c 0f07 	tst.w	ip, r7
    3738:	d1e9      	bne.n	370e <mpu_configure_regions+0x1e>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    373a:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    373c:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    373e:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3742:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    3744:	d90f      	bls.n	3766 <mpu_configure_regions+0x76>
	if (size > (1UL << 31)) {
    3746:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    374a:	d80e      	bhi.n	376a <mpu_configure_regions+0x7a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    374c:	3c01      	subs	r4, #1
    374e:	fab4 f484 	clz	r4, r4
    3752:	f1c4 041f 	rsb	r4, r4, #31
    3756:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3758:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    375a:	ea4c 0c04 	orr.w	ip, ip, r4
    375e:	d906      	bls.n	376e <mpu_configure_regions+0x7e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3760:	4b0e      	ldr	r3, [pc, #56]	; (379c <mpu_configure_regions+0xac>)
    3762:	9203      	str	r2, [sp, #12]
    3764:	e7d5      	b.n	3712 <mpu_configure_regions+0x22>
		return REGION_32B;
    3766:	2408      	movs	r4, #8
    3768:	e7f6      	b.n	3758 <mpu_configure_regions+0x68>
		return REGION_4G;
    376a:	243e      	movs	r4, #62	; 0x3e
    376c:	e7f4      	b.n	3758 <mpu_configure_regions+0x68>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    376e:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    3772:	4314      	orrs	r4, r2
    3774:	f044 0410 	orr.w	r4, r4, #16
    3778:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    377c:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3780:	f04c 0401 	orr.w	r4, ip, #1
    3784:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		reg_index++;
    3788:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    378a:	3501      	adds	r5, #1
    378c:	300c      	adds	r0, #12
    378e:	e7b3      	b.n	36f8 <mpu_configure_regions+0x8>
    3790:	e000ed00 	.word	0xe000ed00
    3794:	0000ae72 	.word	0x0000ae72
    3798:	00009ae0 	.word	0x00009ae0
    379c:	0000ae95 	.word	0x0000ae95

000037a0 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    37a0:	4b04      	ldr	r3, [pc, #16]	; (37b4 <arm_core_mpu_enable+0x14>)
    37a2:	2205      	movs	r2, #5
    37a4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    37a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    37ac:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    37b0:	4770      	bx	lr
    37b2:	bf00      	nop
    37b4:	e000ed00 	.word	0xe000ed00

000037b8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    37b8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    37bc:	4b02      	ldr	r3, [pc, #8]	; (37c8 <arm_core_mpu_disable+0x10>)
    37be:	2200      	movs	r2, #0
    37c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    37c4:	4770      	bx	lr
    37c6:	bf00      	nop
    37c8:	e000ed00 	.word	0xe000ed00

000037cc <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    37cc:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    37ce:	4d0e      	ldr	r5, [pc, #56]	; (3808 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    37d0:	2301      	movs	r3, #1
    37d2:	782a      	ldrb	r2, [r5, #0]
    37d4:	460c      	mov	r4, r1
    37d6:	f7ff ff8b 	bl	36f0 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    37da:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    37dc:	3016      	adds	r0, #22
    37de:	d111      	bne.n	3804 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    37e0:	f240 1311 	movw	r3, #273	; 0x111
    37e4:	4a09      	ldr	r2, [pc, #36]	; (380c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    37e6:	490a      	ldr	r1, [pc, #40]	; (3810 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    37e8:	480a      	ldr	r0, [pc, #40]	; (3814 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    37ea:	f005 fb96 	bl	8f1a <assert_print>
    37ee:	4621      	mov	r1, r4
    37f0:	4809      	ldr	r0, [pc, #36]	; (3818 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    37f2:	f005 fb92 	bl	8f1a <assert_print>
			regions_num);
	}
}
    37f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    37fa:	4804      	ldr	r0, [pc, #16]	; (380c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    37fc:	f240 1111 	movw	r1, #273	; 0x111
    3800:	f005 bb84 	b.w	8f0c <assert_post_action>
}
    3804:	bd38      	pop	{r3, r4, r5, pc}
    3806:	bf00      	nop
    3808:	20000e7d 	.word	0x20000e7d
    380c:	0000aebb 	.word	0x0000aebb
    3810:	0000a04a 	.word	0x0000a04a
    3814:	00009ea7 	.word	0x00009ea7
    3818:	0000aef2 	.word	0x0000aef2

0000381c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    381c:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    381e:	4a13      	ldr	r2, [pc, #76]	; (386c <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
    3820:	2300      	movs	r3, #0
    3822:	7812      	ldrb	r2, [r2, #0]
    3824:	460c      	mov	r4, r1
    3826:	f7ff ff63 	bl	36f0 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    382a:	f110 0f16 	cmn.w	r0, #22
    382e:	d00a      	beq.n	3846 <arm_core_mpu_configure_dynamic_mpu_regions+0x2a>
  MPU->RNR = rnr;
    3830:	4b0f      	ldr	r3, [pc, #60]	; (3870 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
  MPU->RASR = 0U;
    3832:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3834:	2807      	cmp	r0, #7
    3836:	dd00      	ble.n	383a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3838:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    383a:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    383e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    3842:	3001      	adds	r0, #1
    3844:	e7f6      	b.n	3834 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    3846:	4a0b      	ldr	r2, [pc, #44]	; (3874 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    3848:	490b      	ldr	r1, [pc, #44]	; (3878 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    384a:	480c      	ldr	r0, [pc, #48]	; (387c <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    384c:	f44f 7398 	mov.w	r3, #304	; 0x130
    3850:	f005 fb63 	bl	8f1a <assert_print>
    3854:	4621      	mov	r1, r4
    3856:	480a      	ldr	r0, [pc, #40]	; (3880 <arm_core_mpu_configure_dynamic_mpu_regions+0x64>)
    3858:	f005 fb5f 	bl	8f1a <assert_print>
}
    385c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    3860:	4804      	ldr	r0, [pc, #16]	; (3874 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    3862:	f44f 7198 	mov.w	r1, #304	; 0x130
    3866:	f005 bb51 	b.w	8f0c <assert_post_action>
    386a:	bf00      	nop
    386c:	20000e7d 	.word	0x20000e7d
    3870:	e000ed00 	.word	0xe000ed00
    3874:	0000aebb 	.word	0x0000aebb
    3878:	0000a04a 	.word	0x0000a04a
    387c:	00009ea7 	.word	0x00009ea7
    3880:	0000af1e 	.word	0x0000af1e

00003884 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    3884:	4927      	ldr	r1, [pc, #156]	; (3924 <z_arm_mpu_init+0xa0>)
{
    3886:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3888:	680c      	ldr	r4, [r1, #0]
    388a:	2c08      	cmp	r4, #8
    388c:	d913      	bls.n	38b6 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    388e:	f44f 73a4 	mov.w	r3, #328	; 0x148
    3892:	4a25      	ldr	r2, [pc, #148]	; (3928 <z_arm_mpu_init+0xa4>)
    3894:	4925      	ldr	r1, [pc, #148]	; (392c <z_arm_mpu_init+0xa8>)
    3896:	4826      	ldr	r0, [pc, #152]	; (3930 <z_arm_mpu_init+0xac>)
    3898:	f005 fb3f 	bl	8f1a <assert_print>
    389c:	4825      	ldr	r0, [pc, #148]	; (3934 <z_arm_mpu_init+0xb0>)
    389e:	2208      	movs	r2, #8
    38a0:	4621      	mov	r1, r4
    38a2:	f005 fb3a 	bl	8f1a <assert_print>
    38a6:	4820      	ldr	r0, [pc, #128]	; (3928 <z_arm_mpu_init+0xa4>)
    38a8:	f44f 71a4 	mov.w	r1, #328	; 0x148
    38ac:	f005 fb2e 	bl	8f0c <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    38b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    38b4:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    38b6:	f7ff ff7f 	bl	37b8 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    38ba:	6848      	ldr	r0, [r1, #4]
    38bc:	491e      	ldr	r1, [pc, #120]	; (3938 <z_arm_mpu_init+0xb4>)
    38be:	2200      	movs	r2, #0
    38c0:	4294      	cmp	r4, r2
    38c2:	f100 000c 	add.w	r0, r0, #12
    38c6:	d11a      	bne.n	38fe <z_arm_mpu_init+0x7a>
	static_regions_num = mpu_config.num_regions;
    38c8:	4b1c      	ldr	r3, [pc, #112]	; (393c <z_arm_mpu_init+0xb8>)
    38ca:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    38cc:	f7ff ff68 	bl	37a0 <arm_core_mpu_enable>
	__ASSERT(
    38d0:	f8d1 3090 	ldr.w	r3, [r1, #144]	; 0x90
    38d4:	f3c3 2307 	ubfx	r3, r3, #8, #8
    38d8:	2b08      	cmp	r3, #8
    38da:	d00e      	beq.n	38fa <z_arm_mpu_init+0x76>
    38dc:	4918      	ldr	r1, [pc, #96]	; (3940 <z_arm_mpu_init+0xbc>)
    38de:	4a12      	ldr	r2, [pc, #72]	; (3928 <z_arm_mpu_init+0xa4>)
    38e0:	4813      	ldr	r0, [pc, #76]	; (3930 <z_arm_mpu_init+0xac>)
    38e2:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    38e6:	f005 fb18 	bl	8f1a <assert_print>
    38ea:	4816      	ldr	r0, [pc, #88]	; (3944 <z_arm_mpu_init+0xc0>)
    38ec:	f005 fb15 	bl	8f1a <assert_print>
    38f0:	480d      	ldr	r0, [pc, #52]	; (3928 <z_arm_mpu_init+0xa4>)
    38f2:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    38f6:	f005 fb09 	bl	8f0c <assert_post_action>
	return 0;
    38fa:	2000      	movs	r0, #0
    38fc:	e7da      	b.n	38b4 <z_arm_mpu_init+0x30>
    38fe:	f8c1 2098 	str.w	r2, [r1, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3902:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    3906:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    390a:	4313      	orrs	r3, r2
    390c:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3910:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3914:	f850 3c04 	ldr.w	r3, [r0, #-4]
    3918:	f043 0301 	orr.w	r3, r3, #1
    391c:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3920:	3201      	adds	r2, #1
    3922:	e7cd      	b.n	38c0 <z_arm_mpu_init+0x3c>
    3924:	00009c5c 	.word	0x00009c5c
    3928:	0000aebb 	.word	0x0000aebb
    392c:	0000a04a 	.word	0x0000a04a
    3930:	00009ea7 	.word	0x00009ea7
    3934:	0000af4b 	.word	0x0000af4b
    3938:	e000ed00 	.word	0xe000ed00
    393c:	20000e7d 	.word	0x20000e7d
    3940:	0000af7f 	.word	0x0000af7f
    3944:	0000afcf 	.word	0x0000afcf

00003948 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    3948:	4b01      	ldr	r3, [pc, #4]	; (3950 <__stdout_hook_install+0x8>)
    394a:	6018      	str	r0, [r3, #0]
}
    394c:	4770      	bx	lr
    394e:	bf00      	nop
    3950:	200000c4 	.word	0x200000c4

00003954 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    3954:	b510      	push	{r4, lr}
	__asm__ volatile(
    3956:	f04f 0340 	mov.w	r3, #64	; 0x40
    395a:	f3ef 8011 	mrs	r0, BASEPRI
    395e:	f383 8812 	msr	BASEPRI_MAX, r3
    3962:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    3966:	4a11      	ldr	r2, [pc, #68]	; (39ac <nordicsemi_nrf52_init+0x58>)
    3968:	2301      	movs	r3, #1
    396a:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    396e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3972:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    3976:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    397a:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    397e:	2c08      	cmp	r4, #8
    3980:	d108      	bne.n	3994 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3982:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    3986:	2905      	cmp	r1, #5
    3988:	d804      	bhi.n	3994 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    398a:	4c09      	ldr	r4, [pc, #36]	; (39b0 <nordicsemi_nrf52_init+0x5c>)
    398c:	5c61      	ldrb	r1, [r4, r1]
    398e:	b109      	cbz	r1, 3994 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    3990:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    3994:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3998:	2201      	movs	r2, #1
    399a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    399e:	f380 8811 	msr	BASEPRI, r0
    39a2:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    39a6:	2000      	movs	r0, #0
    39a8:	bd10      	pop	{r4, pc}
    39aa:	bf00      	nop
    39ac:	4001e000 	.word	0x4001e000
    39b0:	0000b003 	.word	0x0000b003

000039b4 <sys_arch_reboot>:
    *p_gpregret = val;
    39b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39b8:	b2c0      	uxtb	r0, r0
    39ba:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    39be:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    39c2:	4905      	ldr	r1, [pc, #20]	; (39d8 <sys_arch_reboot+0x24>)
    39c4:	4b05      	ldr	r3, [pc, #20]	; (39dc <sys_arch_reboot+0x28>)
    39c6:	68ca      	ldr	r2, [r1, #12]
    39c8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    39cc:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    39ce:	60cb      	str	r3, [r1, #12]
    39d0:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    39d4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    39d6:	e7fd      	b.n	39d4 <sys_arch_reboot+0x20>
    39d8:	e000ed00 	.word	0xe000ed00
    39dc:	05fa0004 	.word	0x05fa0004

000039e0 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    39e0:	b120      	cbz	r0, 39ec <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    39e2:	4b03      	ldr	r3, [pc, #12]	; (39f0 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    39e4:	0180      	lsls	r0, r0, #6
    39e6:	f043 0301 	orr.w	r3, r3, #1
    39ea:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    39ec:	4770      	bx	lr
    39ee:	bf00      	nop
    39f0:	00009b50 	.word	0x00009b50

000039f4 <adc_nrfx_channel_setup>:


/* Implementation of the ADC driver API function: adc_channel_setup. */
static int adc_nrfx_channel_setup(const struct device *dev,
				  const struct adc_channel_cfg *channel_cfg)
{
    39f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	nrf_saadc_channel_config_t config = {
		.resistor_p = NRF_SAADC_RESISTOR_DISABLED,
		.resistor_n = NRF_SAADC_RESISTOR_DISABLED,
		.burst      = NRF_SAADC_BURST_DISABLED,
	};
	uint8_t channel_id = channel_cfg->channel_id;
    39f6:	790d      	ldrb	r5, [r1, #4]
    39f8:	f005 041f 	and.w	r4, r5, #31

	if (channel_id >= SAADC_CH_NUM) {
    39fc:	2c07      	cmp	r4, #7
    39fe:	d81a      	bhi.n	3a36 <adc_nrfx_channel_setup+0x42>
		return -EINVAL;
	}

	switch (channel_cfg->gain) {
    3a00:	780a      	ldrb	r2, [r1, #0]
    3a02:	2a09      	cmp	r2, #9
    3a04:	d81e      	bhi.n	3a44 <adc_nrfx_channel_setup+0x50>
    3a06:	e8df f002 	tbb	[pc, r2]
    3a0a:	0606      	.short	0x0606
    3a0c:	1d060606 	.word	0x1d060606
    3a10:	1b1d1905 	.word	0x1b1d1905
		break;
	case ADC_GAIN_1_2:
		config.gain = NRF_SAADC_GAIN1_2;
		break;
	case ADC_GAIN_1:
		config.gain = NRF_SAADC_GAIN1;
    3a14:	2205      	movs	r2, #5
	default:
		LOG_ERR("Selected ADC gain is not valid");
		return -EINVAL;
	}

	switch (channel_cfg->reference) {
    3a16:	784b      	ldrb	r3, [r1, #1]
    3a18:	2b03      	cmp	r3, #3
    3a1a:	d017      	beq.n	3a4c <adc_nrfx_channel_setup+0x58>
    3a1c:	2b04      	cmp	r3, #4
    3a1e:	f04f 0300 	mov.w	r3, #0
    3a22:	d014      	beq.n	3a4e <adc_nrfx_channel_setup+0x5a>
		break;
	case ADC_REF_VDD_1_4:
		config.reference = NRF_SAADC_REFERENCE_VDD4;
		break;
	default:
		LOG_ERR("Selected ADC reference is not valid");
    3a24:	4a2f      	ldr	r2, [pc, #188]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3a26:	9202      	str	r2, [sp, #8]
		break;
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 40):
		config.acq_time = NRF_SAADC_ACQTIME_40US;
		break;
	default:
		LOG_ERR("Selected ADC acquisition time is not valid");
    3a28:	e9cd 3300 	strd	r3, r3, [sp]
    3a2c:	492e      	ldr	r1, [pc, #184]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3a2e:	2201      	movs	r2, #1
    3a30:	4618      	mov	r0, r3
    3a32:	f005 fb7d 	bl	9130 <z_log_msg2_runtime_create.constprop.0>
		return -EINVAL;
    3a36:	f06f 0015 	mvn.w	r0, #21
    3a3a:	e048      	b.n	3ace <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x36>
		config.gain = NRF_SAADC_GAIN2;
    3a3c:	2206      	movs	r2, #6
		break;
    3a3e:	e7ea      	b.n	3a16 <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    3a40:	2207      	movs	r2, #7
		break;
    3a42:	e7e8      	b.n	3a16 <adc_nrfx_channel_setup+0x22>
		LOG_ERR("Selected ADC gain is not valid");
    3a44:	4b29      	ldr	r3, [pc, #164]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
		LOG_ERR("Selected ADC acquisition time is not valid");
    3a46:	9302      	str	r3, [sp, #8]
    3a48:	2300      	movs	r3, #0
    3a4a:	e7ed      	b.n	3a28 <adc_nrfx_channel_setup+0x34>
	switch (channel_cfg->reference) {
    3a4c:	2301      	movs	r3, #1
	switch (channel_cfg->acquisition_time) {
    3a4e:	8848      	ldrh	r0, [r1, #2]
    3a50:	f244 060a 	movw	r6, #16394	; 0x400a
    3a54:	42b0      	cmp	r0, r6
    3a56:	d03e      	beq.n	3ad6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3e>
    3a58:	d80a      	bhi.n	3a70 <adc_nrfx_channel_setup+0x7c>
    3a5a:	f244 0603 	movw	r6, #16387	; 0x4003
    3a5e:	42b0      	cmp	r0, r6
    3a60:	d014      	beq.n	3a8c <adc_nrfx_channel_setup+0x98>
    3a62:	f244 0605 	movw	r6, #16389	; 0x4005
    3a66:	42b0      	cmp	r0, r6
    3a68:	d033      	beq.n	3ad2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3a>
    3a6a:	b3a0      	cbz	r0, 3ad6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3e>
		LOG_ERR("Selected ADC acquisition time is not valid");
    3a6c:	4b20      	ldr	r3, [pc, #128]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3a6e:	e7ea      	b.n	3a46 <adc_nrfx_channel_setup+0x52>
	switch (channel_cfg->acquisition_time) {
    3a70:	f244 0614 	movw	r6, #16404	; 0x4014
    3a74:	42b0      	cmp	r0, r6
    3a76:	d030      	beq.n	3ada <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x42>
    3a78:	f244 0628 	movw	r6, #16424	; 0x4028
    3a7c:	42b0      	cmp	r0, r6
    3a7e:	d02e      	beq.n	3ade <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x46>
    3a80:	f244 060f 	movw	r6, #16399	; 0x400f
    3a84:	42b0      	cmp	r0, r6
    3a86:	d1f1      	bne.n	3a6c <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    3a88:	2003      	movs	r0, #3
    3a8a:	e000      	b.n	3a8e <adc_nrfx_channel_setup+0x9a>
	nrf_saadc_channel_config_t config = {
    3a8c:	2000      	movs	r0, #0
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3a8e:	f3c5 1540 	ubfx	r5, r5, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    3a92:	0212      	lsls	r2, r2, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3a94:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
    3a98:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
    p_reg->CH[channel].CONFIG =
    3a9c:	0123      	lsls	r3, r4, #4
    3a9e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3aa2:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3aa6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    p_reg->CH[channel].CONFIG =
    3aaa:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    3aae:	0123      	lsls	r3, r4, #4
    3ab0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3ab4:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    3ab8:	798a      	ldrb	r2, [r1, #6]
    3aba:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    3abe:	2000      	movs	r0, #0
    3ac0:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510

	/* Store the positive input selection in a dedicated array,
	 * to get it later when the channel is selected for a sampling
	 * and to mark the channel as configured (ready to be selected).
	 */
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    3ac4:	4b0b      	ldr	r3, [pc, #44]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ac6:	794a      	ldrb	r2, [r1, #5]
    3ac8:	4423      	add	r3, r4
    3aca:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

	return 0;
}
    3ace:	b004      	add	sp, #16
    3ad0:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    3ad2:	2001      	movs	r0, #1
    3ad4:	e7db      	b.n	3a8e <adc_nrfx_channel_setup+0x9a>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    3ad6:	2002      	movs	r0, #2
    3ad8:	e7d9      	b.n	3a8e <adc_nrfx_channel_setup+0x9a>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    3ada:	2004      	movs	r0, #4
    3adc:	e7d7      	b.n	3a8e <adc_nrfx_channel_setup+0x9a>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    3ade:	2005      	movs	r0, #5
    3ae0:	e7d5      	b.n	3a8e <adc_nrfx_channel_setup+0x9a>
    3ae2:	bf00      	nop
    3ae4:	0000b028 	.word	0x0000b028
    3ae8:	00009ab8 	.word	0x00009ab8
    3aec:	0000b009 	.word	0x0000b009
    3af0:	0000b04c 	.word	0x0000b04c
    3af4:	20000000 	.word	0x20000000

00003af8 <adc_context_start_sampling.isra.0>:
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    3af8:	4b04      	ldr	r3, [pc, #16]	; (3b0c <adc_context_start_sampling.isra.0+0x14>)
    3afa:	2201      	movs	r2, #1
    3afc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    3b00:	b108      	cbz	r0, 3b06 <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3b02:	60da      	str	r2, [r3, #12]
}
    3b04:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3b06:	601a      	str	r2, [r3, #0]
    3b08:	605a      	str	r2, [r3, #4]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    3b0a:	4770      	bx	lr
    3b0c:	40007000 	.word	0x40007000

00003b10 <adc_nrfx_read>:
}

/* Implementation of the ADC driver API function: adc_read. */
static int adc_nrfx_read(const struct device *dev,
			 const struct adc_sequence *sequence)
{
    3b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b12:	460d      	mov	r5, r1
    3b14:	b087      	sub	sp, #28
	return z_impl_k_sem_take(sem, timeout);
    3b16:	4870      	ldr	r0, [pc, #448]	; (3cd8 <adc_nrfx_read+0x1c8>)
    3b18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3b1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3b20:	f002 ff5a 	bl	69d8 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
    3b24:	686c      	ldr	r4, [r5, #4]
	if (!selected_channels ||
    3b26:	b114      	cbz	r4, 3b2e <adc_nrfx_read+0x1e>
    3b28:	f034 02ff 	bics.w	r2, r4, #255	; 0xff
    3b2c:	d00a      	beq.n	3b44 <adc_nrfx_read+0x34>
		LOG_ERR("Invalid selection of channels");
    3b2e:	4b6b      	ldr	r3, [pc, #428]	; (3cdc <adc_nrfx_read+0x1cc>)
		LOG_ERR(
    3b30:	9302      	str	r3, [sp, #8]
    3b32:	2300      	movs	r3, #0
    3b34:	e9cd 3300 	strd	r3, r3, [sp]
    3b38:	4969      	ldr	r1, [pc, #420]	; (3ce0 <adc_nrfx_read+0x1d0>)
    3b3a:	2201      	movs	r2, #1
    3b3c:	4618      	mov	r0, r3
    3b3e:	f005 faf7 	bl	9130 <z_log_msg2_runtime_create.constprop.0>
	if (error) {
    3b42:	e053      	b.n	3bec <adc_nrfx_read+0xdc>
    p_reg->CH[channel].PSELP = pselp;
    3b44:	4e67      	ldr	r6, [pc, #412]	; (3ce4 <adc_nrfx_read+0x1d4>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    3b46:	4f68      	ldr	r7, [pc, #416]	; (3ce8 <adc_nrfx_read+0x1d8>)
	active_channels = 0U;
    3b48:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    3b4a:	fa24 f302 	lsr.w	r3, r4, r2
    3b4e:	f013 0301 	ands.w	r3, r3, #1
    3b52:	d02f      	beq.n	3bb4 <adc_nrfx_read+0xa4>
			if (m_data.positive_inputs[channel_id] == 0U) {
    3b54:	18bb      	adds	r3, r7, r2
    3b56:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
    3b5a:	b92b      	cbnz	r3, 3b68 <adc_nrfx_read+0x58>
				LOG_ERR("Channel %u not configured",
    3b5c:	9203      	str	r2, [sp, #12]
    3b5e:	4a63      	ldr	r2, [pc, #396]	; (3cec <adc_nrfx_read+0x1dc>)
    3b60:	9202      	str	r2, [sp, #8]
		LOG_ERR("Oversampling value %d is not valid",
    3b62:	e9cd 3300 	strd	r3, r3, [sp]
    3b66:	e03c      	b.n	3be2 <adc_nrfx_read+0xd2>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    3b68:	eb06 1e02 	add.w	lr, r6, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    3b6c:	f895 c011 	ldrb.w	ip, [r5, #17]
    3b70:	f8de 0518 	ldr.w	r0, [lr, #1304]	; 0x518
    3b74:	f1bc 0c00 	subs.w	ip, ip, #0
    3b78:	bf18      	it	ne
    3b7a:	f04f 0c01 	movne.w	ip, #1
    3b7e:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
    3b82:	ea40 600c 	orr.w	r0, r0, ip, lsl #24
    3b86:	f8ce 0518 	str.w	r0, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    3b8a:	f102 0051 	add.w	r0, r2, #81	; 0x51
    3b8e:	0100      	lsls	r0, r0, #4
			++active_channels;
    3b90:	3101      	adds	r1, #1
    3b92:	5033      	str	r3, [r6, r0]
    3b94:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    3b96:	3201      	adds	r2, #1
    3b98:	2a08      	cmp	r2, #8
    3b9a:	d1d6      	bne.n	3b4a <adc_nrfx_read+0x3a>
	error = set_resolution(sequence);
    3b9c:	7c2a      	ldrb	r2, [r5, #16]
	switch (sequence->resolution) {
    3b9e:	f1a2 0008 	sub.w	r0, r2, #8
    3ba2:	2300      	movs	r3, #0
    3ba4:	2806      	cmp	r0, #6
    3ba6:	d816      	bhi.n	3bd6 <adc_nrfx_read+0xc6>
    3ba8:	e8df f000 	tbb	[pc, r0]
    3bac:	15091528 	.word	0x15091528
    3bb0:	152a      	.short	0x152a
    3bb2:	13          	.byte	0x13
    3bb3:	00          	.byte	0x00
    3bb4:	f102 0051 	add.w	r0, r2, #81	; 0x51
    3bb8:	0100      	lsls	r0, r0, #4
    3bba:	5033      	str	r3, [r6, r0]
}
    3bbc:	e7eb      	b.n	3b96 <adc_nrfx_read+0x86>
    3bbe:	2301      	movs	r3, #1
    p_reg->RESOLUTION = resolution;
    3bc0:	4a48      	ldr	r2, [pc, #288]	; (3ce4 <adc_nrfx_read+0x1d4>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    3bc2:	2901      	cmp	r1, #1
    3bc4:	f8c2 35f0 	str.w	r3, [r2, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
    3bc8:	7c6b      	ldrb	r3, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    3bca:	d91b      	bls.n	3c04 <adc_nrfx_read+0xf4>
    3bcc:	b1e3      	cbz	r3, 3c08 <adc_nrfx_read+0xf8>
		LOG_ERR(
    3bce:	4b48      	ldr	r3, [pc, #288]	; (3cf0 <adc_nrfx_read+0x1e0>)
    3bd0:	e7ae      	b.n	3b30 <adc_nrfx_read+0x20>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    3bd2:	2303      	movs	r3, #3
		break;
    3bd4:	e7f4      	b.n	3bc0 <adc_nrfx_read+0xb0>
	switch (sequence->resolution) {
    3bd6:	9203      	str	r2, [sp, #12]
		LOG_ERR("ADC resolution value %d is not valid",
    3bd8:	4a46      	ldr	r2, [pc, #280]	; (3cf4 <adc_nrfx_read+0x1e4>)
    3bda:	9300      	str	r3, [sp, #0]
    3bdc:	e9cd 3201 	strd	r3, r2, [sp, #4]
    3be0:	2300      	movs	r3, #0
    3be2:	493f      	ldr	r1, [pc, #252]	; (3ce0 <adc_nrfx_read+0x1d0>)
    3be4:	2201      	movs	r2, #1
    3be6:	4618      	mov	r0, r3
    3be8:	f005 faa2 	bl	9130 <z_log_msg2_runtime_create.constprop.0>
		return -EINVAL;
    3bec:	f06f 0415 	mvn.w	r4, #21
	z_impl_k_sem_give(sem);
    3bf0:	4839      	ldr	r0, [pc, #228]	; (3cd8 <adc_nrfx_read+0x1c8>)
    3bf2:	f002 feb3 	bl	695c <z_impl_k_sem_give>
	adc_context_lock(&m_data.ctx, false, NULL);
	error = start_read(dev, sequence);
	adc_context_release(&m_data.ctx, error);

	return error;
}
    3bf6:	4620      	mov	r0, r4
    3bf8:	b007      	add	sp, #28
    3bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    3bfc:	2300      	movs	r3, #0
    3bfe:	e7df      	b.n	3bc0 <adc_nrfx_read+0xb0>
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    3c00:	2302      	movs	r3, #2
    3c02:	e7dd      	b.n	3bc0 <adc_nrfx_read+0xb0>
	switch (sequence->oversampling) {
    3c04:	2b08      	cmp	r3, #8
    3c06:	d816      	bhi.n	3c36 <adc_nrfx_read+0x126>
    p_reg->OVERSAMPLE = oversample;
    3c08:	f8c2 35f4 	str.w	r3, [r2, #1524]	; 0x5f4
	if (sequence->options) {
    3c0c:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    3c0e:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    3c10:	b9b2      	cbnz	r2, 3c40 <adc_nrfx_read+0x130>
	if (sequence->buffer_size < needed_buffer_size) {
    3c12:	68ea      	ldr	r2, [r5, #12]
    3c14:	429a      	cmp	r2, r3
    3c16:	d217      	bcs.n	3c48 <adc_nrfx_read+0x138>
		LOG_ERR("Provided buffer is too small (%u/%u)",
    3c18:	e9cd 2303 	strd	r2, r3, [sp, #12]
    3c1c:	4b36      	ldr	r3, [pc, #216]	; (3cf8 <adc_nrfx_read+0x1e8>)
    3c1e:	9302      	str	r3, [sp, #8]
    3c20:	2300      	movs	r3, #0
    3c22:	e9cd 3300 	strd	r3, r3, [sp]
    3c26:	492e      	ldr	r1, [pc, #184]	; (3ce0 <adc_nrfx_read+0x1d0>)
    3c28:	2201      	movs	r2, #1
    3c2a:	4618      	mov	r0, r3
    3c2c:	f005 fa80 	bl	9130 <z_log_msg2_runtime_create.constprop.0>
		return -ENOMEM;
    3c30:	f06f 040b 	mvn.w	r4, #11
    3c34:	e7dc      	b.n	3bf0 <adc_nrfx_read+0xe0>
	switch (sequence->oversampling) {
    3c36:	9303      	str	r3, [sp, #12]
		LOG_ERR("Oversampling value %d is not valid",
    3c38:	4b30      	ldr	r3, [pc, #192]	; (3cfc <adc_nrfx_read+0x1ec>)
    3c3a:	9302      	str	r3, [sp, #8]
    3c3c:	2300      	movs	r3, #0
    3c3e:	e790      	b.n	3b62 <adc_nrfx_read+0x52>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    3c40:	8992      	ldrh	r2, [r2, #12]
    3c42:	fb02 3303 	mla	r3, r2, r3, r3
    3c46:	e7e4      	b.n	3c12 <adc_nrfx_read+0x102>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    3c48:	4b26      	ldr	r3, [pc, #152]	; (3ce4 <adc_nrfx_read+0x1d4>)
    3c4a:	68aa      	ldr	r2, [r5, #8]
    3c4c:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    3c50:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    3c52:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    3c56:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    3c58:	4c23      	ldr	r4, [pc, #140]	; (3ce8 <adc_nrfx_read+0x1d8>)
    3c5a:	f104 0664 	add.w	r6, r4, #100	; 0x64
    3c5e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    3c60:	683b      	ldr	r3, [r7, #0]
    3c62:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    3c64:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    3c66:	2600      	movs	r6, #0
    3c68:	6626      	str	r6, [r4, #96]	; 0x60
	if (sequence->options) {
    3c6a:	4627      	mov	r7, r4
    3c6c:	b373      	cbz	r3, 3ccc <adc_nrfx_read+0x1bc>
		ctx->options = *sequence->options;
    3c6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3c70:	f104 0578 	add.w	r5, r4, #120	; 0x78
    3c74:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    3c78:	6665      	str	r5, [r4, #100]	; 0x64
		ctx->sampling_index = 0U;
    3c7a:	f8a4 6088 	strh.w	r6, [r4, #136]	; 0x88

		if (ctx->options.interval_us != 0U) {
    3c7e:	b328      	cbz	r0, 3ccc <adc_nrfx_read+0x1bc>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3c80:	f3bf 8f5b 	dmb	ish
    3c84:	e857 3f00 	ldrex	r3, [r7]
    3c88:	e847 6200 	strex	r2, r6, [r7]
    3c8c:	2a00      	cmp	r2, #0
    3c8e:	d1f9      	bne.n	3c84 <adc_nrfx_read+0x174>
    3c90:	f3bf 8f5b 	dmb	ish
			return ((t * to_hz + off) / from_hz);
    3c94:	481a      	ldr	r0, [pc, #104]	; (3d00 <adc_nrfx_read+0x1f0>)
    3c96:	6fa7      	ldr	r7, [r4, #120]	; 0x78
    3c98:	4a1a      	ldr	r2, [pc, #104]	; (3d04 <adc_nrfx_read+0x1f4>)
    3c9a:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    3c9e:	4631      	mov	r1, r6
    3ca0:	2300      	movs	r3, #0
    3ca2:	fbe7 0105 	umlal	r0, r1, r7, r5
    3ca6:	f7fc fc5d 	bl	564 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    3caa:	2200      	movs	r2, #0
    3cac:	e9cd 0100 	strd	r0, r1, [sp]
    3cb0:	2300      	movs	r3, #0
    3cb2:	f104 0008 	add.w	r0, r4, #8
    3cb6:	f004 fc31 	bl	851c <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
    3cba:	4813      	ldr	r0, [pc, #76]	; (3d08 <adc_nrfx_read+0x1f8>)
    3cbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3cc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3cc4:	f002 fe88 	bl	69d8 <z_impl_k_sem_take>
	return ctx->status;
    3cc8:	6e24      	ldr	r4, [r4, #96]	; 0x60
	return error;
    3cca:	e791      	b.n	3bf0 <adc_nrfx_read+0xe0>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    3ccc:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
    3cd0:	f7ff ff12 	bl	3af8 <adc_context_start_sampling.isra.0>
    3cd4:	e7f1      	b.n	3cba <adc_nrfx_read+0x1aa>
    3cd6:	bf00      	nop
    3cd8:	20000040 	.word	0x20000040
    3cdc:	0000b077 	.word	0x0000b077
    3ce0:	00009ab8 	.word	0x00009ab8
    3ce4:	40007000 	.word	0x40007000
    3ce8:	20000000 	.word	0x20000000
    3cec:	0000b095 	.word	0x0000b095
    3cf0:	0000b0d4 	.word	0x0000b0d4
    3cf4:	0000b0af 	.word	0x0000b0af
    3cf8:	0000b129 	.word	0x0000b129
    3cfc:	0000b106 	.word	0x0000b106
    3d00:	000f423f 	.word	0x000f423f
    3d04:	000f4240 	.word	0x000f4240
    3d08:	20000050 	.word	0x20000050

00003d0c <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d0c:	4b0e      	ldr	r3, [pc, #56]	; (3d48 <init_saadc+0x3c>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    3d0e:	b510      	push	{r4, lr}
    3d10:	2400      	movs	r4, #0
    3d12:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    3d16:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    3d1a:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
    3d1e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    p_reg->INTENSET = mask;
    3d22:	2212      	movs	r2, #18
    3d24:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    3d28:	2007      	movs	r0, #7
    3d2a:	f7fe ffe1 	bl	2cf0 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3d2e:	4622      	mov	r2, r4
    3d30:	2101      	movs	r1, #1
    3d32:	2007      	movs	r0, #7
    3d34:	f7fe fff8 	bl	2d28 <z_arm_irq_priority_set>
	return sem->count;
    3d38:	4804      	ldr	r0, [pc, #16]	; (3d4c <init_saadc+0x40>)
	if (!k_sem_count_get(&ctx->lock)) {
    3d3a:	6c83      	ldr	r3, [r0, #72]	; 0x48
    3d3c:	b913      	cbnz	r3, 3d44 <init_saadc+0x38>
	z_impl_k_sem_give(sem);
    3d3e:	3040      	adds	r0, #64	; 0x40
    3d40:	f002 fe0c 	bl	695c <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    3d44:	2000      	movs	r0, #0
    3d46:	bd10      	pop	{r4, pc}
    3d48:	40007000 	.word	0x40007000
    3d4c:	20000000 	.word	0x20000000

00003d50 <saadc_irq_handler>:
{
    3d50:	b538      	push	{r3, r4, r5, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d52:	4b2e      	ldr	r3, [pc, #184]	; (3e0c <saadc_irq_handler+0xbc>)
    3d54:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    3d58:	2a00      	cmp	r2, #0
    3d5a:	d04a      	beq.n	3df2 <saadc_irq_handler+0xa2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d5c:	2200      	movs	r2, #0
    3d5e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    3d62:	4c2b      	ldr	r4, [pc, #172]	; (3e10 <saadc_irq_handler+0xc0>)
    3d64:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d68:	2101      	movs	r1, #1
    3d6a:	6099      	str	r1, [r3, #8]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    3d6c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    3d70:	6e63      	ldr	r3, [r4, #100]	; 0x64
    3d72:	4625      	mov	r5, r4
    3d74:	b3c3      	cbz	r3, 3de8 <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    3d76:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
			action = callback(dev,
    3d78:	f8b4 2088 	ldrh.w	r2, [r4, #136]	; 0x88
		if (callback) {
    3d7c:	b133      	cbz	r3, 3d8c <saadc_irq_handler+0x3c>
			action = callback(dev,
    3d7e:	f104 0164 	add.w	r1, r4, #100	; 0x64
    3d82:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    3d84:	2801      	cmp	r0, #1
    3d86:	d014      	beq.n	3db2 <saadc_irq_handler+0x62>
    3d88:	2802      	cmp	r0, #2
    3d8a:	d028      	beq.n	3dde <saadc_irq_handler+0x8e>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    3d8c:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
    3d90:	f8b4 2084 	ldrh.w	r2, [r4, #132]	; 0x84
    3d94:	429a      	cmp	r2, r3
    3d96:	d922      	bls.n	3dde <saadc_irq_handler+0x8e>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    3d98:	3301      	adds	r3, #1
    3d9a:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    3d9e:	4b1b      	ldr	r3, [pc, #108]	; (3e0c <saadc_irq_handler+0xbc>)
    3da0:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    3da4:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    3da8:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    3daa:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    3dae:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    3db2:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    3db4:	b92b      	cbnz	r3, 3dc2 <saadc_irq_handler+0x72>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    3db6:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
}
    3dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3dbe:	f7ff be9b 	b.w	3af8 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    3dc2:	f3bf 8f5b 	dmb	ish
    3dc6:	e855 3f00 	ldrex	r3, [r5]
    3dca:	1e5a      	subs	r2, r3, #1
    3dcc:	e845 2100 	strex	r1, r2, [r5]
    3dd0:	2900      	cmp	r1, #0
    3dd2:	d1f8      	bne.n	3dc6 <saadc_irq_handler+0x76>
    3dd4:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    3dd8:	2b01      	cmp	r3, #1
    3dda:	dcec      	bgt.n	3db6 <saadc_irq_handler+0x66>
    3ddc:	bd38      	pop	{r3, r4, r5, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    3dde:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    3de0:	b113      	cbz	r3, 3de8 <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    3de2:	480c      	ldr	r0, [pc, #48]	; (3e14 <saadc_irq_handler+0xc4>)
    3de4:	f005 fcf9 	bl	97da <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    3de8:	480b      	ldr	r0, [pc, #44]	; (3e18 <saadc_irq_handler+0xc8>)
    3dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3dee:	f002 bdb5 	b.w	695c <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3df2:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
	} else if (nrf_saadc_event_check(NRF_SAADC,
    3df6:	2900      	cmp	r1, #0
    3df8:	d0f0      	beq.n	3ddc <saadc_irq_handler+0x8c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3dfa:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    3dfe:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3e02:	2201      	movs	r2, #1
    3e04:	609a      	str	r2, [r3, #8]
    3e06:	601a      	str	r2, [r3, #0]
    3e08:	605a      	str	r2, [r3, #4]
}
    3e0a:	e7e7      	b.n	3ddc <saadc_irq_handler+0x8c>
    3e0c:	40007000 	.word	0x40007000
    3e10:	20000000 	.word	0x20000000
    3e14:	20000008 	.word	0x20000008
    3e18:	20000050 	.word	0x20000050

00003e1c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    3e1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    3e1e:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
    3e20:	490a      	ldr	r1, [pc, #40]	; (3e4c <onoff_start+0x30>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3e22:	4a0b      	ldr	r2, [pc, #44]	; (3e50 <onoff_start+0x34>)
	size_t offset = (size_t)(mgr - data->mgr);
    3e24:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3e26:	2340      	movs	r3, #64	; 0x40
    3e28:	9300      	str	r3, [sp, #0]
    3e2a:	1149      	asrs	r1, r1, #5
{
    3e2c:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3e2e:	4623      	mov	r3, r4
    3e30:	4808      	ldr	r0, [pc, #32]	; (3e54 <onoff_start+0x38>)
    3e32:	f005 f9b9 	bl	91a8 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    3e36:	1e01      	subs	r1, r0, #0
    3e38:	da05      	bge.n	3e46 <onoff_start+0x2a>
		notify(mgr, err);
    3e3a:	4628      	mov	r0, r5
    3e3c:	4623      	mov	r3, r4
	}
}
    3e3e:	b003      	add	sp, #12
    3e40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
    3e44:	4718      	bx	r3
}
    3e46:	b003      	add	sp, #12
    3e48:	bd30      	pop	{r4, r5, pc}
    3e4a:	bf00      	nop
    3e4c:	20000b04 	.word	0x20000b04
    3e50:	00009217 	.word	0x00009217
    3e54:	000098a8 	.word	0x000098a8

00003e58 <get_status>:
{
    3e58:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3e5a:	b2cc      	uxtb	r4, r1
    3e5c:	2c01      	cmp	r4, #1
{
    3e5e:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3e60:	d909      	bls.n	3e76 <get_status+0x1e>
    3e62:	4909      	ldr	r1, [pc, #36]	; (3e88 <get_status+0x30>)
    3e64:	4809      	ldr	r0, [pc, #36]	; (3e8c <get_status+0x34>)
    3e66:	4a0a      	ldr	r2, [pc, #40]	; (3e90 <get_status+0x38>)
    3e68:	2379      	movs	r3, #121	; 0x79
    3e6a:	f005 f856 	bl	8f1a <assert_print>
    3e6e:	4808      	ldr	r0, [pc, #32]	; (3e90 <get_status+0x38>)
    3e70:	2179      	movs	r1, #121	; 0x79
    3e72:	f005 f84b 	bl	8f0c <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    3e76:	692b      	ldr	r3, [r5, #16]
    3e78:	220c      	movs	r2, #12
    3e7a:	fb04 3302 	mla	r3, r4, r2, r3
    3e7e:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
    3e80:	f000 0007 	and.w	r0, r0, #7
    3e84:	bd38      	pop	{r3, r4, r5, pc}
    3e86:	bf00      	nop
    3e88:	0000b19a 	.word	0x0000b19a
    3e8c:	00009ea7 	.word	0x00009ea7
    3e90:	0000b15d 	.word	0x0000b15d

00003e94 <stop>:
{
    3e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e96:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3e98:	2c01      	cmp	r4, #1
	struct nrf_clock_control_data *data = dev->data;
    3e9a:	6906      	ldr	r6, [r0, #16]
{
    3e9c:	4605      	mov	r5, r0
    3e9e:	4617      	mov	r7, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3ea0:	d90b      	bls.n	3eba <stop+0x26>
    3ea2:	4919      	ldr	r1, [pc, #100]	; (3f08 <stop+0x74>)
    3ea4:	4819      	ldr	r0, [pc, #100]	; (3f0c <stop+0x78>)
    3ea6:	4a1a      	ldr	r2, [pc, #104]	; (3f10 <stop+0x7c>)
    3ea8:	f240 134d 	movw	r3, #333	; 0x14d
    3eac:	f005 f835 	bl	8f1a <assert_print>
    3eb0:	4817      	ldr	r0, [pc, #92]	; (3f10 <stop+0x7c>)
    3eb2:	f240 114d 	movw	r1, #333	; 0x14d
    3eb6:	f005 f829 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    3eba:	f04f 0340 	mov.w	r3, #64	; 0x40
    3ebe:	f3ef 8111 	mrs	r1, BASEPRI
    3ec2:	f383 8812 	msr	BASEPRI_MAX, r3
    3ec6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    3eca:	220c      	movs	r2, #12
    3ecc:	fb02 6304 	mla	r3, r2, r4, r6
    3ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    3ed2:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    3ed6:	d001      	beq.n	3edc <stop+0x48>
    3ed8:	429f      	cmp	r7, r3
    3eda:	d111      	bne.n	3f00 <stop+0x6c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    3edc:	fb02 6604 	mla	r6, r2, r4, r6
    3ee0:	2301      	movs	r3, #1
    3ee2:	64b3      	str	r3, [r6, #72]	; 0x48
	int err = 0;
    3ee4:	2000      	movs	r0, #0
	__asm__ volatile(
    3ee6:	f381 8811 	msr	BASEPRI, r1
    3eea:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    3eee:	b930      	cbnz	r0, 3efe <stop+0x6a>
	get_sub_config(dev, type)->stop();
    3ef0:	686b      	ldr	r3, [r5, #4]
    3ef2:	220c      	movs	r2, #12
    3ef4:	fb02 3304 	mla	r3, r2, r4, r3
    3ef8:	685b      	ldr	r3, [r3, #4]
    3efa:	4798      	blx	r3
	return 0;
    3efc:	2000      	movs	r0, #0
}
    3efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    3f00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3f04:	e7ef      	b.n	3ee6 <stop+0x52>
    3f06:	bf00      	nop
    3f08:	0000b19a 	.word	0x0000b19a
    3f0c:	00009ea7 	.word	0x00009ea7
    3f10:	0000b15d 	.word	0x0000b15d

00003f14 <onoff_stop>:
{
    3f14:	b570      	push	{r4, r5, r6, lr}
    3f16:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    3f18:	4906      	ldr	r1, [pc, #24]	; (3f34 <onoff_stop+0x20>)
    3f1a:	1a41      	subs	r1, r0, r1
{
    3f1c:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3f1e:	1149      	asrs	r1, r1, #5
    3f20:	4805      	ldr	r0, [pc, #20]	; (3f38 <onoff_stop+0x24>)
    3f22:	2240      	movs	r2, #64	; 0x40
    3f24:	f7ff ffb6 	bl	3e94 <stop>
	notify(mgr, res);
    3f28:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3f2a:	4601      	mov	r1, r0
	notify(mgr, res);
    3f2c:	4620      	mov	r0, r4
}
    3f2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    3f32:	4718      	bx	r3
    3f34:	20000b04 	.word	0x20000b04
    3f38:	000098a8 	.word	0x000098a8

00003f3c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3f3c:	2200      	movs	r2, #0
{
    3f3e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3f40:	2101      	movs	r1, #1
{
    3f42:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3f44:	4610      	mov	r0, r2
    3f46:	f7fe feef 	bl	2d28 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    3f4a:	480f      	ldr	r0, [pc, #60]	; (3f88 <clk_init+0x4c>)
    3f4c:	f001 f990 	bl	5270 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    3f50:	4b0e      	ldr	r3, [pc, #56]	; (3f8c <clk_init+0x50>)
    3f52:	4298      	cmp	r0, r3
    3f54:	d115      	bne.n	3f82 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    3f56:	f001 f9b1 	bl	52bc <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    3f5a:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    3f5c:	490c      	ldr	r1, [pc, #48]	; (3f90 <clk_init+0x54>)
    3f5e:	4630      	mov	r0, r6
    3f60:	f004 ff2f 	bl	8dc2 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    3f64:	2800      	cmp	r0, #0
    3f66:	db0b      	blt.n	3f80 <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    3f68:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    3f6a:	4909      	ldr	r1, [pc, #36]	; (3f90 <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3f6c:	2501      	movs	r5, #1
    3f6e:	64b5      	str	r5, [r6, #72]	; 0x48
		err = onoff_manager_init(get_onoff_manager(dev, i),
    3f70:	f104 0020 	add.w	r0, r4, #32
    3f74:	f004 ff25 	bl	8dc2 <onoff_manager_init>
		if (err < 0) {
    3f78:	2800      	cmp	r0, #0
    3f7a:	db01      	blt.n	3f80 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3f7c:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    3f7e:	2000      	movs	r0, #0
}
    3f80:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    3f82:	f06f 0004 	mvn.w	r0, #4
    3f86:	e7fb      	b.n	3f80 <clk_init+0x44>
    3f88:	00003fc9 	.word	0x00003fc9
    3f8c:	0bad0000 	.word	0x0bad0000
    3f90:	00009cb8 	.word	0x00009cb8

00003f94 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3f94:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3f96:	230c      	movs	r3, #12
    3f98:	4809      	ldr	r0, [pc, #36]	; (3fc0 <clkstarted_handle.constprop.0+0x2c>)
    3f9a:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    3f9c:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    3f9e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3fa0:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    3fa4:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3fa6:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    3fa8:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    3faa:	4418      	add	r0, r3
    3fac:	f005 f8e9 	bl	9182 <set_on_state>
	if (callback) {
    3fb0:	b12d      	cbz	r5, 3fbe <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    3fb2:	4632      	mov	r2, r6
    3fb4:	462b      	mov	r3, r5
    3fb6:	4803      	ldr	r0, [pc, #12]	; (3fc4 <clkstarted_handle.constprop.0+0x30>)
}
    3fb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    3fbc:	4718      	bx	r3
}
    3fbe:	bd70      	pop	{r4, r5, r6, pc}
    3fc0:	20000b04 	.word	0x20000b04
    3fc4:	000098a8 	.word	0x000098a8

00003fc8 <clock_event_handler>:
	switch (event) {
    3fc8:	2801      	cmp	r0, #1
{
    3fca:	b508      	push	{r3, lr}
	switch (event) {
    3fcc:	d006      	beq.n	3fdc <clock_event_handler+0x14>
    3fce:	2803      	cmp	r0, #3
    3fd0:	d008      	beq.n	3fe4 <clock_event_handler+0x1c>
    3fd2:	b9a8      	cbnz	r0, 4000 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3fd4:	4b10      	ldr	r3, [pc, #64]	; (4018 <clock_event_handler+0x50>)
    3fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3fd8:	075b      	lsls	r3, r3, #29
    3fda:	d11b      	bne.n	4014 <clock_event_handler+0x4c>
}
    3fdc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3fe0:	f7ff bfd8 	b.w	3f94 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    3fe4:	490d      	ldr	r1, [pc, #52]	; (401c <clock_event_handler+0x54>)
    3fe6:	4a0e      	ldr	r2, [pc, #56]	; (4020 <clock_event_handler+0x58>)
    3fe8:	480e      	ldr	r0, [pc, #56]	; (4024 <clock_event_handler+0x5c>)
    3fea:	f240 235e 	movw	r3, #606	; 0x25e
    3fee:	f004 ff94 	bl	8f1a <assert_print>
    3ff2:	f240 215e 	movw	r1, #606	; 0x25e
}
    3ff6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    3ffa:	4809      	ldr	r0, [pc, #36]	; (4020 <clock_event_handler+0x58>)
    3ffc:	f004 bf86 	b.w	8f0c <assert_post_action>
    4000:	4906      	ldr	r1, [pc, #24]	; (401c <clock_event_handler+0x54>)
    4002:	4a07      	ldr	r2, [pc, #28]	; (4020 <clock_event_handler+0x58>)
    4004:	4807      	ldr	r0, [pc, #28]	; (4024 <clock_event_handler+0x5c>)
    4006:	f240 2362 	movw	r3, #610	; 0x262
    400a:	f004 ff86 	bl	8f1a <assert_print>
    400e:	f240 2162 	movw	r1, #610	; 0x262
    4012:	e7f0      	b.n	3ff6 <clock_event_handler+0x2e>
}
    4014:	bd08      	pop	{r3, pc}
    4016:	bf00      	nop
    4018:	20000b04 	.word	0x20000b04
    401c:	0000a04a 	.word	0x0000a04a
    4020:	0000b15d 	.word	0x0000b15d
    4024:	00009ea7 	.word	0x00009ea7

00004028 <generic_hfclk_start>:
{
    4028:	b508      	push	{r3, lr}
	__asm__ volatile(
    402a:	f04f 0340 	mov.w	r3, #64	; 0x40
    402e:	f3ef 8111 	mrs	r1, BASEPRI
    4032:	f383 8812 	msr	BASEPRI_MAX, r3
    4036:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    403a:	4a12      	ldr	r2, [pc, #72]	; (4084 <generic_hfclk_start+0x5c>)
    403c:	6813      	ldr	r3, [r2, #0]
    403e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    4042:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    4046:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4048:	d00c      	beq.n	4064 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    404a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    404e:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4052:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4056:	f013 0301 	ands.w	r3, r3, #1
    405a:	d003      	beq.n	4064 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    405c:	480a      	ldr	r0, [pc, #40]	; (4088 <generic_hfclk_start+0x60>)
    405e:	f005 f890 	bl	9182 <set_on_state>
			already_started = true;
    4062:	2301      	movs	r3, #1
	__asm__ volatile(
    4064:	f381 8811 	msr	BASEPRI, r1
    4068:	f3bf 8f6f 	isb	sy
	if (already_started) {
    406c:	b123      	cbz	r3, 4078 <generic_hfclk_start+0x50>
}
    406e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    4072:	2000      	movs	r0, #0
    4074:	f7ff bf8e 	b.w	3f94 <clkstarted_handle.constprop.0>
}
    4078:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    407c:	2001      	movs	r0, #1
    407e:	f001 b941 	b.w	5304 <nrfx_clock_start>
    4082:	bf00      	nop
    4084:	20000b5c 	.word	0x20000b5c
    4088:	20000b4c 	.word	0x20000b4c

0000408c <api_blocking_start>:
{
    408c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    408e:	2200      	movs	r2, #0
    4090:	2301      	movs	r3, #1
    4092:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4096:	4a09      	ldr	r2, [pc, #36]	; (40bc <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4098:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    409c:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    409e:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    40a2:	f005 f8b1 	bl	9208 <api_start>
	if (err < 0) {
    40a6:	2800      	cmp	r0, #0
    40a8:	db05      	blt.n	40b6 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    40aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    40ae:	2300      	movs	r3, #0
    40b0:	4668      	mov	r0, sp
    40b2:	f002 fc91 	bl	69d8 <z_impl_k_sem_take>
}
    40b6:	b005      	add	sp, #20
    40b8:	f85d fb04 	ldr.w	pc, [sp], #4
    40bc:	00009235 	.word	0x00009235

000040c0 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    40c0:	4b09      	ldr	r3, [pc, #36]	; (40e8 <generic_hfclk_stop+0x28>)
    40c2:	f3bf 8f5b 	dmb	ish
    40c6:	e853 2f00 	ldrex	r2, [r3]
    40ca:	f022 0102 	bic.w	r1, r2, #2
    40ce:	e843 1000 	strex	r0, r1, [r3]
    40d2:	2800      	cmp	r0, #0
    40d4:	d1f7      	bne.n	40c6 <generic_hfclk_stop+0x6>
    40d6:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    40da:	07d3      	lsls	r3, r2, #31
    40dc:	d402      	bmi.n	40e4 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    40de:	2001      	movs	r0, #1
    40e0:	f001 b974 	b.w	53cc <nrfx_clock_stop>
}
    40e4:	4770      	bx	lr
    40e6:	bf00      	nop
    40e8:	20000b5c 	.word	0x20000b5c

000040ec <z_nrf_clock_control_lf_on>:
{
    40ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    40f0:	4947      	ldr	r1, [pc, #284]	; (4210 <z_nrf_clock_control_lf_on+0x124>)
    40f2:	f3bf 8f5b 	dmb	ish
    40f6:	4606      	mov	r6, r0
    40f8:	2201      	movs	r2, #1
    40fa:	e851 3f00 	ldrex	r3, [r1]
    40fe:	e841 2000 	strex	r0, r2, [r1]
    4102:	2800      	cmp	r0, #0
    4104:	d1f9      	bne.n	40fa <z_nrf_clock_control_lf_on+0xe>
    4106:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    410a:	b9a3      	cbnz	r3, 4136 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    410c:	4941      	ldr	r1, [pc, #260]	; (4214 <z_nrf_clock_control_lf_on+0x128>)
		err = onoff_request(mgr, &cli);
    410e:	4842      	ldr	r0, [pc, #264]	; (4218 <z_nrf_clock_control_lf_on+0x12c>)
    4110:	604b      	str	r3, [r1, #4]
    4112:	60cb      	str	r3, [r1, #12]
    4114:	608a      	str	r2, [r1, #8]
    4116:	f7fd fa47 	bl	15a8 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    411a:	2800      	cmp	r0, #0
    411c:	da0b      	bge.n	4136 <z_nrf_clock_control_lf_on+0x4a>
    411e:	493f      	ldr	r1, [pc, #252]	; (421c <z_nrf_clock_control_lf_on+0x130>)
    4120:	483f      	ldr	r0, [pc, #252]	; (4220 <z_nrf_clock_control_lf_on+0x134>)
    4122:	4a40      	ldr	r2, [pc, #256]	; (4224 <z_nrf_clock_control_lf_on+0x138>)
    4124:	f44f 7308 	mov.w	r3, #544	; 0x220
    4128:	f004 fef7 	bl	8f1a <assert_print>
    412c:	483d      	ldr	r0, [pc, #244]	; (4224 <z_nrf_clock_control_lf_on+0x138>)
    412e:	f44f 7108 	mov.w	r1, #544	; 0x220
    4132:	f004 feeb 	bl	8f0c <assert_post_action>
	switch (start_mode) {
    4136:	b396      	cbz	r6, 419e <z_nrf_clock_control_lf_on+0xb2>
    4138:	1e73      	subs	r3, r6, #1
    413a:	2b01      	cmp	r3, #1
    413c:	d853      	bhi.n	41e6 <z_nrf_clock_control_lf_on+0xfa>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    413e:	2e01      	cmp	r6, #1
    4140:	d107      	bne.n	4152 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4142:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4146:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    414a:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    414e:	2b01      	cmp	r3, #1
    4150:	d025      	beq.n	419e <z_nrf_clock_control_lf_on+0xb2>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4152:	f005 faf2 	bl	973a <k_is_in_isr>
    4156:	4604      	mov	r4, r0
    4158:	b918      	cbnz	r0, 4162 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    415a:	4b33      	ldr	r3, [pc, #204]	; (4228 <z_nrf_clock_control_lf_on+0x13c>)
	int key = isr_mode ? irq_lock() : 0;
    415c:	781b      	ldrb	r3, [r3, #0]
    415e:	2b00      	cmp	r3, #0
    4160:	d14f      	bne.n	4202 <z_nrf_clock_control_lf_on+0x116>
	__asm__ volatile(
    4162:	f04f 0340 	mov.w	r3, #64	; 0x40
    4166:	f3ef 8711 	mrs	r7, BASEPRI
    416a:	f383 8812 	msr	BASEPRI_MAX, r3
    416e:	f3bf 8f6f 	isb	sy
    4172:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4174:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 422c <z_nrf_clock_control_lf_on+0x140>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4178:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    417c:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4180:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    4184:	03d2      	lsls	r2, r2, #15
    4186:	d50c      	bpl.n	41a2 <z_nrf_clock_control_lf_on+0xb6>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4188:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    418c:	2b01      	cmp	r3, #1
    418e:	d001      	beq.n	4194 <z_nrf_clock_control_lf_on+0xa8>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4190:	2e01      	cmp	r6, #1
    4192:	d106      	bne.n	41a2 <z_nrf_clock_control_lf_on+0xb6>
	if (isr_mode) {
    4194:	b30c      	cbz	r4, 41da <z_nrf_clock_control_lf_on+0xee>
	__asm__ volatile(
    4196:	f387 8811 	msr	BASEPRI, r7
    419a:	f3bf 8f6f 	isb	sy
}
    419e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    41a2:	b1ac      	cbz	r4, 41d0 <z_nrf_clock_control_lf_on+0xe4>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    41a4:	4638      	mov	r0, r7
    41a6:	f7fe fd49 	bl	2c3c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    41aa:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    41ae:	2b00      	cmp	r3, #0
    41b0:	d1e4      	bne.n	417c <z_nrf_clock_control_lf_on+0x90>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    41b2:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    41b6:	2a00      	cmp	r2, #0
    41b8:	d0e0      	beq.n	417c <z_nrf_clock_control_lf_on+0x90>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    41ba:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
    41be:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    41c2:	2301      	movs	r3, #1
    41c4:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    41c8:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    41cc:	60ab      	str	r3, [r5, #8]
}
    41ce:	e7d5      	b.n	417c <z_nrf_clock_control_lf_on+0x90>
	return z_impl_k_sleep(timeout);
    41d0:	2100      	movs	r1, #0
    41d2:	2021      	movs	r0, #33	; 0x21
    41d4:	f003 fcde 	bl	7b94 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    41d8:	e7e7      	b.n	41aa <z_nrf_clock_control_lf_on+0xbe>
    p_reg->INTENSET = mask;
    41da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    41de:	2202      	movs	r2, #2
    41e0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    41e4:	e7db      	b.n	419e <z_nrf_clock_control_lf_on+0xb2>
		__ASSERT_NO_MSG(false);
    41e6:	4912      	ldr	r1, [pc, #72]	; (4230 <z_nrf_clock_control_lf_on+0x144>)
    41e8:	480d      	ldr	r0, [pc, #52]	; (4220 <z_nrf_clock_control_lf_on+0x134>)
    41ea:	4a0e      	ldr	r2, [pc, #56]	; (4224 <z_nrf_clock_control_lf_on+0x138>)
    41ec:	f240 2332 	movw	r3, #562	; 0x232
    41f0:	f004 fe93 	bl	8f1a <assert_print>
}
    41f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		__ASSERT_NO_MSG(false);
    41f8:	480a      	ldr	r0, [pc, #40]	; (4224 <z_nrf_clock_control_lf_on+0x138>)
    41fa:	f240 2132 	movw	r1, #562	; 0x232
    41fe:	f004 be85 	b.w	8f0c <assert_post_action>
    p_reg->INTENCLR = mask;
    4202:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4206:	2202      	movs	r2, #2
    4208:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    420c:	4607      	mov	r7, r0
}
    420e:	e7b1      	b.n	4174 <z_nrf_clock_control_lf_on+0x88>
    4210:	20000b60 	.word	0x20000b60
    4214:	20000af4 	.word	0x20000af4
    4218:	20000b24 	.word	0x20000b24
    421c:	0000a789 	.word	0x0000a789
    4220:	00009ea7 	.word	0x00009ea7
    4224:	0000b15d 	.word	0x0000b15d
    4228:	2000128e 	.word	0x2000128e
    422c:	e000e100 	.word	0xe000e100
    4230:	0000a04a 	.word	0x0000a04a

00004234 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4234:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <uart_console_init+0x24>)
    4238:	4808      	ldr	r0, [pc, #32]	; (425c <uart_console_init+0x28>)
    423a:	6018      	str	r0, [r3, #0]
    423c:	f005 fa43 	bl	96c6 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    4240:	b138      	cbz	r0, 4252 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    4242:	4807      	ldr	r0, [pc, #28]	; (4260 <uart_console_init+0x2c>)
    4244:	f7ff fb80 	bl	3948 <__stdout_hook_install>
	__printk_hook_install(console_out);
    4248:	4805      	ldr	r0, [pc, #20]	; (4260 <uart_console_init+0x2c>)
    424a:	f7fc ff87 	bl	115c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    424e:	2000      	movs	r0, #0
}
    4250:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4252:	f06f 0012 	mvn.w	r0, #18
    4256:	e7fb      	b.n	4250 <uart_console_init+0x1c>
    4258:	20000b64 	.word	0x20000b64
    425c:	00009908 	.word	0x00009908
    4260:	00004265 	.word	0x00004265

00004264 <console_out>:
	if ('\n' == c) {
    4264:	280a      	cmp	r0, #10
{
    4266:	b538      	push	{r3, r4, r5, lr}
    4268:	4d07      	ldr	r5, [pc, #28]	; (4288 <console_out+0x24>)
    426a:	4604      	mov	r4, r0
	if ('\n' == c) {
    426c:	d104      	bne.n	4278 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    426e:	6828      	ldr	r0, [r5, #0]
    4270:	6883      	ldr	r3, [r0, #8]
    4272:	210d      	movs	r1, #13
    4274:	685b      	ldr	r3, [r3, #4]
    4276:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    4278:	6828      	ldr	r0, [r5, #0]
    427a:	6883      	ldr	r3, [r0, #8]
    427c:	b2e1      	uxtb	r1, r4
    427e:	685b      	ldr	r3, [r3, #4]
    4280:	4798      	blx	r3
}
    4282:	4620      	mov	r0, r4
    4284:	bd38      	pop	{r3, r4, r5, pc}
    4286:	bf00      	nop
    4288:	20000b64 	.word	0x20000b64

0000428c <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    428c:	b570      	push	{r4, r5, r6, lr}
	return port->data;
    428e:	6905      	ldr	r5, [r0, #16]
{
    4290:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    4292:	460c      	mov	r4, r1
    4294:	b961      	cbnz	r1, 42b0 <gpio_nrfx_manage_callback+0x24>
    4296:	4922      	ldr	r1, [pc, #136]	; (4320 <gpio_nrfx_manage_callback+0x94>)
    4298:	4a22      	ldr	r2, [pc, #136]	; (4324 <gpio_nrfx_manage_callback+0x98>)
    429a:	4823      	ldr	r0, [pc, #140]	; (4328 <gpio_nrfx_manage_callback+0x9c>)
    429c:	2324      	movs	r3, #36	; 0x24
    429e:	f004 fe3c 	bl	8f1a <assert_print>
    42a2:	4822      	ldr	r0, [pc, #136]	; (432c <gpio_nrfx_manage_callback+0xa0>)
    42a4:	f004 fe39 	bl	8f1a <assert_print>
    42a8:	481e      	ldr	r0, [pc, #120]	; (4324 <gpio_nrfx_manage_callback+0x98>)
    42aa:	2124      	movs	r1, #36	; 0x24
    42ac:	f004 fe2e 	bl	8f0c <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    42b0:	6863      	ldr	r3, [r4, #4]
    42b2:	b963      	cbnz	r3, 42ce <gpio_nrfx_manage_callback+0x42>
    42b4:	491e      	ldr	r1, [pc, #120]	; (4330 <gpio_nrfx_manage_callback+0xa4>)
    42b6:	4a1b      	ldr	r2, [pc, #108]	; (4324 <gpio_nrfx_manage_callback+0x98>)
    42b8:	481b      	ldr	r0, [pc, #108]	; (4328 <gpio_nrfx_manage_callback+0x9c>)
    42ba:	2325      	movs	r3, #37	; 0x25
    42bc:	f004 fe2d 	bl	8f1a <assert_print>
    42c0:	481c      	ldr	r0, [pc, #112]	; (4334 <gpio_nrfx_manage_callback+0xa8>)
    42c2:	f004 fe2a 	bl	8f1a <assert_print>
    42c6:	4817      	ldr	r0, [pc, #92]	; (4324 <gpio_nrfx_manage_callback+0x98>)
    42c8:	2125      	movs	r1, #37	; 0x25
    42ca:	f004 fe1f 	bl	8f0c <assert_post_action>
	return list->head;
    42ce:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    42d0:	b15b      	cbz	r3, 42ea <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42d2:	2200      	movs	r2, #0
    42d4:	429c      	cmp	r4, r3
    42d6:	d112      	bne.n	42fe <gpio_nrfx_manage_callback+0x72>
	return node->next;
    42d8:	6823      	ldr	r3, [r4, #0]
	return list->tail;
    42da:	68a9      	ldr	r1, [r5, #8]
Z_GENLIST_REMOVE(slist, snode)
    42dc:	b952      	cbnz	r2, 42f4 <gpio_nrfx_manage_callback+0x68>
    42de:	42a1      	cmp	r1, r4
	list->head = node;
    42e0:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    42e2:	d100      	bne.n	42e6 <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    42e4:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    42e6:	2300      	movs	r3, #0
    42e8:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    42ea:	b96e      	cbnz	r6, 4308 <gpio_nrfx_manage_callback+0x7c>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    42ec:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
				     callback, set);
}
    42ee:	bd70      	pop	{r4, r5, r6, pc}
    42f0:	460b      	mov	r3, r1
    42f2:	e7ef      	b.n	42d4 <gpio_nrfx_manage_callback+0x48>
Z_GENLIST_REMOVE(slist, snode)
    42f4:	42a1      	cmp	r1, r4
	parent->next = child;
    42f6:	6013      	str	r3, [r2, #0]
	list->tail = node;
    42f8:	bf08      	it	eq
    42fa:	60aa      	streq	r2, [r5, #8]
}
    42fc:	e7f3      	b.n	42e6 <gpio_nrfx_manage_callback+0x5a>
	return node->next;
    42fe:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4300:	461a      	mov	r2, r3
    4302:	2900      	cmp	r1, #0
    4304:	d1f4      	bne.n	42f0 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    4306:	b13e      	cbz	r6, 4318 <gpio_nrfx_manage_callback+0x8c>
Z_GENLIST_PREPEND(slist, snode)
    4308:	68a8      	ldr	r0, [r5, #8]
	parent->next = child;
    430a:	686b      	ldr	r3, [r5, #4]
    430c:	6023      	str	r3, [r4, #0]
	list->head = node;
    430e:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    4310:	2800      	cmp	r0, #0
    4312:	d1eb      	bne.n	42ec <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    4314:	60ac      	str	r4, [r5, #8]
}
    4316:	e7ea      	b.n	42ee <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    4318:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    431c:	e7e7      	b.n	42ee <gpio_nrfx_manage_callback+0x62>
    431e:	bf00      	nop
    4320:	0000b20b 	.word	0x0000b20b
    4324:	0000b1de 	.word	0x0000b1de
    4328:	00009ea7 	.word	0x00009ea7
    432c:	0000b214 	.word	0x0000b214
    4330:	0000b223 	.word	0x0000b223
    4334:	0000b235 	.word	0x0000b235

00004338 <gpio_nrfx_pin_interrupt_configure>:
{
    4338:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    433a:	460e      	mov	r6, r1
	return port->config;
    433c:	6841      	ldr	r1, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    433e:	7b08      	ldrb	r0, [r1, #12]
    4340:	f006 041f 	and.w	r4, r6, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    4344:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4348:	ea44 1440 	orr.w	r4, r4, r0, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    434c:	f04f 0500 	mov.w	r5, #0
    4350:	d104      	bne.n	435c <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    4352:	4620      	mov	r0, r4
    4354:	f001 fb60 	bl	5a18 <nrfx_gpiote_trigger_disable>
	return 0;
    4358:	2000      	movs	r0, #0
    435a:	e053      	b.n	4404 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    435c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4360:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    4364:	d150      	bne.n	4408 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    4366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    436a:	bf0c      	ite	eq
    436c:	2304      	moveq	r3, #4
    436e:	2305      	movne	r3, #5
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    4370:	6889      	ldr	r1, [r1, #8]
	nrfx_gpiote_trigger_config_t trigger_config = {
    4372:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    4376:	40f1      	lsrs	r1, r6
    4378:	f011 0101 	ands.w	r1, r1, #1
    437c:	d155      	bne.n	442a <gpio_nrfx_pin_interrupt_configure+0xf2>
    437e:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    4382:	d152      	bne.n	442a <gpio_nrfx_pin_interrupt_configure+0xf2>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    4384:	0966      	lsrs	r6, r4, #5
    4386:	d04a      	beq.n	441e <gpio_nrfx_pin_interrupt_configure+0xe6>
#endif // defined(NRF52820_XXAA) && defined(DEVELOP_IN_NRF52833)
            break;
#endif
#ifdef P1_FEATURE_PINS_PRESENT
        case 1:
            mask = P1_FEATURE_PINS_PRESENT;
    4388:	f64f 73ff 	movw	r3, #65535	; 0xffff
    438c:	2e01      	cmp	r6, #1
    438e:	bf08      	it	eq
    4390:	4619      	moveq	r1, r3
            break;
#endif
    }

    pin_number &= 0x1F;
    4392:	f004 051f 	and.w	r5, r4, #31

    return (mask & (1UL << pin_number)) ? true : false;
    4396:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4398:	07ca      	lsls	r2, r1, #31
    439a:	d40b      	bmi.n	43b4 <gpio_nrfx_pin_interrupt_configure+0x7c>
    439c:	492b      	ldr	r1, [pc, #172]	; (444c <gpio_nrfx_pin_interrupt_configure+0x114>)
    439e:	482c      	ldr	r0, [pc, #176]	; (4450 <gpio_nrfx_pin_interrupt_configure+0x118>)
    43a0:	4a2c      	ldr	r2, [pc, #176]	; (4454 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    43a2:	f240 2329 	movw	r3, #553	; 0x229
    43a6:	f004 fdb8 	bl	8f1a <assert_print>
    43aa:	482a      	ldr	r0, [pc, #168]	; (4454 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    43ac:	f240 2129 	movw	r1, #553	; 0x229
    43b0:	f004 fdac 	bl	8f0c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    43b4:	b16e      	cbz	r6, 43d2 <gpio_nrfx_pin_interrupt_configure+0x9a>
    43b6:	2e01      	cmp	r6, #1
    43b8:	d034      	beq.n	4424 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    43ba:	4927      	ldr	r1, [pc, #156]	; (4458 <gpio_nrfx_pin_interrupt_configure+0x120>)
    43bc:	4824      	ldr	r0, [pc, #144]	; (4450 <gpio_nrfx_pin_interrupt_configure+0x118>)
    43be:	4a25      	ldr	r2, [pc, #148]	; (4454 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    43c0:	f240 232e 	movw	r3, #558	; 0x22e
    43c4:	f004 fda9 	bl	8f1a <assert_print>
    43c8:	4822      	ldr	r0, [pc, #136]	; (4454 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    43ca:	f240 212e 	movw	r1, #558	; 0x22e
    43ce:	f004 fd9d 	bl	8f0c <assert_post_action>
        case 0: return NRF_P0;
    43d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    43d6:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    43da:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    43de:	07db      	lsls	r3, r3, #31
    43e0:	d423      	bmi.n	442a <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    43e2:	f10d 0507 	add.w	r5, sp, #7
    43e6:	4629      	mov	r1, r5
    43e8:	4620      	mov	r0, r4
    43ea:	f001 fa39 	bl	5860 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    43ee:	4b1b      	ldr	r3, [pc, #108]	; (445c <gpio_nrfx_pin_interrupt_configure+0x124>)
    43f0:	4298      	cmp	r0, r3
    43f2:	d119      	bne.n	4428 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    43f4:	4628      	mov	r0, r5
    43f6:	f001 fa95 	bl	5924 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    43fa:	4b19      	ldr	r3, [pc, #100]	; (4460 <gpio_nrfx_pin_interrupt_configure+0x128>)
    43fc:	4298      	cmp	r0, r3
    43fe:	d013      	beq.n	4428 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    4400:	f06f 000b 	mvn.w	r0, #11
}
    4404:	b004      	add	sp, #16
    4406:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4408:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    440c:	d005      	beq.n	441a <gpio_nrfx_pin_interrupt_configure+0xe2>
    440e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    4412:	bf0c      	ite	eq
    4414:	2302      	moveq	r3, #2
    4416:	2301      	movne	r3, #1
    4418:	e7aa      	b.n	4370 <gpio_nrfx_pin_interrupt_configure+0x38>
    441a:	2303      	movs	r3, #3
    441c:	e7a8      	b.n	4370 <gpio_nrfx_pin_interrupt_configure+0x38>
            mask = P0_FEATURE_PINS_PRESENT;
    441e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4422:	e7b6      	b.n	4392 <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4424:	4b0f      	ldr	r3, [pc, #60]	; (4464 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    4426:	e7d6      	b.n	43d6 <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    4428:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    442a:	2300      	movs	r3, #0
    442c:	4619      	mov	r1, r3
    442e:	aa02      	add	r2, sp, #8
    4430:	4620      	mov	r0, r4
    4432:	f001 f8ed 	bl	5610 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4436:	4b0a      	ldr	r3, [pc, #40]	; (4460 <gpio_nrfx_pin_interrupt_configure+0x128>)
    4438:	4298      	cmp	r0, r3
    443a:	d104      	bne.n	4446 <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    443c:	2101      	movs	r1, #1
    443e:	4620      	mov	r0, r4
    4440:	f001 fa76 	bl	5930 <nrfx_gpiote_trigger_enable>
    4444:	e788      	b.n	4358 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    4446:	f06f 0004 	mvn.w	r0, #4
    444a:	e7db      	b.n	4404 <gpio_nrfx_pin_interrupt_configure+0xcc>
    444c:	0000b27f 	.word	0x0000b27f
    4450:	00009ea7 	.word	0x00009ea7
    4454:	0000b24c 	.word	0x0000b24c
    4458:	0000a04a 	.word	0x0000a04a
    445c:	0bad0004 	.word	0x0bad0004
    4460:	0bad0000 	.word	0x0bad0000
    4464:	50000300 	.word	0x50000300

00004468 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4468:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    446a:	f001 fa4b 	bl	5904 <nrfx_gpiote_is_init>
    446e:	4604      	mov	r4, r0
    4470:	b968      	cbnz	r0, 448e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    4472:	f001 fa1f 	bl	58b4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    4476:	4b08      	ldr	r3, [pc, #32]	; (4498 <gpio_nrfx_init+0x30>)
    4478:	4298      	cmp	r0, r3
    447a:	d10a      	bne.n	4492 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    447c:	4807      	ldr	r0, [pc, #28]	; (449c <gpio_nrfx_init+0x34>)
    447e:	4621      	mov	r1, r4
    4480:	f001 f9e8 	bl	5854 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4484:	4622      	mov	r2, r4
    4486:	2105      	movs	r1, #5
    4488:	2006      	movs	r0, #6
    448a:	f7fe fc4d 	bl	2d28 <z_arm_irq_priority_set>
		return 0;
    448e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    4490:	bd10      	pop	{r4, pc}
		return -EIO;
    4492:	f06f 0004 	mvn.w	r0, #4
    4496:	e7fb      	b.n	4490 <gpio_nrfx_init+0x28>
    4498:	0bad0000 	.word	0x0bad0000
    449c:	000044a1 	.word	0x000044a1

000044a0 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    44a0:	0943      	lsrs	r3, r0, #5
{
    44a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    44a6:	d003      	beq.n	44b0 <nrfx_gpio_handler+0x10>
    44a8:	2b01      	cmp	r3, #1
    44aa:	d02e      	beq.n	450a <nrfx_gpio_handler+0x6a>
}
    44ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    44b0:	4f17      	ldr	r7, [pc, #92]	; (4510 <nrfx_gpio_handler+0x70>)
	gpio_fire_callbacks(list, port, BIT(pin));
    44b2:	693b      	ldr	r3, [r7, #16]
    44b4:	685c      	ldr	r4, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    44b6:	2c00      	cmp	r4, #0
    44b8:	d0f8      	beq.n	44ac <nrfx_gpio_handler+0xc>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    44ba:	f000 001f 	and.w	r0, r0, #31
    44be:	2601      	movs	r6, #1
	return node->next;
    44c0:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    44c2:	f8df 8050 	ldr.w	r8, [pc, #80]	; 4514 <nrfx_gpio_handler+0x74>
    44c6:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4518 <nrfx_gpio_handler+0x78>
    44ca:	f8df a050 	ldr.w	sl, [pc, #80]	; 451c <nrfx_gpio_handler+0x7c>
    44ce:	4086      	lsls	r6, r0
		if (cb->pin_mask & pins) {
    44d0:	68a3      	ldr	r3, [r4, #8]
    44d2:	421e      	tst	r6, r3
    44d4:	d014      	beq.n	4500 <nrfx_gpio_handler+0x60>
			__ASSERT(cb->handler, "No callback handler!");
    44d6:	6863      	ldr	r3, [r4, #4]
    44d8:	b963      	cbnz	r3, 44f4 <nrfx_gpio_handler+0x54>
    44da:	4649      	mov	r1, r9
    44dc:	2345      	movs	r3, #69	; 0x45
    44de:	4642      	mov	r2, r8
    44e0:	4650      	mov	r0, sl
    44e2:	f004 fd1a 	bl	8f1a <assert_print>
    44e6:	480e      	ldr	r0, [pc, #56]	; (4520 <nrfx_gpio_handler+0x80>)
    44e8:	f004 fd17 	bl	8f1a <assert_print>
    44ec:	2145      	movs	r1, #69	; 0x45
    44ee:	4640      	mov	r0, r8
    44f0:	f004 fd0c 	bl	8f0c <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    44f4:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    44f8:	4621      	mov	r1, r4
    44fa:	4032      	ands	r2, r6
    44fc:	4638      	mov	r0, r7
    44fe:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4500:	2d00      	cmp	r5, #0
    4502:	d0d3      	beq.n	44ac <nrfx_gpio_handler+0xc>
    4504:	462c      	mov	r4, r5
    4506:	682d      	ldr	r5, [r5, #0]
    4508:	e7e2      	b.n	44d0 <nrfx_gpio_handler+0x30>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    450a:	4f06      	ldr	r7, [pc, #24]	; (4524 <nrfx_gpio_handler+0x84>)
    450c:	e7d1      	b.n	44b2 <nrfx_gpio_handler+0x12>
    450e:	bf00      	nop
    4510:	000098d8 	.word	0x000098d8
    4514:	0000b1de 	.word	0x0000b1de
    4518:	0000b2a2 	.word	0x0000b2a2
    451c:	00009ea7 	.word	0x00009ea7
    4520:	0000b235 	.word	0x0000b235
    4524:	000098c0 	.word	0x000098c0

00004528 <gpio_nrfx_pin_configure>:
{
    4528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    452c:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    452e:	7b3b      	ldrb	r3, [r7, #12]
    4530:	f001 051f 	and.w	r5, r1, #31
{
    4534:	b085      	sub	sp, #20
    4536:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4538:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    453c:	4614      	mov	r4, r2
    453e:	b9ca      	cbnz	r2, 4574 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    4540:	a902      	add	r1, sp, #8
    4542:	4628      	mov	r0, r5
    4544:	f001 f98c 	bl	5860 <nrfx_gpiote_channel_get>
    4548:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    454a:	4628      	mov	r0, r5
    454c:	f001 fa8e 	bl	5a6c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    4550:	4b49      	ldr	r3, [pc, #292]	; (4678 <gpio_nrfx_pin_configure+0x150>)
    4552:	4298      	cmp	r0, r3
    4554:	d004      	beq.n	4560 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    4556:	f06f 0004 	mvn.w	r0, #4
}
    455a:	b005      	add	sp, #20
    455c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    4560:	4284      	cmp	r4, r0
    4562:	d105      	bne.n	4570 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    4564:	f89d 0008 	ldrb.w	r0, [sp, #8]
    4568:	f001 f9d6 	bl	5918 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    456c:	42a0      	cmp	r0, r4
    456e:	d1f2      	bne.n	4556 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4570:	2000      	movs	r0, #0
    4572:	e7f2      	b.n	455a <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    4574:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    4578:	f10d 0103 	add.w	r1, sp, #3
    457c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    457e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    4582:	f001 f96d 	bl	5860 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4586:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    4588:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    458a:	aa02      	add	r2, sp, #8
    458c:	4649      	mov	r1, r9
    458e:	4628      	mov	r0, r5
    4590:	f001 f83e 	bl	5610 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4594:	4b38      	ldr	r3, [pc, #224]	; (4678 <gpio_nrfx_pin_configure+0x150>)
    4596:	4298      	cmp	r0, r3
    4598:	d002      	beq.n	45a0 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    459a:	f06f 0015 	mvn.w	r0, #21
    459e:	e7dc      	b.n	455a <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    45a0:	4580      	cmp	r8, r0
    45a2:	d103      	bne.n	45ac <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    45a4:	f89d 0003 	ldrb.w	r0, [sp, #3]
    45a8:	f001 f9b6 	bl	5918 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    45ac:	03a3      	lsls	r3, r4, #14
    45ae:	d54f      	bpl.n	4650 <gpio_nrfx_pin_configure+0x128>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    45b0:	f240 6306 	movw	r3, #1542	; 0x606
    45b4:	4023      	ands	r3, r4
    45b6:	f240 2206 	movw	r2, #518	; 0x206
    45ba:	4293      	cmp	r3, r2
    45bc:	d03a      	beq.n	4634 <gpio_nrfx_pin_configure+0x10c>
    45be:	d80c      	bhi.n	45da <gpio_nrfx_pin_configure+0xb2>
    45c0:	2b06      	cmp	r3, #6
    45c2:	d015      	beq.n	45f0 <gpio_nrfx_pin_configure+0xc8>
    45c4:	d804      	bhi.n	45d0 <gpio_nrfx_pin_configure+0xa8>
    45c6:	b19b      	cbz	r3, 45f0 <gpio_nrfx_pin_configure+0xc8>
    45c8:	2b02      	cmp	r3, #2
    45ca:	d1e6      	bne.n	459a <gpio_nrfx_pin_configure+0x72>
    45cc:	2304      	movs	r3, #4
    45ce:	e00f      	b.n	45f0 <gpio_nrfx_pin_configure+0xc8>
    45d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    45d4:	d1e1      	bne.n	459a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    45d6:	2301      	movs	r3, #1
    45d8:	e00a      	b.n	45f0 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    45da:	f240 4202 	movw	r2, #1026	; 0x402
    45de:	4293      	cmp	r3, r2
    45e0:	d02a      	beq.n	4638 <gpio_nrfx_pin_configure+0x110>
    45e2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    45e6:	d029      	beq.n	463c <gpio_nrfx_pin_configure+0x114>
    45e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    45ec:	d1d5      	bne.n	459a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    45ee:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    45f0:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    45f4:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    45f8:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    45fc:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    45fe:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
    4602:	bf54      	ite	pl
    4604:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
    4608:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    460a:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    460c:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4610:	d516      	bpl.n	4640 <gpio_nrfx_pin_configure+0x118>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    4612:	687a      	ldr	r2, [r7, #4]
    4614:	2301      	movs	r3, #1
    4616:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    4618:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    461c:	2200      	movs	r2, #0
    461e:	a901      	add	r1, sp, #4
    4620:	4628      	mov	r0, r5
    4622:	f001 f8a3 	bl	576c <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4626:	4b14      	ldr	r3, [pc, #80]	; (4678 <gpio_nrfx_pin_configure+0x150>)
    4628:	4298      	cmp	r0, r3
    462a:	bf14      	ite	ne
    462c:	f06f 0015 	mvnne.w	r0, #21
    4630:	2000      	moveq	r0, #0
    4632:	e792      	b.n	455a <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    4634:	2307      	movs	r3, #7
    4636:	e7db      	b.n	45f0 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    4638:	2305      	movs	r3, #5
    463a:	e7d9      	b.n	45f0 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    463c:	2303      	movs	r3, #3
    463e:	e7d7      	b.n	45f0 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    4640:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    4642:	bf41      	itttt	mi
    4644:	2301      	movmi	r3, #1
    4646:	687a      	ldrmi	r2, [r7, #4]
    4648:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    464a:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    464e:	e7e5      	b.n	461c <gpio_nrfx_pin_configure+0xf4>
	if (flags & GPIO_PULL_UP) {
    4650:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4652:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    4656:	bf54      	ite	pl
    4658:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    465c:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    465e:	461a      	mov	r2, r3
    4660:	a901      	add	r1, sp, #4
    4662:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    4664:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4668:	f000 ffd2 	bl	5610 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    466c:	4b02      	ldr	r3, [pc, #8]	; (4678 <gpio_nrfx_pin_configure+0x150>)
    466e:	4298      	cmp	r0, r3
    4670:	f43f af7e 	beq.w	4570 <gpio_nrfx_pin_configure+0x48>
    4674:	e791      	b.n	459a <gpio_nrfx_pin_configure+0x72>
    4676:	bf00      	nop
    4678:	0bad0000 	.word	0x0bad0000

0000467c <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    467c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    467e:	ab0b      	add	r3, sp, #44	; 0x2c
    4680:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    4682:	9303      	str	r3, [sp, #12]
    4684:	4b05      	ldr	r3, [pc, #20]	; (469c <z_log_msg2_runtime_create.constprop.0+0x20>)
    4686:	9302      	str	r3, [sp, #8]
    4688:	2300      	movs	r3, #0
    468a:	e9cd 3300 	strd	r3, r3, [sp]
    468e:	2201      	movs	r2, #1
    4690:	4618      	mov	r0, r3
    4692:	f7fd ff4d 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    4696:	b007      	add	sp, #28
    4698:	f85d fb04 	ldr.w	pc, [sp], #4
    469c:	0000b2bc 	.word	0x0000b2bc

000046a0 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    46a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    46a2:	794b      	ldrb	r3, [r1, #5]
    46a4:	2b01      	cmp	r3, #1
    46a6:	d026      	beq.n	46f6 <uarte_nrfx_configure+0x56>
    46a8:	2b03      	cmp	r3, #3
    46aa:	d121      	bne.n	46f0 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    46ac:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    46ae:	798b      	ldrb	r3, [r1, #6]
    46b0:	2b03      	cmp	r3, #3
    46b2:	d11d      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    46b4:	79cc      	ldrb	r4, [r1, #7]
    46b6:	b10c      	cbz	r4, 46bc <uarte_nrfx_configure+0x1c>
    46b8:	2c01      	cmp	r4, #1
    46ba:	d119      	bne.n	46f0 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    46bc:	790a      	ldrb	r2, [r1, #4]
    46be:	b112      	cbz	r2, 46c6 <uarte_nrfx_configure+0x26>
    46c0:	2a02      	cmp	r2, #2
    46c2:	d115      	bne.n	46f0 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    46c4:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    46c6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    46c8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    46ca:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    46ce:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    46d0:	d065      	beq.n	479e <uarte_nrfx_configure+0xfe>
    46d2:	d82d      	bhi.n	4730 <uarte_nrfx_configure+0x90>
    46d4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    46d8:	d064      	beq.n	47a4 <uarte_nrfx_configure+0x104>
    46da:	d816      	bhi.n	470a <uarte_nrfx_configure+0x6a>
    46dc:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    46e0:	d062      	beq.n	47a8 <uarte_nrfx_configure+0x108>
    46e2:	d80a      	bhi.n	46fa <uarte_nrfx_configure+0x5a>
    46e4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    46e8:	d061      	beq.n	47ae <uarte_nrfx_configure+0x10e>
    46ea:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    46ee:	d061      	beq.n	47b4 <uarte_nrfx_configure+0x114>
    46f0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    46f4:	e052      	b.n	479c <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    46f6:	2600      	movs	r6, #0
    46f8:	e7d9      	b.n	46ae <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    46fa:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    46fe:	d05c      	beq.n	47ba <uarte_nrfx_configure+0x11a>
    4700:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    4704:	d1f4      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    4706:	4b37      	ldr	r3, [pc, #220]	; (47e4 <uarte_nrfx_configure+0x144>)
    4708:	e03c      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    470a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    470e:	d057      	beq.n	47c0 <uarte_nrfx_configure+0x120>
    4710:	d807      	bhi.n	4722 <uarte_nrfx_configure+0x82>
    4712:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    4716:	d055      	beq.n	47c4 <uarte_nrfx_configure+0x124>
    4718:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    471c:	d1e8      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    471e:	4b32      	ldr	r3, [pc, #200]	; (47e8 <uarte_nrfx_configure+0x148>)
    4720:	e030      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4722:	f647 2712 	movw	r7, #31250	; 0x7a12
    4726:	42bb      	cmp	r3, r7
    4728:	d1e2      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    472a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    472e:	e029      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4730:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    4734:	d048      	beq.n	47c8 <uarte_nrfx_configure+0x128>
    4736:	d813      	bhi.n	4760 <uarte_nrfx_configure+0xc0>
    4738:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    473c:	d047      	beq.n	47ce <uarte_nrfx_configure+0x12e>
    473e:	d809      	bhi.n	4754 <uarte_nrfx_configure+0xb4>
    4740:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    4744:	42bb      	cmp	r3, r7
    4746:	d044      	beq.n	47d2 <uarte_nrfx_configure+0x132>
    4748:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    474c:	d1d0      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    474e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    4752:	e017      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4754:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    4758:	d1ca      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    475a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    475e:	e011      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4760:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    4764:	d038      	beq.n	47d8 <uarte_nrfx_configure+0x138>
    4766:	d808      	bhi.n	477a <uarte_nrfx_configure+0xda>
    4768:	4f20      	ldr	r7, [pc, #128]	; (47ec <uarte_nrfx_configure+0x14c>)
    476a:	42bb      	cmp	r3, r7
    476c:	d037      	beq.n	47de <uarte_nrfx_configure+0x13e>
    476e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    4772:	d1bd      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    4774:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    4778:	e004      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    477a:	4f1d      	ldr	r7, [pc, #116]	; (47f0 <uarte_nrfx_configure+0x150>)
    477c:	42bb      	cmp	r3, r7
    477e:	d1b7      	bne.n	46f0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    4780:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    4784:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    4786:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    478a:	1d03      	adds	r3, r0, #4
    478c:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    478e:	4334      	orrs	r4, r6
    4790:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    4792:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    4796:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    479a:	2000      	movs	r0, #0
}
    479c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    479e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    47a2:	e7ef      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    47a4:	4b13      	ldr	r3, [pc, #76]	; (47f4 <uarte_nrfx_configure+0x154>)
    47a6:	e7ed      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    47a8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    47ac:	e7ea      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    47ae:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    47b2:	e7e7      	b.n	4784 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    47b4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    47b8:	e7e4      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    47ba:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    47be:	e7e1      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    47c0:	4b0d      	ldr	r3, [pc, #52]	; (47f8 <uarte_nrfx_configure+0x158>)
    47c2:	e7df      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    47c4:	4b0d      	ldr	r3, [pc, #52]	; (47fc <uarte_nrfx_configure+0x15c>)
    47c6:	e7dd      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    47c8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    47cc:	e7da      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    47ce:	4b0c      	ldr	r3, [pc, #48]	; (4800 <uarte_nrfx_configure+0x160>)
    47d0:	e7d8      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    47d2:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    47d6:	e7d5      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    47d8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    47dc:	e7d2      	b.n	4784 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    47de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    47e2:	e7cf      	b.n	4784 <uarte_nrfx_configure+0xe4>
    47e4:	0013b000 	.word	0x0013b000
    47e8:	004ea000 	.word	0x004ea000
    47ec:	0003d090 	.word	0x0003d090
    47f0:	000f4240 	.word	0x000f4240
    47f4:	00275000 	.word	0x00275000
    47f8:	0075c000 	.word	0x0075c000
    47fc:	003af000 	.word	0x003af000
    4800:	013a9000 	.word	0x013a9000

00004804 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    4804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    4808:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    480c:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    480e:	f8d8 5000 	ldr.w	r5, [r8]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    4812:	f8d8 900c 	ldr.w	r9, [r8, #12]
static int uarte_instance_init(const struct device *dev,
    4816:	b087      	sub	sp, #28
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4818:	2100      	movs	r1, #0
    481a:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
    481e:	4607      	mov	r7, r0
	data->dev = dev;
    4820:	6030      	str	r0, [r6, #0]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    4822:	aa05      	add	r2, sp, #20
    4824:	4648      	mov	r0, r9
    4826:	f004 fdbd 	bl	93a4 <pinctrl_lookup_state>
	if (ret < 0) {
    482a:	1e04      	subs	r4, r0, #0
    482c:	db25      	blt.n	487a <uarte_instance_init.constprop.0+0x76>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    482e:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    4830:	f8d9 2000 	ldr.w	r2, [r9]
    4834:	7919      	ldrb	r1, [r3, #4]
    4836:	6818      	ldr	r0, [r3, #0]
    4838:	f004 fe0b 	bl	9452 <pinctrl_configure_pins>
	if (err < 0) {
    483c:	1e04      	subs	r4, r0, #0
    483e:	db1c      	blt.n	487a <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    4840:	1d31      	adds	r1, r6, #4
    4842:	4638      	mov	r0, r7
    4844:	f7ff ff2c 	bl	46a0 <uarte_nrfx_configure>
	if (err) {
    4848:	4604      	mov	r4, r0
    484a:	b9b0      	cbnz	r0, 487a <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    484c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    4850:	0799      	lsls	r1, r3, #30
    4852:	d529      	bpl.n	48a8 <uarte_instance_init.constprop.0+0xa4>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4854:	f106 0012 	add.w	r0, r6, #18
    4858:	f001 fa04 	bl	5c64 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    485c:	4b27      	ldr	r3, [pc, #156]	; (48fc <uarte_instance_init.constprop.0+0xf8>)
    485e:	4298      	cmp	r0, r3
    4860:	d00f      	beq.n	4882 <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
    4862:	4b27      	ldr	r3, [pc, #156]	; (4900 <uarte_instance_init.constprop.0+0xfc>)
    4864:	9400      	str	r4, [sp, #0]
    4866:	e9cd 4301 	strd	r4, r3, [sp, #4]
    486a:	4620      	mov	r0, r4
    486c:	4623      	mov	r3, r4
    486e:	4925      	ldr	r1, [pc, #148]	; (4904 <uarte_instance_init.constprop.0+0x100>)
    4870:	2201      	movs	r2, #1
    4872:	f7ff ff03 	bl	467c <z_log_msg2_runtime_create.constprop.0>
		return -EIO;
    4876:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    487a:	4620      	mov	r0, r4
    487c:	b007      	add	sp, #28
    487e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    4882:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4884:	00c3      	lsls	r3, r0, #3
    4886:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    488a:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    488e:	f105 020c 	add.w	r2, r5, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4892:	f505 7190 	add.w	r1, r5, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    4896:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    489a:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    489e:	4a1a      	ldr	r2, [pc, #104]	; (4908 <uarte_instance_init.constprop.0+0x104>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    48a0:	2301      	movs	r3, #1
    48a2:	4083      	lsls	r3, r0
    48a4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    48a8:	2308      	movs	r3, #8
    48aa:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
    48ae:	f898 3008 	ldrb.w	r3, [r8, #8]
    48b2:	b95b      	cbnz	r3, 48cc <uarte_instance_init.constprop.0+0xc8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48b4:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    48b8:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    48bc:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    48c0:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    48c4:	2301      	movs	r3, #1
    48c6:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48ca:	602b      	str	r3, [r5, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    48cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
    48d0:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    48d2:	bf5c      	itt	pl
    48d4:	f44f 7280 	movpl.w	r2, #256	; 0x100
    48d8:	f8c5 2304 	strpl.w	r2, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    48dc:	06db      	lsls	r3, r3, #27
    48de:	bf44      	itt	mi
    48e0:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    48e4:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    48e8:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    48ea:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    48ec:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    48f0:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48f4:	2301      	movs	r3, #1
    48f6:	60ab      	str	r3, [r5, #8]
    48f8:	60eb      	str	r3, [r5, #12]
	return 0;
    48fa:	e7be      	b.n	487a <uarte_instance_init.constprop.0+0x76>
    48fc:	0bad0000 	.word	0x0bad0000
    4900:	0000b2bc 	.word	0x0000b2bc
    4904:	00009b00 	.word	0x00009b00
    4908:	4001f000 	.word	0x4001f000

0000490c <uarte_nrfx_poll_out>:
{
    490c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    490e:	6906      	ldr	r6, [r0, #16]
{
    4910:	4605      	mov	r5, r0
    4912:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4914:	f004 ff11 	bl	973a <k_is_in_isr>
    4918:	b910      	cbnz	r0, 4920 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    491a:	4b2c      	ldr	r3, [pc, #176]	; (49cc <uarte_nrfx_poll_out+0xc0>)
	if (isr_mode) {
    491c:	781b      	ldrb	r3, [r3, #0]
    491e:	b983      	cbnz	r3, 4942 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    4920:	f04f 0340 	mov.w	r3, #64	; 0x40
    4924:	f3ef 8411 	mrs	r4, BASEPRI
    4928:	f383 8812 	msr	BASEPRI_MAX, r3
    492c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    4930:	6868      	ldr	r0, [r5, #4]
    4932:	f004 fccb 	bl	92cc <is_tx_ready.isra.0>
    4936:	bb28      	cbnz	r0, 4984 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    4938:	f384 8811 	msr	BASEPRI, r4
    493c:	f3bf 8f6f 	isb	sy
}
    4940:	e7ee      	b.n	4920 <uarte_nrfx_poll_out+0x14>
{
    4942:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    4944:	6868      	ldr	r0, [r5, #4]
    4946:	f004 fcc1 	bl	92cc <is_tx_ready.isra.0>
    494a:	b970      	cbnz	r0, 496a <uarte_nrfx_poll_out+0x5e>
    494c:	2001      	movs	r0, #1
    494e:	f004 fe34 	bl	95ba <nrfx_busy_wait>
    4952:	3c01      	subs	r4, #1
    4954:	d1f6      	bne.n	4944 <uarte_nrfx_poll_out+0x38>
    4956:	2100      	movs	r1, #0
    4958:	2021      	movs	r0, #33	; 0x21
    495a:	f003 f91b 	bl	7b94 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    495e:	e7f0      	b.n	4942 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    4960:	f384 8811 	msr	BASEPRI, r4
    4964:	f3bf 8f6f 	isb	sy
}
    4968:	e7f5      	b.n	4956 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    496a:	f04f 0340 	mov.w	r3, #64	; 0x40
    496e:	f3ef 8411 	mrs	r4, BASEPRI
    4972:	f383 8812 	msr	BASEPRI_MAX, r3
    4976:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    497a:	6868      	ldr	r0, [r5, #4]
    497c:	f004 fca6 	bl	92cc <is_tx_ready.isra.0>
    4980:	2800      	cmp	r0, #0
    4982:	d0ed      	beq.n	4960 <uarte_nrfx_poll_out+0x54>
	data->char_out = c;
    4984:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    4988:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    498a:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.MAXCNT = length;
    498c:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    498e:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    4992:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4996:	2200      	movs	r2, #0
    4998:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    499c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    49a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    49a4:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    49a8:	684a      	ldr	r2, [r1, #4]
    49aa:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    49ac:	bf41      	itttt	mi
    49ae:	2208      	movmi	r2, #8
    49b0:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    49b4:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    49b8:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49bc:	2201      	movs	r2, #1
    49be:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    49c0:	f384 8811 	msr	BASEPRI, r4
    49c4:	f3bf 8f6f 	isb	sy
}
    49c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    49ca:	bf00      	nop
    49cc:	2000128e 	.word	0x2000128e

000049d0 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    49d0:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    49d2:	2301      	movs	r3, #1
    49d4:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    49d6:	4a0e      	ldr	r2, [pc, #56]	; (4a10 <compare_int_lock+0x40>)
    49d8:	f3bf 8f5b 	dmb	ish
    49dc:	43dc      	mvns	r4, r3
    49de:	e852 1f00 	ldrex	r1, [r2]
    49e2:	ea01 0504 	and.w	r5, r1, r4
    49e6:	e842 5600 	strex	r6, r5, [r2]
    49ea:	2e00      	cmp	r6, #0
    49ec:	d1f7      	bne.n	49de <compare_int_lock+0xe>
    49ee:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    49f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    49f6:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    49f8:	4806      	ldr	r0, [pc, #24]	; (4a14 <compare_int_lock+0x44>)
    49fa:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    49fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4a02:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    4a06:	420b      	tst	r3, r1
}
    4a08:	bf14      	ite	ne
    4a0a:	2001      	movne	r0, #1
    4a0c:	2000      	moveq	r0, #0
    4a0e:	bd70      	pop	{r4, r5, r6, pc}
    4a10:	20000b84 	.word	0x20000b84
    4a14:	40011000 	.word	0x40011000

00004a18 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4a18:	4918      	ldr	r1, [pc, #96]	; (4a7c <sys_clock_timeout_handler+0x64>)
{
    4a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a1c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    4a1e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4a22:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    4a24:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    4a28:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4a2c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    4a2e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    4a32:	d221      	bcs.n	4a78 <sys_clock_timeout_handler+0x60>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    4a34:	4b12      	ldr	r3, [pc, #72]	; (4a80 <sys_clock_timeout_handler+0x68>)
    4a36:	681b      	ldr	r3, [r3, #0]
    4a38:	0a1a      	lsrs	r2, r3, #8
    4a3a:	061b      	lsls	r3, r3, #24
    4a3c:	195e      	adds	r6, r3, r5
    4a3e:	4b11      	ldr	r3, [pc, #68]	; (4a84 <sys_clock_timeout_handler+0x6c>)
    4a40:	f142 0700 	adc.w	r7, r2, #0
    4a44:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    4a48:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    4a4a:	f003 fba7 	bl	819c <sys_clock_announce>
    return p_reg->CC[ch];
    4a4e:	00a3      	lsls	r3, r4, #2
    4a50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4a54:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    4a58:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    4a5c:	42aa      	cmp	r2, r5
    4a5e:	d10a      	bne.n	4a76 <sys_clock_timeout_handler+0x5e>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    4a60:	b91e      	cbnz	r6, 4a6a <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    4a62:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    4a66:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    4a6a:	4a07      	ldr	r2, [pc, #28]	; (4a88 <sys_clock_timeout_handler+0x70>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4a6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4a70:	40a3      	lsls	r3, r4
    4a72:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    4a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    4a78:	2600      	movs	r6, #0
    4a7a:	e7e6      	b.n	4a4a <sys_clock_timeout_handler+0x32>
    4a7c:	200003f8 	.word	0x200003f8
    4a80:	20000b88 	.word	0x20000b88
    4a84:	200003e0 	.word	0x200003e0
    4a88:	40011000 	.word	0x40011000

00004a8c <compare_int_unlock>:
	if (key) {
    4a8c:	b311      	cbz	r1, 4ad4 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4a8e:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    4a92:	2301      	movs	r3, #1
    4a94:	4a10      	ldr	r2, [pc, #64]	; (4ad8 <compare_int_unlock+0x4c>)
    4a96:	4083      	lsls	r3, r0
    4a98:	e852 cf00 	ldrex	ip, [r2]
    4a9c:	ea4c 0c03 	orr.w	ip, ip, r3
    4aa0:	e842 c100 	strex	r1, ip, [r2]
    4aa4:	2900      	cmp	r1, #0
    4aa6:	d1f7      	bne.n	4a98 <compare_int_unlock+0xc>
    4aa8:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    4aac:	4a0b      	ldr	r2, [pc, #44]	; (4adc <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4ab2:	4083      	lsls	r3, r0
    4ab4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4ab8:	4b09      	ldr	r3, [pc, #36]	; (4ae0 <compare_int_unlock+0x54>)
    4aba:	f3bf 8f5b 	dmb	ish
    4abe:	681b      	ldr	r3, [r3, #0]
    4ac0:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    4ac4:	40c3      	lsrs	r3, r0
    4ac6:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4ac8:	bf42      	ittt	mi
    4aca:	4b06      	ldrmi	r3, [pc, #24]	; (4ae4 <compare_int_unlock+0x58>)
    4acc:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    4ad0:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    4ad4:	4770      	bx	lr
    4ad6:	bf00      	nop
    4ad8:	20000b84 	.word	0x20000b84
    4adc:	40011000 	.word	0x40011000
    4ae0:	20000b80 	.word	0x20000b80
    4ae4:	e000e100 	.word	0xe000e100

00004ae8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    4ae8:	4b0d      	ldr	r3, [pc, #52]	; (4b20 <z_nrf_rtc_timer_read+0x38>)
    4aea:	6818      	ldr	r0, [r3, #0]
    4aec:	0a01      	lsrs	r1, r0, #8
    4aee:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    4af0:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    4af4:	4b0b      	ldr	r3, [pc, #44]	; (4b24 <z_nrf_rtc_timer_read+0x3c>)
    4af6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    4afa:	1818      	adds	r0, r3, r0
    4afc:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    4b00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4b04:	d20a      	bcs.n	4b1c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    4b06:	4b08      	ldr	r3, [pc, #32]	; (4b28 <z_nrf_rtc_timer_read+0x40>)
    4b08:	e9d3 2300 	ldrd	r2, r3, [r3]
    4b0c:	4290      	cmp	r0, r2
    4b0e:	eb71 0303 	sbcs.w	r3, r1, r3
    4b12:	d203      	bcs.n	4b1c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    4b14:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    4b18:	f141 0100 	adc.w	r1, r1, #0
}
    4b1c:	4770      	bx	lr
    4b1e:	bf00      	nop
    4b20:	20000b88 	.word	0x20000b88
    4b24:	40011000 	.word	0x40011000
    4b28:	200003e0 	.word	0x200003e0

00004b2c <compare_set>:
{
    4b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b30:	b085      	sub	sp, #20
    4b32:	4616      	mov	r6, r2
    4b34:	4698      	mov	r8, r3
    4b36:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    4b38:	f7ff ff4a 	bl	49d0 <compare_int_lock>
    4b3c:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    4b3e:	f7ff ffd3 	bl	4ae8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    4b42:	42b0      	cmp	r0, r6
    4b44:	eb71 0308 	sbcs.w	r3, r1, r8
    4b48:	d276      	bcs.n	4c38 <compare_set+0x10c>
		if (target_time - curr_time > COUNTER_SPAN) {
    4b4a:	4b45      	ldr	r3, [pc, #276]	; (4c60 <compare_set+0x134>)
    4b4c:	1a30      	subs	r0, r6, r0
    4b4e:	eb68 0101 	sbc.w	r1, r8, r1
    4b52:	4298      	cmp	r0, r3
    4b54:	f171 0100 	sbcs.w	r1, r1, #0
    4b58:	d27f      	bcs.n	4c5a <compare_set+0x12e>
		if (target_time != cc_data[chan].target_time) {
    4b5a:	4b42      	ldr	r3, [pc, #264]	; (4c64 <compare_set+0x138>)
    4b5c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    4b60:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    4b64:	45d8      	cmp	r8, fp
    4b66:	bf08      	it	eq
    4b68:	4556      	cmpeq	r6, sl
    4b6a:	d050      	beq.n	4c0e <compare_set+0xe2>
    4b6c:	ea4f 0985 	mov.w	r9, r5, lsl #2
    4b70:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4b74:	f105 0750 	add.w	r7, r5, #80	; 0x50
    4b78:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    4b7c:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4b7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4b82:	40ab      	lsls	r3, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4b84:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    4b86:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    4b8a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4b8e:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    4b90:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    4b94:	4b34      	ldr	r3, [pc, #208]	; (4c68 <compare_set+0x13c>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4b96:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    4b9a:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    4b9c:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    4ba0:	1a40      	subs	r0, r0, r1
    4ba2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4ba6:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    4baa:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    4bac:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    4bb0:	d107      	bne.n	4bc2 <compare_set+0x96>
    4bb2:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    4bb6:	2013      	movs	r0, #19
    4bb8:	f004 fe0b 	bl	97d2 <z_impl_k_busy_wait>
    4bbc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    4bc0:	4b29      	ldr	r3, [pc, #164]	; (4c68 <compare_set+0x13c>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    4bc2:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    4bc6:	eba4 000c 	sub.w	r0, r4, ip
    4bca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    4bce:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4bd2:	bf88      	it	hi
    4bd4:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4bd6:	2000      	movs	r0, #0
    4bd8:	6038      	str	r0, [r7, #0]
    4bda:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    4bdc:	9801      	ldr	r0, [sp, #4]
    4bde:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4be2:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    4be6:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    4bea:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	} while ((now2 != now) &&
    4bee:	4281      	cmp	r1, r0
    4bf0:	d006      	beq.n	4c00 <compare_set+0xd4>
	return (a - b) & COUNTER_MAX;
    4bf2:	1a20      	subs	r0, r4, r0
    4bf4:	3802      	subs	r0, #2
    4bf6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    4bfa:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4bfe:	d819      	bhi.n	4c34 <compare_set+0x108>
	return (a - b) & COUNTER_MAX;
    4c00:	1aa4      	subs	r4, r4, r2
    4c02:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    4c06:	eb14 0a06 	adds.w	sl, r4, r6
    4c0a:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    4c0e:	4915      	ldr	r1, [pc, #84]	; (4c64 <compare_set+0x138>)
	cc_data[chan].callback = handler;
    4c10:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    4c12:	012b      	lsls	r3, r5, #4
    4c14:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    4c18:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    4c1c:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    4c1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4c20:	6053      	str	r3, [r2, #4]
	return ret;
    4c22:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    4c24:	4628      	mov	r0, r5
    4c26:	9900      	ldr	r1, [sp, #0]
    4c28:	f7ff ff30 	bl	4a8c <compare_int_unlock>
}
    4c2c:	4620      	mov	r0, r4
    4c2e:	b005      	add	sp, #20
    4c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4c34:	4620      	mov	r0, r4
    4c36:	e7b1      	b.n	4b9c <compare_set+0x70>
		atomic_or(&force_isr_mask, BIT(chan));
    4c38:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4c3a:	4a0c      	ldr	r2, [pc, #48]	; (4c6c <compare_set+0x140>)
    4c3c:	f3bf 8f5b 	dmb	ish
    4c40:	40ab      	lsls	r3, r5
    4c42:	e852 0f00 	ldrex	r0, [r2]
    4c46:	4318      	orrs	r0, r3
    4c48:	e842 0100 	strex	r1, r0, [r2]
    4c4c:	2900      	cmp	r1, #0
    4c4e:	d1f8      	bne.n	4c42 <compare_set+0x116>
    4c50:	f3bf 8f5b 	dmb	ish
    4c54:	46b2      	mov	sl, r6
    4c56:	46c3      	mov	fp, r8
    4c58:	e7d9      	b.n	4c0e <compare_set+0xe2>
			return -EINVAL;
    4c5a:	f06f 0415 	mvn.w	r4, #21
    4c5e:	e7e1      	b.n	4c24 <compare_set+0xf8>
    4c60:	01000001 	.word	0x01000001
    4c64:	200003e8 	.word	0x200003e8
    4c68:	40011000 	.word	0x40011000
    4c6c:	20000b80 	.word	0x20000b80

00004c70 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    4c70:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    4c72:	4b19      	ldr	r3, [pc, #100]	; (4cd8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    4c74:	4d19      	ldr	r5, [pc, #100]	; (4cdc <sys_clock_driver_init+0x6c>)
    4c76:	2400      	movs	r4, #0
    4c78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4c7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4c80:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    4c84:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    4c88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4c8c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4c90:	4b13      	ldr	r3, [pc, #76]	; (4ce0 <sys_clock_driver_init+0x70>)
    4c92:	2602      	movs	r6, #2
    4c94:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    4c98:	2101      	movs	r1, #1
    4c9a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    4c9e:	2011      	movs	r0, #17
    4ca0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4ca4:	4622      	mov	r2, r4
    4ca6:	f7fe f83f 	bl	2d28 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    4caa:	2011      	movs	r0, #17
    4cac:	f7fe f820 	bl	2cf0 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    4cb0:	4a0c      	ldr	r2, [pc, #48]	; (4ce4 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    4cb2:	2301      	movs	r3, #1
    4cb4:	60ab      	str	r3, [r5, #8]
    4cb6:	602b      	str	r3, [r5, #0]
    4cb8:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    4cba:	4b0b      	ldr	r3, [pc, #44]	; (4ce8 <sys_clock_driver_init+0x78>)
    4cbc:	4a0b      	ldr	r2, [pc, #44]	; (4cec <sys_clock_driver_init+0x7c>)
    4cbe:	9300      	str	r3, [sp, #0]
    4cc0:	9401      	str	r4, [sp, #4]
    4cc2:	2300      	movs	r3, #0
    4cc4:	4620      	mov	r0, r4
    4cc6:	f7ff ff31 	bl	4b2c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    4cca:	4630      	mov	r0, r6
    4ccc:	f7ff fa0e 	bl	40ec <z_nrf_clock_control_lf_on>

	return 0;
}
    4cd0:	4620      	mov	r0, r4
    4cd2:	b002      	add	sp, #8
    4cd4:	bd70      	pop	{r4, r5, r6, pc}
    4cd6:	bf00      	nop
    4cd8:	200003e8 	.word	0x200003e8
    4cdc:	40011000 	.word	0x40011000
    4ce0:	e000e100 	.word	0xe000e100
    4ce4:	20000b84 	.word	0x20000b84
    4ce8:	00004a19 	.word	0x00004a19
    4cec:	007fffff 	.word	0x007fffff

00004cf0 <rtc_nrf_isr>:
{
    4cf0:	e92d 4df3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, lr}
    return p_reg->INTENSET & mask;
    4cf4:	4c2c      	ldr	r4, [pc, #176]	; (4da8 <rtc_nrf_isr+0xb8>)
    4cf6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    4cfa:	0799      	lsls	r1, r3, #30
    4cfc:	d50b      	bpl.n	4d16 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4cfe:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    4d02:	b143      	cbz	r3, 4d16 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    4d04:	4a29      	ldr	r2, [pc, #164]	; (4dac <rtc_nrf_isr+0xbc>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4d06:	2300      	movs	r3, #0
    4d08:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    4d0c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    4d10:	6813      	ldr	r3, [r2, #0]
    4d12:	3301      	adds	r3, #1
    4d14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d16:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    4d1a:	b672      	cpsid	i
    return p_reg->INTENSET & mask;
    4d1c:	f8d4 2304 	ldr.w	r2, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    4d20:	03d2      	lsls	r2, r2, #15
    4d22:	d52d      	bpl.n	4d80 <rtc_nrf_isr+0x90>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4d24:	f3bf 8f5b 	dmb	ish
    4d28:	4a21      	ldr	r2, [pc, #132]	; (4db0 <rtc_nrf_isr+0xc0>)
    4d2a:	e852 1f00 	ldrex	r1, [r2]
    4d2e:	f021 0001 	bic.w	r0, r1, #1
    4d32:	e842 0500 	strex	r5, r0, [r2]
    4d36:	2d00      	cmp	r5, #0
    4d38:	d1f7      	bne.n	4d2a <rtc_nrf_isr+0x3a>
    4d3a:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    4d3e:	b911      	cbnz	r1, 4d46 <rtc_nrf_isr+0x56>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4d40:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
		if (result) {
    4d44:	b1e2      	cbz	r2, 4d80 <rtc_nrf_isr+0x90>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4d46:	2500      	movs	r5, #0
    4d48:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    4d4c:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4d50:	f383 8810 	msr	PRIMASK, r3
		curr_time = z_nrf_rtc_timer_read();
    4d54:	f7ff fec8 	bl	4ae8 <z_nrf_rtc_timer_read>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d58:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    4d5c:	b672      	cpsid	i
		expire_time = cc_data[chan].target_time;
    4d5e:	4b15      	ldr	r3, [pc, #84]	; (4db4 <rtc_nrf_isr+0xc4>)
    4d60:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    4d64:	42b0      	cmp	r0, r6
    4d66:	41b9      	sbcs	r1, r7
    4d68:	d20f      	bcs.n	4d8a <rtc_nrf_isr+0x9a>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    4d6a:	4629      	mov	r1, r5
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4d6c:	f382 8810 	msr	PRIMASK, r2
		if (handler) {
    4d70:	b141      	cbz	r1, 4d84 <rtc_nrf_isr+0x94>
			handler(chan, expire_time, user_context);
    4d72:	f8cd 8000 	str.w	r8, [sp]
    4d76:	4632      	mov	r2, r6
    4d78:	463b      	mov	r3, r7
    4d7a:	2000      	movs	r0, #0
    4d7c:	4788      	blx	r1
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    4d7e:	e001      	b.n	4d84 <rtc_nrf_isr+0x94>
    4d80:	f383 8810 	msr	PRIMASK, r3
}
    4d84:	b002      	add	sp, #8
    4d86:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4d8a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    4d8e:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    4d92:	e9d3 1800 	ldrd	r1, r8, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4d96:	e9c3 ab02 	strd	sl, fp, [r3, #8]
			cc_data[chan].callback = NULL;
    4d9a:	601d      	str	r5, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    4d9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4da0:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
}
    4da4:	e7e2      	b.n	4d6c <rtc_nrf_isr+0x7c>
    4da6:	bf00      	nop
    4da8:	40011000 	.word	0x40011000
    4dac:	20000b88 	.word	0x20000b88
    4db0:	20000b80 	.word	0x20000b80
    4db4:	200003e8 	.word	0x200003e8

00004db8 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4db8:	1c43      	adds	r3, r0, #1
{
    4dba:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4dbc:	d021      	beq.n	4e02 <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4dbe:	2801      	cmp	r0, #1
    4dc0:	dd21      	ble.n	4e06 <sys_clock_set_timeout+0x4e>
    4dc2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4dc6:	da20      	bge.n	4e0a <sys_clock_set_timeout+0x52>
    4dc8:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4dca:	f7ff fe8d 	bl	4ae8 <z_nrf_rtc_timer_read>
    4dce:	4b10      	ldr	r3, [pc, #64]	; (4e10 <sys_clock_set_timeout+0x58>)
    4dd0:	e9d3 1300 	ldrd	r1, r3, [r3]
    4dd4:	1a42      	subs	r2, r0, r1
		ticks = 0;
    4dd6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
	uint64_t target_time = cyc + last_count;
    4dda:	480e      	ldr	r0, [pc, #56]	; (4e14 <sys_clock_set_timeout+0x5c>)
		ticks = 0;
    4ddc:	bf28      	it	cs
    4dde:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    4de0:	3201      	adds	r2, #1
    4de2:	4422      	add	r2, r4
	uint64_t target_time = cyc + last_count;
    4de4:	4282      	cmp	r2, r0
    4de6:	bf28      	it	cs
    4de8:	4602      	movcs	r2, r0
    4dea:	1852      	adds	r2, r2, r1
    4dec:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4df0:	4909      	ldr	r1, [pc, #36]	; (4e18 <sys_clock_set_timeout+0x60>)
    4df2:	9001      	str	r0, [sp, #4]
    4df4:	9100      	str	r1, [sp, #0]
    4df6:	f143 0300 	adc.w	r3, r3, #0
    4dfa:	f7ff fe97 	bl	4b2c <compare_set>
}
    4dfe:	b002      	add	sp, #8
    4e00:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4e02:	4804      	ldr	r0, [pc, #16]	; (4e14 <sys_clock_set_timeout+0x5c>)
    4e04:	e7e0      	b.n	4dc8 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4e06:	2400      	movs	r4, #0
    4e08:	e7df      	b.n	4dca <sys_clock_set_timeout+0x12>
    4e0a:	4c02      	ldr	r4, [pc, #8]	; (4e14 <sys_clock_set_timeout+0x5c>)
    4e0c:	e7dd      	b.n	4dca <sys_clock_set_timeout+0x12>
    4e0e:	bf00      	nop
    4e10:	200003f8 	.word	0x200003f8
    4e14:	007fffff 	.word	0x007fffff
    4e18:	00004a19 	.word	0x00004a19

00004e1c <sys_clock_elapsed>:
{
    4e1c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    4e1e:	f7ff fe63 	bl	4ae8 <z_nrf_rtc_timer_read>
    4e22:	4b02      	ldr	r3, [pc, #8]	; (4e2c <sys_clock_elapsed+0x10>)
    4e24:	681b      	ldr	r3, [r3, #0]
}
    4e26:	1ac0      	subs	r0, r0, r3
    4e28:	bd08      	pop	{r3, pc}
    4e2a:	bf00      	nop
    4e2c:	200003f8 	.word	0x200003f8

00004e30 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4e30:	6802      	ldr	r2, [r0, #0]
    switch (port)
    4e32:	0953      	lsrs	r3, r2, #5
{
    4e34:	b510      	push	{r4, lr}
    4e36:	4604      	mov	r4, r0
    switch (port)
    4e38:	d02c      	beq.n	4e94 <nrf_gpio_pin_port_decode+0x64>
    uint32_t mask = 0;
    4e3a:	2b01      	cmp	r3, #1
    4e3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4e40:	bf18      	it	ne
    4e42:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4e44:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    4e48:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4e4a:	07db      	lsls	r3, r3, #31
    4e4c:	d40b      	bmi.n	4e66 <nrf_gpio_pin_port_decode+0x36>
    4e4e:	4914      	ldr	r1, [pc, #80]	; (4ea0 <nrf_gpio_pin_port_decode+0x70>)
    4e50:	4814      	ldr	r0, [pc, #80]	; (4ea4 <nrf_gpio_pin_port_decode+0x74>)
    4e52:	4a15      	ldr	r2, [pc, #84]	; (4ea8 <nrf_gpio_pin_port_decode+0x78>)
    4e54:	f240 2329 	movw	r3, #553	; 0x229
    4e58:	f004 f85f 	bl	8f1a <assert_print>
    4e5c:	4812      	ldr	r0, [pc, #72]	; (4ea8 <nrf_gpio_pin_port_decode+0x78>)
    4e5e:	f240 2129 	movw	r1, #553	; 0x229
    4e62:	f004 f853 	bl	8f0c <assert_post_action>
    uint32_t pin_number = *p_pin;
    4e66:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4e68:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4e6c:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4e6e:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4e70:	d00d      	beq.n	4e8e <nrf_gpio_pin_port_decode+0x5e>
    4e72:	2b01      	cmp	r3, #1
    4e74:	d011      	beq.n	4e9a <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    4e76:	490d      	ldr	r1, [pc, #52]	; (4eac <nrf_gpio_pin_port_decode+0x7c>)
    4e78:	480a      	ldr	r0, [pc, #40]	; (4ea4 <nrf_gpio_pin_port_decode+0x74>)
    4e7a:	4a0b      	ldr	r2, [pc, #44]	; (4ea8 <nrf_gpio_pin_port_decode+0x78>)
    4e7c:	f240 232e 	movw	r3, #558	; 0x22e
    4e80:	f004 f84b 	bl	8f1a <assert_print>
    4e84:	4808      	ldr	r0, [pc, #32]	; (4ea8 <nrf_gpio_pin_port_decode+0x78>)
    4e86:	f240 212e 	movw	r1, #558	; 0x22e
    4e8a:	f004 f83f 	bl	8f0c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4e8e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4e92:	bd10      	pop	{r4, pc}
    switch (port)
    4e94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4e98:	e7d4      	b.n	4e44 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    4e9a:	4805      	ldr	r0, [pc, #20]	; (4eb0 <nrf_gpio_pin_port_decode+0x80>)
    4e9c:	e7f9      	b.n	4e92 <nrf_gpio_pin_port_decode+0x62>
    4e9e:	bf00      	nop
    4ea0:	0000b27f 	.word	0x0000b27f
    4ea4:	00009ea7 	.word	0x00009ea7
    4ea8:	0000b24c 	.word	0x0000b24c
    4eac:	0000a04a 	.word	0x0000a04a
    4eb0:	50000300 	.word	0x50000300

00004eb4 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    4eb4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    4eb6:	ab0b      	add	r3, sp, #44	; 0x2c
    4eb8:	9305      	str	r3, [sp, #20]
    4eba:	9303      	str	r3, [sp, #12]
    4ebc:	4b05      	ldr	r3, [pc, #20]	; (4ed4 <z_log_msg2_runtime_create.constprop.0+0x20>)
    4ebe:	9302      	str	r3, [sp, #8]
    4ec0:	2300      	movs	r3, #0
    4ec2:	e9cd 3300 	strd	r3, r3, [sp]
    4ec6:	2201      	movs	r2, #1
    4ec8:	4618      	mov	r0, r3
    4eca:	f7fd fb31 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    4ece:	b007      	add	sp, #28
    4ed0:	f85d fb04 	ldr.w	pc, [sp], #4
    4ed4:	0000b2f9 	.word	0x0000b2f9

00004ed8 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    4ed8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    4eda:	f7fd f8cd 	bl	2078 <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    4ede:	2400      	movs	r4, #0
    4ee0:	4b06      	ldr	r3, [pc, #24]	; (4efc <k_sys_fatal_error_handler+0x24>)
    4ee2:	9302      	str	r3, [sp, #8]
    4ee4:	4620      	mov	r0, r4
    4ee6:	e9cd 4400 	strd	r4, r4, [sp]
    4eea:	4905      	ldr	r1, [pc, #20]	; (4f00 <k_sys_fatal_error_handler+0x28>)
    4eec:	4623      	mov	r3, r4
    4eee:	2201      	movs	r2, #1
    4ef0:	f7ff ffe0 	bl	4eb4 <z_log_msg2_runtime_create.constprop.0>
		sys_arch_reboot(0);
    4ef4:	4620      	mov	r0, r4
    4ef6:	f7fe fd5d 	bl	39b4 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    4efa:	bf00      	nop
    4efc:	0000b2f9 	.word	0x0000b2f9
    4f00:	00009ac8 	.word	0x00009ac8

00004f04 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    4f08:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    4f0c:	2a08      	cmp	r2, #8
    4f0e:	d106      	bne.n	4f1e <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4f10:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    4f14:	2b05      	cmp	r3, #5
    4f16:	d802      	bhi.n	4f1e <nrf52_errata_103+0x1a>
    4f18:	4a02      	ldr	r2, [pc, #8]	; (4f24 <nrf52_errata_103+0x20>)
    4f1a:	5cd0      	ldrb	r0, [r2, r3]
    4f1c:	4770      	bx	lr
        return false;
    4f1e:	2000      	movs	r0, #0
}
    4f20:	4770      	bx	lr
    4f22:	bf00      	nop
    4f24:	0000b31c 	.word	0x0000b31c

00004f28 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4f28:	4a02      	ldr	r2, [pc, #8]	; (4f34 <nvmc_wait+0xc>)
    4f2a:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    4f2e:	2b00      	cmp	r3, #0
    4f30:	d0fb      	beq.n	4f2a <nvmc_wait+0x2>
}
    4f32:	4770      	bx	lr
    4f34:	4001e000 	.word	0x4001e000

00004f38 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4f38:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4f3a:	f004 fb34 	bl	95a6 <nrf52_errata_136>
    4f3e:	b140      	cbz	r0, 4f52 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    4f40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4f44:	2200      	movs	r2, #0
    4f46:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4f4a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    4f4e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    4f52:	f004 fb28 	bl	95a6 <nrf52_errata_136>
    4f56:	2800      	cmp	r0, #0
    4f58:	d046      	beq.n	4fe8 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4f5e:	4b60      	ldr	r3, [pc, #384]	; (50e0 <SystemInit+0x1a8>)
    4f60:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4f64:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4f68:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4f6c:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    4f70:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4f74:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4f78:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4f7c:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    4f80:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4f84:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4f88:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4f8c:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    4f90:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4f94:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4f98:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4f9c:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    4fa0:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4fa4:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4fa8:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4fac:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    4fb0:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    4fb4:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    4fb8:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    4fbc:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    4fc0:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    4fc4:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    4fc8:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    4fcc:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    4fd0:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    4fd4:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    4fd8:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    4fdc:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    4fe0:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    4fe4:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    4fe8:	f7ff ff8c 	bl	4f04 <nrf52_errata_103>
    4fec:	b118      	cbz	r0, 4ff6 <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    4fee:	4b3d      	ldr	r3, [pc, #244]	; (50e4 <SystemInit+0x1ac>)
    4ff0:	4a3d      	ldr	r2, [pc, #244]	; (50e8 <SystemInit+0x1b0>)
    4ff2:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    4ff6:	f7ff ff85 	bl	4f04 <nrf52_errata_103>
    4ffa:	b118      	cbz	r0, 5004 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    4ffc:	4b3b      	ldr	r3, [pc, #236]	; (50ec <SystemInit+0x1b4>)
    4ffe:	22fb      	movs	r2, #251	; 0xfb
    5000:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    5004:	f7ff ff7e 	bl	4f04 <nrf52_errata_103>
    5008:	b170      	cbz	r0, 5028 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    500a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    500e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5012:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    5016:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    501a:	f022 020f 	bic.w	r2, r2, #15
    501e:	f003 030f 	and.w	r3, r3, #15
    5022:	4313      	orrs	r3, r2
    5024:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5028:	f7ff ff6c 	bl	4f04 <nrf52_errata_103>
    502c:	b120      	cbz	r0, 5038 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    502e:	4b30      	ldr	r3, [pc, #192]	; (50f0 <SystemInit+0x1b8>)
    5030:	f44f 7200 	mov.w	r2, #512	; 0x200
    5034:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    5038:	f004 fab5 	bl	95a6 <nrf52_errata_136>
    503c:	b148      	cbz	r0, 5052 <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    503e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5042:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    5046:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5048:	bf44      	itt	mi
    504a:	f06f 0201 	mvnmi.w	r2, #1
    504e:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5052:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5056:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    505a:	2a08      	cmp	r2, #8
    505c:	d10e      	bne.n	507c <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    505e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    5062:	2b05      	cmp	r3, #5
    5064:	d802      	bhi.n	506c <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5066:	4a23      	ldr	r2, [pc, #140]	; (50f4 <SystemInit+0x1bc>)
    5068:	5cd3      	ldrb	r3, [r2, r3]
    506a:	b13b      	cbz	r3, 507c <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    506c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5070:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5074:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5078:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    507c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5080:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5084:	2a00      	cmp	r2, #0
    5086:	db03      	blt.n	5090 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5088:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    508c:	2b00      	cmp	r3, #0
    508e:	da22      	bge.n	50d6 <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5090:	4919      	ldr	r1, [pc, #100]	; (50f8 <SystemInit+0x1c0>)
    5092:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5094:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5098:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    509c:	2412      	movs	r4, #18
    nvmc_wait();
    509e:	f7ff ff43 	bl	4f28 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    50a2:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    50a6:	f7ff ff3f 	bl	4f28 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    50aa:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    50ae:	f7ff ff3b 	bl	4f28 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    50b2:	2300      	movs	r3, #0
    50b4:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    50b8:	f7ff ff36 	bl	4f28 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    50bc:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    50c0:	490e      	ldr	r1, [pc, #56]	; (50fc <SystemInit+0x1c4>)
    50c2:	4b0f      	ldr	r3, [pc, #60]	; (5100 <SystemInit+0x1c8>)
    50c4:	68ca      	ldr	r2, [r1, #12]
    50c6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    50ca:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    50cc:	60cb      	str	r3, [r1, #12]
    50ce:	f3bf 8f4f 	dsb	sy
    __NOP();
    50d2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    50d4:	e7fd      	b.n	50d2 <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    50d6:	4b0b      	ldr	r3, [pc, #44]	; (5104 <SystemInit+0x1cc>)
    50d8:	4a0b      	ldr	r2, [pc, #44]	; (5108 <SystemInit+0x1d0>)
    50da:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    50dc:	bd10      	pop	{r4, pc}
    50de:	bf00      	nop
    50e0:	4000c000 	.word	0x4000c000
    50e4:	40005000 	.word	0x40005000
    50e8:	00038148 	.word	0x00038148
    50ec:	4000f000 	.word	0x4000f000
    50f0:	40029000 	.word	0x40029000
    50f4:	0000b316 	.word	0x0000b316
    50f8:	4001e000 	.word	0x4001e000
    50fc:	e000ed00 	.word	0xe000ed00
    5100:	05fa0004 	.word	0x05fa0004
    5104:	200000f0 	.word	0x200000f0
    5108:	03d09000 	.word	0x03d09000

0000510c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    510c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    510e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    5110:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5112:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    5116:	fab2 f382 	clz	r3, r2
    511a:	f1c3 031f 	rsb	r3, r3, #31
    511e:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    5120:	fa05 f403 	lsl.w	r4, r5, r3
    5124:	ea22 0404 	bic.w	r4, r2, r4
    5128:	e850 6f00 	ldrex	r6, [r0]
    512c:	4296      	cmp	r6, r2
    512e:	d104      	bne.n	513a <nrfx_flag32_alloc+0x2e>
    5130:	e840 4c00 	strex	ip, r4, [r0]
    5134:	f1bc 0f00 	cmp.w	ip, #0
    5138:	d1f6      	bne.n	5128 <nrfx_flag32_alloc+0x1c>
    513a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    513e:	d1e7      	bne.n	5110 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    5140:	4801      	ldr	r0, [pc, #4]	; (5148 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    5142:	700b      	strb	r3, [r1, #0]
}
    5144:	bd70      	pop	{r4, r5, r6, pc}
    5146:	bf00      	nop
    5148:	0bad0000 	.word	0x0bad0000

0000514c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    514c:	6803      	ldr	r3, [r0, #0]
    514e:	40cb      	lsrs	r3, r1
    5150:	07db      	lsls	r3, r3, #31
{
    5152:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    5154:	d414      	bmi.n	5180 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    5156:	2301      	movs	r3, #1
    5158:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    515a:	6802      	ldr	r2, [r0, #0]
    515c:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    5160:	ea43 0102 	orr.w	r1, r3, r2
    5164:	e850 4f00 	ldrex	r4, [r0]
    5168:	4294      	cmp	r4, r2
    516a:	d104      	bne.n	5176 <nrfx_flag32_free+0x2a>
    516c:	e840 1c00 	strex	ip, r1, [r0]
    5170:	f1bc 0f00 	cmp.w	ip, #0
    5174:	d1f6      	bne.n	5164 <nrfx_flag32_free+0x18>
    5176:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    517a:	d1ee      	bne.n	515a <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    517c:	4801      	ldr	r0, [pc, #4]	; (5184 <nrfx_flag32_free+0x38>)
}
    517e:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5180:	4801      	ldr	r0, [pc, #4]	; (5188 <nrfx_flag32_free+0x3c>)
    5182:	e7fc      	b.n	517e <nrfx_flag32_free+0x32>
    5184:	0bad0000 	.word	0x0bad0000
    5188:	0bad0004 	.word	0x0bad0004

0000518c <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    518c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    518e:	4604      	mov	r4, r0
    5190:	b170      	cbz	r0, 51b0 <clock_stop+0x24>
    5192:	2801      	cmp	r0, #1
    5194:	d031      	beq.n	51fa <clock_stop+0x6e>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    5196:	4931      	ldr	r1, [pc, #196]	; (525c <clock_stop+0xd0>)
    5198:	4831      	ldr	r0, [pc, #196]	; (5260 <clock_stop+0xd4>)
    519a:	4a32      	ldr	r2, [pc, #200]	; (5264 <clock_stop+0xd8>)
    519c:	23d8      	movs	r3, #216	; 0xd8
    519e:	f003 febc 	bl	8f1a <assert_print>
    51a2:	4830      	ldr	r0, [pc, #192]	; (5264 <clock_stop+0xd8>)
    51a4:	21d8      	movs	r1, #216	; 0xd8
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    51a6:	b003      	add	sp, #12
    51a8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            NRFX_ASSERT(0);
    51ac:	f003 beae 	b.w	8f0c <assert_post_action>
    p_reg->INTENCLR = mask;
    51b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    51b4:	2202      	movs	r2, #2
    51b6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    51ba:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    51be:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    51c2:	2201      	movs	r2, #1
    51c4:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    51c6:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    51c8:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    51ca:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    51ce:	bf14      	ite	ne
    51d0:	2500      	movne	r5, #0
    51d2:	f10d 0507 	addeq.w	r5, sp, #7
    51d6:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    51da:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    51de:	b1bc      	cbz	r4, 5210 <clock_stop+0x84>
    51e0:	2c01      	cmp	r4, #1
    51e2:	d02c      	beq.n	523e <clock_stop+0xb2>
            NRFX_ASSERT(0);
    51e4:	491d      	ldr	r1, [pc, #116]	; (525c <clock_stop+0xd0>)
    51e6:	481e      	ldr	r0, [pc, #120]	; (5260 <clock_stop+0xd4>)
    51e8:	4a1f      	ldr	r2, [pc, #124]	; (5268 <clock_stop+0xdc>)
    51ea:	f44f 734f 	mov.w	r3, #828	; 0x33c
    51ee:	f003 fe94 	bl	8f1a <assert_print>
    51f2:	481d      	ldr	r0, [pc, #116]	; (5268 <clock_stop+0xdc>)
    51f4:	f44f 714f 	mov.w	r1, #828	; 0x33c
    51f8:	e7d5      	b.n	51a6 <clock_stop+0x1a>
    p_reg->INTENCLR = mask;
    51fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    51fe:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    5200:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5204:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    5208:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    520c:	6058      	str	r0, [r3, #4]
}
    520e:	e7da      	b.n	51c6 <clock_stop+0x3a>
            if (p_clk_src != NULL)
    5210:	b125      	cbz	r5, 521c <clock_stop+0x90>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5212:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5216:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    521a:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    521c:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    5220:	03da      	lsls	r2, r3, #15
    5222:	d519      	bpl.n	5258 <clock_stop+0xcc>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    5224:	b11d      	cbz	r5, 522e <clock_stop+0xa2>
    5226:	f89d 3007 	ldrb.w	r3, [sp, #7]
    522a:	2b01      	cmp	r3, #1
    522c:	d104      	bne.n	5238 <clock_stop+0xac>
    522e:	2001      	movs	r0, #1
    5230:	f004 f9c3 	bl	95ba <nrfx_busy_wait>
    5234:	3f01      	subs	r7, #1
    5236:	d1d2      	bne.n	51de <clock_stop+0x52>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5238:	2c01      	cmp	r4, #1
    523a:	d00a      	beq.n	5252 <clock_stop+0xc6>
    523c:	e00c      	b.n	5258 <clock_stop+0xcc>
            if (p_clk_src != NULL)
    523e:	b125      	cbz	r5, 524a <clock_stop+0xbe>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5240:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    5244:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5248:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    524a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    524e:	03db      	lsls	r3, r3, #15
    5250:	d4e8      	bmi.n	5224 <clock_stop+0x98>
            m_clock_cb.hfclk_started = false;
    5252:	4b06      	ldr	r3, [pc, #24]	; (526c <clock_stop+0xe0>)
    5254:	2200      	movs	r2, #0
    5256:	715a      	strb	r2, [r3, #5]
}
    5258:	b003      	add	sp, #12
    525a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    525c:	0000a04a 	.word	0x0000a04a
    5260:	00009ea7 	.word	0x00009ea7
    5264:	0000b322 	.word	0x0000b322
    5268:	0000b35f 	.word	0x0000b35f
    526c:	20000b8c 	.word	0x20000b8c

00005270 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    5270:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    5272:	4604      	mov	r4, r0
    5274:	b958      	cbnz	r0, 528e <nrfx_clock_init+0x1e>
    5276:	490b      	ldr	r1, [pc, #44]	; (52a4 <nrfx_clock_init+0x34>)
    5278:	480b      	ldr	r0, [pc, #44]	; (52a8 <nrfx_clock_init+0x38>)
    527a:	4a0c      	ldr	r2, [pc, #48]	; (52ac <nrfx_clock_init+0x3c>)
    527c:	f240 1315 	movw	r3, #277	; 0x115
    5280:	f003 fe4b 	bl	8f1a <assert_print>
    5284:	4809      	ldr	r0, [pc, #36]	; (52ac <nrfx_clock_init+0x3c>)
    5286:	f240 1115 	movw	r1, #277	; 0x115
    528a:	f003 fe3f 	bl	8f0c <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    528e:	4b08      	ldr	r3, [pc, #32]	; (52b0 <nrfx_clock_init+0x40>)
    5290:	791a      	ldrb	r2, [r3, #4]
    5292:	b922      	cbnz	r2, 529e <nrfx_clock_init+0x2e>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    5294:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    5296:	4807      	ldr	r0, [pc, #28]	; (52b4 <nrfx_clock_init+0x44>)
        m_clock_cb.event_handler = event_handler;
    5298:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    529a:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    529c:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    529e:	4806      	ldr	r0, [pc, #24]	; (52b8 <nrfx_clock_init+0x48>)
    return err_code;
    52a0:	e7fc      	b.n	529c <nrfx_clock_init+0x2c>
    52a2:	bf00      	nop
    52a4:	0000b393 	.word	0x0000b393
    52a8:	00009ea7 	.word	0x00009ea7
    52ac:	0000b322 	.word	0x0000b322
    52b0:	20000b8c 	.word	0x20000b8c
    52b4:	0bad0000 	.word	0x0bad0000
    52b8:	0bad000c 	.word	0x0bad000c

000052bc <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    52bc:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    52be:	4b0d      	ldr	r3, [pc, #52]	; (52f4 <nrfx_clock_enable+0x38>)
    52c0:	791b      	ldrb	r3, [r3, #4]
    52c2:	b95b      	cbnz	r3, 52dc <nrfx_clock_enable+0x20>
    52c4:	490c      	ldr	r1, [pc, #48]	; (52f8 <nrfx_clock_enable+0x3c>)
    52c6:	480d      	ldr	r0, [pc, #52]	; (52fc <nrfx_clock_enable+0x40>)
    52c8:	4a0d      	ldr	r2, [pc, #52]	; (5300 <nrfx_clock_enable+0x44>)
    52ca:	f44f 7397 	mov.w	r3, #302	; 0x12e
    52ce:	f003 fe24 	bl	8f1a <assert_print>
    52d2:	480b      	ldr	r0, [pc, #44]	; (5300 <nrfx_clock_enable+0x44>)
    52d4:	f44f 7197 	mov.w	r1, #302	; 0x12e
    52d8:	f003 fe18 	bl	8f0c <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    52dc:	2000      	movs	r0, #0
    52de:	f7fd fd15 	bl	2d0c <arch_irq_is_enabled>
    52e2:	b908      	cbnz	r0, 52e8 <nrfx_clock_enable+0x2c>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    52e4:	f7fd fd04 	bl	2cf0 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    52e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    52ec:	2200      	movs	r2, #0
    52ee:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    52f2:	bd08      	pop	{r3, pc}
    52f4:	20000b8c 	.word	0x20000b8c
    52f8:	0000b3a1 	.word	0x0000b3a1
    52fc:	00009ea7 	.word	0x00009ea7
    5300:	0000b322 	.word	0x0000b322

00005304 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5304:	4b2c      	ldr	r3, [pc, #176]	; (53b8 <nrfx_clock_start+0xb4>)
    5306:	791b      	ldrb	r3, [r3, #4]
{
    5308:	b510      	push	{r4, lr}
    530a:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    530c:	b95b      	cbnz	r3, 5326 <nrfx_clock_start+0x22>
    530e:	492b      	ldr	r1, [pc, #172]	; (53bc <nrfx_clock_start+0xb8>)
    5310:	482b      	ldr	r0, [pc, #172]	; (53c0 <nrfx_clock_start+0xbc>)
    5312:	4a2c      	ldr	r2, [pc, #176]	; (53c4 <nrfx_clock_start+0xc0>)
    5314:	f44f 73b4 	mov.w	r3, #360	; 0x168
    5318:	f003 fdff 	bl	8f1a <assert_print>
    531c:	4829      	ldr	r0, [pc, #164]	; (53c4 <nrfx_clock_start+0xc0>)
    531e:	f44f 71b4 	mov.w	r1, #360	; 0x168
    5322:	f003 fdf3 	bl	8f0c <assert_post_action>
    switch (domain)
    5326:	b17c      	cbz	r4, 5348 <nrfx_clock_start+0x44>
    5328:	2c01      	cmp	r4, #1
    532a:	d03a      	beq.n	53a2 <nrfx_clock_start+0x9e>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    532c:	4926      	ldr	r1, [pc, #152]	; (53c8 <nrfx_clock_start+0xc4>)
    532e:	4824      	ldr	r0, [pc, #144]	; (53c0 <nrfx_clock_start+0xbc>)
    5330:	4a24      	ldr	r2, [pc, #144]	; (53c4 <nrfx_clock_start+0xc0>)
    5332:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
    5336:	f003 fdf0 	bl	8f1a <assert_print>
            break;
    }
}
    533a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            NRFX_ASSERT(0);
    533e:	4821      	ldr	r0, [pc, #132]	; (53c4 <nrfx_clock_start+0xc0>)
    5340:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
    5344:	f003 bde2 	b.w	8f0c <assert_post_action>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5348:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    534c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5350:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5354:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
    5358:	d10b      	bne.n	5372 <nrfx_clock_start+0x6e>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    535a:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    535e:	07c9      	lsls	r1, r1, #31
    5360:	d510      	bpl.n	5384 <nrfx_clock_start+0x80>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    5362:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
    5366:	079b      	lsls	r3, r3, #30
    5368:	d408      	bmi.n	537c <nrfx_clock_start+0x78>
    p_reg->INTENSET = mask;
    536a:	2302      	movs	r3, #2
    536c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    5370:	e016      	b.n	53a0 <nrfx_clock_start+0x9c>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5372:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5376:	2b01      	cmp	r3, #1
    5378:	d004      	beq.n	5384 <nrfx_clock_start+0x80>
    if (!is_correct_clk)
    537a:	b11b      	cbz	r3, 5384 <nrfx_clock_start+0x80>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    537c:	2000      	movs	r0, #0
    537e:	f7ff ff05 	bl	518c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    5382:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    5384:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5388:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    538c:	2300      	movs	r3, #0
    538e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    5392:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    5396:	2302      	movs	r3, #2
    5398:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    539c:	2301      	movs	r3, #1
    539e:	6093      	str	r3, [r2, #8]
}
    53a0:	bd10      	pop	{r4, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    53a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    53a6:	2200      	movs	r2, #0
    53a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    53ac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    53b0:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53b4:	601c      	str	r4, [r3, #0]
}
    53b6:	e7f3      	b.n	53a0 <nrfx_clock_start+0x9c>
    53b8:	20000b8c 	.word	0x20000b8c
    53bc:	0000b3a1 	.word	0x0000b3a1
    53c0:	00009ea7 	.word	0x00009ea7
    53c4:	0000b322 	.word	0x0000b322
    53c8:	0000a04a 	.word	0x0000a04a

000053cc <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    53cc:	4b0a      	ldr	r3, [pc, #40]	; (53f8 <nrfx_clock_stop+0x2c>)
    53ce:	791b      	ldrb	r3, [r3, #4]
{
    53d0:	b510      	push	{r4, lr}
    53d2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    53d4:	b95b      	cbnz	r3, 53ee <nrfx_clock_stop+0x22>
    53d6:	4909      	ldr	r1, [pc, #36]	; (53fc <nrfx_clock_stop+0x30>)
    53d8:	4809      	ldr	r0, [pc, #36]	; (5400 <nrfx_clock_stop+0x34>)
    53da:	4a0a      	ldr	r2, [pc, #40]	; (5404 <nrfx_clock_stop+0x38>)
    53dc:	f240 13ad 	movw	r3, #429	; 0x1ad
    53e0:	f003 fd9b 	bl	8f1a <assert_print>
    53e4:	4807      	ldr	r0, [pc, #28]	; (5404 <nrfx_clock_stop+0x38>)
    53e6:	f240 11ad 	movw	r1, #429	; 0x1ad
    53ea:	f003 fd8f 	bl	8f0c <assert_post_action>
    clock_stop(domain);
    53ee:	4620      	mov	r0, r4
}
    53f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    clock_stop(domain);
    53f4:	f7ff beca 	b.w	518c <clock_stop>
    53f8:	20000b8c 	.word	0x20000b8c
    53fc:	0000b3a1 	.word	0x0000b3a1
    5400:	00009ea7 	.word	0x00009ea7
    5404:	0000b322 	.word	0x0000b322

00005408 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5408:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    540c:	b510      	push	{r4, lr}
    540e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5412:	b16a      	cbz	r2, 5430 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5414:	2200      	movs	r2, #0
    5416:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    541a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    541e:	2201      	movs	r2, #1
    5420:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5424:	4b11      	ldr	r3, [pc, #68]	; (546c <nrfx_power_clock_irq_handler+0x64>)
    5426:	7958      	ldrb	r0, [r3, #5]
    5428:	b910      	cbnz	r0, 5430 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    542a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    542c:	681b      	ldr	r3, [r3, #0]
    542e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5430:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5434:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5438:	b172      	cbz	r2, 5458 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    543a:	2200      	movs	r2, #0
    543c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    5440:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5444:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5448:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    544c:	0792      	lsls	r2, r2, #30
    544e:	d104      	bne.n	545a <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5450:	2201      	movs	r2, #1
    5452:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5456:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    5458:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    545a:	2202      	movs	r2, #2
    545c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5460:	4b02      	ldr	r3, [pc, #8]	; (546c <nrfx_power_clock_irq_handler+0x64>)
}
    5462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5466:	681b      	ldr	r3, [r3, #0]
    5468:	2001      	movs	r0, #1
    546a:	4718      	bx	r3
    546c:	20000b8c 	.word	0x20000b8c

00005470 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5470:	4b03      	ldr	r3, [pc, #12]	; (5480 <pin_in_use_by_te+0x10>)
    5472:	3008      	adds	r0, #8
    5474:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    5478:	f3c0 1040 	ubfx	r0, r0, #5, #1
    547c:	4770      	bx	lr
    547e:	bf00      	nop
    5480:	200000f4 	.word	0x200000f4

00005484 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    5484:	4b04      	ldr	r3, [pc, #16]	; (5498 <pin_has_trigger+0x14>)
    5486:	3008      	adds	r0, #8
    5488:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    548c:	f010 001c 	ands.w	r0, r0, #28
    5490:	bf18      	it	ne
    5492:	2001      	movne	r0, #1
    5494:	4770      	bx	lr
    5496:	bf00      	nop
    5498:	200000f4 	.word	0x200000f4

0000549c <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    549c:	4b03      	ldr	r3, [pc, #12]	; (54ac <pin_is_output+0x10>)
    549e:	3008      	adds	r0, #8
    54a0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    54a4:	f3c0 0040 	ubfx	r0, r0, #1, #1
    54a8:	4770      	bx	lr
    54aa:	bf00      	nop
    54ac:	200000f4 	.word	0x200000f4

000054b0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    54b0:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    54b2:	f100 0308 	add.w	r3, r0, #8
    54b6:	4c0c      	ldr	r4, [pc, #48]	; (54e8 <call_handler+0x38>)
    54b8:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    54bc:	05da      	lsls	r2, r3, #23
{
    54be:	4605      	mov	r5, r0
    54c0:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    54c2:	d507      	bpl.n	54d4 <call_handler+0x24>
    54c4:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    54c8:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    54cc:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    54d0:	6852      	ldr	r2, [r2, #4]
    54d2:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    54d4:	68a3      	ldr	r3, [r4, #8]
    54d6:	b12b      	cbz	r3, 54e4 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    54d8:	68e2      	ldr	r2, [r4, #12]
    54da:	4631      	mov	r1, r6
    54dc:	4628      	mov	r0, r5
    }
}
    54de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    54e2:	4718      	bx	r3
}
    54e4:	bd70      	pop	{r4, r5, r6, pc}
    54e6:	bf00      	nop
    54e8:	200000f4 	.word	0x200000f4

000054ec <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    54ec:	4a19      	ldr	r2, [pc, #100]	; (5554 <release_handler+0x68>)
    54ee:	3008      	adds	r0, #8
{
    54f0:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    54f2:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    54f6:	05d9      	lsls	r1, r3, #23
    54f8:	d51d      	bpl.n	5536 <release_handler+0x4a>
    54fa:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    54fe:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5502:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5506:	f102 040e 	add.w	r4, r2, #14
    550a:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    550c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5510:	f413 7f80 	tst.w	r3, #256	; 0x100
    5514:	d003      	beq.n	551e <release_handler+0x32>
    5516:	f3c3 2343 	ubfx	r3, r3, #9, #4
    551a:	4299      	cmp	r1, r3
    551c:	d00b      	beq.n	5536 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    551e:	3001      	adds	r0, #1
    5520:	2830      	cmp	r0, #48	; 0x30
    5522:	d1f3      	bne.n	550c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    5524:	2300      	movs	r3, #0
    5526:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    552a:	480b      	ldr	r0, [pc, #44]	; (5558 <release_handler+0x6c>)
    552c:	f7ff fe0e 	bl	514c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    5530:	4b0a      	ldr	r3, [pc, #40]	; (555c <release_handler+0x70>)
    5532:	4298      	cmp	r0, r3
    5534:	d100      	bne.n	5538 <release_handler+0x4c>
}
    5536:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    5538:	4909      	ldr	r1, [pc, #36]	; (5560 <release_handler+0x74>)
    553a:	480a      	ldr	r0, [pc, #40]	; (5564 <release_handler+0x78>)
    553c:	4a0a      	ldr	r2, [pc, #40]	; (5568 <release_handler+0x7c>)
    553e:	f44f 7399 	mov.w	r3, #306	; 0x132
    5542:	f003 fcea 	bl	8f1a <assert_print>
}
    5546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    554a:	4807      	ldr	r0, [pc, #28]	; (5568 <release_handler+0x7c>)
    554c:	f44f 7199 	mov.w	r1, #306	; 0x132
    5550:	f003 bcdc 	b.w	8f0c <assert_post_action>
    5554:	200000f4 	.word	0x200000f4
    5558:	20000168 	.word	0x20000168
    555c:	0bad0000 	.word	0x0bad0000
    5560:	0000b423 	.word	0x0000b423
    5564:	00009ea7 	.word	0x00009ea7
    5568:	0000b3bf 	.word	0x0000b3bf

0000556c <pin_handler_trigger_uninit>:
{
    556c:	b538      	push	{r3, r4, r5, lr}
    556e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5570:	f7ff ff7e 	bl	5470 <pin_in_use_by_te>
    5574:	4c09      	ldr	r4, [pc, #36]	; (559c <pin_handler_trigger_uninit+0x30>)
    5576:	f102 0508 	add.w	r5, r2, #8
    557a:	b140      	cbz	r0, 558e <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    557c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    5580:	4907      	ldr	r1, [pc, #28]	; (55a0 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    5582:	0b5b      	lsrs	r3, r3, #13
    5584:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    5588:	2000      	movs	r0, #0
    558a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    558e:	4610      	mov	r0, r2
    5590:	f7ff ffac 	bl	54ec <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    5594:	2300      	movs	r3, #0
    5596:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    559a:	bd38      	pop	{r3, r4, r5, pc}
    559c:	200000f4 	.word	0x200000f4
    55a0:	40006000 	.word	0x40006000

000055a4 <nrf_gpio_pin_port_decode>:
{
    55a4:	b510      	push	{r4, lr}
    55a6:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    55a8:	6800      	ldr	r0, [r0, #0]
    55aa:	f004 f808 	bl	95be <nrf_gpio_pin_present_check>
    55ae:	b958      	cbnz	r0, 55c8 <nrf_gpio_pin_port_decode+0x24>
    55b0:	4912      	ldr	r1, [pc, #72]	; (55fc <nrf_gpio_pin_port_decode+0x58>)
    55b2:	4813      	ldr	r0, [pc, #76]	; (5600 <nrf_gpio_pin_port_decode+0x5c>)
    55b4:	4a13      	ldr	r2, [pc, #76]	; (5604 <nrf_gpio_pin_port_decode+0x60>)
    55b6:	f240 2329 	movw	r3, #553	; 0x229
    55ba:	f003 fcae 	bl	8f1a <assert_print>
    55be:	4811      	ldr	r0, [pc, #68]	; (5604 <nrf_gpio_pin_port_decode+0x60>)
    55c0:	f240 2129 	movw	r1, #553	; 0x229
    55c4:	f003 fca2 	bl	8f0c <assert_post_action>
    uint32_t pin_number = *p_pin;
    55c8:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    55ca:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    55ce:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    55d0:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    55d2:	d00d      	beq.n	55f0 <nrf_gpio_pin_port_decode+0x4c>
    55d4:	2b01      	cmp	r3, #1
    55d6:	d00e      	beq.n	55f6 <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    55d8:	490b      	ldr	r1, [pc, #44]	; (5608 <nrf_gpio_pin_port_decode+0x64>)
    55da:	4809      	ldr	r0, [pc, #36]	; (5600 <nrf_gpio_pin_port_decode+0x5c>)
    55dc:	4a09      	ldr	r2, [pc, #36]	; (5604 <nrf_gpio_pin_port_decode+0x60>)
    55de:	f240 232e 	movw	r3, #558	; 0x22e
    55e2:	f003 fc9a 	bl	8f1a <assert_print>
    55e6:	4807      	ldr	r0, [pc, #28]	; (5604 <nrf_gpio_pin_port_decode+0x60>)
    55e8:	f240 212e 	movw	r1, #558	; 0x22e
    55ec:	f003 fc8e 	bl	8f0c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    55f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    55f4:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    55f6:	4805      	ldr	r0, [pc, #20]	; (560c <nrf_gpio_pin_port_decode+0x68>)
    55f8:	e7fc      	b.n	55f4 <nrf_gpio_pin_port_decode+0x50>
    55fa:	bf00      	nop
    55fc:	0000b27f 	.word	0x0000b27f
    5600:	00009ea7 	.word	0x00009ea7
    5604:	0000b24c 	.word	0x0000b24c
    5608:	0000a04a 	.word	0x0000a04a
    560c:	50000300 	.word	0x50000300

00005610 <nrfx_gpiote_input_configure>:
{
    5610:	b5f0      	push	{r4, r5, r6, r7, lr}
    5612:	4604      	mov	r4, r0
    5614:	b085      	sub	sp, #20
    5616:	4617      	mov	r7, r2
    5618:	461d      	mov	r5, r3
    if (p_input_config)
    561a:	b1f1      	cbz	r1, 565a <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    561c:	f003 ffe0 	bl	95e0 <pin_is_task_output>
    5620:	b110      	cbz	r0, 5628 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    5622:	484d      	ldr	r0, [pc, #308]	; (5758 <nrfx_gpiote_input_configure+0x148>)
}
    5624:	b005      	add	sp, #20
    5626:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    5628:	460b      	mov	r3, r1
    562a:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    562e:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    5632:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    5636:	f10d 020f 	add.w	r2, sp, #15
    563a:	f10d 010e 	add.w	r1, sp, #14
    563e:	4620      	mov	r0, r4
    5640:	f003 ffdd 	bl	95fe <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    5644:	4a45      	ldr	r2, [pc, #276]	; (575c <nrfx_gpiote_input_configure+0x14c>)
    5646:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    564a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    564e:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    5652:	f043 0301 	orr.w	r3, r3, #1
    5656:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    565a:	b197      	cbz	r7, 5682 <nrfx_gpiote_input_configure+0x72>
        if (pin_is_output(pin))
    565c:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    565e:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    5660:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
    5662:	f7ff ff1b 	bl	549c <pin_is_output>
    5666:	b180      	cbz	r0, 568a <nrfx_gpiote_input_configure+0x7a>
            if (use_evt)
    5668:	2a00      	cmp	r2, #0
    566a:	d1da      	bne.n	5622 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    566c:	4a3b      	ldr	r2, [pc, #236]	; (575c <nrfx_gpiote_input_configure+0x14c>)
    566e:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    5672:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    5676:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    567a:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    567e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    5682:	2d00      	cmp	r5, #0
    5684:	d13d      	bne.n	5702 <nrfx_gpiote_input_configure+0xf2>
    return NRFX_SUCCESS;
    5686:	4836      	ldr	r0, [pc, #216]	; (5760 <nrfx_gpiote_input_configure+0x150>)
    5688:	e7cc      	b.n	5624 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    568a:	4f34      	ldr	r7, [pc, #208]	; (575c <nrfx_gpiote_input_configure+0x14c>)
    568c:	f104 0c08 	add.w	ip, r4, #8
    5690:	f837 101c 	ldrh.w	r1, [r7, ip, lsl #1]
    5694:	f021 0120 	bic.w	r1, r1, #32
    5698:	04c9      	lsls	r1, r1, #19
    569a:	0cc9      	lsrs	r1, r1, #19
    569c:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
            if (use_evt)
    56a0:	2a00      	cmp	r2, #0
    56a2:	d0e3      	beq.n	566c <nrfx_gpiote_input_configure+0x5c>
                if (!edge)
    56a4:	2e03      	cmp	r6, #3
    56a6:	d8bc      	bhi.n	5622 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    56a8:	7813      	ldrb	r3, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    56aa:	b92e      	cbnz	r6, 56b8 <nrfx_gpiote_input_configure+0xa8>
    56ac:	4a2d      	ldr	r2, [pc, #180]	; (5764 <nrfx_gpiote_input_configure+0x154>)
    56ae:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    56b2:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    56b6:	e7d9      	b.n	566c <nrfx_gpiote_input_configure+0x5c>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    56b8:	009a      	lsls	r2, r3, #2
    56ba:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    56be:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    56c2:	ea41 3143 	orr.w	r1, r1, r3, lsl #13
    56c6:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    56ca:	f020 0003 	bic.w	r0, r0, #3
    56ce:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    56d2:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    56d6:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    56da:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    56de:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    56e2:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    56e6:	0220      	lsls	r0, r4, #8
    56e8:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    56ec:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    56f0:	ea40 000e 	orr.w	r0, r0, lr
    56f4:	f041 0120 	orr.w	r1, r1, #32
    56f8:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
    56fc:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    5700:	e7b4      	b.n	566c <nrfx_gpiote_input_configure+0x5c>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    5702:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    5706:	4620      	mov	r0, r4
    5708:	f7ff fef0 	bl	54ec <release_handler>
    if (!handler)
    570c:	2e00      	cmp	r6, #0
    570e:	d0ba      	beq.n	5686 <nrfx_gpiote_input_configure+0x76>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5710:	4d12      	ldr	r5, [pc, #72]	; (575c <nrfx_gpiote_input_configure+0x14c>)
    5712:	682b      	ldr	r3, [r5, #0]
    5714:	429e      	cmp	r6, r3
    5716:	d104      	bne.n	5722 <nrfx_gpiote_input_configure+0x112>
    5718:	686b      	ldr	r3, [r5, #4]
    571a:	429f      	cmp	r7, r3
    571c:	d101      	bne.n	5722 <nrfx_gpiote_input_configure+0x112>
    571e:	2200      	movs	r2, #0
    5720:	e00a      	b.n	5738 <nrfx_gpiote_input_configure+0x128>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5722:	4811      	ldr	r0, [pc, #68]	; (5768 <nrfx_gpiote_input_configure+0x158>)
    5724:	f10d 010f 	add.w	r1, sp, #15
    5728:	f7ff fcf0 	bl	510c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    572c:	4b0c      	ldr	r3, [pc, #48]	; (5760 <nrfx_gpiote_input_configure+0x150>)
    572e:	4298      	cmp	r0, r3
    5730:	f47f af78 	bne.w	5624 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    5734:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    5738:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    573c:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5740:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5742:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5744:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5748:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    574c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5750:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    5754:	e797      	b.n	5686 <nrfx_gpiote_input_configure+0x76>
    5756:	bf00      	nop
    5758:	0bad0004 	.word	0x0bad0004
    575c:	200000f4 	.word	0x200000f4
    5760:	0bad0000 	.word	0x0bad0000
    5764:	40006000 	.word	0x40006000
    5768:	20000168 	.word	0x20000168

0000576c <nrfx_gpiote_output_configure>:
{
    576c:	b5f0      	push	{r4, r5, r6, r7, lr}
    576e:	4604      	mov	r4, r0
    5770:	b085      	sub	sp, #20
    5772:	4615      	mov	r5, r2
    if (p_config)
    5774:	b321      	cbz	r1, 57c0 <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
    5776:	f7ff fe91 	bl	549c <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    577a:	b920      	cbnz	r0, 5786 <nrfx_gpiote_output_configure+0x1a>
    577c:	4620      	mov	r0, r4
    577e:	f7ff fe77 	bl	5470 <pin_in_use_by_te>
    5782:	2800      	cmp	r0, #0
    5784:	d15e      	bne.n	5844 <nrfx_gpiote_output_configure+0xd8>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5786:	4620      	mov	r0, r4
    5788:	f7ff fe7c 	bl	5484 <pin_has_trigger>
    578c:	b110      	cbz	r0, 5794 <nrfx_gpiote_output_configure+0x28>
    578e:	784b      	ldrb	r3, [r1, #1]
    5790:	2b01      	cmp	r3, #1
    5792:	d057      	beq.n	5844 <nrfx_gpiote_output_configure+0xd8>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    5794:	2301      	movs	r3, #1
    5796:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    579a:	2300      	movs	r3, #0
    579c:	e9cd 1300 	strd	r1, r3, [sp]
    57a0:	1c4a      	adds	r2, r1, #1
    57a2:	1c8b      	adds	r3, r1, #2
    57a4:	4620      	mov	r0, r4
    57a6:	f10d 010f 	add.w	r1, sp, #15
    57aa:	f003 ff28 	bl	95fe <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    57ae:	4a26      	ldr	r2, [pc, #152]	; (5848 <nrfx_gpiote_output_configure+0xdc>)
    57b0:	f104 0108 	add.w	r1, r4, #8
    57b4:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    57b8:	f043 0303 	orr.w	r3, r3, #3
    57bc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    57c0:	b915      	cbnz	r5, 57c8 <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
    57c2:	4822      	ldr	r0, [pc, #136]	; (584c <nrfx_gpiote_output_configure+0xe0>)
}
    57c4:	b005      	add	sp, #20
    57c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
    57c8:	4620      	mov	r0, r4
    57ca:	f7ff fe67 	bl	549c <pin_is_output>
        if (pin_is_input(pin))
    57ce:	b3c8      	cbz	r0, 5844 <nrfx_gpiote_output_configure+0xd8>
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    57d0:	4e1d      	ldr	r6, [pc, #116]	; (5848 <nrfx_gpiote_output_configure+0xdc>)
        uint32_t ch = p_task_config->task_ch;
    57d2:	f895 c000 	ldrb.w	ip, [r5]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    57d6:	f104 0708 	add.w	r7, r4, #8
    57da:	4661      	mov	r1, ip
    57dc:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
    57e0:	0089      	lsls	r1, r1, #2
    57e2:	f020 0020 	bic.w	r0, r0, #32
    57e6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    57ea:	04c0      	lsls	r0, r0, #19
    57ec:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    57f0:	0cc0      	lsrs	r0, r0, #19
    57f2:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
    57f6:	2300      	movs	r3, #0
    57f8:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    57fc:	786a      	ldrb	r2, [r5, #1]
    57fe:	2a00      	cmp	r2, #0
    5800:	d0df      	beq.n	57c2 <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    5802:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    5806:	78ad      	ldrb	r5, [r5, #2]
    5808:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    580c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5810:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5814:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    5818:	0223      	lsls	r3, r4, #8
    581a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    581e:	0412      	lsls	r2, r2, #16
    5820:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5824:	ea43 030e 	orr.w	r3, r3, lr
    5828:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    582a:	052a      	lsls	r2, r5, #20
    582c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5830:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5834:	4313      	orrs	r3, r2
    5836:	f040 0020 	orr.w	r0, r0, #32
    583a:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    583e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5842:	e7be      	b.n	57c2 <nrfx_gpiote_output_configure+0x56>
            return NRFX_ERROR_INVALID_PARAM;
    5844:	4802      	ldr	r0, [pc, #8]	; (5850 <nrfx_gpiote_output_configure+0xe4>)
    5846:	e7bd      	b.n	57c4 <nrfx_gpiote_output_configure+0x58>
    5848:	200000f4 	.word	0x200000f4
    584c:	0bad0000 	.word	0x0bad0000
    5850:	0bad0004 	.word	0x0bad0004

00005854 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5854:	4b01      	ldr	r3, [pc, #4]	; (585c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    5856:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    585a:	4770      	bx	lr
    585c:	200000f4 	.word	0x200000f4

00005860 <nrfx_gpiote_channel_get>:
{
    5860:	b538      	push	{r3, r4, r5, lr}
    5862:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    5864:	460d      	mov	r5, r1
    5866:	b959      	cbnz	r1, 5880 <nrfx_gpiote_channel_get+0x20>
    5868:	490c      	ldr	r1, [pc, #48]	; (589c <nrfx_gpiote_channel_get+0x3c>)
    586a:	480d      	ldr	r0, [pc, #52]	; (58a0 <nrfx_gpiote_channel_get+0x40>)
    586c:	4a0d      	ldr	r2, [pc, #52]	; (58a4 <nrfx_gpiote_channel_get+0x44>)
    586e:	f240 2335 	movw	r3, #565	; 0x235
    5872:	f003 fb52 	bl	8f1a <assert_print>
    5876:	480b      	ldr	r0, [pc, #44]	; (58a4 <nrfx_gpiote_channel_get+0x44>)
    5878:	f240 2135 	movw	r1, #565	; 0x235
    587c:	f003 fb46 	bl	8f0c <assert_post_action>
    if (pin_in_use_by_te(pin))
    5880:	4620      	mov	r0, r4
    5882:	f7ff fdf5 	bl	5470 <pin_in_use_by_te>
    5886:	b138      	cbz	r0, 5898 <nrfx_gpiote_channel_get+0x38>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5888:	4b07      	ldr	r3, [pc, #28]	; (58a8 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_SUCCESS;
    588a:	4808      	ldr	r0, [pc, #32]	; (58ac <nrfx_gpiote_channel_get+0x4c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    588c:	3408      	adds	r4, #8
    588e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    5892:	0b5b      	lsrs	r3, r3, #13
    5894:	702b      	strb	r3, [r5, #0]
}
    5896:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5898:	4805      	ldr	r0, [pc, #20]	; (58b0 <nrfx_gpiote_channel_get+0x50>)
    589a:	e7fc      	b.n	5896 <nrfx_gpiote_channel_get+0x36>
    589c:	0000b437 	.word	0x0000b437
    58a0:	00009ea7 	.word	0x00009ea7
    58a4:	0000b3bf 	.word	0x0000b3bf
    58a8:	200000f4 	.word	0x200000f4
    58ac:	0bad0000 	.word	0x0bad0000
    58b0:	0bad0004 	.word	0x0bad0004

000058b4 <nrfx_gpiote_init>:
{
    58b4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    58b6:	4c0f      	ldr	r4, [pc, #60]	; (58f4 <nrfx_gpiote_init+0x40>)
    58b8:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    58bc:	b9bd      	cbnz	r5, 58ee <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    58be:	2260      	movs	r2, #96	; 0x60
    58c0:	4629      	mov	r1, r5
    58c2:	f104 0010 	add.w	r0, r4, #16
    58c6:	f003 fc15 	bl	90f4 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    58ca:	2006      	movs	r0, #6
    58cc:	f7fd fa10 	bl	2cf0 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    58d0:	4b09      	ldr	r3, [pc, #36]	; (58f8 <nrfx_gpiote_init+0x44>)
    return err_code;
    58d2:	480a      	ldr	r0, [pc, #40]	; (58fc <nrfx_gpiote_init+0x48>)
    58d4:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    58d8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    58dc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    58e0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    58e4:	2301      	movs	r3, #1
    58e6:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    58ea:	6763      	str	r3, [r4, #116]	; 0x74
}
    58ec:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    58ee:	4804      	ldr	r0, [pc, #16]	; (5900 <nrfx_gpiote_init+0x4c>)
    58f0:	e7fc      	b.n	58ec <nrfx_gpiote_init+0x38>
    58f2:	bf00      	nop
    58f4:	200000f4 	.word	0x200000f4
    58f8:	40006000 	.word	0x40006000
    58fc:	0bad0000 	.word	0x0bad0000
    5900:	0bad0005 	.word	0x0bad0005

00005904 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    5904:	4b03      	ldr	r3, [pc, #12]	; (5914 <nrfx_gpiote_is_init+0x10>)
    5906:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    590a:	3800      	subs	r0, #0
    590c:	bf18      	it	ne
    590e:	2001      	movne	r0, #1
    5910:	4770      	bx	lr
    5912:	bf00      	nop
    5914:	200000f4 	.word	0x200000f4

00005918 <nrfx_gpiote_channel_free>:
{
    5918:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    591a:	4801      	ldr	r0, [pc, #4]	; (5920 <nrfx_gpiote_channel_free+0x8>)
    591c:	f7ff bc16 	b.w	514c <nrfx_flag32_free>
    5920:	20000164 	.word	0x20000164

00005924 <nrfx_gpiote_channel_alloc>:
{
    5924:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    5926:	4801      	ldr	r0, [pc, #4]	; (592c <nrfx_gpiote_channel_alloc+0x8>)
    5928:	f7ff bbf0 	b.w	510c <nrfx_flag32_alloc>
    592c:	20000164 	.word	0x20000164

00005930 <nrfx_gpiote_trigger_enable>:
{
    5930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5932:	4604      	mov	r4, r0
    5934:	460d      	mov	r5, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    5936:	f7ff fda5 	bl	5484 <pin_has_trigger>
    593a:	b958      	cbnz	r0, 5954 <nrfx_gpiote_trigger_enable+0x24>
    593c:	4930      	ldr	r1, [pc, #192]	; (5a00 <nrfx_gpiote_trigger_enable+0xd0>)
    593e:	4831      	ldr	r0, [pc, #196]	; (5a04 <nrfx_gpiote_trigger_enable+0xd4>)
    5940:	4a31      	ldr	r2, [pc, #196]	; (5a08 <nrfx_gpiote_trigger_enable+0xd8>)
    5942:	f240 33df 	movw	r3, #991	; 0x3df
    5946:	f003 fae8 	bl	8f1a <assert_print>
    594a:	482f      	ldr	r0, [pc, #188]	; (5a08 <nrfx_gpiote_trigger_enable+0xd8>)
    594c:	f240 31df 	movw	r1, #991	; 0x3df
    5950:	f003 fadc 	bl	8f0c <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5954:	4620      	mov	r0, r4
    5956:	f7ff fd8b 	bl	5470 <pin_in_use_by_te>
    595a:	4e2c      	ldr	r6, [pc, #176]	; (5a0c <nrfx_gpiote_trigger_enable+0xdc>)
    595c:	f104 0708 	add.w	r7, r4, #8
    5960:	b318      	cbz	r0, 59aa <nrfx_gpiote_trigger_enable+0x7a>
    return !pin_is_output(pin);
    5962:	4620      	mov	r0, r4
    5964:	f7ff fd9a 	bl	549c <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5968:	4602      	mov	r2, r0
    596a:	b9f0      	cbnz	r0, 59aa <nrfx_gpiote_trigger_enable+0x7a>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    596c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
    5970:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    5972:	4608      	mov	r0, r1
    5974:	f003 fe3f 	bl	95f6 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    5978:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    597c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5980:	601a      	str	r2, [r3, #0]
    5982:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    5984:	008b      	lsls	r3, r1, #2
    5986:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    598a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    598e:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    5992:	f042 0201 	orr.w	r2, r2, #1
    5996:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    599a:	b125      	cbz	r5, 59a6 <nrfx_gpiote_trigger_enable+0x76>
    p_reg->INTENSET = mask;
    599c:	4a1c      	ldr	r2, [pc, #112]	; (5a10 <nrfx_gpiote_trigger_enable+0xe0>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    599e:	2301      	movs	r3, #1
    59a0:	408b      	lsls	r3, r1
    59a2:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    59a6:	b003      	add	sp, #12
    59a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    59aa:	b95d      	cbnz	r5, 59c4 <nrfx_gpiote_trigger_enable+0x94>
    59ac:	4919      	ldr	r1, [pc, #100]	; (5a14 <nrfx_gpiote_trigger_enable+0xe4>)
    59ae:	4815      	ldr	r0, [pc, #84]	; (5a04 <nrfx_gpiote_trigger_enable+0xd4>)
    59b0:	4a15      	ldr	r2, [pc, #84]	; (5a08 <nrfx_gpiote_trigger_enable+0xd8>)
    59b2:	f240 33ee 	movw	r3, #1006	; 0x3ee
    59b6:	f003 fab0 	bl	8f1a <assert_print>
    59ba:	4813      	ldr	r0, [pc, #76]	; (5a08 <nrfx_gpiote_trigger_enable+0xd8>)
    59bc:	f240 31ee 	movw	r1, #1006	; 0x3ee
    59c0:	f003 faa4 	bl	8f0c <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    59c4:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    59c8:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    59cc:	2b04      	cmp	r3, #4
    59ce:	d012      	beq.n	59f6 <nrfx_gpiote_trigger_enable+0xc6>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    59d0:	2b05      	cmp	r3, #5
    59d2:	d012      	beq.n	59fa <nrfx_gpiote_trigger_enable+0xca>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    59d4:	a801      	add	r0, sp, #4
    59d6:	9401      	str	r4, [sp, #4]
    59d8:	f7ff fde4 	bl	55a4 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    59dc:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    59de:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    59e2:	40d9      	lsrs	r1, r3
    59e4:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    59e8:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    59ea:	4620      	mov	r0, r4
}
    59ec:	b003      	add	sp, #12
    59ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    59f2:	f003 be51 	b.w	9698 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    59f6:	2103      	movs	r1, #3
    59f8:	e7f7      	b.n	59ea <nrfx_gpiote_trigger_enable+0xba>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    59fa:	2102      	movs	r1, #2
    59fc:	e7f5      	b.n	59ea <nrfx_gpiote_trigger_enable+0xba>
    59fe:	bf00      	nop
    5a00:	0000b441 	.word	0x0000b441
    5a04:	00009ea7 	.word	0x00009ea7
    5a08:	0000b3bf 	.word	0x0000b3bf
    5a0c:	200000f4 	.word	0x200000f4
    5a10:	40006000 	.word	0x40006000
    5a14:	0000b456 	.word	0x0000b456

00005a18 <nrfx_gpiote_trigger_disable>:
{
    5a18:	b508      	push	{r3, lr}
    5a1a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5a1c:	f7ff fd28 	bl	5470 <pin_in_use_by_te>
    5a20:	b1c8      	cbz	r0, 5a56 <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
    5a22:	4610      	mov	r0, r2
    5a24:	f7ff fd3a 	bl	549c <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5a28:	b9a8      	cbnz	r0, 5a56 <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5a2a:	3208      	adds	r2, #8
    5a2c:	4b0d      	ldr	r3, [pc, #52]	; (5a64 <nrfx_gpiote_trigger_disable+0x4c>)
    p_reg->INTENCLR = mask;
    5a2e:	490e      	ldr	r1, [pc, #56]	; (5a68 <nrfx_gpiote_trigger_disable+0x50>)
    5a30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    5a34:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5a36:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    5a38:	409a      	lsls	r2, r3
    5a3a:	009b      	lsls	r3, r3, #2
    5a3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5a40:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5a44:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5a48:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    5a4c:	f022 0203 	bic.w	r2, r2, #3
    5a50:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    5a54:	bd08      	pop	{r3, pc}
    5a56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5a5a:	2100      	movs	r1, #0
    5a5c:	4610      	mov	r0, r2
    5a5e:	f003 be1b 	b.w	9698 <nrf_gpio_cfg_sense_set>
    5a62:	bf00      	nop
    5a64:	200000f4 	.word	0x200000f4
    5a68:	40006000 	.word	0x40006000

00005a6c <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5a6c:	4b0e      	ldr	r3, [pc, #56]	; (5aa8 <nrfx_gpiote_pin_uninit+0x3c>)
    5a6e:	f100 0208 	add.w	r2, r0, #8
{
    5a72:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5a74:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    5a78:	07db      	lsls	r3, r3, #31
{
    5a7a:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    5a7c:	d511      	bpl.n	5aa2 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    5a7e:	f7ff ffcb 	bl	5a18 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    5a82:	4620      	mov	r0, r4
    5a84:	f7ff fd72 	bl	556c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5a88:	a801      	add	r0, sp, #4
    5a8a:	9401      	str	r4, [sp, #4]
    5a8c:	f7ff fd8a 	bl	55a4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    5a90:	9b01      	ldr	r3, [sp, #4]
    5a92:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5a96:	2202      	movs	r2, #2
    5a98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    5a9c:	4803      	ldr	r0, [pc, #12]	; (5aac <nrfx_gpiote_pin_uninit+0x40>)
}
    5a9e:	b002      	add	sp, #8
    5aa0:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5aa2:	4803      	ldr	r0, [pc, #12]	; (5ab0 <nrfx_gpiote_pin_uninit+0x44>)
    5aa4:	e7fb      	b.n	5a9e <nrfx_gpiote_pin_uninit+0x32>
    5aa6:	bf00      	nop
    5aa8:	200000f4 	.word	0x200000f4
    5aac:	0bad0000 	.word	0x0bad0000
    5ab0:	0bad0004 	.word	0x0bad0004

00005ab4 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    5ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5ab8:	4b65      	ldr	r3, [pc, #404]	; (5c50 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    5aba:	4866      	ldr	r0, [pc, #408]	; (5c54 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5abc:	4966      	ldr	r1, [pc, #408]	; (5c58 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    5abe:	2600      	movs	r6, #0
{
    5ac0:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    5ac2:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5ac4:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ac6:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    5ac8:	b135      	cbz	r5, 5ad8 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    5aca:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    5ace:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5ad0:	bf1e      	ittt	ne
    5ad2:	601c      	strne	r4, [r3, #0]
    5ad4:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    5ad6:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5ad8:	3304      	adds	r3, #4
    5ada:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    5adc:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5ae0:	d1f1      	bne.n	5ac6 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ae2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 5c54 <nrfx_gpiote_irq_handler+0x1a0>
    5ae6:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    5aea:	2b00      	cmp	r3, #0
    5aec:	f000 8093 	beq.w	5c16 <nrfx_gpiote_irq_handler+0x162>
        *p_masks = gpio_regs[i]->LATCH;
    5af0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    5af4:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    5af8:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    5afa:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5afe:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    5b02:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    5b04:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5b08:	2700      	movs	r7, #0
            while (latch[i])
    5b0a:	f10d 0910 	add.w	r9, sp, #16
    5b0e:	017b      	lsls	r3, r7, #5
    5b10:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    5b12:	f04f 0a01 	mov.w	sl, #1
    5b16:	e04b      	b.n	5bb0 <nrfx_gpiote_irq_handler+0xfc>
                pin += 32 * i;
    5b18:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5b1a:	4a50      	ldr	r2, [pc, #320]	; (5c5c <nrfx_gpiote_irq_handler+0x1a8>)
                uint32_t pin = NRF_CTZ(latch[i]);
    5b1c:	fa94 f4a4 	rbit	r4, r4
    5b20:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    5b24:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5b26:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5b28:	f104 0308 	add.w	r3, r4, #8
    bit = BITMASK_RELBIT_GET(bit);
    5b2c:	f004 0c07 	and.w	ip, r4, #7
    5b30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    5b34:	f819 2000 	ldrb.w	r2, [r9, r0]
    5b38:	9403      	str	r4, [sp, #12]
    5b3a:	fa0a fc0c 	lsl.w	ip, sl, ip
    5b3e:	ea22 020c 	bic.w	r2, r2, ip
    5b42:	0899      	lsrs	r1, r3, #2
    5b44:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5b48:	a803      	add	r0, sp, #12
    5b4a:	f3c3 0582 	ubfx	r5, r3, #2, #3
    5b4e:	9101      	str	r1, [sp, #4]
    5b50:	f7ff fd28 	bl	55a4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5b54:	9a03      	ldr	r2, [sp, #12]
    if (is_level(trigger))
    5b56:	9901      	ldr	r1, [sp, #4]
    5b58:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5b5c:	074b      	lsls	r3, r1, #29
    5b5e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5b62:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    5b64:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    5b68:	d529      	bpl.n	5bbe <nrfx_gpiote_irq_handler+0x10a>
        call_handler(pin, trigger);
    5b6a:	4659      	mov	r1, fp
    5b6c:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5b6e:	b2d5      	uxtb	r5, r2
    5b70:	f7ff fc9e 	bl	54b0 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5b74:	a803      	add	r0, sp, #12
    5b76:	9403      	str	r4, [sp, #12]
    5b78:	f7ff fd14 	bl	55a4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5b7c:	9b03      	ldr	r3, [sp, #12]
    5b7e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5b82:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    5b86:	f3c3 4301 	ubfx	r3, r3, #16, #2
    5b8a:	429d      	cmp	r5, r3
    5b8c:	d107      	bne.n	5b9e <nrfx_gpiote_irq_handler+0xea>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5b8e:	2100      	movs	r1, #0
    5b90:	4620      	mov	r0, r4
    5b92:	f003 fd81 	bl	9698 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    5b96:	4629      	mov	r1, r5
    5b98:	4620      	mov	r0, r4
    5b9a:	f003 fd7d 	bl	9698 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5b9e:	a803      	add	r0, sp, #12
    5ba0:	9403      	str	r4, [sp, #12]
    5ba2:	f7ff fcff 	bl	55a4 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    5ba6:	9b03      	ldr	r3, [sp, #12]
    5ba8:	fa0a f303 	lsl.w	r3, sl, r3
    5bac:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    5bb0:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    5bb4:	2c00      	cmp	r4, #0
    5bb6:	d1af      	bne.n	5b18 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5bb8:	b9cf      	cbnz	r7, 5bee <nrfx_gpiote_irq_handler+0x13a>
    5bba:	2701      	movs	r7, #1
    5bbc:	e7a7      	b.n	5b0e <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5bbe:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5bc0:	bf0c      	ite	eq
    5bc2:	2103      	moveq	r1, #3
    5bc4:	2102      	movne	r1, #2
    5bc6:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5bc8:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5bca:	f003 fd65 	bl	9698 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5bce:	2d03      	cmp	r5, #3
    5bd0:	d004      	beq.n	5bdc <nrfx_gpiote_irq_handler+0x128>
    5bd2:	9a01      	ldr	r2, [sp, #4]
    5bd4:	2a02      	cmp	r2, #2
    5bd6:	d106      	bne.n	5be6 <nrfx_gpiote_irq_handler+0x132>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5bd8:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5bda:	d1e0      	bne.n	5b9e <nrfx_gpiote_irq_handler+0xea>
            call_handler(pin, trigger);
    5bdc:	4659      	mov	r1, fp
    5bde:	4620      	mov	r0, r4
    5be0:	f7ff fc66 	bl	54b0 <call_handler>
    5be4:	e7db      	b.n	5b9e <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5be6:	2a03      	cmp	r2, #3
    5be8:	d1d9      	bne.n	5b9e <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5bea:	2d02      	cmp	r5, #2
    5bec:	e7f5      	b.n	5bda <nrfx_gpiote_irq_handler+0x126>
        *p_masks = gpio_regs[i]->LATCH;
    5bee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5bf2:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    5bf6:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
    5bfa:	4919      	ldr	r1, [pc, #100]	; (5c60 <nrfx_gpiote_irq_handler+0x1ac>)
    5bfc:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    5c00:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    5c02:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5c06:	f8d1 2520 	ldr.w	r2, [r1, #1312]	; 0x520
    5c0a:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    5c0c:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    5c0e:	f8c1 2520 	str.w	r2, [r1, #1312]	; 0x520
    5c12:	f47f af79 	bne.w	5b08 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    5c16:	2401      	movs	r4, #1
    while (mask)
    5c18:	b916      	cbnz	r6, 5c20 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    5c1a:	b007      	add	sp, #28
    5c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    5c20:	fa96 f3a6 	rbit	r3, r6
    5c24:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    5c28:	fa04 f203 	lsl.w	r2, r4, r3
    5c2c:	009b      	lsls	r3, r3, #2
    5c2e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5c32:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5c36:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5c3a:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    5c3e:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    5c42:	f3c0 2005 	ubfx	r0, r0, #8, #6
    5c46:	f3c1 4101 	ubfx	r1, r1, #16, #2
    5c4a:	f7ff fc31 	bl	54b0 <call_handler>
    5c4e:	e7e3      	b.n	5c18 <nrfx_gpiote_irq_handler+0x164>
    5c50:	40006100 	.word	0x40006100
    5c54:	40006000 	.word	0x40006000
    5c58:	40006120 	.word	0x40006120
    5c5c:	200000f4 	.word	0x200000f4
    5c60:	50000300 	.word	0x50000300

00005c64 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    5c64:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    5c66:	4801      	ldr	r0, [pc, #4]	; (5c6c <nrfx_ppi_channel_alloc+0x8>)
    5c68:	f7ff ba50 	b.w	510c <nrfx_flag32_alloc>
    5c6c:	20000170 	.word	0x20000170

00005c70 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    5c70:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    5c72:	4c11      	ldr	r4, [pc, #68]	; (5cb8 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    5c74:	4a11      	ldr	r2, [pc, #68]	; (5cbc <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    5c76:	4912      	ldr	r1, [pc, #72]	; (5cc0 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    5c78:	2303      	movs	r3, #3
    5c7a:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    5c7c:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5c7e:	4b11      	ldr	r3, [pc, #68]	; (5cc4 <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    5c80:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5c82:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    5c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
    5c88:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    5c8a:	2300      	movs	r3, #0
    5c8c:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    5c8e:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5c90:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    5c92:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    5c94:	4a0c      	ldr	r2, [pc, #48]	; (5cc8 <_DoInit+0x58>)
    5c96:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    5c98:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    5c9a:	2210      	movs	r2, #16
    5c9c:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    5c9e:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    5ca0:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5ca2:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    5ca4:	f003 f9f5 	bl	9092 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    5ca8:	4908      	ldr	r1, [pc, #32]	; (5ccc <_DoInit+0x5c>)
    5caa:	4620      	mov	r0, r4
    5cac:	f003 f9f1 	bl	9092 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    5cb0:	2320      	movs	r3, #32
    5cb2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    5cb4:	bd10      	pop	{r4, pc}
    5cb6:	bf00      	nop
    5cb8:	20000b94 	.word	0x20000b94
    5cbc:	0000b461 	.word	0x0000b461
    5cc0:	0000b46a 	.word	0x0000b46a
    5cc4:	20000e8e 	.word	0x20000e8e
    5cc8:	20000e7e 	.word	0x20000e7e
    5ccc:	0000b46e 	.word	0x0000b46e

00005cd0 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5cd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    5cd4:	4f24      	ldr	r7, [pc, #144]	; (5d68 <SEGGER_RTT_WriteSkipNoLock+0x98>)
    5cd6:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5cda:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    5cdc:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5ce0:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    5ce2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    5ce4:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    5ce6:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    5ce8:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    5cea:	d836      	bhi.n	5d5a <SEGGER_RTT_WriteSkipNoLock+0x8a>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    5cec:	f8d2 a020 	ldr.w	sl, [r2, #32]
    5cf0:	ebaa 0905 	sub.w	r9, sl, r5
    5cf4:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    5cf8:	4294      	cmp	r4, r2
    5cfa:	d812      	bhi.n	5d22 <SEGGER_RTT_WriteSkipNoLock+0x52>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5cfc:	f04f 0918 	mov.w	r9, #24
    5d00:	fb06 9309 	mla	r3, r6, r9, r9
    5d04:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    5d06:	fb09 7906 	mla	r9, r9, r6, r7
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5d0a:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    5d0c:	4622      	mov	r2, r4
    5d0e:	4641      	mov	r1, r8
    5d10:	4428      	add	r0, r5
      pRing->WrOff = WrOff + NumBytes;
    5d12:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, NumBytes);
    5d14:	f003 f9e3 	bl	90de <memcpy>
      pRing->WrOff = WrOff + NumBytes;
    5d18:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
      return 1;
    5d1c:	2001      	movs	r0, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    5d1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    5d22:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    5d24:	429c      	cmp	r4, r3
    5d26:	d81c      	bhi.n	5d62 <SEGGER_RTT_WriteSkipNoLock+0x92>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5d28:	fb00 bb0b 	mla	fp, r0, fp, fp
    5d2c:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    5d2e:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5d30:	f8db 0004 	ldr.w	r0, [fp, #4]
    5d34:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    5d36:	4428      	add	r0, r5
    5d38:	f003 f9d1 	bl	90de <memcpy>
      if (NumBytes) {
    5d3c:	ebb4 040a 	subs.w	r4, r4, sl
    5d40:	d006      	beq.n	5d50 <SEGGER_RTT_WriteSkipNoLock+0x80>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    5d42:	f8db 0004 	ldr.w	r0, [fp, #4]
    5d46:	4622      	mov	r2, r4
    5d48:	eb08 0109 	add.w	r1, r8, r9
    5d4c:	f003 f9c7 	bl	90de <memcpy>
      pRing->WrOff = NumBytes;
    5d50:	2318      	movs	r3, #24
    5d52:	fb03 7306 	mla	r3, r3, r6, r7
    5d56:	625c      	str	r4, [r3, #36]	; 0x24
    5d58:	e7e0      	b.n	5d1c <SEGGER_RTT_WriteSkipNoLock+0x4c>
    Avail = RdOff - WrOff - 1u;
    5d5a:	3b01      	subs	r3, #1
    5d5c:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    5d5e:	42a3      	cmp	r3, r4
    5d60:	d2cc      	bcs.n	5cfc <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    5d62:	2000      	movs	r0, #0
    5d64:	e7db      	b.n	5d1e <SEGGER_RTT_WriteSkipNoLock+0x4e>
    5d66:	bf00      	nop
    5d68:	20000b94 	.word	0x20000b94

00005d6c <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    5d6c:	4b03      	ldr	r3, [pc, #12]	; (5d7c <SEGGER_RTT_HasDataUp+0x10>)
    5d6e:	2218      	movs	r2, #24
    5d70:	fb02 3300 	mla	r3, r2, r0, r3
    5d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    5d76:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    5d78:	1a80      	subs	r0, r0, r2
    5d7a:	4770      	bx	lr
    5d7c:	20000b94 	.word	0x20000b94

00005d80 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5d80:	4b0e      	ldr	r3, [pc, #56]	; (5dbc <z_sys_init_run_level+0x3c>)
{
    5d82:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5d84:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    5d88:	3001      	adds	r0, #1
    5d8a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    5d8e:	42a6      	cmp	r6, r4
    5d90:	d800      	bhi.n	5d94 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    5d92:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    5d94:	e9d4 3500 	ldrd	r3, r5, [r4]
    5d98:	4628      	mov	r0, r5
    5d9a:	4798      	blx	r3
		if (dev != NULL) {
    5d9c:	b165      	cbz	r5, 5db8 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    5d9e:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    5da0:	b130      	cbz	r0, 5db0 <z_sys_init_run_level+0x30>
				dev->state->init_res = rc;
    5da2:	2800      	cmp	r0, #0
    5da4:	bfb8      	it	lt
    5da6:	4240      	neglt	r0, r0
    5da8:	28ff      	cmp	r0, #255	; 0xff
    5daa:	bfa8      	it	ge
    5dac:	20ff      	movge	r0, #255	; 0xff
    5dae:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    5db0:	785a      	ldrb	r2, [r3, #1]
    5db2:	f042 0201 	orr.w	r2, r2, #1
    5db6:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5db8:	3408      	adds	r4, #8
    5dba:	e7e8      	b.n	5d8e <z_sys_init_run_level+0xe>
    5dbc:	00009d7c 	.word	0x00009d7c

00005dc0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    5dc0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    5dc2:	4605      	mov	r5, r0
    5dc4:	b910      	cbnz	r0, 5dcc <z_impl_device_get_binding+0xc>
		return NULL;
    5dc6:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    5dc8:	4620      	mov	r0, r4
    5dca:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    5dcc:	7803      	ldrb	r3, [r0, #0]
    5dce:	2b00      	cmp	r3, #0
    5dd0:	d0f9      	beq.n	5dc6 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    5dd2:	4c0e      	ldr	r4, [pc, #56]	; (5e0c <z_impl_device_get_binding+0x4c>)
    5dd4:	4e0e      	ldr	r6, [pc, #56]	; (5e10 <z_impl_device_get_binding+0x50>)
    5dd6:	42b4      	cmp	r4, r6
    5dd8:	d108      	bne.n	5dec <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
    5dda:	4c0c      	ldr	r4, [pc, #48]	; (5e0c <z_impl_device_get_binding+0x4c>)
    5ddc:	42b4      	cmp	r4, r6
    5dde:	d0f2      	beq.n	5dc6 <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5de0:	4620      	mov	r0, r4
    5de2:	f003 fc70 	bl	96c6 <z_device_is_ready>
    5de6:	b950      	cbnz	r0, 5dfe <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
    5de8:	3418      	adds	r4, #24
    5dea:	e7f7      	b.n	5ddc <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    5dec:	4620      	mov	r0, r4
    5dee:	f003 fc6a 	bl	96c6 <z_device_is_ready>
    5df2:	b110      	cbz	r0, 5dfa <z_impl_device_get_binding+0x3a>
    5df4:	6823      	ldr	r3, [r4, #0]
    5df6:	42ab      	cmp	r3, r5
    5df8:	d0e6      	beq.n	5dc8 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    5dfa:	3418      	adds	r4, #24
    5dfc:	e7eb      	b.n	5dd6 <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5dfe:	6821      	ldr	r1, [r4, #0]
    5e00:	4628      	mov	r0, r5
    5e02:	f003 f960 	bl	90c6 <strcmp>
    5e06:	2800      	cmp	r0, #0
    5e08:	d1ee      	bne.n	5de8 <z_impl_device_get_binding+0x28>
    5e0a:	e7dd      	b.n	5dc8 <z_impl_device_get_binding+0x8>
    5e0c:	000098a8 	.word	0x000098a8
    5e10:	00009938 	.word	0x00009938

00005e14 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5e18:	4605      	mov	r5, r0
    5e1a:	b086      	sub	sp, #24
    5e1c:	460f      	mov	r7, r1
	__asm__ volatile(
    5e1e:	f04f 0340 	mov.w	r3, #64	; 0x40
    5e22:	f3ef 8811 	mrs	r8, BASEPRI
    5e26:	f383 8812 	msr	BASEPRI_MAX, r3
    5e2a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5e2e:	f001 fee9 	bl	7c04 <z_impl_z_current_get>
    5e32:	2d04      	cmp	r5, #4
    5e34:	bf96      	itet	ls
    5e36:	4b29      	ldrls	r3, [pc, #164]	; (5edc <z_fatal_error+0xc8>)
    5e38:	4b29      	ldrhi	r3, [pc, #164]	; (5ee0 <z_fatal_error+0xcc>)
    5e3a:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    5e3e:	4929      	ldr	r1, [pc, #164]	; (5ee4 <z_fatal_error+0xd0>)
    5e40:	9503      	str	r5, [sp, #12]
    5e42:	2400      	movs	r4, #0
    5e44:	e9cd 3404 	strd	r3, r4, [sp, #16]
    5e48:	4b27      	ldr	r3, [pc, #156]	; (5ee8 <z_fatal_error+0xd4>)
    5e4a:	9400      	str	r4, [sp, #0]
    5e4c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    5e50:	4606      	mov	r6, r0
    5e52:	4623      	mov	r3, r4
    5e54:	2201      	movs	r2, #1
    5e56:	4620      	mov	r0, r4
    5e58:	f003 fc3f 	bl	96da <z_log_msg2_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    5e5c:	b16f      	cbz	r7, 5e7a <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    5e5e:	69fb      	ldr	r3, [r7, #28]
    5e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5e64:	b14b      	cbz	r3, 5e7a <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
    5e66:	4b21      	ldr	r3, [pc, #132]	; (5eec <z_fatal_error+0xd8>)
    5e68:	491e      	ldr	r1, [pc, #120]	; (5ee4 <z_fatal_error+0xd0>)
    5e6a:	9400      	str	r4, [sp, #0]
    5e6c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    5e70:	2201      	movs	r2, #1
    5e72:	4623      	mov	r3, r4
    5e74:	4620      	mov	r0, r4
    5e76:	f003 fc30 	bl	96da <z_log_msg2_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    5e7a:	b12e      	cbz	r6, 5e88 <z_fatal_error+0x74>
    5e7c:	4630      	mov	r0, r6
    5e7e:	f003 fc62 	bl	9746 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    5e82:	b108      	cbz	r0, 5e88 <z_fatal_error+0x74>
    5e84:	7803      	ldrb	r3, [r0, #0]
    5e86:	b903      	cbnz	r3, 5e8a <z_fatal_error+0x76>
		thread_name = "unknown";
    5e88:	4819      	ldr	r0, [pc, #100]	; (5ef0 <z_fatal_error+0xdc>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    5e8a:	4b1a      	ldr	r3, [pc, #104]	; (5ef4 <z_fatal_error+0xe0>)
    5e8c:	9302      	str	r3, [sp, #8]
    5e8e:	2300      	movs	r3, #0
    5e90:	e9cd 6003 	strd	r6, r0, [sp, #12]
    5e94:	e9cd 3300 	strd	r3, r3, [sp]
    5e98:	4618      	mov	r0, r3
    5e9a:	4912      	ldr	r1, [pc, #72]	; (5ee4 <z_fatal_error+0xd0>)
    5e9c:	2201      	movs	r2, #1
    5e9e:	f003 fc1c 	bl	96da <z_log_msg2_runtime_create.constprop.0>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5ea2:	4639      	mov	r1, r7
    5ea4:	4628      	mov	r0, r5
    5ea6:	f7ff f817 	bl	4ed8 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    5eaa:	2d04      	cmp	r5, #4
    5eac:	d10c      	bne.n	5ec8 <z_fatal_error+0xb4>
    5eae:	4912      	ldr	r1, [pc, #72]	; (5ef8 <z_fatal_error+0xe4>)
    5eb0:	4a12      	ldr	r2, [pc, #72]	; (5efc <z_fatal_error+0xe8>)
    5eb2:	4813      	ldr	r0, [pc, #76]	; (5f00 <z_fatal_error+0xec>)
    5eb4:	238f      	movs	r3, #143	; 0x8f
    5eb6:	f003 f830 	bl	8f1a <assert_print>
    5eba:	4812      	ldr	r0, [pc, #72]	; (5f04 <z_fatal_error+0xf0>)
    5ebc:	f003 f82d 	bl	8f1a <assert_print>
    5ec0:	480e      	ldr	r0, [pc, #56]	; (5efc <z_fatal_error+0xe8>)
    5ec2:	218f      	movs	r1, #143	; 0x8f
    5ec4:	f003 f822 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    5ec8:	f388 8811 	msr	BASEPRI, r8
    5ecc:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5ed0:	4630      	mov	r0, r6
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5ed2:	b006      	add	sp, #24
    5ed4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5ed8:	f7fd bbd8 	b.w	368c <z_impl_k_thread_abort>
    5edc:	00009d94 	.word	0x00009d94
    5ee0:	0000b475 	.word	0x0000b475
    5ee4:	00009ae8 	.word	0x00009ae8
    5ee8:	0000b48b 	.word	0x0000b48b
    5eec:	0000b4b3 	.word	0x0000b4b3
    5ef0:	0000b483 	.word	0x0000b483
    5ef4:	0000b4d4 	.word	0x0000b4d4
    5ef8:	0000b50e 	.word	0x0000b50e
    5efc:	0000b4ec 	.word	0x0000b4ec
    5f00:	00009ea7 	.word	0x00009ea7
    5f04:	0000b52b 	.word	0x0000b52b

00005f08 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    5f08:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    5f0a:	4b0a      	ldr	r3, [pc, #40]	; (5f34 <bg_thread_main+0x2c>)
    5f0c:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5f0e:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5f10:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5f12:	f7ff ff35 	bl	5d80 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    5f16:	f002 fb53 	bl	85c0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    5f1a:	2003      	movs	r0, #3
    5f1c:	f7ff ff30 	bl	5d80 <z_sys_init_run_level>

	z_init_static_threads();
    5f20:	f000 fa7e 	bl	6420 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    5f24:	f7fa fd4e 	bl	9c4 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5f28:	4a03      	ldr	r2, [pc, #12]	; (5f38 <bg_thread_main+0x30>)
    5f2a:	7b13      	ldrb	r3, [r2, #12]
    5f2c:	f023 0301 	bic.w	r3, r3, #1
    5f30:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5f32:	bd08      	pop	{r3, pc}
    5f34:	2000128e 	.word	0x2000128e
    5f38:	20000480 	.word	0x20000480

00005f3c <z_bss_zero>:
{
    5f3c:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    5f3e:	4803      	ldr	r0, [pc, #12]	; (5f4c <z_bss_zero+0x10>)
    5f40:	4a03      	ldr	r2, [pc, #12]	; (5f50 <z_bss_zero+0x14>)
    5f42:	2100      	movs	r1, #0
    5f44:	1a12      	subs	r2, r2, r0
    5f46:	f003 fbd8 	bl	96fa <z_early_memset>
}
    5f4a:	bd08      	pop	{r3, pc}
    5f4c:	20000260 	.word	0x20000260
    5f50:	20001290 	.word	0x20001290

00005f54 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    5f54:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    5f56:	2300      	movs	r3, #0
{
    5f58:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    5f5a:	2201      	movs	r2, #1
    5f5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    5f60:	4e13      	ldr	r6, [pc, #76]	; (5fb0 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5f62:	4d14      	ldr	r5, [pc, #80]	; (5fb4 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    5f64:	9301      	str	r3, [sp, #4]
    5f66:	220f      	movs	r2, #15
    5f68:	e9cd 3202 	strd	r3, r2, [sp, #8]
    5f6c:	4912      	ldr	r1, [pc, #72]	; (5fb8 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5f6e:	2318      	movs	r3, #24
    5f70:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    5f74:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    5f78:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    5f7a:	f44f 70b0 	mov.w	r0, #352	; 0x160
    5f7e:	fb00 1104 	mla	r1, r0, r4, r1
    5f82:	4b0e      	ldr	r3, [pc, #56]	; (5fbc <z_init_cpu+0x68>)
    5f84:	9500      	str	r5, [sp, #0]
    5f86:	f44f 72a0 	mov.w	r2, #320	; 0x140
    5f8a:	4630      	mov	r0, r6
    5f8c:	f000 f994 	bl	62b8 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5f90:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    5f92:	60ee      	str	r6, [r5, #12]
    5f94:	f023 0304 	bic.w	r3, r3, #4
    5f98:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    5f9a:	4b09      	ldr	r3, [pc, #36]	; (5fc0 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    5f9c:	752c      	strb	r4, [r5, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    5f9e:	f44f 6202 	mov.w	r2, #2080	; 0x820
    5fa2:	fb02 3304 	mla	r3, r2, r4, r3
    5fa6:	4413      	add	r3, r2
	_kernel.cpus[id].irq_stack =
    5fa8:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    5faa:	b006      	add	sp, #24
    5fac:	bd70      	pop	{r4, r5, r6, pc}
    5fae:	bf00      	nop
    5fb0:	20000400 	.word	0x20000400
    5fb4:	20000c3c 	.word	0x20000c3c
    5fb8:	20002320 	.word	0x20002320
    5fbc:	0000657d 	.word	0x0000657d
    5fc0:	20002480 	.word	0x20002480

00005fc4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    5fc4:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5fc6:	4b30      	ldr	r3, [pc, #192]	; (6088 <z_cstart+0xc4>)
    5fc8:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5fca:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    5fce:	4d2f      	ldr	r5, [pc, #188]	; (608c <z_cstart+0xc8>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    5fd0:	4e2f      	ldr	r6, [pc, #188]	; (6090 <z_cstart+0xcc>)
    5fd2:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5fd4:	4f2f      	ldr	r7, [pc, #188]	; (6094 <z_cstart+0xd0>)
    5fd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5fda:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5fdc:	23e0      	movs	r3, #224	; 0xe0
    5fde:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5fe2:	2400      	movs	r4, #0
    5fe4:	2320      	movs	r3, #32
    5fe6:	77eb      	strb	r3, [r5, #31]
    5fe8:	762c      	strb	r4, [r5, #24]
    5fea:	766c      	strb	r4, [r5, #25]
    5fec:	76ac      	strb	r4, [r5, #26]
    5fee:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5ff2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5ff4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5ff8:	626b      	str	r3, [r5, #36]	; 0x24
    5ffa:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    5ffe:	f7fd fab9 	bl	3574 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    6002:	f7fc fe07 	bl	2c14 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    6006:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    600a:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    600c:	62eb      	str	r3, [r5, #44]	; 0x2c
	k_thread_system_pool_assign(dummy_thread);
    600e:	ad06      	add	r5, sp, #24
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    6010:	f7fd fc38 	bl	3884 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    6014:	f7fd fb50 	bl	36b8 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    6018:	f7fb ffda 	bl	1fd0 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    601c:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
    6020:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
    6022:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
    6026:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	k_thread_system_pool_assign(dummy_thread);
    602a:	f002 fac3 	bl	85b4 <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
    602e:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    6030:	f003 fb48 	bl	96c4 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    6034:	4620      	mov	r0, r4
    6036:	f7ff fea3 	bl	5d80 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    603a:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    603c:	4d16      	ldr	r5, [pc, #88]	; (6098 <z_cstart+0xd4>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    603e:	f7ff fe9f 	bl	5d80 <z_sys_init_run_level>
	z_sched_init();
    6042:	f001 fc55 	bl	78f0 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6046:	4b15      	ldr	r3, [pc, #84]	; (609c <z_cstart+0xd8>)
	_kernel.ready_q.cache = &z_main_thread;
    6048:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    604a:	9305      	str	r3, [sp, #20]
    604c:	2301      	movs	r3, #1
    604e:	4914      	ldr	r1, [pc, #80]	; (60a0 <z_cstart+0xdc>)
    6050:	9400      	str	r4, [sp, #0]
    6052:	e9cd 4303 	strd	r4, r3, [sp, #12]
    6056:	f44f 6280 	mov.w	r2, #1024	; 0x400
    605a:	463b      	mov	r3, r7
    605c:	e9cd 4401 	strd	r4, r4, [sp, #4]
    6060:	4628      	mov	r0, r5
    6062:	f000 f929 	bl	62b8 <z_setup_new_thread>
    6066:	7b6a      	ldrb	r2, [r5, #13]
    6068:	4606      	mov	r6, r0
    606a:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    606e:	4628      	mov	r0, r5
    6070:	736a      	strb	r2, [r5, #13]
    6072:	f001 f847 	bl	7104 <z_ready_thread>
	z_init_cpu(0);
    6076:	4620      	mov	r0, r4
    6078:	f7ff ff6c 	bl	5f54 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    607c:	463a      	mov	r2, r7
    607e:	4631      	mov	r1, r6
    6080:	4628      	mov	r0, r5
    6082:	f7fc ff2f 	bl	2ee4 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    6086:	bf00      	nop
    6088:	20002ca0 	.word	0x20002ca0
    608c:	e000ed00 	.word	0xe000ed00
    6090:	20000c3c 	.word	0x20000c3c
    6094:	00005f09 	.word	0x00005f09
    6098:	20000480 	.word	0x20000480
    609c:	0000b5aa 	.word	0x0000b5aa
    60a0:	20001f00 	.word	0x20001f00

000060a4 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    60a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    60a6:	4c16      	ldr	r4, [pc, #88]	; (6100 <init_mem_slab_module+0x5c>)
    60a8:	4d16      	ldr	r5, [pc, #88]	; (6104 <init_mem_slab_module+0x60>)
    60aa:	4e17      	ldr	r6, [pc, #92]	; (6108 <init_mem_slab_module+0x64>)
    60ac:	42ac      	cmp	r4, r5
    60ae:	d90c      	bls.n	60ca <init_mem_slab_module+0x26>
    60b0:	4916      	ldr	r1, [pc, #88]	; (610c <init_mem_slab_module+0x68>)
    60b2:	4817      	ldr	r0, [pc, #92]	; (6110 <init_mem_slab_module+0x6c>)
    60b4:	233d      	movs	r3, #61	; 0x3d
    60b6:	4632      	mov	r2, r6
    60b8:	f002 ff2f 	bl	8f1a <assert_print>
    60bc:	4815      	ldr	r0, [pc, #84]	; (6114 <init_mem_slab_module+0x70>)
    60be:	f002 ff2c 	bl	8f1a <assert_print>
    60c2:	213d      	movs	r1, #61	; 0x3d
    60c4:	4630      	mov	r0, r6
    60c6:	f002 ff21 	bl	8f0c <assert_post_action>
    60ca:	42ac      	cmp	r4, r5
    60cc:	d301      	bcc.n	60d2 <init_mem_slab_module+0x2e>
			goto out;
		}
		z_object_init(slab);
	}

out:
    60ce:	2000      	movs	r0, #0
	return rc;
}
    60d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    60d2:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    60d6:	ea41 0302 	orr.w	r3, r1, r2
    60da:	f013 0303 	ands.w	r3, r3, #3
    60de:	d10b      	bne.n	60f8 <init_mem_slab_module+0x54>
	for (j = 0U; j < slab->num_blocks; j++) {
    60e0:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    60e2:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    60e4:	4283      	cmp	r3, r0
    60e6:	d101      	bne.n	60ec <init_mem_slab_module+0x48>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    60e8:	3420      	adds	r4, #32
    60ea:	e7df      	b.n	60ac <init_mem_slab_module+0x8>
		*(char **)p = slab->free_list;
    60ec:	69a7      	ldr	r7, [r4, #24]
    60ee:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    60f0:	3301      	adds	r3, #1
		slab->free_list = p;
    60f2:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    60f4:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    60f6:	e7f5      	b.n	60e4 <init_mem_slab_module+0x40>
	return rc;
    60f8:	f06f 0015 	mvn.w	r0, #21
    60fc:	e7e8      	b.n	60d0 <init_mem_slab_module+0x2c>
    60fe:	bf00      	nop
    6100:	200001f4 	.word	0x200001f4
    6104:	200001f4 	.word	0x200001f4
    6108:	0000b5b2 	.word	0x0000b5b2
    610c:	0000b5d7 	.word	0x0000b5d7
    6110:	00009ea7 	.word	0x00009ea7
    6114:	0000b5f4 	.word	0x0000b5f4

00006118 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    6118:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    611c:	4604      	mov	r4, r0
    611e:	460e      	mov	r6, r1
    6120:	4690      	mov	r8, r2
    6122:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    6124:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    6128:	f04f 0340 	mov.w	r3, #64	; 0x40
    612c:	f3ef 8911 	mrs	r9, BASEPRI
    6130:	f383 8812 	msr	BASEPRI_MAX, r3
    6134:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6138:	4628      	mov	r0, r5
    613a:	f000 f9f9 	bl	6530 <z_spin_lock_valid>
    613e:	b968      	cbnz	r0, 615c <k_mem_slab_alloc+0x44>
    6140:	4a24      	ldr	r2, [pc, #144]	; (61d4 <k_mem_slab_alloc+0xbc>)
    6142:	4925      	ldr	r1, [pc, #148]	; (61d8 <k_mem_slab_alloc+0xc0>)
    6144:	4825      	ldr	r0, [pc, #148]	; (61dc <k_mem_slab_alloc+0xc4>)
    6146:	238e      	movs	r3, #142	; 0x8e
    6148:	f002 fee7 	bl	8f1a <assert_print>
    614c:	4824      	ldr	r0, [pc, #144]	; (61e0 <k_mem_slab_alloc+0xc8>)
    614e:	4629      	mov	r1, r5
    6150:	f002 fee3 	bl	8f1a <assert_print>
    6154:	481f      	ldr	r0, [pc, #124]	; (61d4 <k_mem_slab_alloc+0xbc>)
    6156:	218e      	movs	r1, #142	; 0x8e
    6158:	f002 fed8 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    615c:	4628      	mov	r0, r5
    615e:	f000 fa05 	bl	656c <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    6162:	69a3      	ldr	r3, [r4, #24]
    6164:	b1eb      	cbz	r3, 61a2 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    6166:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    6168:	681b      	ldr	r3, [r3, #0]
    616a:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    616c:	69e3      	ldr	r3, [r4, #28]
    616e:	3301      	adds	r3, #1
    6170:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    6172:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6174:	4628      	mov	r0, r5
    6176:	f000 f9e9 	bl	654c <z_spin_unlock_valid>
    617a:	b968      	cbnz	r0, 6198 <k_mem_slab_alloc+0x80>
    617c:	4a15      	ldr	r2, [pc, #84]	; (61d4 <k_mem_slab_alloc+0xbc>)
    617e:	4919      	ldr	r1, [pc, #100]	; (61e4 <k_mem_slab_alloc+0xcc>)
    6180:	4816      	ldr	r0, [pc, #88]	; (61dc <k_mem_slab_alloc+0xc4>)
    6182:	23b9      	movs	r3, #185	; 0xb9
    6184:	f002 fec9 	bl	8f1a <assert_print>
    6188:	4817      	ldr	r0, [pc, #92]	; (61e8 <k_mem_slab_alloc+0xd0>)
    618a:	4629      	mov	r1, r5
    618c:	f002 fec5 	bl	8f1a <assert_print>
    6190:	4810      	ldr	r0, [pc, #64]	; (61d4 <k_mem_slab_alloc+0xbc>)
    6192:	21b9      	movs	r1, #185	; 0xb9
    6194:	f002 feba 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6198:	f389 8811 	msr	BASEPRI, r9
    619c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    61a0:	e013      	b.n	61ca <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    61a2:	ea58 0207 	orrs.w	r2, r8, r7
    61a6:	d103      	bne.n	61b0 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    61a8:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    61aa:	f06f 040b 	mvn.w	r4, #11
    61ae:	e7e1      	b.n	6174 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    61b0:	4622      	mov	r2, r4
    61b2:	e9cd 8700 	strd	r8, r7, [sp]
    61b6:	4649      	mov	r1, r9
    61b8:	4628      	mov	r0, r5
    61ba:	f001 f951 	bl	7460 <z_pend_curr>
		if (result == 0) {
    61be:	4604      	mov	r4, r0
    61c0:	b918      	cbnz	r0, 61ca <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    61c2:	4b0a      	ldr	r3, [pc, #40]	; (61ec <k_mem_slab_alloc+0xd4>)
    61c4:	689b      	ldr	r3, [r3, #8]
    61c6:	695b      	ldr	r3, [r3, #20]
    61c8:	6033      	str	r3, [r6, #0]
}
    61ca:	4620      	mov	r0, r4
    61cc:	b003      	add	sp, #12
    61ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    61d2:	bf00      	nop
    61d4:	0000a377 	.word	0x0000a377
    61d8:	0000a3d0 	.word	0x0000a3d0
    61dc:	00009ea7 	.word	0x00009ea7
    61e0:	0000a3e5 	.word	0x0000a3e5
    61e4:	0000a3a4 	.word	0x0000a3a4
    61e8:	0000a3bb 	.word	0x0000a3bb
    61ec:	20000c3c 	.word	0x20000c3c

000061f0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    61f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    61f4:	4604      	mov	r4, r0
    61f6:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    61f8:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    61fc:	f04f 0340 	mov.w	r3, #64	; 0x40
    6200:	f3ef 8711 	mrs	r7, BASEPRI
    6204:	f383 8812 	msr	BASEPRI_MAX, r3
    6208:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    620c:	4628      	mov	r0, r5
    620e:	f000 f98f 	bl	6530 <z_spin_lock_valid>
    6212:	b968      	cbnz	r0, 6230 <k_mem_slab_free+0x40>
    6214:	4a22      	ldr	r2, [pc, #136]	; (62a0 <k_mem_slab_free+0xb0>)
    6216:	4923      	ldr	r1, [pc, #140]	; (62a4 <k_mem_slab_free+0xb4>)
    6218:	4823      	ldr	r0, [pc, #140]	; (62a8 <k_mem_slab_free+0xb8>)
    621a:	238e      	movs	r3, #142	; 0x8e
    621c:	f002 fe7d 	bl	8f1a <assert_print>
    6220:	4822      	ldr	r0, [pc, #136]	; (62ac <k_mem_slab_free+0xbc>)
    6222:	4629      	mov	r1, r5
    6224:	f002 fe79 	bl	8f1a <assert_print>
    6228:	481d      	ldr	r0, [pc, #116]	; (62a0 <k_mem_slab_free+0xb0>)
    622a:	218e      	movs	r1, #142	; 0x8e
    622c:	f002 fe6e 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6230:	4628      	mov	r0, r5
    6232:	f000 f99b 	bl	656c <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    6236:	f8d4 8018 	ldr.w	r8, [r4, #24]
    623a:	f1b8 0f00 	cmp.w	r8, #0
    623e:	d10f      	bne.n	6260 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6240:	4620      	mov	r0, r4
    6242:	f001 fb05 	bl	7850 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6246:	b158      	cbz	r0, 6260 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6248:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    624a:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    624c:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    6250:	f000 ff58 	bl	7104 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6254:	4639      	mov	r1, r7
    6256:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    625c:	f000 bd08 	b.w	6c70 <z_reschedule>
	**(char ***) mem = slab->free_list;
    6260:	6833      	ldr	r3, [r6, #0]
    6262:	69a2      	ldr	r2, [r4, #24]
    6264:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6266:	6833      	ldr	r3, [r6, #0]
    6268:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    626a:	69e3      	ldr	r3, [r4, #28]
    626c:	3b01      	subs	r3, #1
    626e:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6270:	4628      	mov	r0, r5
    6272:	f000 f96b 	bl	654c <z_spin_unlock_valid>
    6276:	b968      	cbnz	r0, 6294 <k_mem_slab_free+0xa4>
    6278:	4a09      	ldr	r2, [pc, #36]	; (62a0 <k_mem_slab_free+0xb0>)
    627a:	490d      	ldr	r1, [pc, #52]	; (62b0 <k_mem_slab_free+0xc0>)
    627c:	480a      	ldr	r0, [pc, #40]	; (62a8 <k_mem_slab_free+0xb8>)
    627e:	23b9      	movs	r3, #185	; 0xb9
    6280:	f002 fe4b 	bl	8f1a <assert_print>
    6284:	480b      	ldr	r0, [pc, #44]	; (62b4 <k_mem_slab_free+0xc4>)
    6286:	4629      	mov	r1, r5
    6288:	f002 fe47 	bl	8f1a <assert_print>
    628c:	4804      	ldr	r0, [pc, #16]	; (62a0 <k_mem_slab_free+0xb0>)
    628e:	21b9      	movs	r1, #185	; 0xb9
    6290:	f002 fe3c 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6294:	f387 8811 	msr	BASEPRI, r7
    6298:	f3bf 8f6f 	isb	sy
}
    629c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    62a0:	0000a377 	.word	0x0000a377
    62a4:	0000a3d0 	.word	0x0000a3d0
    62a8:	00009ea7 	.word	0x00009ea7
    62ac:	0000a3e5 	.word	0x0000a3e5
    62b0:	0000a3a4 	.word	0x0000a3a4
    62b4:	0000a3bb 	.word	0x0000a3bb

000062b8 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    62b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    62bc:	b085      	sub	sp, #20
    62be:	4604      	mov	r4, r0
    62c0:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    62c4:	f1b8 0f0f 	cmp.w	r8, #15
{
    62c8:	460f      	mov	r7, r1
    62ca:	4615      	mov	r5, r2
    62cc:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    62ce:	d132      	bne.n	6336 <z_setup_new_thread+0x7e>
    62d0:	4b25      	ldr	r3, [pc, #148]	; (6368 <z_setup_new_thread+0xb0>)
    62d2:	4599      	cmp	r9, r3
    62d4:	d133      	bne.n	633e <z_setup_new_thread+0x86>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    62d6:	f104 0358 	add.w	r3, r4, #88	; 0x58
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    62da:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    62de:	9b10      	ldr	r3, [sp, #64]	; 0x40
    62e0:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    62e2:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    62e4:	2304      	movs	r3, #4
    62e6:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    62e8:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    62ec:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    62f0:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    62f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    62f6:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    62fa:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    62fc:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6302:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    6304:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6306:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6308:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    630a:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    630c:	464b      	mov	r3, r9
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    630e:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    6312:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    6314:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    6316:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6318:	4642      	mov	r2, r8
    631a:	4639      	mov	r1, r7
    631c:	4620      	mov	r0, r4
    631e:	f7fc fdaf 	bl	2e80 <arch_new_thread>
	if (!_current) {
    6322:	4b12      	ldr	r3, [pc, #72]	; (636c <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    6324:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    6326:	689b      	ldr	r3, [r3, #8]
    6328:	b103      	cbz	r3, 632c <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    632a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    632c:	6723      	str	r3, [r4, #112]	; 0x70
}
    632e:	4640      	mov	r0, r8
    6330:	b005      	add	sp, #20
    6332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    6336:	f108 0310 	add.w	r3, r8, #16
    633a:	2b1e      	cmp	r3, #30
    633c:	d9cb      	bls.n	62d6 <z_setup_new_thread+0x1e>
    633e:	4a0c      	ldr	r2, [pc, #48]	; (6370 <z_setup_new_thread+0xb8>)
    6340:	490c      	ldr	r1, [pc, #48]	; (6374 <z_setup_new_thread+0xbc>)
    6342:	480d      	ldr	r0, [pc, #52]	; (6378 <z_setup_new_thread+0xc0>)
    6344:	f240 13ff 	movw	r3, #511	; 0x1ff
    6348:	f002 fde7 	bl	8f1a <assert_print>
    634c:	4641      	mov	r1, r8
    634e:	480b      	ldr	r0, [pc, #44]	; (637c <z_setup_new_thread+0xc4>)
    6350:	f06f 030f 	mvn.w	r3, #15
    6354:	220e      	movs	r2, #14
    6356:	f002 fde0 	bl	8f1a <assert_print>
    635a:	4805      	ldr	r0, [pc, #20]	; (6370 <z_setup_new_thread+0xb8>)
    635c:	f240 11ff 	movw	r1, #511	; 0x1ff
    6360:	f002 fdd4 	bl	8f0c <assert_post_action>
    6364:	e7b7      	b.n	62d6 <z_setup_new_thread+0x1e>
    6366:	bf00      	nop
    6368:	0000657d 	.word	0x0000657d
    636c:	20000c3c 	.word	0x20000c3c
    6370:	0000b613 	.word	0x0000b613
    6374:	0000b636 	.word	0x0000b636
    6378:	00009ea7 	.word	0x00009ea7
    637c:	0000b6b6 	.word	0x0000b6b6

00006380 <z_impl_k_thread_create>:
{
    6380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6384:	b087      	sub	sp, #28
    6386:	e9dd 6514 	ldrd	r6, r5, [sp, #80]	; 0x50
    638a:	4604      	mov	r4, r0
    638c:	460f      	mov	r7, r1
    638e:	4690      	mov	r8, r2
    6390:	4699      	mov	r9, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6392:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    6396:	b173      	cbz	r3, 63b6 <z_impl_k_thread_create+0x36>
    6398:	491c      	ldr	r1, [pc, #112]	; (640c <z_impl_k_thread_create+0x8c>)
    639a:	4a1d      	ldr	r2, [pc, #116]	; (6410 <z_impl_k_thread_create+0x90>)
    639c:	481d      	ldr	r0, [pc, #116]	; (6414 <z_impl_k_thread_create+0x94>)
    639e:	f240 236e 	movw	r3, #622	; 0x26e
    63a2:	f002 fdba 	bl	8f1a <assert_print>
    63a6:	481c      	ldr	r0, [pc, #112]	; (6418 <z_impl_k_thread_create+0x98>)
    63a8:	f002 fdb7 	bl	8f1a <assert_print>
    63ac:	4818      	ldr	r0, [pc, #96]	; (6410 <z_impl_k_thread_create+0x90>)
    63ae:	f240 216e 	movw	r1, #622	; 0x26e
    63b2:	f002 fdab 	bl	8f0c <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    63b6:	2300      	movs	r3, #0
    63b8:	9305      	str	r3, [sp, #20]
    63ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
    63bc:	9304      	str	r3, [sp, #16]
    63be:	9b11      	ldr	r3, [sp, #68]	; 0x44
    63c0:	9303      	str	r3, [sp, #12]
    63c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    63c4:	9302      	str	r3, [sp, #8]
    63c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    63c8:	9301      	str	r3, [sp, #4]
    63ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    63cc:	9300      	str	r3, [sp, #0]
    63ce:	4642      	mov	r2, r8
    63d0:	464b      	mov	r3, r9
    63d2:	4639      	mov	r1, r7
    63d4:	4620      	mov	r0, r4
    63d6:	f7ff ff6f 	bl	62b8 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    63da:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    63de:	bf08      	it	eq
    63e0:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    63e4:	d005      	beq.n	63f2 <z_impl_k_thread_create+0x72>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    63e6:	ea55 0306 	orrs.w	r3, r5, r6
    63ea:	d106      	bne.n	63fa <z_impl_k_thread_create+0x7a>
	z_sched_start(thread);
    63ec:	4620      	mov	r0, r4
    63ee:	f000 fed1 	bl	7194 <z_sched_start>
}
    63f2:	4620      	mov	r0, r4
    63f4:	b007      	add	sp, #28
    63f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    63fa:	4908      	ldr	r1, [pc, #32]	; (641c <z_impl_k_thread_create+0x9c>)
    63fc:	4632      	mov	r2, r6
    63fe:	462b      	mov	r3, r5
    6400:	f104 0018 	add.w	r0, r4, #24
    6404:	f001 fd1c 	bl	7e40 <z_add_timeout>
    6408:	e7f3      	b.n	63f2 <z_impl_k_thread_create+0x72>
    640a:	bf00      	nop
    640c:	0000b6e7 	.word	0x0000b6e7
    6410:	0000b613 	.word	0x0000b613
    6414:	00009ea7 	.word	0x00009ea7
    6418:	0000b6f9 	.word	0x0000b6f9
    641c:	0000723d 	.word	0x0000723d

00006420 <z_init_static_threads>:
{
    6420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6424:	4c3b      	ldr	r4, [pc, #236]	; (6514 <z_init_static_threads+0xf4>)
	_FOREACH_STATIC_THREAD(thread_data) {
    6426:	4d3c      	ldr	r5, [pc, #240]	; (6518 <z_init_static_threads+0xf8>)
    6428:	4f3c      	ldr	r7, [pc, #240]	; (651c <z_init_static_threads+0xfc>)
{
    642a:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    642c:	42ac      	cmp	r4, r5
    642e:	4626      	mov	r6, r4
    6430:	d90e      	bls.n	6450 <z_init_static_threads+0x30>
    6432:	493b      	ldr	r1, [pc, #236]	; (6520 <z_init_static_threads+0x100>)
    6434:	483b      	ldr	r0, [pc, #236]	; (6524 <z_init_static_threads+0x104>)
    6436:	f240 23d5 	movw	r3, #725	; 0x2d5
    643a:	463a      	mov	r2, r7
    643c:	f002 fd6d 	bl	8f1a <assert_print>
    6440:	4839      	ldr	r0, [pc, #228]	; (6528 <z_init_static_threads+0x108>)
    6442:	f002 fd6a 	bl	8f1a <assert_print>
    6446:	f240 21d5 	movw	r1, #725	; 0x2d5
    644a:	4638      	mov	r0, r7
    644c:	f002 fd5e 	bl	8f0c <assert_post_action>
    6450:	42ae      	cmp	r6, r5
    6452:	f104 0430 	add.w	r4, r4, #48	; 0x30
    6456:	d31f      	bcc.n	6498 <z_init_static_threads+0x78>
	k_sched_lock();
    6458:	f000 fc4e 	bl	6cf8 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    645c:	4c2d      	ldr	r4, [pc, #180]	; (6514 <z_init_static_threads+0xf4>)
    645e:	4e2f      	ldr	r6, [pc, #188]	; (651c <z_init_static_threads+0xfc>)
    6460:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 6520 <z_init_static_threads+0x100>
    6464:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 6524 <z_init_static_threads+0x104>
    6468:	42ac      	cmp	r4, r5
    646a:	d90e      	bls.n	648a <z_init_static_threads+0x6a>
    646c:	4641      	mov	r1, r8
    646e:	f44f 733d 	mov.w	r3, #756	; 0x2f4
    6472:	4632      	mov	r2, r6
    6474:	4648      	mov	r0, r9
    6476:	f002 fd50 	bl	8f1a <assert_print>
    647a:	482b      	ldr	r0, [pc, #172]	; (6528 <z_init_static_threads+0x108>)
    647c:	f002 fd4d 	bl	8f1a <assert_print>
    6480:	f44f 713d 	mov.w	r1, #756	; 0x2f4
    6484:	4630      	mov	r0, r6
    6486:	f002 fd41 	bl	8f0c <assert_post_action>
    648a:	42ac      	cmp	r4, r5
    648c:	d320      	bcc.n	64d0 <z_init_static_threads+0xb0>
}
    648e:	b007      	add	sp, #28
    6490:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    6494:	f001 b914 	b.w	76c0 <k_sched_unlock>
		z_setup_new_thread(
    6498:	f854 3c04 	ldr.w	r3, [r4, #-4]
    649c:	9305      	str	r3, [sp, #20]
    649e:	f854 3c10 	ldr.w	r3, [r4, #-16]
    64a2:	9304      	str	r3, [sp, #16]
    64a4:	f854 3c14 	ldr.w	r3, [r4, #-20]
    64a8:	9303      	str	r3, [sp, #12]
    64aa:	f854 3c18 	ldr.w	r3, [r4, #-24]
    64ae:	9302      	str	r3, [sp, #8]
    64b0:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    64b4:	9301      	str	r3, [sp, #4]
    64b6:	f854 3c20 	ldr.w	r3, [r4, #-32]
    64ba:	9300      	str	r3, [sp, #0]
    64bc:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    64c0:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    64c4:	f7ff fef8 	bl	62b8 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    64c8:	f854 3c30 	ldr.w	r3, [r4, #-48]
    64cc:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    64ce:	e7ad      	b.n	642c <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    64d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    64d2:	1c5a      	adds	r2, r3, #1
    64d4:	d00f      	beq.n	64f6 <z_init_static_threads+0xd6>
					    K_MSEC(thread_data->init_delay));
    64d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    64da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    64de:	f240 30e7 	movw	r0, #999	; 0x3e7
    64e2:	2100      	movs	r1, #0
    64e4:	fbc3 0102 	smlal	r0, r1, r3, r2
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    64e8:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    64ec:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    64ee:	d104      	bne.n	64fa <z_init_static_threads+0xda>
	z_sched_start(thread);
    64f0:	4638      	mov	r0, r7
    64f2:	f000 fe4f 	bl	7194 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    64f6:	3430      	adds	r4, #48	; 0x30
    64f8:	e7b6      	b.n	6468 <z_init_static_threads+0x48>
    64fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    64fe:	2300      	movs	r3, #0
    6500:	f7fa f830 	bl	564 <__aeabi_uldivmod>
    6504:	4602      	mov	r2, r0
    6506:	460b      	mov	r3, r1
    6508:	f107 0018 	add.w	r0, r7, #24
    650c:	4907      	ldr	r1, [pc, #28]	; (652c <z_init_static_threads+0x10c>)
    650e:	f001 fc97 	bl	7e40 <z_add_timeout>
    6512:	e7f0      	b.n	64f6 <z_init_static_threads+0xd6>
    6514:	200001f4 	.word	0x200001f4
    6518:	200001f4 	.word	0x200001f4
    651c:	0000b613 	.word	0x0000b613
    6520:	0000b71e 	.word	0x0000b71e
    6524:	00009ea7 	.word	0x00009ea7
    6528:	0000b5f4 	.word	0x0000b5f4
    652c:	0000723d 	.word	0x0000723d

00006530 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    6530:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    6532:	b138      	cbz	r0, 6544 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    6534:	4b04      	ldr	r3, [pc, #16]	; (6548 <z_spin_lock_valid+0x18>)
    6536:	7d1b      	ldrb	r3, [r3, #20]
    6538:	f000 0003 	and.w	r0, r0, #3
    653c:	1ac0      	subs	r0, r0, r3
    653e:	bf18      	it	ne
    6540:	2001      	movne	r0, #1
    6542:	4770      	bx	lr
			return false;
		}
	}
	return true;
    6544:	2001      	movs	r0, #1
}
    6546:	4770      	bx	lr
    6548:	20000c3c 	.word	0x20000c3c

0000654c <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    654c:	4a06      	ldr	r2, [pc, #24]	; (6568 <z_spin_unlock_valid+0x1c>)
    654e:	7d11      	ldrb	r1, [r2, #20]
    6550:	6892      	ldr	r2, [r2, #8]
    6552:	430a      	orrs	r2, r1
    6554:	6801      	ldr	r1, [r0, #0]
{
    6556:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    6558:	4291      	cmp	r1, r2
    655a:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    655e:	bf04      	itt	eq
    6560:	6018      	streq	r0, [r3, #0]
	return true;
    6562:	2001      	moveq	r0, #1
}
    6564:	4770      	bx	lr
    6566:	bf00      	nop
    6568:	20000c3c 	.word	0x20000c3c

0000656c <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    656c:	4b02      	ldr	r3, [pc, #8]	; (6578 <z_spin_lock_set_owner+0xc>)
    656e:	7d1a      	ldrb	r2, [r3, #20]
    6570:	689b      	ldr	r3, [r3, #8]
    6572:	4313      	orrs	r3, r2
    6574:	6003      	str	r3, [r0, #0]
}
    6576:	4770      	bx	lr
    6578:	20000c3c 	.word	0x20000c3c

0000657c <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    657c:	4c13      	ldr	r4, [pc, #76]	; (65cc <idle+0x50>)
{
    657e:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    6580:	68a3      	ldr	r3, [r4, #8]
    6582:	f993 300e 	ldrsb.w	r3, [r3, #14]
    6586:	2b00      	cmp	r3, #0
    6588:	da09      	bge.n	659e <idle+0x22>
    658a:	4911      	ldr	r1, [pc, #68]	; (65d0 <idle+0x54>)
    658c:	4811      	ldr	r0, [pc, #68]	; (65d4 <idle+0x58>)
    658e:	4a12      	ldr	r2, [pc, #72]	; (65d8 <idle+0x5c>)
    6590:	2327      	movs	r3, #39	; 0x27
    6592:	f002 fcc2 	bl	8f1a <assert_print>
    6596:	4810      	ldr	r0, [pc, #64]	; (65d8 <idle+0x5c>)
    6598:	2127      	movs	r1, #39	; 0x27
    659a:	f002 fcb7 	bl	8f0c <assert_post_action>
	return !z_sys_post_kernel;
    659e:	4d0f      	ldr	r5, [pc, #60]	; (65dc <idle+0x60>)
	__asm__ volatile(
    65a0:	f04f 0240 	mov.w	r2, #64	; 0x40
    65a4:	f3ef 8311 	mrs	r3, BASEPRI
    65a8:	f382 8812 	msr	BASEPRI_MAX, r2
    65ac:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    65b0:	f001 fd5c 	bl	806c <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    65b4:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    65b6:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    65b8:	b913      	cbnz	r3, 65c0 <idle+0x44>
	arch_cpu_idle();
    65ba:	f7fc fb31 	bl	2c20 <arch_cpu_idle>
}
    65be:	e7ef      	b.n	65a0 <idle+0x24>
    65c0:	f7fc f986 	bl	28d0 <pm_system_suspend>
    65c4:	2800      	cmp	r0, #0
    65c6:	d1eb      	bne.n	65a0 <idle+0x24>
    65c8:	e7f7      	b.n	65ba <idle+0x3e>
    65ca:	bf00      	nop
    65cc:	20000c3c 	.word	0x20000c3c
    65d0:	0000b76c 	.word	0x0000b76c
    65d4:	00009ea7 	.word	0x00009ea7
    65d8:	0000b74b 	.word	0x0000b74b
    65dc:	2000128e 	.word	0x2000128e

000065e0 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    65e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    65e4:	4604      	mov	r4, r0
    65e6:	4617      	mov	r7, r2
    65e8:	461e      	mov	r6, r3
    65ea:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    65ee:	b163      	cbz	r3, 660a <z_impl_k_mutex_lock+0x2a>
    65f0:	496d      	ldr	r1, [pc, #436]	; (67a8 <z_impl_k_mutex_lock+0x1c8>)
    65f2:	4a6e      	ldr	r2, [pc, #440]	; (67ac <z_impl_k_mutex_lock+0x1cc>)
    65f4:	486e      	ldr	r0, [pc, #440]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    65f6:	2365      	movs	r3, #101	; 0x65
    65f8:	f002 fc8f 	bl	8f1a <assert_print>
    65fc:	486d      	ldr	r0, [pc, #436]	; (67b4 <z_impl_k_mutex_lock+0x1d4>)
    65fe:	f002 fc8c 	bl	8f1a <assert_print>
    6602:	486a      	ldr	r0, [pc, #424]	; (67ac <z_impl_k_mutex_lock+0x1cc>)
    6604:	2165      	movs	r1, #101	; 0x65
    6606:	f002 fc81 	bl	8f0c <assert_post_action>
    660a:	f04f 0340 	mov.w	r3, #64	; 0x40
    660e:	f3ef 8811 	mrs	r8, BASEPRI
    6612:	f383 8812 	msr	BASEPRI_MAX, r3
    6616:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    661a:	4867      	ldr	r0, [pc, #412]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    661c:	f7ff ff88 	bl	6530 <z_spin_lock_valid>
    6620:	b968      	cbnz	r0, 663e <z_impl_k_mutex_lock+0x5e>
    6622:	4a66      	ldr	r2, [pc, #408]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6624:	4966      	ldr	r1, [pc, #408]	; (67c0 <z_impl_k_mutex_lock+0x1e0>)
    6626:	4862      	ldr	r0, [pc, #392]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    6628:	238e      	movs	r3, #142	; 0x8e
    662a:	f002 fc76 	bl	8f1a <assert_print>
    662e:	4962      	ldr	r1, [pc, #392]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    6630:	4864      	ldr	r0, [pc, #400]	; (67c4 <z_impl_k_mutex_lock+0x1e4>)
    6632:	f002 fc72 	bl	8f1a <assert_print>
    6636:	4861      	ldr	r0, [pc, #388]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6638:	218e      	movs	r1, #142	; 0x8e
    663a:	f002 fc67 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    663e:	485e      	ldr	r0, [pc, #376]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    6640:	f7ff ff94 	bl	656c <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    6644:	68e3      	ldr	r3, [r4, #12]
    6646:	4a60      	ldr	r2, [pc, #384]	; (67c8 <z_impl_k_mutex_lock+0x1e8>)
    6648:	b1fb      	cbz	r3, 668a <z_impl_k_mutex_lock+0xaa>
    664a:	68a0      	ldr	r0, [r4, #8]
    664c:	6891      	ldr	r1, [r2, #8]
    664e:	4288      	cmp	r0, r1
    6650:	d03d      	beq.n	66ce <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    6652:	ea57 0306 	orrs.w	r3, r7, r6
    6656:	d13c      	bne.n	66d2 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6658:	4857      	ldr	r0, [pc, #348]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    665a:	f7ff ff77 	bl	654c <z_spin_unlock_valid>
    665e:	b968      	cbnz	r0, 667c <z_impl_k_mutex_lock+0x9c>
    6660:	4a56      	ldr	r2, [pc, #344]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6662:	495a      	ldr	r1, [pc, #360]	; (67cc <z_impl_k_mutex_lock+0x1ec>)
    6664:	4852      	ldr	r0, [pc, #328]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    6666:	23b9      	movs	r3, #185	; 0xb9
    6668:	f002 fc57 	bl	8f1a <assert_print>
    666c:	4952      	ldr	r1, [pc, #328]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    666e:	4858      	ldr	r0, [pc, #352]	; (67d0 <z_impl_k_mutex_lock+0x1f0>)
    6670:	f002 fc53 	bl	8f1a <assert_print>
    6674:	4851      	ldr	r0, [pc, #324]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6676:	21b9      	movs	r1, #185	; 0xb9
    6678:	f002 fc48 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    667c:	f388 8811 	msr	BASEPRI, r8
    6680:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    6684:	f06f 000f 	mvn.w	r0, #15
    6688:	e01e      	b.n	66c8 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    668a:	6891      	ldr	r1, [r2, #8]
    668c:	f991 100e 	ldrsb.w	r1, [r1, #14]
    6690:	4849      	ldr	r0, [pc, #292]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    6692:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    6694:	3301      	adds	r3, #1
    6696:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    6698:	6893      	ldr	r3, [r2, #8]
    669a:	60a3      	str	r3, [r4, #8]
    669c:	f7ff ff56 	bl	654c <z_spin_unlock_valid>
    66a0:	b968      	cbnz	r0, 66be <z_impl_k_mutex_lock+0xde>
    66a2:	4a46      	ldr	r2, [pc, #280]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    66a4:	4949      	ldr	r1, [pc, #292]	; (67cc <z_impl_k_mutex_lock+0x1ec>)
    66a6:	4842      	ldr	r0, [pc, #264]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    66a8:	23b9      	movs	r3, #185	; 0xb9
    66aa:	f002 fc36 	bl	8f1a <assert_print>
    66ae:	4942      	ldr	r1, [pc, #264]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    66b0:	4847      	ldr	r0, [pc, #284]	; (67d0 <z_impl_k_mutex_lock+0x1f0>)
    66b2:	f002 fc32 	bl	8f1a <assert_print>
    66b6:	4841      	ldr	r0, [pc, #260]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    66b8:	21b9      	movs	r1, #185	; 0xb9
    66ba:	f002 fc27 	bl	8f0c <assert_post_action>
    66be:	f388 8811 	msr	BASEPRI, r8
    66c2:	f3bf 8f6f 	isb	sy
		return 0;
    66c6:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    66c8:	b002      	add	sp, #8
    66ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    66ce:	6921      	ldr	r1, [r4, #16]
    66d0:	e7de      	b.n	6690 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    66d2:	f991 100e 	ldrsb.w	r1, [r1, #14]
    66d6:	f990 300e 	ldrsb.w	r3, [r0, #14]
    66da:	4299      	cmp	r1, r3
    66dc:	bfa8      	it	ge
    66de:	4619      	movge	r1, r3
    66e0:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    66e4:	4291      	cmp	r1, r2
    66e6:	bfb8      	it	lt
    66e8:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    66ea:	4299      	cmp	r1, r3
    66ec:	da43      	bge.n	6776 <z_impl_k_mutex_lock+0x196>
		resched = adjust_owner_prio(mutex, new_prio);
    66ee:	f003 f833 	bl	9758 <adjust_owner_prio.isra.0>
    66f2:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    66f4:	e9cd 7600 	strd	r7, r6, [sp]
    66f8:	482f      	ldr	r0, [pc, #188]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    66fa:	4622      	mov	r2, r4
    66fc:	4641      	mov	r1, r8
    66fe:	f000 feaf 	bl	7460 <z_pend_curr>
	if (got_mutex == 0) {
    6702:	2800      	cmp	r0, #0
    6704:	d0e0      	beq.n	66c8 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    6706:	f04f 0340 	mov.w	r3, #64	; 0x40
    670a:	f3ef 8611 	mrs	r6, BASEPRI
    670e:	f383 8812 	msr	BASEPRI_MAX, r3
    6712:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6716:	4828      	ldr	r0, [pc, #160]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    6718:	f7ff ff0a 	bl	6530 <z_spin_lock_valid>
    671c:	b968      	cbnz	r0, 673a <z_impl_k_mutex_lock+0x15a>
    671e:	4a27      	ldr	r2, [pc, #156]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6720:	4927      	ldr	r1, [pc, #156]	; (67c0 <z_impl_k_mutex_lock+0x1e0>)
    6722:	4823      	ldr	r0, [pc, #140]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    6724:	238e      	movs	r3, #142	; 0x8e
    6726:	f002 fbf8 	bl	8f1a <assert_print>
    672a:	4923      	ldr	r1, [pc, #140]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    672c:	4825      	ldr	r0, [pc, #148]	; (67c4 <z_impl_k_mutex_lock+0x1e4>)
    672e:	f002 fbf4 	bl	8f1a <assert_print>
    6732:	4822      	ldr	r0, [pc, #136]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6734:	218e      	movs	r1, #142	; 0x8e
    6736:	f002 fbe9 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    673a:	481f      	ldr	r0, [pc, #124]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    673c:	f7ff ff16 	bl	656c <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    6740:	6823      	ldr	r3, [r4, #0]
    6742:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6744:	42a3      	cmp	r3, r4
    6746:	d00a      	beq.n	675e <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    6748:	b14b      	cbz	r3, 675e <z_impl_k_mutex_lock+0x17e>
    674a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    674e:	4299      	cmp	r1, r3
    6750:	bfa8      	it	ge
    6752:	4619      	movge	r1, r3
    6754:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    6758:	4299      	cmp	r1, r3
    675a:	bfb8      	it	lt
    675c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    675e:	68a0      	ldr	r0, [r4, #8]
    6760:	f002 fffa 	bl	9758 <adjust_owner_prio.isra.0>
    6764:	b900      	cbnz	r0, 6768 <z_impl_k_mutex_lock+0x188>
	if (resched) {
    6766:	b145      	cbz	r5, 677a <z_impl_k_mutex_lock+0x19a>
		z_reschedule(&lock, key);
    6768:	4813      	ldr	r0, [pc, #76]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    676a:	4631      	mov	r1, r6
    676c:	f000 fa80 	bl	6c70 <z_reschedule>
	return -EAGAIN;
    6770:	f06f 000a 	mvn.w	r0, #10
    6774:	e7a8      	b.n	66c8 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    6776:	2500      	movs	r5, #0
    6778:	e7bc      	b.n	66f4 <z_impl_k_mutex_lock+0x114>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    677a:	480f      	ldr	r0, [pc, #60]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    677c:	f7ff fee6 	bl	654c <z_spin_unlock_valid>
    6780:	b968      	cbnz	r0, 679e <z_impl_k_mutex_lock+0x1be>
    6782:	4a0e      	ldr	r2, [pc, #56]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6784:	4911      	ldr	r1, [pc, #68]	; (67cc <z_impl_k_mutex_lock+0x1ec>)
    6786:	480a      	ldr	r0, [pc, #40]	; (67b0 <z_impl_k_mutex_lock+0x1d0>)
    6788:	23b9      	movs	r3, #185	; 0xb9
    678a:	f002 fbc6 	bl	8f1a <assert_print>
    678e:	490a      	ldr	r1, [pc, #40]	; (67b8 <z_impl_k_mutex_lock+0x1d8>)
    6790:	480f      	ldr	r0, [pc, #60]	; (67d0 <z_impl_k_mutex_lock+0x1f0>)
    6792:	f002 fbc2 	bl	8f1a <assert_print>
    6796:	4809      	ldr	r0, [pc, #36]	; (67bc <z_impl_k_mutex_lock+0x1dc>)
    6798:	21b9      	movs	r1, #185	; 0xb9
    679a:	f002 fbb7 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    679e:	f386 8811 	msr	BASEPRI, r6
    67a2:	f3bf 8f6f 	isb	sy
    67a6:	e7e3      	b.n	6770 <z_impl_k_mutex_lock+0x190>
    67a8:	0000b6e7 	.word	0x0000b6e7
    67ac:	0000b794 	.word	0x0000b794
    67b0:	00009ea7 	.word	0x00009ea7
    67b4:	0000b7b6 	.word	0x0000b7b6
    67b8:	20000c64 	.word	0x20000c64
    67bc:	0000a377 	.word	0x0000a377
    67c0:	0000a3d0 	.word	0x0000a3d0
    67c4:	0000a3e5 	.word	0x0000a3e5
    67c8:	20000c3c 	.word	0x20000c3c
    67cc:	0000a3a4 	.word	0x0000a3a4
    67d0:	0000a3bb 	.word	0x0000a3bb

000067d4 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    67d4:	b538      	push	{r3, r4, r5, lr}
    67d6:	4604      	mov	r4, r0
    67d8:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    67dc:	b163      	cbz	r3, 67f8 <z_impl_k_mutex_unlock+0x24>
    67de:	4950      	ldr	r1, [pc, #320]	; (6920 <z_impl_k_mutex_unlock+0x14c>)
    67e0:	4a50      	ldr	r2, [pc, #320]	; (6924 <z_impl_k_mutex_unlock+0x150>)
    67e2:	4851      	ldr	r0, [pc, #324]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    67e4:	23c7      	movs	r3, #199	; 0xc7
    67e6:	f002 fb98 	bl	8f1a <assert_print>
    67ea:	4850      	ldr	r0, [pc, #320]	; (692c <z_impl_k_mutex_unlock+0x158>)
    67ec:	f002 fb95 	bl	8f1a <assert_print>
    67f0:	484c      	ldr	r0, [pc, #304]	; (6924 <z_impl_k_mutex_unlock+0x150>)
    67f2:	21c7      	movs	r1, #199	; 0xc7
    67f4:	f002 fb8a 	bl	8f0c <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    67f8:	68a3      	ldr	r3, [r4, #8]
    67fa:	2b00      	cmp	r3, #0
    67fc:	f000 8089 	beq.w	6912 <z_impl_k_mutex_unlock+0x13e>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    6800:	4d4b      	ldr	r5, [pc, #300]	; (6930 <z_impl_k_mutex_unlock+0x15c>)
    6802:	68aa      	ldr	r2, [r5, #8]
    6804:	4293      	cmp	r3, r2
    6806:	f040 8087 	bne.w	6918 <z_impl_k_mutex_unlock+0x144>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    680a:	68e3      	ldr	r3, [r4, #12]
    680c:	b94b      	cbnz	r3, 6822 <z_impl_k_mutex_unlock+0x4e>
    680e:	4949      	ldr	r1, [pc, #292]	; (6934 <z_impl_k_mutex_unlock+0x160>)
    6810:	4845      	ldr	r0, [pc, #276]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    6812:	4a44      	ldr	r2, [pc, #272]	; (6924 <z_impl_k_mutex_unlock+0x150>)
    6814:	23df      	movs	r3, #223	; 0xdf
    6816:	f002 fb80 	bl	8f1a <assert_print>
    681a:	4842      	ldr	r0, [pc, #264]	; (6924 <z_impl_k_mutex_unlock+0x150>)
    681c:	21df      	movs	r1, #223	; 0xdf
    681e:	f002 fb75 	bl	8f0c <assert_post_action>
    6822:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    6826:	b163      	cbz	r3, 6842 <z_impl_k_mutex_unlock+0x6e>
    6828:	493d      	ldr	r1, [pc, #244]	; (6920 <z_impl_k_mutex_unlock+0x14c>)
    682a:	4a43      	ldr	r2, [pc, #268]	; (6938 <z_impl_k_mutex_unlock+0x164>)
    682c:	483e      	ldr	r0, [pc, #248]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    682e:	23fd      	movs	r3, #253	; 0xfd
    6830:	f002 fb73 	bl	8f1a <assert_print>
    6834:	4841      	ldr	r0, [pc, #260]	; (693c <z_impl_k_mutex_unlock+0x168>)
    6836:	f002 fb70 	bl	8f1a <assert_print>
    683a:	483f      	ldr	r0, [pc, #252]	; (6938 <z_impl_k_mutex_unlock+0x164>)
    683c:	21fd      	movs	r1, #253	; 0xfd
    683e:	f002 fb65 	bl	8f0c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6842:	68ab      	ldr	r3, [r5, #8]
    6844:	7bdb      	ldrb	r3, [r3, #15]
    6846:	2b01      	cmp	r3, #1
    6848:	d10c      	bne.n	6864 <z_impl_k_mutex_unlock+0x90>
    684a:	493d      	ldr	r1, [pc, #244]	; (6940 <z_impl_k_mutex_unlock+0x16c>)
    684c:	4a3a      	ldr	r2, [pc, #232]	; (6938 <z_impl_k_mutex_unlock+0x164>)
    684e:	4836      	ldr	r0, [pc, #216]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    6850:	23fe      	movs	r3, #254	; 0xfe
    6852:	f002 fb62 	bl	8f1a <assert_print>
    6856:	4839      	ldr	r0, [pc, #228]	; (693c <z_impl_k_mutex_unlock+0x168>)
    6858:	f002 fb5f 	bl	8f1a <assert_print>
    685c:	4836      	ldr	r0, [pc, #216]	; (6938 <z_impl_k_mutex_unlock+0x164>)
    685e:	21fe      	movs	r1, #254	; 0xfe
    6860:	f002 fb54 	bl	8f0c <assert_post_action>

	--_current->base.sched_locked;
    6864:	68aa      	ldr	r2, [r5, #8]
    6866:	7bd3      	ldrb	r3, [r2, #15]
    6868:	3b01      	subs	r3, #1
    686a:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    686c:	68e3      	ldr	r3, [r4, #12]
    686e:	2b01      	cmp	r3, #1
    6870:	d905      	bls.n	687e <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    6872:	3b01      	subs	r3, #1
    6874:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    6876:	f000 ff23 	bl	76c0 <k_sched_unlock>

	return 0;
    687a:	2000      	movs	r0, #0
}
    687c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    687e:	f04f 0340 	mov.w	r3, #64	; 0x40
    6882:	f3ef 8511 	mrs	r5, BASEPRI
    6886:	f383 8812 	msr	BASEPRI_MAX, r3
    688a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    688e:	482d      	ldr	r0, [pc, #180]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    6890:	f7ff fe4e 	bl	6530 <z_spin_lock_valid>
    6894:	b968      	cbnz	r0, 68b2 <z_impl_k_mutex_unlock+0xde>
    6896:	4a2c      	ldr	r2, [pc, #176]	; (6948 <z_impl_k_mutex_unlock+0x174>)
    6898:	492c      	ldr	r1, [pc, #176]	; (694c <z_impl_k_mutex_unlock+0x178>)
    689a:	4823      	ldr	r0, [pc, #140]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    689c:	238e      	movs	r3, #142	; 0x8e
    689e:	f002 fb3c 	bl	8f1a <assert_print>
    68a2:	4928      	ldr	r1, [pc, #160]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    68a4:	482a      	ldr	r0, [pc, #168]	; (6950 <z_impl_k_mutex_unlock+0x17c>)
    68a6:	f002 fb38 	bl	8f1a <assert_print>
    68aa:	4827      	ldr	r0, [pc, #156]	; (6948 <z_impl_k_mutex_unlock+0x174>)
    68ac:	218e      	movs	r1, #142	; 0x8e
    68ae:	f002 fb2d 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    68b2:	4824      	ldr	r0, [pc, #144]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    68b4:	f7ff fe5a 	bl	656c <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    68b8:	6921      	ldr	r1, [r4, #16]
    68ba:	68a0      	ldr	r0, [r4, #8]
    68bc:	f002 ff4c 	bl	9758 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    68c0:	4620      	mov	r0, r4
    68c2:	f000 ffc5 	bl	7850 <z_unpend_first_thread>
	mutex->owner = new_owner;
    68c6:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    68c8:	b158      	cbz	r0, 68e2 <z_impl_k_mutex_unlock+0x10e>
		mutex->owner_orig_prio = new_owner->base.prio;
    68ca:	f990 200e 	ldrsb.w	r2, [r0, #14]
    68ce:	6122      	str	r2, [r4, #16]
    68d0:	2200      	movs	r2, #0
    68d2:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    68d4:	f000 fc16 	bl	7104 <z_ready_thread>
		z_reschedule(&lock, key);
    68d8:	481a      	ldr	r0, [pc, #104]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    68da:	4629      	mov	r1, r5
    68dc:	f000 f9c8 	bl	6c70 <z_reschedule>
    68e0:	e7c9      	b.n	6876 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    68e2:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    68e4:	4817      	ldr	r0, [pc, #92]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    68e6:	f7ff fe31 	bl	654c <z_spin_unlock_valid>
    68ea:	b968      	cbnz	r0, 6908 <z_impl_k_mutex_unlock+0x134>
    68ec:	4a16      	ldr	r2, [pc, #88]	; (6948 <z_impl_k_mutex_unlock+0x174>)
    68ee:	4919      	ldr	r1, [pc, #100]	; (6954 <z_impl_k_mutex_unlock+0x180>)
    68f0:	480d      	ldr	r0, [pc, #52]	; (6928 <z_impl_k_mutex_unlock+0x154>)
    68f2:	23b9      	movs	r3, #185	; 0xb9
    68f4:	f002 fb11 	bl	8f1a <assert_print>
    68f8:	4912      	ldr	r1, [pc, #72]	; (6944 <z_impl_k_mutex_unlock+0x170>)
    68fa:	4817      	ldr	r0, [pc, #92]	; (6958 <z_impl_k_mutex_unlock+0x184>)
    68fc:	f002 fb0d 	bl	8f1a <assert_print>
    6900:	4811      	ldr	r0, [pc, #68]	; (6948 <z_impl_k_mutex_unlock+0x174>)
    6902:	21b9      	movs	r1, #185	; 0xb9
    6904:	f002 fb02 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6908:	f385 8811 	msr	BASEPRI, r5
    690c:	f3bf 8f6f 	isb	sy
    6910:	e7b1      	b.n	6876 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    6912:	f06f 0015 	mvn.w	r0, #21
    6916:	e7b1      	b.n	687c <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    6918:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    691c:	e7ae      	b.n	687c <z_impl_k_mutex_unlock+0xa8>
    691e:	bf00      	nop
    6920:	0000b6e7 	.word	0x0000b6e7
    6924:	0000b794 	.word	0x0000b794
    6928:	00009ea7 	.word	0x00009ea7
    692c:	0000b7b6 	.word	0x0000b7b6
    6930:	20000c3c 	.word	0x20000c3c
    6934:	0000b7db 	.word	0x0000b7db
    6938:	0000b7f2 	.word	0x0000b7f2
    693c:	0000b81d 	.word	0x0000b81d
    6940:	0000b820 	.word	0x0000b820
    6944:	20000c64 	.word	0x20000c64
    6948:	0000a377 	.word	0x0000a377
    694c:	0000a3d0 	.word	0x0000a3d0
    6950:	0000a3e5 	.word	0x0000a3e5
    6954:	0000a3a4 	.word	0x0000a3a4
    6958:	0000a3bb 	.word	0x0000a3bb

0000695c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    695c:	b538      	push	{r3, r4, r5, lr}
    695e:	4604      	mov	r4, r0
	__asm__ volatile(
    6960:	f04f 0340 	mov.w	r3, #64	; 0x40
    6964:	f3ef 8511 	mrs	r5, BASEPRI
    6968:	f383 8812 	msr	BASEPRI_MAX, r3
    696c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6970:	4814      	ldr	r0, [pc, #80]	; (69c4 <z_impl_k_sem_give+0x68>)
    6972:	f7ff fddd 	bl	6530 <z_spin_lock_valid>
    6976:	b968      	cbnz	r0, 6994 <z_impl_k_sem_give+0x38>
    6978:	4a13      	ldr	r2, [pc, #76]	; (69c8 <z_impl_k_sem_give+0x6c>)
    697a:	4914      	ldr	r1, [pc, #80]	; (69cc <z_impl_k_sem_give+0x70>)
    697c:	4814      	ldr	r0, [pc, #80]	; (69d0 <z_impl_k_sem_give+0x74>)
    697e:	238e      	movs	r3, #142	; 0x8e
    6980:	f002 facb 	bl	8f1a <assert_print>
    6984:	490f      	ldr	r1, [pc, #60]	; (69c4 <z_impl_k_sem_give+0x68>)
    6986:	4813      	ldr	r0, [pc, #76]	; (69d4 <z_impl_k_sem_give+0x78>)
    6988:	f002 fac7 	bl	8f1a <assert_print>
    698c:	480e      	ldr	r0, [pc, #56]	; (69c8 <z_impl_k_sem_give+0x6c>)
    698e:	218e      	movs	r1, #142	; 0x8e
    6990:	f002 fabc 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6994:	480b      	ldr	r0, [pc, #44]	; (69c4 <z_impl_k_sem_give+0x68>)
    6996:	f7ff fde9 	bl	656c <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    699a:	4620      	mov	r0, r4
    699c:	f000 ff58 	bl	7850 <z_unpend_first_thread>

	if (thread != NULL) {
    69a0:	b148      	cbz	r0, 69b6 <z_impl_k_sem_give+0x5a>
    69a2:	2200      	movs	r2, #0
    69a4:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    69a6:	f000 fbad 	bl	7104 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    69aa:	4629      	mov	r1, r5
    69ac:	4805      	ldr	r0, [pc, #20]	; (69c4 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    69ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    69b2:	f000 b95d 	b.w	6c70 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    69b6:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    69ba:	429a      	cmp	r2, r3
    69bc:	bf18      	it	ne
    69be:	3301      	addne	r3, #1
    69c0:	60a3      	str	r3, [r4, #8]
}
    69c2:	e7f2      	b.n	69aa <z_impl_k_sem_give+0x4e>
    69c4:	20000c68 	.word	0x20000c68
    69c8:	0000a377 	.word	0x0000a377
    69cc:	0000a3d0 	.word	0x0000a3d0
    69d0:	00009ea7 	.word	0x00009ea7
    69d4:	0000a3e5 	.word	0x0000a3e5

000069d8 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    69d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    69da:	4604      	mov	r4, r0
    69dc:	4617      	mov	r7, r2
    69de:	461d      	mov	r5, r3
    69e0:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    69e4:	b17b      	cbz	r3, 6a06 <z_impl_k_sem_take+0x2e>
    69e6:	ea52 0305 	orrs.w	r3, r2, r5
    69ea:	d00c      	beq.n	6a06 <z_impl_k_sem_take+0x2e>
    69ec:	4935      	ldr	r1, [pc, #212]	; (6ac4 <z_impl_k_sem_take+0xec>)
    69ee:	4a36      	ldr	r2, [pc, #216]	; (6ac8 <z_impl_k_sem_take+0xf0>)
    69f0:	4836      	ldr	r0, [pc, #216]	; (6acc <z_impl_k_sem_take+0xf4>)
    69f2:	2379      	movs	r3, #121	; 0x79
    69f4:	f002 fa91 	bl	8f1a <assert_print>
    69f8:	4835      	ldr	r0, [pc, #212]	; (6ad0 <z_impl_k_sem_take+0xf8>)
    69fa:	f002 fa8e 	bl	8f1a <assert_print>
    69fe:	4832      	ldr	r0, [pc, #200]	; (6ac8 <z_impl_k_sem_take+0xf0>)
    6a00:	2179      	movs	r1, #121	; 0x79
    6a02:	f002 fa83 	bl	8f0c <assert_post_action>
    6a06:	f04f 0340 	mov.w	r3, #64	; 0x40
    6a0a:	f3ef 8611 	mrs	r6, BASEPRI
    6a0e:	f383 8812 	msr	BASEPRI_MAX, r3
    6a12:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6a16:	482f      	ldr	r0, [pc, #188]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a18:	f7ff fd8a 	bl	6530 <z_spin_lock_valid>
    6a1c:	b968      	cbnz	r0, 6a3a <z_impl_k_sem_take+0x62>
    6a1e:	4a2e      	ldr	r2, [pc, #184]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a20:	492e      	ldr	r1, [pc, #184]	; (6adc <z_impl_k_sem_take+0x104>)
    6a22:	482a      	ldr	r0, [pc, #168]	; (6acc <z_impl_k_sem_take+0xf4>)
    6a24:	238e      	movs	r3, #142	; 0x8e
    6a26:	f002 fa78 	bl	8f1a <assert_print>
    6a2a:	492a      	ldr	r1, [pc, #168]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a2c:	482c      	ldr	r0, [pc, #176]	; (6ae0 <z_impl_k_sem_take+0x108>)
    6a2e:	f002 fa74 	bl	8f1a <assert_print>
    6a32:	4829      	ldr	r0, [pc, #164]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a34:	218e      	movs	r1, #142	; 0x8e
    6a36:	f002 fa69 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6a3a:	4826      	ldr	r0, [pc, #152]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a3c:	f7ff fd96 	bl	656c <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    6a40:	68a3      	ldr	r3, [r4, #8]
    6a42:	b1d3      	cbz	r3, 6a7a <z_impl_k_sem_take+0xa2>
		sem->count--;
    6a44:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6a46:	4823      	ldr	r0, [pc, #140]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a48:	60a3      	str	r3, [r4, #8]
    6a4a:	f7ff fd7f 	bl	654c <z_spin_unlock_valid>
    6a4e:	b968      	cbnz	r0, 6a6c <z_impl_k_sem_take+0x94>
    6a50:	4a21      	ldr	r2, [pc, #132]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a52:	4924      	ldr	r1, [pc, #144]	; (6ae4 <z_impl_k_sem_take+0x10c>)
    6a54:	481d      	ldr	r0, [pc, #116]	; (6acc <z_impl_k_sem_take+0xf4>)
    6a56:	23b9      	movs	r3, #185	; 0xb9
    6a58:	f002 fa5f 	bl	8f1a <assert_print>
    6a5c:	491d      	ldr	r1, [pc, #116]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a5e:	4822      	ldr	r0, [pc, #136]	; (6ae8 <z_impl_k_sem_take+0x110>)
    6a60:	f002 fa5b 	bl	8f1a <assert_print>
    6a64:	481c      	ldr	r0, [pc, #112]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a66:	21b9      	movs	r1, #185	; 0xb9
    6a68:	f002 fa50 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6a6c:	f386 8811 	msr	BASEPRI, r6
    6a70:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    6a74:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    6a76:	b003      	add	sp, #12
    6a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6a7a:	ea57 0305 	orrs.w	r3, r7, r5
    6a7e:	d118      	bne.n	6ab2 <z_impl_k_sem_take+0xda>
    6a80:	4814      	ldr	r0, [pc, #80]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a82:	f7ff fd63 	bl	654c <z_spin_unlock_valid>
    6a86:	b968      	cbnz	r0, 6aa4 <z_impl_k_sem_take+0xcc>
    6a88:	4a13      	ldr	r2, [pc, #76]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a8a:	4916      	ldr	r1, [pc, #88]	; (6ae4 <z_impl_k_sem_take+0x10c>)
    6a8c:	480f      	ldr	r0, [pc, #60]	; (6acc <z_impl_k_sem_take+0xf4>)
    6a8e:	23b9      	movs	r3, #185	; 0xb9
    6a90:	f002 fa43 	bl	8f1a <assert_print>
    6a94:	490f      	ldr	r1, [pc, #60]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6a96:	4814      	ldr	r0, [pc, #80]	; (6ae8 <z_impl_k_sem_take+0x110>)
    6a98:	f002 fa3f 	bl	8f1a <assert_print>
    6a9c:	480e      	ldr	r0, [pc, #56]	; (6ad8 <z_impl_k_sem_take+0x100>)
    6a9e:	21b9      	movs	r1, #185	; 0xb9
    6aa0:	f002 fa34 	bl	8f0c <assert_post_action>
    6aa4:	f386 8811 	msr	BASEPRI, r6
    6aa8:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    6aac:	f06f 000f 	mvn.w	r0, #15
    6ab0:	e7e1      	b.n	6a76 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    6ab2:	e9cd 7500 	strd	r7, r5, [sp]
    6ab6:	4622      	mov	r2, r4
    6ab8:	4631      	mov	r1, r6
    6aba:	4806      	ldr	r0, [pc, #24]	; (6ad4 <z_impl_k_sem_take+0xfc>)
    6abc:	f000 fcd0 	bl	7460 <z_pend_curr>
	return ret;
    6ac0:	e7d9      	b.n	6a76 <z_impl_k_sem_take+0x9e>
    6ac2:	bf00      	nop
    6ac4:	0000b871 	.word	0x0000b871
    6ac8:	0000b851 	.word	0x0000b851
    6acc:	00009ea7 	.word	0x00009ea7
    6ad0:	0000b81d 	.word	0x0000b81d
    6ad4:	20000c68 	.word	0x20000c68
    6ad8:	0000a377 	.word	0x0000a377
    6adc:	0000a3d0 	.word	0x0000a3d0
    6ae0:	0000a3e5 	.word	0x0000a3e5
    6ae4:	0000a3a4 	.word	0x0000a3a4
    6ae8:	0000a3bb 	.word	0x0000a3bb

00006aec <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    6aec:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    6aee:	4d07      	ldr	r5, [pc, #28]	; (6b0c <z_reset_time_slice+0x20>)
    6af0:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    6af2:	b154      	cbz	r4, 6b0a <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    6af4:	f7fe f992 	bl	4e1c <sys_clock_elapsed>
    6af8:	4b05      	ldr	r3, [pc, #20]	; (6b10 <z_reset_time_slice+0x24>)
    6afa:	4404      	add	r4, r0
    6afc:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    6afe:	6828      	ldr	r0, [r5, #0]
    6b00:	2100      	movs	r1, #0
	}
}
    6b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    6b06:	f001 baf9 	b.w	80fc <z_set_timeout_expiry>
}
    6b0a:	bd38      	pop	{r3, r4, r5, pc}
    6b0c:	20000c78 	.word	0x20000c78
    6b10:	20000c3c 	.word	0x20000c3c

00006b14 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    6b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b16:	4604      	mov	r4, r0
    6b18:	460d      	mov	r5, r1
	__asm__ volatile(
    6b1a:	f04f 0340 	mov.w	r3, #64	; 0x40
    6b1e:	f3ef 8711 	mrs	r7, BASEPRI
    6b22:	f383 8812 	msr	BASEPRI_MAX, r3
    6b26:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6b2a:	4823      	ldr	r0, [pc, #140]	; (6bb8 <k_sched_time_slice_set+0xa4>)
    6b2c:	f7ff fd00 	bl	6530 <z_spin_lock_valid>
    6b30:	b968      	cbnz	r0, 6b4e <k_sched_time_slice_set+0x3a>
    6b32:	4a22      	ldr	r2, [pc, #136]	; (6bbc <k_sched_time_slice_set+0xa8>)
    6b34:	4922      	ldr	r1, [pc, #136]	; (6bc0 <k_sched_time_slice_set+0xac>)
    6b36:	4823      	ldr	r0, [pc, #140]	; (6bc4 <k_sched_time_slice_set+0xb0>)
    6b38:	238e      	movs	r3, #142	; 0x8e
    6b3a:	f002 f9ee 	bl	8f1a <assert_print>
    6b3e:	491e      	ldr	r1, [pc, #120]	; (6bb8 <k_sched_time_slice_set+0xa4>)
    6b40:	4821      	ldr	r0, [pc, #132]	; (6bc8 <k_sched_time_slice_set+0xb4>)
    6b42:	f002 f9ea 	bl	8f1a <assert_print>
    6b46:	481d      	ldr	r0, [pc, #116]	; (6bbc <k_sched_time_slice_set+0xa8>)
    6b48:	218e      	movs	r1, #142	; 0x8e
    6b4a:	f002 f9df 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6b4e:	481a      	ldr	r0, [pc, #104]	; (6bb8 <k_sched_time_slice_set+0xa4>)
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    6b50:	4e1e      	ldr	r6, [pc, #120]	; (6bcc <k_sched_time_slice_set+0xb8>)
    6b52:	f7ff fd0b 	bl	656c <z_spin_lock_set_owner>
    6b56:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    6b58:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    6b5c:	f240 30e7 	movw	r0, #999	; 0x3e7
    6b60:	6131      	str	r1, [r6, #16]
    6b62:	2300      	movs	r3, #0
    6b64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6b68:	fbe4 010c 	umlal	r0, r1, r4, ip
    6b6c:	f7f9 fcfa 	bl	564 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    6b70:	2c00      	cmp	r4, #0
    6b72:	4b17      	ldr	r3, [pc, #92]	; (6bd0 <k_sched_time_slice_set+0xbc>)
    6b74:	dc1c      	bgt.n	6bb0 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    6b76:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    6b78:	4b16      	ldr	r3, [pc, #88]	; (6bd4 <k_sched_time_slice_set+0xc0>)
		z_reset_time_slice(_current);
    6b7a:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    6b7c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    6b7e:	f7ff ffb5 	bl	6aec <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6b82:	480d      	ldr	r0, [pc, #52]	; (6bb8 <k_sched_time_slice_set+0xa4>)
    6b84:	f7ff fce2 	bl	654c <z_spin_unlock_valid>
    6b88:	b968      	cbnz	r0, 6ba6 <k_sched_time_slice_set+0x92>
    6b8a:	4a0c      	ldr	r2, [pc, #48]	; (6bbc <k_sched_time_slice_set+0xa8>)
    6b8c:	4912      	ldr	r1, [pc, #72]	; (6bd8 <k_sched_time_slice_set+0xc4>)
    6b8e:	480d      	ldr	r0, [pc, #52]	; (6bc4 <k_sched_time_slice_set+0xb0>)
    6b90:	23b9      	movs	r3, #185	; 0xb9
    6b92:	f002 f9c2 	bl	8f1a <assert_print>
    6b96:	4908      	ldr	r1, [pc, #32]	; (6bb8 <k_sched_time_slice_set+0xa4>)
    6b98:	4810      	ldr	r0, [pc, #64]	; (6bdc <k_sched_time_slice_set+0xc8>)
    6b9a:	f002 f9be 	bl	8f1a <assert_print>
    6b9e:	4807      	ldr	r0, [pc, #28]	; (6bbc <k_sched_time_slice_set+0xa8>)
    6ba0:	21b9      	movs	r1, #185	; 0xb9
    6ba2:	f002 f9b3 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6ba6:	f387 8811 	msr	BASEPRI, r7
    6baa:	f3bf 8f6f 	isb	sy
	}
}
    6bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    6bb0:	2802      	cmp	r0, #2
    6bb2:	bfb8      	it	lt
    6bb4:	2002      	movlt	r0, #2
    6bb6:	e7de      	b.n	6b76 <k_sched_time_slice_set+0x62>
    6bb8:	20000c70 	.word	0x20000c70
    6bbc:	0000a377 	.word	0x0000a377
    6bc0:	0000a3d0 	.word	0x0000a3d0
    6bc4:	00009ea7 	.word	0x00009ea7
    6bc8:	0000a3e5 	.word	0x0000a3e5
    6bcc:	20000c3c 	.word	0x20000c3c
    6bd0:	20000c78 	.word	0x20000c78
    6bd4:	20000c74 	.word	0x20000c74
    6bd8:	0000a3a4 	.word	0x0000a3a4
    6bdc:	0000a3bb 	.word	0x0000a3bb

00006be0 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    6be0:	b538      	push	{r3, r4, r5, lr}
    6be2:	4604      	mov	r4, r0
	__asm__ volatile(
    6be4:	f04f 0340 	mov.w	r3, #64	; 0x40
    6be8:	f3ef 8511 	mrs	r5, BASEPRI
    6bec:	f383 8812 	msr	BASEPRI_MAX, r3
    6bf0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6bf4:	4817      	ldr	r0, [pc, #92]	; (6c54 <z_unpend_thread_no_timeout+0x74>)
    6bf6:	f7ff fc9b 	bl	6530 <z_spin_lock_valid>
    6bfa:	b968      	cbnz	r0, 6c18 <z_unpend_thread_no_timeout+0x38>
    6bfc:	4a16      	ldr	r2, [pc, #88]	; (6c58 <z_unpend_thread_no_timeout+0x78>)
    6bfe:	4917      	ldr	r1, [pc, #92]	; (6c5c <z_unpend_thread_no_timeout+0x7c>)
    6c00:	4817      	ldr	r0, [pc, #92]	; (6c60 <z_unpend_thread_no_timeout+0x80>)
    6c02:	238e      	movs	r3, #142	; 0x8e
    6c04:	f002 f989 	bl	8f1a <assert_print>
    6c08:	4912      	ldr	r1, [pc, #72]	; (6c54 <z_unpend_thread_no_timeout+0x74>)
    6c0a:	4816      	ldr	r0, [pc, #88]	; (6c64 <z_unpend_thread_no_timeout+0x84>)
    6c0c:	f002 f985 	bl	8f1a <assert_print>
    6c10:	4811      	ldr	r0, [pc, #68]	; (6c58 <z_unpend_thread_no_timeout+0x78>)
    6c12:	218e      	movs	r1, #142	; 0x8e
    6c14:	f002 f97a 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6c18:	480e      	ldr	r0, [pc, #56]	; (6c54 <z_unpend_thread_no_timeout+0x74>)
    6c1a:	f7ff fca7 	bl	656c <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    6c1e:	4620      	mov	r0, r4
    6c20:	f000 f900 	bl	6e24 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c24:	480b      	ldr	r0, [pc, #44]	; (6c54 <z_unpend_thread_no_timeout+0x74>)
    6c26:	f7ff fc91 	bl	654c <z_spin_unlock_valid>
    6c2a:	b968      	cbnz	r0, 6c48 <z_unpend_thread_no_timeout+0x68>
    6c2c:	4a0a      	ldr	r2, [pc, #40]	; (6c58 <z_unpend_thread_no_timeout+0x78>)
    6c2e:	490e      	ldr	r1, [pc, #56]	; (6c68 <z_unpend_thread_no_timeout+0x88>)
    6c30:	480b      	ldr	r0, [pc, #44]	; (6c60 <z_unpend_thread_no_timeout+0x80>)
    6c32:	23b9      	movs	r3, #185	; 0xb9
    6c34:	f002 f971 	bl	8f1a <assert_print>
    6c38:	4906      	ldr	r1, [pc, #24]	; (6c54 <z_unpend_thread_no_timeout+0x74>)
    6c3a:	480c      	ldr	r0, [pc, #48]	; (6c6c <z_unpend_thread_no_timeout+0x8c>)
    6c3c:	f002 f96d 	bl	8f1a <assert_print>
    6c40:	4805      	ldr	r0, [pc, #20]	; (6c58 <z_unpend_thread_no_timeout+0x78>)
    6c42:	21b9      	movs	r1, #185	; 0xb9
    6c44:	f002 f962 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6c48:	f385 8811 	msr	BASEPRI, r5
    6c4c:	f3bf 8f6f 	isb	sy
	}
}
    6c50:	bd38      	pop	{r3, r4, r5, pc}
    6c52:	bf00      	nop
    6c54:	20000c70 	.word	0x20000c70
    6c58:	0000a377 	.word	0x0000a377
    6c5c:	0000a3d0 	.word	0x0000a3d0
    6c60:	00009ea7 	.word	0x00009ea7
    6c64:	0000a3e5 	.word	0x0000a3e5
    6c68:	0000a3a4 	.word	0x0000a3a4
    6c6c:	0000a3bb 	.word	0x0000a3bb

00006c70 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    6c70:	b538      	push	{r3, r4, r5, lr}
    6c72:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6c74:	460d      	mov	r5, r1
    6c76:	b9e9      	cbnz	r1, 6cb4 <z_reschedule+0x44>
    6c78:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    6c7c:	b9d3      	cbnz	r3, 6cb4 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    6c7e:	4b19      	ldr	r3, [pc, #100]	; (6ce4 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    6c80:	69da      	ldr	r2, [r3, #28]
    6c82:	689b      	ldr	r3, [r3, #8]
    6c84:	429a      	cmp	r2, r3
    6c86:	d015      	beq.n	6cb4 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c88:	f7ff fc60 	bl	654c <z_spin_unlock_valid>
    6c8c:	b968      	cbnz	r0, 6caa <z_reschedule+0x3a>
    6c8e:	4a16      	ldr	r2, [pc, #88]	; (6ce8 <z_reschedule+0x78>)
    6c90:	4916      	ldr	r1, [pc, #88]	; (6cec <z_reschedule+0x7c>)
    6c92:	4817      	ldr	r0, [pc, #92]	; (6cf0 <z_reschedule+0x80>)
    6c94:	23d0      	movs	r3, #208	; 0xd0
    6c96:	f002 f940 	bl	8f1a <assert_print>
    6c9a:	4816      	ldr	r0, [pc, #88]	; (6cf4 <z_reschedule+0x84>)
    6c9c:	4621      	mov	r1, r4
    6c9e:	f002 f93c 	bl	8f1a <assert_print>
    6ca2:	4811      	ldr	r0, [pc, #68]	; (6ce8 <z_reschedule+0x78>)
    6ca4:	21d0      	movs	r1, #208	; 0xd0
    6ca6:	f002 f931 	bl	8f0c <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    6caa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    6cae:	2000      	movs	r0, #0
    6cb0:	f7fc b892 	b.w	2dd8 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6cb4:	4620      	mov	r0, r4
    6cb6:	f7ff fc49 	bl	654c <z_spin_unlock_valid>
    6cba:	b968      	cbnz	r0, 6cd8 <z_reschedule+0x68>
    6cbc:	4a0a      	ldr	r2, [pc, #40]	; (6ce8 <z_reschedule+0x78>)
    6cbe:	490b      	ldr	r1, [pc, #44]	; (6cec <z_reschedule+0x7c>)
    6cc0:	480b      	ldr	r0, [pc, #44]	; (6cf0 <z_reschedule+0x80>)
    6cc2:	23b9      	movs	r3, #185	; 0xb9
    6cc4:	f002 f929 	bl	8f1a <assert_print>
    6cc8:	480a      	ldr	r0, [pc, #40]	; (6cf4 <z_reschedule+0x84>)
    6cca:	4621      	mov	r1, r4
    6ccc:	f002 f925 	bl	8f1a <assert_print>
    6cd0:	4805      	ldr	r0, [pc, #20]	; (6ce8 <z_reschedule+0x78>)
    6cd2:	21b9      	movs	r1, #185	; 0xb9
    6cd4:	f002 f91a 	bl	8f0c <assert_post_action>
    6cd8:	f385 8811 	msr	BASEPRI, r5
    6cdc:	f3bf 8f6f 	isb	sy
    6ce0:	bd38      	pop	{r3, r4, r5, pc}
    6ce2:	bf00      	nop
    6ce4:	20000c3c 	.word	0x20000c3c
    6ce8:	0000a377 	.word	0x0000a377
    6cec:	0000a3a4 	.word	0x0000a3a4
    6cf0:	00009ea7 	.word	0x00009ea7
    6cf4:	0000a3bb 	.word	0x0000a3bb

00006cf8 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    6cf8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6cfa:	f04f 0340 	mov.w	r3, #64	; 0x40
    6cfe:	f3ef 8511 	mrs	r5, BASEPRI
    6d02:	f383 8812 	msr	BASEPRI_MAX, r3
    6d06:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6d0a:	4829      	ldr	r0, [pc, #164]	; (6db0 <k_sched_lock+0xb8>)
    6d0c:	f7ff fc10 	bl	6530 <z_spin_lock_valid>
    6d10:	b968      	cbnz	r0, 6d2e <k_sched_lock+0x36>
    6d12:	4a28      	ldr	r2, [pc, #160]	; (6db4 <k_sched_lock+0xbc>)
    6d14:	4928      	ldr	r1, [pc, #160]	; (6db8 <k_sched_lock+0xc0>)
    6d16:	4829      	ldr	r0, [pc, #164]	; (6dbc <k_sched_lock+0xc4>)
    6d18:	238e      	movs	r3, #142	; 0x8e
    6d1a:	f002 f8fe 	bl	8f1a <assert_print>
    6d1e:	4924      	ldr	r1, [pc, #144]	; (6db0 <k_sched_lock+0xb8>)
    6d20:	4827      	ldr	r0, [pc, #156]	; (6dc0 <k_sched_lock+0xc8>)
    6d22:	f002 f8fa 	bl	8f1a <assert_print>
    6d26:	4823      	ldr	r0, [pc, #140]	; (6db4 <k_sched_lock+0xbc>)
    6d28:	218e      	movs	r1, #142	; 0x8e
    6d2a:	f002 f8ef 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6d2e:	4820      	ldr	r0, [pc, #128]	; (6db0 <k_sched_lock+0xb8>)
    6d30:	f7ff fc1c 	bl	656c <z_spin_lock_set_owner>
    6d34:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6d38:	b163      	cbz	r3, 6d54 <k_sched_lock+0x5c>
    6d3a:	4922      	ldr	r1, [pc, #136]	; (6dc4 <k_sched_lock+0xcc>)
    6d3c:	4a22      	ldr	r2, [pc, #136]	; (6dc8 <k_sched_lock+0xd0>)
    6d3e:	481f      	ldr	r0, [pc, #124]	; (6dbc <k_sched_lock+0xc4>)
    6d40:	23fd      	movs	r3, #253	; 0xfd
    6d42:	f002 f8ea 	bl	8f1a <assert_print>
    6d46:	4821      	ldr	r0, [pc, #132]	; (6dcc <k_sched_lock+0xd4>)
    6d48:	f002 f8e7 	bl	8f1a <assert_print>
    6d4c:	481e      	ldr	r0, [pc, #120]	; (6dc8 <k_sched_lock+0xd0>)
    6d4e:	21fd      	movs	r1, #253	; 0xfd
    6d50:	f002 f8dc 	bl	8f0c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6d54:	4c1e      	ldr	r4, [pc, #120]	; (6dd0 <k_sched_lock+0xd8>)
    6d56:	68a3      	ldr	r3, [r4, #8]
    6d58:	7bdb      	ldrb	r3, [r3, #15]
    6d5a:	2b01      	cmp	r3, #1
    6d5c:	d10c      	bne.n	6d78 <k_sched_lock+0x80>
    6d5e:	491d      	ldr	r1, [pc, #116]	; (6dd4 <k_sched_lock+0xdc>)
    6d60:	4a19      	ldr	r2, [pc, #100]	; (6dc8 <k_sched_lock+0xd0>)
    6d62:	4816      	ldr	r0, [pc, #88]	; (6dbc <k_sched_lock+0xc4>)
    6d64:	23fe      	movs	r3, #254	; 0xfe
    6d66:	f002 f8d8 	bl	8f1a <assert_print>
    6d6a:	4818      	ldr	r0, [pc, #96]	; (6dcc <k_sched_lock+0xd4>)
    6d6c:	f002 f8d5 	bl	8f1a <assert_print>
    6d70:	4815      	ldr	r0, [pc, #84]	; (6dc8 <k_sched_lock+0xd0>)
    6d72:	21fe      	movs	r1, #254	; 0xfe
    6d74:	f002 f8ca 	bl	8f0c <assert_post_action>
	--_current->base.sched_locked;
    6d78:	68a2      	ldr	r2, [r4, #8]
    6d7a:	7bd3      	ldrb	r3, [r2, #15]
    6d7c:	3b01      	subs	r3, #1
    6d7e:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d80:	480b      	ldr	r0, [pc, #44]	; (6db0 <k_sched_lock+0xb8>)
    6d82:	f7ff fbe3 	bl	654c <z_spin_unlock_valid>
    6d86:	b968      	cbnz	r0, 6da4 <k_sched_lock+0xac>
    6d88:	4a0a      	ldr	r2, [pc, #40]	; (6db4 <k_sched_lock+0xbc>)
    6d8a:	4913      	ldr	r1, [pc, #76]	; (6dd8 <k_sched_lock+0xe0>)
    6d8c:	480b      	ldr	r0, [pc, #44]	; (6dbc <k_sched_lock+0xc4>)
    6d8e:	23b9      	movs	r3, #185	; 0xb9
    6d90:	f002 f8c3 	bl	8f1a <assert_print>
    6d94:	4906      	ldr	r1, [pc, #24]	; (6db0 <k_sched_lock+0xb8>)
    6d96:	4811      	ldr	r0, [pc, #68]	; (6ddc <k_sched_lock+0xe4>)
    6d98:	f002 f8bf 	bl	8f1a <assert_print>
    6d9c:	4805      	ldr	r0, [pc, #20]	; (6db4 <k_sched_lock+0xbc>)
    6d9e:	21b9      	movs	r1, #185	; 0xb9
    6da0:	f002 f8b4 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6da4:	f385 8811 	msr	BASEPRI, r5
    6da8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    6dac:	bd38      	pop	{r3, r4, r5, pc}
    6dae:	bf00      	nop
    6db0:	20000c70 	.word	0x20000c70
    6db4:	0000a377 	.word	0x0000a377
    6db8:	0000a3d0 	.word	0x0000a3d0
    6dbc:	00009ea7 	.word	0x00009ea7
    6dc0:	0000a3e5 	.word	0x0000a3e5
    6dc4:	0000b6e7 	.word	0x0000b6e7
    6dc8:	0000b7f2 	.word	0x0000b7f2
    6dcc:	0000b81d 	.word	0x0000b81d
    6dd0:	20000c3c 	.word	0x20000c3c
    6dd4:	0000b820 	.word	0x0000b820
    6dd8:	0000a3a4 	.word	0x0000a3a4
    6ddc:	0000a3bb 	.word	0x0000a3bb

00006de0 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6de0:	4b0c      	ldr	r3, [pc, #48]	; (6e14 <z_priq_dumb_remove+0x34>)
    6de2:	4299      	cmp	r1, r3
{
    6de4:	b510      	push	{r4, lr}
    6de6:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6de8:	d10b      	bne.n	6e02 <z_priq_dumb_remove+0x22>
    6dea:	490b      	ldr	r1, [pc, #44]	; (6e18 <z_priq_dumb_remove+0x38>)
    6dec:	480b      	ldr	r0, [pc, #44]	; (6e1c <z_priq_dumb_remove+0x3c>)
    6dee:	4a0c      	ldr	r2, [pc, #48]	; (6e20 <z_priq_dumb_remove+0x40>)
    6df0:	f240 433d 	movw	r3, #1085	; 0x43d
    6df4:	f002 f891 	bl	8f1a <assert_print>
    6df8:	4809      	ldr	r0, [pc, #36]	; (6e20 <z_priq_dumb_remove+0x40>)
    6dfa:	f240 413d 	movw	r1, #1085	; 0x43d
    6dfe:	f002 f885 	bl	8f0c <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    6e02:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    6e06:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6e08:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6e0a:	2300      	movs	r3, #0
	node->prev = NULL;
    6e0c:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    6e10:	bd10      	pop	{r4, pc}
    6e12:	bf00      	nop
    6e14:	20000400 	.word	0x20000400
    6e18:	0000b8e1 	.word	0x0000b8e1
    6e1c:	00009ea7 	.word	0x00009ea7
    6e20:	0000b8bf 	.word	0x0000b8bf

00006e24 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    6e24:	6883      	ldr	r3, [r0, #8]
{
    6e26:	b510      	push	{r4, lr}
    6e28:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    6e2a:	b95b      	cbnz	r3, 6e44 <unpend_thread_no_timeout+0x20>
    6e2c:	490b      	ldr	r1, [pc, #44]	; (6e5c <unpend_thread_no_timeout+0x38>)
    6e2e:	480c      	ldr	r0, [pc, #48]	; (6e60 <unpend_thread_no_timeout+0x3c>)
    6e30:	4a0c      	ldr	r2, [pc, #48]	; (6e64 <unpend_thread_no_timeout+0x40>)
    6e32:	f240 23b9 	movw	r3, #697	; 0x2b9
    6e36:	f002 f870 	bl	8f1a <assert_print>
    6e3a:	480a      	ldr	r0, [pc, #40]	; (6e64 <unpend_thread_no_timeout+0x40>)
    6e3c:	f240 21b9 	movw	r1, #697	; 0x2b9
    6e40:	f002 f864 	bl	8f0c <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6e44:	68a0      	ldr	r0, [r4, #8]
    6e46:	4621      	mov	r1, r4
    6e48:	f7ff ffca 	bl	6de0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6e4c:	7b63      	ldrb	r3, [r4, #13]
    6e4e:	f023 0302 	bic.w	r3, r3, #2
    6e52:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    6e54:	2300      	movs	r3, #0
    6e56:	60a3      	str	r3, [r4, #8]
}
    6e58:	bd10      	pop	{r4, pc}
    6e5a:	bf00      	nop
    6e5c:	0000b902 	.word	0x0000b902
    6e60:	00009ea7 	.word	0x00009ea7
    6e64:	0000b8bf 	.word	0x0000b8bf

00006e68 <update_cache>:
{
    6e68:	b538      	push	{r3, r4, r5, lr}
    6e6a:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    6e6c:	4814      	ldr	r0, [pc, #80]	; (6ec0 <update_cache+0x58>)
    6e6e:	4d15      	ldr	r5, [pc, #84]	; (6ec4 <update_cache+0x5c>)
    6e70:	f002 fca3 	bl	97ba <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    6e74:	4604      	mov	r4, r0
    6e76:	b900      	cbnz	r0, 6e7a <update_cache+0x12>
    6e78:	68ec      	ldr	r4, [r5, #12]
	__ASSERT(_current != NULL, "");
    6e7a:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    6e7c:	b9b2      	cbnz	r2, 6eac <update_cache+0x44>
	__ASSERT(_current != NULL, "");
    6e7e:	b963      	cbnz	r3, 6e9a <update_cache+0x32>
    6e80:	4911      	ldr	r1, [pc, #68]	; (6ec8 <update_cache+0x60>)
    6e82:	4a12      	ldr	r2, [pc, #72]	; (6ecc <update_cache+0x64>)
    6e84:	4812      	ldr	r0, [pc, #72]	; (6ed0 <update_cache+0x68>)
    6e86:	2389      	movs	r3, #137	; 0x89
    6e88:	f002 f847 	bl	8f1a <assert_print>
    6e8c:	4811      	ldr	r0, [pc, #68]	; (6ed4 <update_cache+0x6c>)
    6e8e:	f002 f844 	bl	8f1a <assert_print>
    6e92:	480e      	ldr	r0, [pc, #56]	; (6ecc <update_cache+0x64>)
    6e94:	2189      	movs	r1, #137	; 0x89
    6e96:	f002 f839 	bl	8f0c <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    6e9a:	68ab      	ldr	r3, [r5, #8]
    6e9c:	7b5a      	ldrb	r2, [r3, #13]
    6e9e:	06d2      	lsls	r2, r2, #27
    6ea0:	d104      	bne.n	6eac <update_cache+0x44>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    6ea2:	69a2      	ldr	r2, [r4, #24]
    6ea4:	b912      	cbnz	r2, 6eac <update_cache+0x44>
	if (is_preempt(_current) || is_metairq(thread)) {
    6ea6:	89da      	ldrh	r2, [r3, #14]
    6ea8:	2a7f      	cmp	r2, #127	; 0x7f
    6eaa:	d806      	bhi.n	6eba <update_cache+0x52>
		if (thread != _current) {
    6eac:	68ab      	ldr	r3, [r5, #8]
    6eae:	42a3      	cmp	r3, r4
    6eb0:	d002      	beq.n	6eb8 <update_cache+0x50>
			z_reset_time_slice(thread);
    6eb2:	4620      	mov	r0, r4
    6eb4:	f7ff fe1a 	bl	6aec <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    6eb8:	4623      	mov	r3, r4
    6eba:	61eb      	str	r3, [r5, #28]
}
    6ebc:	bd38      	pop	{r3, r4, r5, pc}
    6ebe:	bf00      	nop
    6ec0:	20000c5c 	.word	0x20000c5c
    6ec4:	20000c3c 	.word	0x20000c3c
    6ec8:	0000b919 	.word	0x0000b919
    6ecc:	0000b8bf 	.word	0x0000b8bf
    6ed0:	00009ea7 	.word	0x00009ea7
    6ed4:	0000b81d 	.word	0x0000b81d

00006ed8 <move_thread_to_end_of_prio_q>:
{
    6ed8:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    6eda:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    6ede:	7b43      	ldrb	r3, [r0, #13]
    6ee0:	2a00      	cmp	r2, #0
{
    6ee2:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6ee4:	da06      	bge.n	6ef4 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6ee6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6eea:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6eec:	4601      	mov	r1, r0
    6eee:	481d      	ldr	r0, [pc, #116]	; (6f64 <move_thread_to_end_of_prio_q+0x8c>)
    6ef0:	f7ff ff76 	bl	6de0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6ef4:	7b63      	ldrb	r3, [r4, #13]
    6ef6:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6efa:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6efc:	4b1a      	ldr	r3, [pc, #104]	; (6f68 <move_thread_to_end_of_prio_q+0x90>)
    6efe:	429c      	cmp	r4, r3
    6f00:	d109      	bne.n	6f16 <move_thread_to_end_of_prio_q+0x3e>
    6f02:	491a      	ldr	r1, [pc, #104]	; (6f6c <move_thread_to_end_of_prio_q+0x94>)
    6f04:	481a      	ldr	r0, [pc, #104]	; (6f70 <move_thread_to_end_of_prio_q+0x98>)
    6f06:	4a1b      	ldr	r2, [pc, #108]	; (6f74 <move_thread_to_end_of_prio_q+0x9c>)
    6f08:	23ba      	movs	r3, #186	; 0xba
    6f0a:	f002 f806 	bl	8f1a <assert_print>
    6f0e:	4819      	ldr	r0, [pc, #100]	; (6f74 <move_thread_to_end_of_prio_q+0x9c>)
    6f10:	21ba      	movs	r1, #186	; 0xba
    6f12:	f001 fffb 	bl	8f0c <assert_post_action>
	return list->head == list;
    6f16:	4a18      	ldr	r2, [pc, #96]	; (6f78 <move_thread_to_end_of_prio_q+0xa0>)
	return (node == list->tail) ? NULL : node->next;
    6f18:	e9d2 3108 	ldrd	r3, r1, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6f1c:	f102 0020 	add.w	r0, r2, #32
    6f20:	4283      	cmp	r3, r0
    6f22:	d01a      	beq.n	6f5a <move_thread_to_end_of_prio_q+0x82>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6f24:	b1cb      	cbz	r3, 6f5a <move_thread_to_end_of_prio_q+0x82>
	int32_t b1 = thread_1->base.prio;
    6f26:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6f2a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    6f2e:	42b5      	cmp	r5, r6
    6f30:	d00e      	beq.n	6f50 <move_thread_to_end_of_prio_q+0x78>
		if (z_sched_prio_cmp(thread, t) > 0) {
    6f32:	42ae      	cmp	r6, r5
    6f34:	dd0c      	ble.n	6f50 <move_thread_to_end_of_prio_q+0x78>
	sys_dnode_t *const prev = successor->prev;
    6f36:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6f38:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    6f3c:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    6f3e:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    6f40:	6890      	ldr	r0, [r2, #8]
    6f42:	1b03      	subs	r3, r0, r4
    6f44:	4258      	negs	r0, r3
}
    6f46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    6f4a:	4158      	adcs	r0, r3
    6f4c:	f7ff bf8c 	b.w	6e68 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6f50:	428b      	cmp	r3, r1
    6f52:	d002      	beq.n	6f5a <move_thread_to_end_of_prio_q+0x82>
    6f54:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6f56:	2b00      	cmp	r3, #0
    6f58:	d1e7      	bne.n	6f2a <move_thread_to_end_of_prio_q+0x52>
	node->prev = tail;
    6f5a:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    6f5e:	600c      	str	r4, [r1, #0]
	list->tail = node;
    6f60:	6254      	str	r4, [r2, #36]	; 0x24
}
    6f62:	e7ed      	b.n	6f40 <move_thread_to_end_of_prio_q+0x68>
    6f64:	20000c5c 	.word	0x20000c5c
    6f68:	20000400 	.word	0x20000400
    6f6c:	0000b8e1 	.word	0x0000b8e1
    6f70:	00009ea7 	.word	0x00009ea7
    6f74:	0000b8bf 	.word	0x0000b8bf
    6f78:	20000c3c 	.word	0x20000c3c

00006f7c <z_time_slice>:
{
    6f7c:	b570      	push	{r4, r5, r6, lr}
    6f7e:	4605      	mov	r5, r0
	__asm__ volatile(
    6f80:	f04f 0340 	mov.w	r3, #64	; 0x40
    6f84:	f3ef 8611 	mrs	r6, BASEPRI
    6f88:	f383 8812 	msr	BASEPRI_MAX, r3
    6f8c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f90:	482a      	ldr	r0, [pc, #168]	; (703c <z_time_slice+0xc0>)
    6f92:	f7ff facd 	bl	6530 <z_spin_lock_valid>
    6f96:	b968      	cbnz	r0, 6fb4 <z_time_slice+0x38>
    6f98:	4a29      	ldr	r2, [pc, #164]	; (7040 <z_time_slice+0xc4>)
    6f9a:	492a      	ldr	r1, [pc, #168]	; (7044 <z_time_slice+0xc8>)
    6f9c:	482a      	ldr	r0, [pc, #168]	; (7048 <z_time_slice+0xcc>)
    6f9e:	238e      	movs	r3, #142	; 0x8e
    6fa0:	f001 ffbb 	bl	8f1a <assert_print>
    6fa4:	4925      	ldr	r1, [pc, #148]	; (703c <z_time_slice+0xc0>)
    6fa6:	4829      	ldr	r0, [pc, #164]	; (704c <z_time_slice+0xd0>)
    6fa8:	f001 ffb7 	bl	8f1a <assert_print>
    6fac:	4824      	ldr	r0, [pc, #144]	; (7040 <z_time_slice+0xc4>)
    6fae:	218e      	movs	r1, #142	; 0x8e
    6fb0:	f001 ffac 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    6fb4:	4821      	ldr	r0, [pc, #132]	; (703c <z_time_slice+0xc0>)
    6fb6:	f7ff fad9 	bl	656c <z_spin_lock_set_owner>
	if (pending_current == _current) {
    6fba:	4b25      	ldr	r3, [pc, #148]	; (7050 <z_time_slice+0xd4>)
    6fbc:	4a25      	ldr	r2, [pc, #148]	; (7054 <z_time_slice+0xd8>)
    6fbe:	689c      	ldr	r4, [r3, #8]
    6fc0:	6811      	ldr	r1, [r2, #0]
    6fc2:	428c      	cmp	r4, r1
    6fc4:	d119      	bne.n	6ffa <z_time_slice+0x7e>
	z_reset_time_slice(curr);
    6fc6:	4620      	mov	r0, r4
    6fc8:	f7ff fd90 	bl	6aec <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6fcc:	481b      	ldr	r0, [pc, #108]	; (703c <z_time_slice+0xc0>)
    6fce:	f7ff fabd 	bl	654c <z_spin_unlock_valid>
    6fd2:	b968      	cbnz	r0, 6ff0 <z_time_slice+0x74>
    6fd4:	4a1a      	ldr	r2, [pc, #104]	; (7040 <z_time_slice+0xc4>)
    6fd6:	4920      	ldr	r1, [pc, #128]	; (7058 <z_time_slice+0xdc>)
    6fd8:	481b      	ldr	r0, [pc, #108]	; (7048 <z_time_slice+0xcc>)
    6fda:	23b9      	movs	r3, #185	; 0xb9
    6fdc:	f001 ff9d 	bl	8f1a <assert_print>
    6fe0:	4916      	ldr	r1, [pc, #88]	; (703c <z_time_slice+0xc0>)
    6fe2:	481e      	ldr	r0, [pc, #120]	; (705c <z_time_slice+0xe0>)
    6fe4:	f001 ff99 	bl	8f1a <assert_print>
    6fe8:	4815      	ldr	r0, [pc, #84]	; (7040 <z_time_slice+0xc4>)
    6fea:	21b9      	movs	r1, #185	; 0xb9
    6fec:	f001 ff8e 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    6ff0:	f386 8811 	msr	BASEPRI, r6
    6ff4:	f3bf 8f6f 	isb	sy
}
    6ff8:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    6ffa:	2100      	movs	r1, #0
    6ffc:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    6ffe:	4a18      	ldr	r2, [pc, #96]	; (7060 <z_time_slice+0xe4>)
	if (slice_time(_current) && sliceable(_current)) {
    7000:	6812      	ldr	r2, [r2, #0]
    7002:	b1c2      	cbz	r2, 7036 <z_time_slice+0xba>
		&& !z_is_idle_thread_object(thread);
    7004:	89e2      	ldrh	r2, [r4, #14]
    7006:	2a7f      	cmp	r2, #127	; 0x7f
    7008:	d815      	bhi.n	7036 <z_time_slice+0xba>
		&& !z_is_thread_prevented_from_running(thread)
    700a:	7b62      	ldrb	r2, [r4, #13]
    700c:	06d2      	lsls	r2, r2, #27
    700e:	d112      	bne.n	7036 <z_time_slice+0xba>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    7010:	4a14      	ldr	r2, [pc, #80]	; (7064 <z_time_slice+0xe8>)
    7012:	f994 100e 	ldrsb.w	r1, [r4, #14]
    7016:	6812      	ldr	r2, [r2, #0]
    7018:	4291      	cmp	r1, r2
    701a:	db0c      	blt.n	7036 <z_time_slice+0xba>
	if (slice_time(_current) && sliceable(_current)) {
    701c:	4a12      	ldr	r2, [pc, #72]	; (7068 <z_time_slice+0xec>)
    701e:	4294      	cmp	r4, r2
    7020:	d009      	beq.n	7036 <z_time_slice+0xba>
		if (ticks >= _current_cpu->slice_ticks) {
    7022:	691a      	ldr	r2, [r3, #16]
    7024:	42aa      	cmp	r2, r5
    7026:	dc03      	bgt.n	7030 <z_time_slice+0xb4>
		move_thread_to_end_of_prio_q(curr);
    7028:	4620      	mov	r0, r4
    702a:	f7ff ff55 	bl	6ed8 <move_thread_to_end_of_prio_q>
    702e:	e7ca      	b.n	6fc6 <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
    7030:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
    7032:	611a      	str	r2, [r3, #16]
    7034:	e7ca      	b.n	6fcc <z_time_slice+0x50>
    7036:	2200      	movs	r2, #0
    7038:	e7fb      	b.n	7032 <z_time_slice+0xb6>
    703a:	bf00      	nop
    703c:	20000c70 	.word	0x20000c70
    7040:	0000a377 	.word	0x0000a377
    7044:	0000a3d0 	.word	0x0000a3d0
    7048:	00009ea7 	.word	0x00009ea7
    704c:	0000a3e5 	.word	0x0000a3e5
    7050:	20000c3c 	.word	0x20000c3c
    7054:	20000c6c 	.word	0x20000c6c
    7058:	0000a3a4 	.word	0x0000a3a4
    705c:	0000a3bb 	.word	0x0000a3bb
    7060:	20000c78 	.word	0x20000c78
    7064:	20000c74 	.word	0x20000c74
    7068:	20000400 	.word	0x20000400

0000706c <ready_thread>:
{
    706c:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    706e:	f990 200d 	ldrsb.w	r2, [r0, #13]
    7072:	7b43      	ldrb	r3, [r0, #13]
    7074:	2a00      	cmp	r2, #0
{
    7076:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    7078:	db38      	blt.n	70ec <ready_thread+0x80>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    707a:	06da      	lsls	r2, r3, #27
    707c:	d136      	bne.n	70ec <ready_thread+0x80>
    707e:	6982      	ldr	r2, [r0, #24]
    7080:	2a00      	cmp	r2, #0
    7082:	d133      	bne.n	70ec <ready_thread+0x80>
	thread->base.thread_state |= _THREAD_QUEUED;
    7084:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7088:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    708a:	4b19      	ldr	r3, [pc, #100]	; (70f0 <ready_thread+0x84>)
    708c:	4298      	cmp	r0, r3
    708e:	d109      	bne.n	70a4 <ready_thread+0x38>
    7090:	4918      	ldr	r1, [pc, #96]	; (70f4 <ready_thread+0x88>)
    7092:	4819      	ldr	r0, [pc, #100]	; (70f8 <ready_thread+0x8c>)
    7094:	4a19      	ldr	r2, [pc, #100]	; (70fc <ready_thread+0x90>)
    7096:	23ba      	movs	r3, #186	; 0xba
    7098:	f001 ff3f 	bl	8f1a <assert_print>
    709c:	4817      	ldr	r0, [pc, #92]	; (70fc <ready_thread+0x90>)
    709e:	21ba      	movs	r1, #186	; 0xba
    70a0:	f001 ff34 	bl	8f0c <assert_post_action>
	return list->head == list;
    70a4:	4a16      	ldr	r2, [pc, #88]	; (7100 <ready_thread+0x94>)
	return (node == list->tail) ? NULL : node->next;
    70a6:	e9d2 3108 	ldrd	r3, r1, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    70aa:	f102 0020 	add.w	r0, r2, #32
    70ae:	4283      	cmp	r3, r0
    70b0:	d017      	beq.n	70e2 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    70b2:	b1b3      	cbz	r3, 70e2 <ready_thread+0x76>
	int32_t b1 = thread_1->base.prio;
    70b4:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    70b8:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    70bc:	42b5      	cmp	r5, r6
    70be:	d00b      	beq.n	70d8 <ready_thread+0x6c>
		if (z_sched_prio_cmp(thread, t) > 0) {
    70c0:	42ae      	cmp	r6, r5
    70c2:	dd09      	ble.n	70d8 <ready_thread+0x6c>
	sys_dnode_t *const prev = successor->prev;
    70c4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    70c6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    70ca:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    70cc:	605c      	str	r4, [r3, #4]
}
    70ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    70d2:	2000      	movs	r0, #0
    70d4:	f7ff bec8 	b.w	6e68 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    70d8:	4299      	cmp	r1, r3
    70da:	d002      	beq.n	70e2 <ready_thread+0x76>
    70dc:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    70de:	2b00      	cmp	r3, #0
    70e0:	d1ea      	bne.n	70b8 <ready_thread+0x4c>
	node->prev = tail;
    70e2:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    70e6:	600c      	str	r4, [r1, #0]
	list->tail = node;
    70e8:	6254      	str	r4, [r2, #36]	; 0x24
}
    70ea:	e7f0      	b.n	70ce <ready_thread+0x62>
}
    70ec:	bd70      	pop	{r4, r5, r6, pc}
    70ee:	bf00      	nop
    70f0:	20000400 	.word	0x20000400
    70f4:	0000b8e1 	.word	0x0000b8e1
    70f8:	00009ea7 	.word	0x00009ea7
    70fc:	0000b8bf 	.word	0x0000b8bf
    7100:	20000c3c 	.word	0x20000c3c

00007104 <z_ready_thread>:
{
    7104:	b538      	push	{r3, r4, r5, lr}
    7106:	4604      	mov	r4, r0
	__asm__ volatile(
    7108:	f04f 0340 	mov.w	r3, #64	; 0x40
    710c:	f3ef 8511 	mrs	r5, BASEPRI
    7110:	f383 8812 	msr	BASEPRI_MAX, r3
    7114:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7118:	4817      	ldr	r0, [pc, #92]	; (7178 <z_ready_thread+0x74>)
    711a:	f7ff fa09 	bl	6530 <z_spin_lock_valid>
    711e:	b968      	cbnz	r0, 713c <z_ready_thread+0x38>
    7120:	4a16      	ldr	r2, [pc, #88]	; (717c <z_ready_thread+0x78>)
    7122:	4917      	ldr	r1, [pc, #92]	; (7180 <z_ready_thread+0x7c>)
    7124:	4817      	ldr	r0, [pc, #92]	; (7184 <z_ready_thread+0x80>)
    7126:	238e      	movs	r3, #142	; 0x8e
    7128:	f001 fef7 	bl	8f1a <assert_print>
    712c:	4912      	ldr	r1, [pc, #72]	; (7178 <z_ready_thread+0x74>)
    712e:	4816      	ldr	r0, [pc, #88]	; (7188 <z_ready_thread+0x84>)
    7130:	f001 fef3 	bl	8f1a <assert_print>
    7134:	4811      	ldr	r0, [pc, #68]	; (717c <z_ready_thread+0x78>)
    7136:	218e      	movs	r1, #142	; 0x8e
    7138:	f001 fee8 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    713c:	480e      	ldr	r0, [pc, #56]	; (7178 <z_ready_thread+0x74>)
    713e:	f7ff fa15 	bl	656c <z_spin_lock_set_owner>
			ready_thread(thread);
    7142:	4620      	mov	r0, r4
    7144:	f7ff ff92 	bl	706c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7148:	480b      	ldr	r0, [pc, #44]	; (7178 <z_ready_thread+0x74>)
    714a:	f7ff f9ff 	bl	654c <z_spin_unlock_valid>
    714e:	b968      	cbnz	r0, 716c <z_ready_thread+0x68>
    7150:	4a0a      	ldr	r2, [pc, #40]	; (717c <z_ready_thread+0x78>)
    7152:	490e      	ldr	r1, [pc, #56]	; (718c <z_ready_thread+0x88>)
    7154:	480b      	ldr	r0, [pc, #44]	; (7184 <z_ready_thread+0x80>)
    7156:	23b9      	movs	r3, #185	; 0xb9
    7158:	f001 fedf 	bl	8f1a <assert_print>
    715c:	4906      	ldr	r1, [pc, #24]	; (7178 <z_ready_thread+0x74>)
    715e:	480c      	ldr	r0, [pc, #48]	; (7190 <z_ready_thread+0x8c>)
    7160:	f001 fedb 	bl	8f1a <assert_print>
    7164:	4805      	ldr	r0, [pc, #20]	; (717c <z_ready_thread+0x78>)
    7166:	21b9      	movs	r1, #185	; 0xb9
    7168:	f001 fed0 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    716c:	f385 8811 	msr	BASEPRI, r5
    7170:	f3bf 8f6f 	isb	sy
}
    7174:	bd38      	pop	{r3, r4, r5, pc}
    7176:	bf00      	nop
    7178:	20000c70 	.word	0x20000c70
    717c:	0000a377 	.word	0x0000a377
    7180:	0000a3d0 	.word	0x0000a3d0
    7184:	00009ea7 	.word	0x00009ea7
    7188:	0000a3e5 	.word	0x0000a3e5
    718c:	0000a3a4 	.word	0x0000a3a4
    7190:	0000a3bb 	.word	0x0000a3bb

00007194 <z_sched_start>:
{
    7194:	b538      	push	{r3, r4, r5, lr}
    7196:	4604      	mov	r4, r0
	__asm__ volatile(
    7198:	f04f 0340 	mov.w	r3, #64	; 0x40
    719c:	f3ef 8511 	mrs	r5, BASEPRI
    71a0:	f383 8812 	msr	BASEPRI_MAX, r3
    71a4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    71a8:	481d      	ldr	r0, [pc, #116]	; (7220 <z_sched_start+0x8c>)
    71aa:	f7ff f9c1 	bl	6530 <z_spin_lock_valid>
    71ae:	b968      	cbnz	r0, 71cc <z_sched_start+0x38>
    71b0:	4a1c      	ldr	r2, [pc, #112]	; (7224 <z_sched_start+0x90>)
    71b2:	491d      	ldr	r1, [pc, #116]	; (7228 <z_sched_start+0x94>)
    71b4:	481d      	ldr	r0, [pc, #116]	; (722c <z_sched_start+0x98>)
    71b6:	238e      	movs	r3, #142	; 0x8e
    71b8:	f001 feaf 	bl	8f1a <assert_print>
    71bc:	4918      	ldr	r1, [pc, #96]	; (7220 <z_sched_start+0x8c>)
    71be:	481c      	ldr	r0, [pc, #112]	; (7230 <z_sched_start+0x9c>)
    71c0:	f001 feab 	bl	8f1a <assert_print>
    71c4:	4817      	ldr	r0, [pc, #92]	; (7224 <z_sched_start+0x90>)
    71c6:	218e      	movs	r1, #142	; 0x8e
    71c8:	f001 fea0 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    71cc:	4814      	ldr	r0, [pc, #80]	; (7220 <z_sched_start+0x8c>)
    71ce:	f7ff f9cd 	bl	656c <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    71d2:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
    71d4:	075a      	lsls	r2, r3, #29
    71d6:	d416      	bmi.n	7206 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    71d8:	4811      	ldr	r0, [pc, #68]	; (7220 <z_sched_start+0x8c>)
    71da:	f7ff f9b7 	bl	654c <z_spin_unlock_valid>
    71de:	b968      	cbnz	r0, 71fc <z_sched_start+0x68>
    71e0:	4a10      	ldr	r2, [pc, #64]	; (7224 <z_sched_start+0x90>)
    71e2:	4914      	ldr	r1, [pc, #80]	; (7234 <z_sched_start+0xa0>)
    71e4:	4811      	ldr	r0, [pc, #68]	; (722c <z_sched_start+0x98>)
    71e6:	23b9      	movs	r3, #185	; 0xb9
    71e8:	f001 fe97 	bl	8f1a <assert_print>
    71ec:	490c      	ldr	r1, [pc, #48]	; (7220 <z_sched_start+0x8c>)
    71ee:	4812      	ldr	r0, [pc, #72]	; (7238 <z_sched_start+0xa4>)
    71f0:	f001 fe93 	bl	8f1a <assert_print>
    71f4:	480b      	ldr	r0, [pc, #44]	; (7224 <z_sched_start+0x90>)
    71f6:	21b9      	movs	r1, #185	; 0xb9
    71f8:	f001 fe88 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    71fc:	f385 8811 	msr	BASEPRI, r5
    7200:	f3bf 8f6f 	isb	sy
}
    7204:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    7206:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    720a:	4620      	mov	r0, r4
    720c:	7363      	strb	r3, [r4, #13]
    720e:	f7ff ff2d 	bl	706c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    7212:	4629      	mov	r1, r5
    7214:	4802      	ldr	r0, [pc, #8]	; (7220 <z_sched_start+0x8c>)
}
    7216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    721a:	f7ff bd29 	b.w	6c70 <z_reschedule>
    721e:	bf00      	nop
    7220:	20000c70 	.word	0x20000c70
    7224:	0000a377 	.word	0x0000a377
    7228:	0000a3d0 	.word	0x0000a3d0
    722c:	00009ea7 	.word	0x00009ea7
    7230:	0000a3e5 	.word	0x0000a3e5
    7234:	0000a3a4 	.word	0x0000a3a4
    7238:	0000a3bb 	.word	0x0000a3bb

0000723c <z_thread_timeout>:
{
    723c:	b570      	push	{r4, r5, r6, lr}
    723e:	4604      	mov	r4, r0
	__asm__ volatile(
    7240:	f04f 0340 	mov.w	r3, #64	; 0x40
    7244:	f3ef 8611 	mrs	r6, BASEPRI
    7248:	f383 8812 	msr	BASEPRI_MAX, r3
    724c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7250:	4820      	ldr	r0, [pc, #128]	; (72d4 <z_thread_timeout+0x98>)
    7252:	f7ff f96d 	bl	6530 <z_spin_lock_valid>
    7256:	b968      	cbnz	r0, 7274 <z_thread_timeout+0x38>
    7258:	4a1f      	ldr	r2, [pc, #124]	; (72d8 <z_thread_timeout+0x9c>)
    725a:	4920      	ldr	r1, [pc, #128]	; (72dc <z_thread_timeout+0xa0>)
    725c:	4820      	ldr	r0, [pc, #128]	; (72e0 <z_thread_timeout+0xa4>)
    725e:	238e      	movs	r3, #142	; 0x8e
    7260:	f001 fe5b 	bl	8f1a <assert_print>
    7264:	491b      	ldr	r1, [pc, #108]	; (72d4 <z_thread_timeout+0x98>)
    7266:	481f      	ldr	r0, [pc, #124]	; (72e4 <z_thread_timeout+0xa8>)
    7268:	f001 fe57 	bl	8f1a <assert_print>
    726c:	481a      	ldr	r0, [pc, #104]	; (72d8 <z_thread_timeout+0x9c>)
    726e:	218e      	movs	r1, #142	; 0x8e
    7270:	f001 fe4c 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    7274:	4817      	ldr	r0, [pc, #92]	; (72d4 <z_thread_timeout+0x98>)
    7276:	f7ff f979 	bl	656c <z_spin_lock_set_owner>
		if (!killed) {
    727a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    727e:	f013 0f28 	tst.w	r3, #40	; 0x28
    7282:	d110      	bne.n	72a6 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    7284:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    7288:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    728c:	b113      	cbz	r3, 7294 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    728e:	4628      	mov	r0, r5
    7290:	f7ff fdc8 	bl	6e24 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    7294:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    7298:	f023 0314 	bic.w	r3, r3, #20
    729c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    72a0:	4628      	mov	r0, r5
    72a2:	f7ff fee3 	bl	706c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    72a6:	480b      	ldr	r0, [pc, #44]	; (72d4 <z_thread_timeout+0x98>)
    72a8:	f7ff f950 	bl	654c <z_spin_unlock_valid>
    72ac:	b968      	cbnz	r0, 72ca <z_thread_timeout+0x8e>
    72ae:	4a0a      	ldr	r2, [pc, #40]	; (72d8 <z_thread_timeout+0x9c>)
    72b0:	490d      	ldr	r1, [pc, #52]	; (72e8 <z_thread_timeout+0xac>)
    72b2:	480b      	ldr	r0, [pc, #44]	; (72e0 <z_thread_timeout+0xa4>)
    72b4:	23b9      	movs	r3, #185	; 0xb9
    72b6:	f001 fe30 	bl	8f1a <assert_print>
    72ba:	4906      	ldr	r1, [pc, #24]	; (72d4 <z_thread_timeout+0x98>)
    72bc:	480b      	ldr	r0, [pc, #44]	; (72ec <z_thread_timeout+0xb0>)
    72be:	f001 fe2c 	bl	8f1a <assert_print>
    72c2:	4805      	ldr	r0, [pc, #20]	; (72d8 <z_thread_timeout+0x9c>)
    72c4:	21b9      	movs	r1, #185	; 0xb9
    72c6:	f001 fe21 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    72ca:	f386 8811 	msr	BASEPRI, r6
    72ce:	f3bf 8f6f 	isb	sy
}
    72d2:	bd70      	pop	{r4, r5, r6, pc}
    72d4:	20000c70 	.word	0x20000c70
    72d8:	0000a377 	.word	0x0000a377
    72dc:	0000a3d0 	.word	0x0000a3d0
    72e0:	00009ea7 	.word	0x00009ea7
    72e4:	0000a3e5 	.word	0x0000a3e5
    72e8:	0000a3a4 	.word	0x0000a3a4
    72ec:	0000a3bb 	.word	0x0000a3bb

000072f0 <unready_thread>:
{
    72f0:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    72f2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    72f6:	7b43      	ldrb	r3, [r0, #13]
    72f8:	2a00      	cmp	r2, #0
{
    72fa:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    72fc:	da06      	bge.n	730c <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    72fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7302:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7304:	4601      	mov	r1, r0
    7306:	4806      	ldr	r0, [pc, #24]	; (7320 <unready_thread+0x30>)
    7308:	f7ff fd6a 	bl	6de0 <z_priq_dumb_remove>
	update_cache(thread == _current);
    730c:	4b05      	ldr	r3, [pc, #20]	; (7324 <unready_thread+0x34>)
    730e:	6898      	ldr	r0, [r3, #8]
    7310:	1b03      	subs	r3, r0, r4
    7312:	4258      	negs	r0, r3
}
    7314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    7318:	4158      	adcs	r0, r3
    731a:	f7ff bda5 	b.w	6e68 <update_cache>
    731e:	bf00      	nop
    7320:	20000c5c 	.word	0x20000c5c
    7324:	20000c3c 	.word	0x20000c3c

00007328 <add_to_waitq_locked>:
{
    7328:	b538      	push	{r3, r4, r5, lr}
    732a:	4604      	mov	r4, r0
    732c:	460d      	mov	r5, r1
	unready_thread(thread);
    732e:	f7ff ffdf 	bl	72f0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    7332:	7b63      	ldrb	r3, [r4, #13]
    7334:	f043 0302 	orr.w	r3, r3, #2
    7338:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    733a:	b1f5      	cbz	r5, 737a <add_to_waitq_locked+0x52>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    733c:	4b15      	ldr	r3, [pc, #84]	; (7394 <add_to_waitq_locked+0x6c>)
		thread->base.pended_on = wait_q;
    733e:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7340:	429c      	cmp	r4, r3
    7342:	d109      	bne.n	7358 <add_to_waitq_locked+0x30>
    7344:	4914      	ldr	r1, [pc, #80]	; (7398 <add_to_waitq_locked+0x70>)
    7346:	4815      	ldr	r0, [pc, #84]	; (739c <add_to_waitq_locked+0x74>)
    7348:	4a15      	ldr	r2, [pc, #84]	; (73a0 <add_to_waitq_locked+0x78>)
    734a:	23ba      	movs	r3, #186	; 0xba
    734c:	f001 fde5 	bl	8f1a <assert_print>
    7350:	4813      	ldr	r0, [pc, #76]	; (73a0 <add_to_waitq_locked+0x78>)
    7352:	21ba      	movs	r1, #186	; 0xba
    7354:	f001 fdda 	bl	8f0c <assert_post_action>
	return list->head == list;
    7358:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    735a:	429d      	cmp	r5, r3
    735c:	d014      	beq.n	7388 <add_to_waitq_locked+0x60>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    735e:	b19b      	cbz	r3, 7388 <add_to_waitq_locked+0x60>
	int32_t b1 = thread_1->base.prio;
    7360:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7364:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    7368:	428a      	cmp	r2, r1
    736a:	d007      	beq.n	737c <add_to_waitq_locked+0x54>
		if (z_sched_prio_cmp(thread, t) > 0) {
    736c:	4291      	cmp	r1, r2
    736e:	dd05      	ble.n	737c <add_to_waitq_locked+0x54>
	sys_dnode_t *const prev = successor->prev;
    7370:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7372:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7376:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7378:	605c      	str	r4, [r3, #4]
}
    737a:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    737c:	6869      	ldr	r1, [r5, #4]
    737e:	428b      	cmp	r3, r1
    7380:	d002      	beq.n	7388 <add_to_waitq_locked+0x60>
    7382:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7384:	2b00      	cmp	r3, #0
    7386:	d1ed      	bne.n	7364 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const tail = list->tail;
    7388:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    738a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    738e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7390:	606c      	str	r4, [r5, #4]
}
    7392:	e7f2      	b.n	737a <add_to_waitq_locked+0x52>
    7394:	20000400 	.word	0x20000400
    7398:	0000b8e1 	.word	0x0000b8e1
    739c:	00009ea7 	.word	0x00009ea7
    73a0:	0000b8bf 	.word	0x0000b8bf

000073a4 <pend>:
{
    73a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    73a8:	4604      	mov	r4, r0
    73aa:	4688      	mov	r8, r1
    73ac:	4616      	mov	r6, r2
    73ae:	461d      	mov	r5, r3
	__asm__ volatile(
    73b0:	f04f 0340 	mov.w	r3, #64	; 0x40
    73b4:	f3ef 8711 	mrs	r7, BASEPRI
    73b8:	f383 8812 	msr	BASEPRI_MAX, r3
    73bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    73c0:	481f      	ldr	r0, [pc, #124]	; (7440 <pend+0x9c>)
    73c2:	f7ff f8b5 	bl	6530 <z_spin_lock_valid>
    73c6:	b968      	cbnz	r0, 73e4 <pend+0x40>
    73c8:	4a1e      	ldr	r2, [pc, #120]	; (7444 <pend+0xa0>)
    73ca:	491f      	ldr	r1, [pc, #124]	; (7448 <pend+0xa4>)
    73cc:	481f      	ldr	r0, [pc, #124]	; (744c <pend+0xa8>)
    73ce:	238e      	movs	r3, #142	; 0x8e
    73d0:	f001 fda3 	bl	8f1a <assert_print>
    73d4:	491a      	ldr	r1, [pc, #104]	; (7440 <pend+0x9c>)
    73d6:	481e      	ldr	r0, [pc, #120]	; (7450 <pend+0xac>)
    73d8:	f001 fd9f 	bl	8f1a <assert_print>
    73dc:	4819      	ldr	r0, [pc, #100]	; (7444 <pend+0xa0>)
    73de:	218e      	movs	r1, #142	; 0x8e
    73e0:	f001 fd94 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    73e4:	4816      	ldr	r0, [pc, #88]	; (7440 <pend+0x9c>)
    73e6:	f7ff f8c1 	bl	656c <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    73ea:	4620      	mov	r0, r4
    73ec:	4641      	mov	r1, r8
    73ee:	f7ff ff9b 	bl	7328 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    73f2:	4813      	ldr	r0, [pc, #76]	; (7440 <pend+0x9c>)
    73f4:	f7ff f8aa 	bl	654c <z_spin_unlock_valid>
    73f8:	b968      	cbnz	r0, 7416 <pend+0x72>
    73fa:	4a12      	ldr	r2, [pc, #72]	; (7444 <pend+0xa0>)
    73fc:	4915      	ldr	r1, [pc, #84]	; (7454 <pend+0xb0>)
    73fe:	4813      	ldr	r0, [pc, #76]	; (744c <pend+0xa8>)
    7400:	23b9      	movs	r3, #185	; 0xb9
    7402:	f001 fd8a 	bl	8f1a <assert_print>
    7406:	490e      	ldr	r1, [pc, #56]	; (7440 <pend+0x9c>)
    7408:	4813      	ldr	r0, [pc, #76]	; (7458 <pend+0xb4>)
    740a:	f001 fd86 	bl	8f1a <assert_print>
    740e:	480d      	ldr	r0, [pc, #52]	; (7444 <pend+0xa0>)
    7410:	21b9      	movs	r1, #185	; 0xb9
    7412:	f001 fd7b 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7416:	f387 8811 	msr	BASEPRI, r7
    741a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    741e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    7422:	bf08      	it	eq
    7424:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    7428:	d008      	beq.n	743c <pend+0x98>
    742a:	4632      	mov	r2, r6
    742c:	462b      	mov	r3, r5
    742e:	f104 0018 	add.w	r0, r4, #24
    7432:	490a      	ldr	r1, [pc, #40]	; (745c <pend+0xb8>)
}
    7434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7438:	f000 bd02 	b.w	7e40 <z_add_timeout>
    743c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7440:	20000c70 	.word	0x20000c70
    7444:	0000a377 	.word	0x0000a377
    7448:	0000a3d0 	.word	0x0000a3d0
    744c:	00009ea7 	.word	0x00009ea7
    7450:	0000a3e5 	.word	0x0000a3e5
    7454:	0000a3a4 	.word	0x0000a3a4
    7458:	0000a3bb 	.word	0x0000a3bb
    745c:	0000723d 	.word	0x0000723d

00007460 <z_pend_curr>:
{
    7460:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    7462:	4b11      	ldr	r3, [pc, #68]	; (74a8 <z_pend_curr+0x48>)
{
    7464:	4604      	mov	r4, r0
	pending_current = _current;
    7466:	6898      	ldr	r0, [r3, #8]
    7468:	4b10      	ldr	r3, [pc, #64]	; (74ac <z_pend_curr+0x4c>)
{
    746a:	460d      	mov	r5, r1
	pending_current = _current;
    746c:	6018      	str	r0, [r3, #0]
{
    746e:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    7470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7474:	f7ff ff96 	bl	73a4 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7478:	4620      	mov	r0, r4
    747a:	f7ff f867 	bl	654c <z_spin_unlock_valid>
    747e:	b968      	cbnz	r0, 749c <z_pend_curr+0x3c>
    7480:	4a0b      	ldr	r2, [pc, #44]	; (74b0 <z_pend_curr+0x50>)
    7482:	490c      	ldr	r1, [pc, #48]	; (74b4 <z_pend_curr+0x54>)
    7484:	480c      	ldr	r0, [pc, #48]	; (74b8 <z_pend_curr+0x58>)
    7486:	23d0      	movs	r3, #208	; 0xd0
    7488:	f001 fd47 	bl	8f1a <assert_print>
    748c:	480b      	ldr	r0, [pc, #44]	; (74bc <z_pend_curr+0x5c>)
    748e:	4621      	mov	r1, r4
    7490:	f001 fd43 	bl	8f1a <assert_print>
    7494:	4806      	ldr	r0, [pc, #24]	; (74b0 <z_pend_curr+0x50>)
    7496:	21d0      	movs	r1, #208	; 0xd0
    7498:	f001 fd38 	bl	8f0c <assert_post_action>
    749c:	4628      	mov	r0, r5
}
    749e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    74a2:	f7fb bc99 	b.w	2dd8 <arch_swap>
    74a6:	bf00      	nop
    74a8:	20000c3c 	.word	0x20000c3c
    74ac:	20000c6c 	.word	0x20000c6c
    74b0:	0000a377 	.word	0x0000a377
    74b4:	0000a3a4 	.word	0x0000a3a4
    74b8:	00009ea7 	.word	0x00009ea7
    74bc:	0000a3bb 	.word	0x0000a3bb

000074c0 <z_set_prio>:
{
    74c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    74c2:	4604      	mov	r4, r0
    74c4:	460d      	mov	r5, r1
	__asm__ volatile(
    74c6:	f04f 0340 	mov.w	r3, #64	; 0x40
    74ca:	f3ef 8611 	mrs	r6, BASEPRI
    74ce:	f383 8812 	msr	BASEPRI_MAX, r3
    74d2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    74d6:	4839      	ldr	r0, [pc, #228]	; (75bc <z_set_prio+0xfc>)
    74d8:	f7ff f82a 	bl	6530 <z_spin_lock_valid>
    74dc:	b968      	cbnz	r0, 74fa <z_set_prio+0x3a>
    74de:	4a38      	ldr	r2, [pc, #224]	; (75c0 <z_set_prio+0x100>)
    74e0:	4938      	ldr	r1, [pc, #224]	; (75c4 <z_set_prio+0x104>)
    74e2:	4839      	ldr	r0, [pc, #228]	; (75c8 <z_set_prio+0x108>)
    74e4:	238e      	movs	r3, #142	; 0x8e
    74e6:	f001 fd18 	bl	8f1a <assert_print>
    74ea:	4934      	ldr	r1, [pc, #208]	; (75bc <z_set_prio+0xfc>)
    74ec:	4837      	ldr	r0, [pc, #220]	; (75cc <z_set_prio+0x10c>)
    74ee:	f001 fd14 	bl	8f1a <assert_print>
    74f2:	4833      	ldr	r0, [pc, #204]	; (75c0 <z_set_prio+0x100>)
    74f4:	218e      	movs	r1, #142	; 0x8e
    74f6:	f001 fd09 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    74fa:	4830      	ldr	r0, [pc, #192]	; (75bc <z_set_prio+0xfc>)
    74fc:	f7ff f836 	bl	656c <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
    7500:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    7502:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    7504:	b26d      	sxtb	r5, r5
    7506:	d156      	bne.n	75b6 <z_set_prio+0xf6>
		if (need_sched) {
    7508:	69a2      	ldr	r2, [r4, #24]
    750a:	2a00      	cmp	r2, #0
    750c:	d153      	bne.n	75b6 <z_set_prio+0xf6>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    750e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7512:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7514:	482e      	ldr	r0, [pc, #184]	; (75d0 <z_set_prio+0x110>)
    7516:	4621      	mov	r1, r4
    7518:	f7ff fc62 	bl	6de0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    751c:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    751e:	73a5      	strb	r5, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    7520:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7524:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7526:	4b2b      	ldr	r3, [pc, #172]	; (75d4 <z_set_prio+0x114>)
    7528:	429c      	cmp	r4, r3
    752a:	d109      	bne.n	7540 <z_set_prio+0x80>
    752c:	492a      	ldr	r1, [pc, #168]	; (75d8 <z_set_prio+0x118>)
    752e:	4826      	ldr	r0, [pc, #152]	; (75c8 <z_set_prio+0x108>)
    7530:	4a2a      	ldr	r2, [pc, #168]	; (75dc <z_set_prio+0x11c>)
    7532:	23ba      	movs	r3, #186	; 0xba
    7534:	f001 fcf1 	bl	8f1a <assert_print>
    7538:	4828      	ldr	r0, [pc, #160]	; (75dc <z_set_prio+0x11c>)
    753a:	21ba      	movs	r1, #186	; 0xba
    753c:	f001 fce6 	bl	8f0c <assert_post_action>
	return list->head == list;
    7540:	4a27      	ldr	r2, [pc, #156]	; (75e0 <z_set_prio+0x120>)
	return (node == list->tail) ? NULL : node->next;
    7542:	e9d2 3108 	ldrd	r3, r1, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7546:	f102 0020 	add.w	r0, r2, #32
    754a:	4283      	cmp	r3, r0
    754c:	d02e      	beq.n	75ac <z_set_prio+0xec>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    754e:	b36b      	cbz	r3, 75ac <z_set_prio+0xec>
	int32_t b1 = thread_1->base.prio;
    7550:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7554:	f993 700e 	ldrsb.w	r7, [r3, #14]
	if (b1 != b2) {
    7558:	42bd      	cmp	r5, r7
    755a:	d022      	beq.n	75a2 <z_set_prio+0xe2>
		if (z_sched_prio_cmp(thread, t) > 0) {
    755c:	42af      	cmp	r7, r5
    755e:	dd20      	ble.n	75a2 <z_set_prio+0xe2>
	sys_dnode_t *const prev = successor->prev;
    7560:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7562:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7566:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7568:	605c      	str	r4, [r3, #4]
			update_cache(1);
    756a:	2001      	movs	r0, #1
    756c:	f7ff fc7c 	bl	6e68 <update_cache>
    7570:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7572:	4812      	ldr	r0, [pc, #72]	; (75bc <z_set_prio+0xfc>)
    7574:	f7fe ffea 	bl	654c <z_spin_unlock_valid>
    7578:	b968      	cbnz	r0, 7596 <z_set_prio+0xd6>
    757a:	4a11      	ldr	r2, [pc, #68]	; (75c0 <z_set_prio+0x100>)
    757c:	4919      	ldr	r1, [pc, #100]	; (75e4 <z_set_prio+0x124>)
    757e:	4812      	ldr	r0, [pc, #72]	; (75c8 <z_set_prio+0x108>)
    7580:	23b9      	movs	r3, #185	; 0xb9
    7582:	f001 fcca 	bl	8f1a <assert_print>
    7586:	490d      	ldr	r1, [pc, #52]	; (75bc <z_set_prio+0xfc>)
    7588:	4817      	ldr	r0, [pc, #92]	; (75e8 <z_set_prio+0x128>)
    758a:	f001 fcc6 	bl	8f1a <assert_print>
    758e:	480c      	ldr	r0, [pc, #48]	; (75c0 <z_set_prio+0x100>)
    7590:	21b9      	movs	r1, #185	; 0xb9
    7592:	f001 fcbb 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7596:	f386 8811 	msr	BASEPRI, r6
    759a:	f3bf 8f6f 	isb	sy
}
    759e:	4620      	mov	r0, r4
    75a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    75a2:	428b      	cmp	r3, r1
    75a4:	d002      	beq.n	75ac <z_set_prio+0xec>
    75a6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    75a8:	2b00      	cmp	r3, #0
    75aa:	d1d3      	bne.n	7554 <z_set_prio+0x94>
	node->prev = tail;
    75ac:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    75b0:	600c      	str	r4, [r1, #0]
	list->tail = node;
    75b2:	6254      	str	r4, [r2, #36]	; 0x24
}
    75b4:	e7d9      	b.n	756a <z_set_prio+0xaa>
			thread->base.prio = prio;
    75b6:	73a5      	strb	r5, [r4, #14]
    75b8:	2400      	movs	r4, #0
    75ba:	e7da      	b.n	7572 <z_set_prio+0xb2>
    75bc:	20000c70 	.word	0x20000c70
    75c0:	0000a377 	.word	0x0000a377
    75c4:	0000a3d0 	.word	0x0000a3d0
    75c8:	00009ea7 	.word	0x00009ea7
    75cc:	0000a3e5 	.word	0x0000a3e5
    75d0:	20000c5c 	.word	0x20000c5c
    75d4:	20000400 	.word	0x20000400
    75d8:	0000b8e1 	.word	0x0000b8e1
    75dc:	0000b8bf 	.word	0x0000b8bf
    75e0:	20000c3c 	.word	0x20000c3c
    75e4:	0000a3a4 	.word	0x0000a3a4
    75e8:	0000a3bb 	.word	0x0000a3bb

000075ec <z_impl_k_thread_suspend>:
{
    75ec:	b570      	push	{r4, r5, r6, lr}
    75ee:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    75f0:	3018      	adds	r0, #24
    75f2:	f000 fced 	bl	7fd0 <z_abort_timeout>
	__asm__ volatile(
    75f6:	f04f 0340 	mov.w	r3, #64	; 0x40
    75fa:	f3ef 8611 	mrs	r6, BASEPRI
    75fe:	f383 8812 	msr	BASEPRI_MAX, r3
    7602:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7606:	4825      	ldr	r0, [pc, #148]	; (769c <z_impl_k_thread_suspend+0xb0>)
    7608:	f7fe ff92 	bl	6530 <z_spin_lock_valid>
    760c:	b968      	cbnz	r0, 762a <z_impl_k_thread_suspend+0x3e>
    760e:	4a24      	ldr	r2, [pc, #144]	; (76a0 <z_impl_k_thread_suspend+0xb4>)
    7610:	4924      	ldr	r1, [pc, #144]	; (76a4 <z_impl_k_thread_suspend+0xb8>)
    7612:	4825      	ldr	r0, [pc, #148]	; (76a8 <z_impl_k_thread_suspend+0xbc>)
    7614:	238e      	movs	r3, #142	; 0x8e
    7616:	f001 fc80 	bl	8f1a <assert_print>
    761a:	4920      	ldr	r1, [pc, #128]	; (769c <z_impl_k_thread_suspend+0xb0>)
    761c:	4823      	ldr	r0, [pc, #140]	; (76ac <z_impl_k_thread_suspend+0xc0>)
    761e:	f001 fc7c 	bl	8f1a <assert_print>
    7622:	481f      	ldr	r0, [pc, #124]	; (76a0 <z_impl_k_thread_suspend+0xb4>)
    7624:	218e      	movs	r1, #142	; 0x8e
    7626:	f001 fc71 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    762a:	481c      	ldr	r0, [pc, #112]	; (769c <z_impl_k_thread_suspend+0xb0>)
    762c:	f7fe ff9e 	bl	656c <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    7630:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    7634:	7b63      	ldrb	r3, [r4, #13]
    7636:	2a00      	cmp	r2, #0
    7638:	da06      	bge.n	7648 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    763a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    763e:	481c      	ldr	r0, [pc, #112]	; (76b0 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7640:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7642:	4621      	mov	r1, r4
    7644:	f7ff fbcc 	bl	6de0 <z_priq_dumb_remove>
		update_cache(thread == _current);
    7648:	4d1a      	ldr	r5, [pc, #104]	; (76b4 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    764a:	7b63      	ldrb	r3, [r4, #13]
    764c:	68a8      	ldr	r0, [r5, #8]
    764e:	f043 0310 	orr.w	r3, r3, #16
    7652:	7363      	strb	r3, [r4, #13]
    7654:	1b03      	subs	r3, r0, r4
    7656:	4258      	negs	r0, r3
    7658:	4158      	adcs	r0, r3
    765a:	f7ff fc05 	bl	6e68 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    765e:	480f      	ldr	r0, [pc, #60]	; (769c <z_impl_k_thread_suspend+0xb0>)
    7660:	f7fe ff74 	bl	654c <z_spin_unlock_valid>
    7664:	b968      	cbnz	r0, 7682 <z_impl_k_thread_suspend+0x96>
    7666:	4a0e      	ldr	r2, [pc, #56]	; (76a0 <z_impl_k_thread_suspend+0xb4>)
    7668:	4913      	ldr	r1, [pc, #76]	; (76b8 <z_impl_k_thread_suspend+0xcc>)
    766a:	480f      	ldr	r0, [pc, #60]	; (76a8 <z_impl_k_thread_suspend+0xbc>)
    766c:	23b9      	movs	r3, #185	; 0xb9
    766e:	f001 fc54 	bl	8f1a <assert_print>
    7672:	490a      	ldr	r1, [pc, #40]	; (769c <z_impl_k_thread_suspend+0xb0>)
    7674:	4811      	ldr	r0, [pc, #68]	; (76bc <z_impl_k_thread_suspend+0xd0>)
    7676:	f001 fc50 	bl	8f1a <assert_print>
    767a:	4809      	ldr	r0, [pc, #36]	; (76a0 <z_impl_k_thread_suspend+0xb4>)
    767c:	21b9      	movs	r1, #185	; 0xb9
    767e:	f001 fc45 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7682:	f386 8811 	msr	BASEPRI, r6
    7686:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    768a:	68ab      	ldr	r3, [r5, #8]
    768c:	42a3      	cmp	r3, r4
    768e:	d103      	bne.n	7698 <z_impl_k_thread_suspend+0xac>
}
    7690:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    7694:	f002 b887 	b.w	97a6 <z_reschedule_unlocked>
}
    7698:	bd70      	pop	{r4, r5, r6, pc}
    769a:	bf00      	nop
    769c:	20000c70 	.word	0x20000c70
    76a0:	0000a377 	.word	0x0000a377
    76a4:	0000a3d0 	.word	0x0000a3d0
    76a8:	00009ea7 	.word	0x00009ea7
    76ac:	0000a3e5 	.word	0x0000a3e5
    76b0:	20000c5c 	.word	0x20000c5c
    76b4:	20000c3c 	.word	0x20000c3c
    76b8:	0000a3a4 	.word	0x0000a3a4
    76bc:	0000a3bb 	.word	0x0000a3bb

000076c0 <k_sched_unlock>:
{
    76c0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    76c2:	f04f 0340 	mov.w	r3, #64	; 0x40
    76c6:	f3ef 8511 	mrs	r5, BASEPRI
    76ca:	f383 8812 	msr	BASEPRI_MAX, r3
    76ce:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    76d2:	482d      	ldr	r0, [pc, #180]	; (7788 <k_sched_unlock+0xc8>)
    76d4:	f7fe ff2c 	bl	6530 <z_spin_lock_valid>
    76d8:	b968      	cbnz	r0, 76f6 <k_sched_unlock+0x36>
    76da:	4a2c      	ldr	r2, [pc, #176]	; (778c <k_sched_unlock+0xcc>)
    76dc:	492c      	ldr	r1, [pc, #176]	; (7790 <k_sched_unlock+0xd0>)
    76de:	482d      	ldr	r0, [pc, #180]	; (7794 <k_sched_unlock+0xd4>)
    76e0:	238e      	movs	r3, #142	; 0x8e
    76e2:	f001 fc1a 	bl	8f1a <assert_print>
    76e6:	4928      	ldr	r1, [pc, #160]	; (7788 <k_sched_unlock+0xc8>)
    76e8:	482b      	ldr	r0, [pc, #172]	; (7798 <k_sched_unlock+0xd8>)
    76ea:	f001 fc16 	bl	8f1a <assert_print>
    76ee:	4827      	ldr	r0, [pc, #156]	; (778c <k_sched_unlock+0xcc>)
    76f0:	218e      	movs	r1, #142	; 0x8e
    76f2:	f001 fc0b 	bl	8f0c <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    76f6:	4c29      	ldr	r4, [pc, #164]	; (779c <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    76f8:	4823      	ldr	r0, [pc, #140]	; (7788 <k_sched_unlock+0xc8>)
    76fa:	f7fe ff37 	bl	656c <z_spin_lock_set_owner>
    76fe:	68a3      	ldr	r3, [r4, #8]
    7700:	7bdb      	ldrb	r3, [r3, #15]
    7702:	b973      	cbnz	r3, 7722 <k_sched_unlock+0x62>
    7704:	4926      	ldr	r1, [pc, #152]	; (77a0 <k_sched_unlock+0xe0>)
    7706:	4a27      	ldr	r2, [pc, #156]	; (77a4 <k_sched_unlock+0xe4>)
    7708:	4822      	ldr	r0, [pc, #136]	; (7794 <k_sched_unlock+0xd4>)
    770a:	f240 33bb 	movw	r3, #955	; 0x3bb
    770e:	f001 fc04 	bl	8f1a <assert_print>
    7712:	4825      	ldr	r0, [pc, #148]	; (77a8 <k_sched_unlock+0xe8>)
    7714:	f001 fc01 	bl	8f1a <assert_print>
    7718:	4822      	ldr	r0, [pc, #136]	; (77a4 <k_sched_unlock+0xe4>)
    771a:	f240 31bb 	movw	r1, #955	; 0x3bb
    771e:	f001 fbf5 	bl	8f0c <assert_post_action>
    7722:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    7726:	b173      	cbz	r3, 7746 <k_sched_unlock+0x86>
    7728:	4920      	ldr	r1, [pc, #128]	; (77ac <k_sched_unlock+0xec>)
    772a:	4a1e      	ldr	r2, [pc, #120]	; (77a4 <k_sched_unlock+0xe4>)
    772c:	4819      	ldr	r0, [pc, #100]	; (7794 <k_sched_unlock+0xd4>)
    772e:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    7732:	f001 fbf2 	bl	8f1a <assert_print>
    7736:	481c      	ldr	r0, [pc, #112]	; (77a8 <k_sched_unlock+0xe8>)
    7738:	f001 fbef 	bl	8f1a <assert_print>
    773c:	4819      	ldr	r0, [pc, #100]	; (77a4 <k_sched_unlock+0xe4>)
    773e:	f44f 716f 	mov.w	r1, #956	; 0x3bc
    7742:	f001 fbe3 	bl	8f0c <assert_post_action>
		++_current->base.sched_locked;
    7746:	68a2      	ldr	r2, [r4, #8]
    7748:	7bd3      	ldrb	r3, [r2, #15]
    774a:	3301      	adds	r3, #1
		update_cache(0);
    774c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    774e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    7750:	f7ff fb8a 	bl	6e68 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7754:	480c      	ldr	r0, [pc, #48]	; (7788 <k_sched_unlock+0xc8>)
    7756:	f7fe fef9 	bl	654c <z_spin_unlock_valid>
    775a:	b968      	cbnz	r0, 7778 <k_sched_unlock+0xb8>
    775c:	4a0b      	ldr	r2, [pc, #44]	; (778c <k_sched_unlock+0xcc>)
    775e:	4914      	ldr	r1, [pc, #80]	; (77b0 <k_sched_unlock+0xf0>)
    7760:	480c      	ldr	r0, [pc, #48]	; (7794 <k_sched_unlock+0xd4>)
    7762:	23b9      	movs	r3, #185	; 0xb9
    7764:	f001 fbd9 	bl	8f1a <assert_print>
    7768:	4907      	ldr	r1, [pc, #28]	; (7788 <k_sched_unlock+0xc8>)
    776a:	4812      	ldr	r0, [pc, #72]	; (77b4 <k_sched_unlock+0xf4>)
    776c:	f001 fbd5 	bl	8f1a <assert_print>
    7770:	4806      	ldr	r0, [pc, #24]	; (778c <k_sched_unlock+0xcc>)
    7772:	21b9      	movs	r1, #185	; 0xb9
    7774:	f001 fbca 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7778:	f385 8811 	msr	BASEPRI, r5
    777c:	f3bf 8f6f 	isb	sy
}
    7780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    7784:	f002 b80f 	b.w	97a6 <z_reschedule_unlocked>
    7788:	20000c70 	.word	0x20000c70
    778c:	0000a377 	.word	0x0000a377
    7790:	0000a3d0 	.word	0x0000a3d0
    7794:	00009ea7 	.word	0x00009ea7
    7798:	0000a3e5 	.word	0x0000a3e5
    779c:	20000c3c 	.word	0x20000c3c
    77a0:	0000b940 	.word	0x0000b940
    77a4:	0000b8bf 	.word	0x0000b8bf
    77a8:	0000b81d 	.word	0x0000b81d
    77ac:	0000b6e7 	.word	0x0000b6e7
    77b0:	0000a3a4 	.word	0x0000a3a4
    77b4:	0000a3bb 	.word	0x0000a3bb

000077b8 <z_unpend1_no_timeout>:
{
    77b8:	b538      	push	{r3, r4, r5, lr}
    77ba:	4604      	mov	r4, r0
	__asm__ volatile(
    77bc:	f04f 0340 	mov.w	r3, #64	; 0x40
    77c0:	f3ef 8511 	mrs	r5, BASEPRI
    77c4:	f383 8812 	msr	BASEPRI_MAX, r3
    77c8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    77cc:	4819      	ldr	r0, [pc, #100]	; (7834 <z_unpend1_no_timeout+0x7c>)
    77ce:	f7fe feaf 	bl	6530 <z_spin_lock_valid>
    77d2:	b968      	cbnz	r0, 77f0 <z_unpend1_no_timeout+0x38>
    77d4:	4a18      	ldr	r2, [pc, #96]	; (7838 <z_unpend1_no_timeout+0x80>)
    77d6:	4919      	ldr	r1, [pc, #100]	; (783c <z_unpend1_no_timeout+0x84>)
    77d8:	4819      	ldr	r0, [pc, #100]	; (7840 <z_unpend1_no_timeout+0x88>)
    77da:	238e      	movs	r3, #142	; 0x8e
    77dc:	f001 fb9d 	bl	8f1a <assert_print>
    77e0:	4914      	ldr	r1, [pc, #80]	; (7834 <z_unpend1_no_timeout+0x7c>)
    77e2:	4818      	ldr	r0, [pc, #96]	; (7844 <z_unpend1_no_timeout+0x8c>)
    77e4:	f001 fb99 	bl	8f1a <assert_print>
    77e8:	4813      	ldr	r0, [pc, #76]	; (7838 <z_unpend1_no_timeout+0x80>)
    77ea:	218e      	movs	r1, #142	; 0x8e
    77ec:	f001 fb8e 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    77f0:	4810      	ldr	r0, [pc, #64]	; (7834 <z_unpend1_no_timeout+0x7c>)
    77f2:	f7fe febb 	bl	656c <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    77f6:	4620      	mov	r0, r4
    77f8:	f001 ffdf 	bl	97ba <z_priq_dumb_best>
		if (thread != NULL) {
    77fc:	4604      	mov	r4, r0
    77fe:	b108      	cbz	r0, 7804 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    7800:	f7ff fb10 	bl	6e24 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7804:	480b      	ldr	r0, [pc, #44]	; (7834 <z_unpend1_no_timeout+0x7c>)
    7806:	f7fe fea1 	bl	654c <z_spin_unlock_valid>
    780a:	b968      	cbnz	r0, 7828 <z_unpend1_no_timeout+0x70>
    780c:	4a0a      	ldr	r2, [pc, #40]	; (7838 <z_unpend1_no_timeout+0x80>)
    780e:	490e      	ldr	r1, [pc, #56]	; (7848 <z_unpend1_no_timeout+0x90>)
    7810:	480b      	ldr	r0, [pc, #44]	; (7840 <z_unpend1_no_timeout+0x88>)
    7812:	23b9      	movs	r3, #185	; 0xb9
    7814:	f001 fb81 	bl	8f1a <assert_print>
    7818:	4906      	ldr	r1, [pc, #24]	; (7834 <z_unpend1_no_timeout+0x7c>)
    781a:	480c      	ldr	r0, [pc, #48]	; (784c <z_unpend1_no_timeout+0x94>)
    781c:	f001 fb7d 	bl	8f1a <assert_print>
    7820:	4805      	ldr	r0, [pc, #20]	; (7838 <z_unpend1_no_timeout+0x80>)
    7822:	21b9      	movs	r1, #185	; 0xb9
    7824:	f001 fb72 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7828:	f385 8811 	msr	BASEPRI, r5
    782c:	f3bf 8f6f 	isb	sy
}
    7830:	4620      	mov	r0, r4
    7832:	bd38      	pop	{r3, r4, r5, pc}
    7834:	20000c70 	.word	0x20000c70
    7838:	0000a377 	.word	0x0000a377
    783c:	0000a3d0 	.word	0x0000a3d0
    7840:	00009ea7 	.word	0x00009ea7
    7844:	0000a3e5 	.word	0x0000a3e5
    7848:	0000a3a4 	.word	0x0000a3a4
    784c:	0000a3bb 	.word	0x0000a3bb

00007850 <z_unpend_first_thread>:
{
    7850:	b538      	push	{r3, r4, r5, lr}
    7852:	4604      	mov	r4, r0
	__asm__ volatile(
    7854:	f04f 0340 	mov.w	r3, #64	; 0x40
    7858:	f3ef 8511 	mrs	r5, BASEPRI
    785c:	f383 8812 	msr	BASEPRI_MAX, r3
    7860:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7864:	481b      	ldr	r0, [pc, #108]	; (78d4 <z_unpend_first_thread+0x84>)
    7866:	f7fe fe63 	bl	6530 <z_spin_lock_valid>
    786a:	b968      	cbnz	r0, 7888 <z_unpend_first_thread+0x38>
    786c:	4a1a      	ldr	r2, [pc, #104]	; (78d8 <z_unpend_first_thread+0x88>)
    786e:	491b      	ldr	r1, [pc, #108]	; (78dc <z_unpend_first_thread+0x8c>)
    7870:	481b      	ldr	r0, [pc, #108]	; (78e0 <z_unpend_first_thread+0x90>)
    7872:	238e      	movs	r3, #142	; 0x8e
    7874:	f001 fb51 	bl	8f1a <assert_print>
    7878:	4916      	ldr	r1, [pc, #88]	; (78d4 <z_unpend_first_thread+0x84>)
    787a:	481a      	ldr	r0, [pc, #104]	; (78e4 <z_unpend_first_thread+0x94>)
    787c:	f001 fb4d 	bl	8f1a <assert_print>
    7880:	4815      	ldr	r0, [pc, #84]	; (78d8 <z_unpend_first_thread+0x88>)
    7882:	218e      	movs	r1, #142	; 0x8e
    7884:	f001 fb42 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    7888:	4812      	ldr	r0, [pc, #72]	; (78d4 <z_unpend_first_thread+0x84>)
    788a:	f7fe fe6f 	bl	656c <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    788e:	4620      	mov	r0, r4
    7890:	f001 ff93 	bl	97ba <z_priq_dumb_best>
		if (thread != NULL) {
    7894:	4604      	mov	r4, r0
    7896:	b128      	cbz	r0, 78a4 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    7898:	f7ff fac4 	bl	6e24 <unpend_thread_no_timeout>
    789c:	f104 0018 	add.w	r0, r4, #24
    78a0:	f000 fb96 	bl	7fd0 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    78a4:	480b      	ldr	r0, [pc, #44]	; (78d4 <z_unpend_first_thread+0x84>)
    78a6:	f7fe fe51 	bl	654c <z_spin_unlock_valid>
    78aa:	b968      	cbnz	r0, 78c8 <z_unpend_first_thread+0x78>
    78ac:	4a0a      	ldr	r2, [pc, #40]	; (78d8 <z_unpend_first_thread+0x88>)
    78ae:	490e      	ldr	r1, [pc, #56]	; (78e8 <z_unpend_first_thread+0x98>)
    78b0:	480b      	ldr	r0, [pc, #44]	; (78e0 <z_unpend_first_thread+0x90>)
    78b2:	23b9      	movs	r3, #185	; 0xb9
    78b4:	f001 fb31 	bl	8f1a <assert_print>
    78b8:	4906      	ldr	r1, [pc, #24]	; (78d4 <z_unpend_first_thread+0x84>)
    78ba:	480c      	ldr	r0, [pc, #48]	; (78ec <z_unpend_first_thread+0x9c>)
    78bc:	f001 fb2d 	bl	8f1a <assert_print>
    78c0:	4805      	ldr	r0, [pc, #20]	; (78d8 <z_unpend_first_thread+0x88>)
    78c2:	21b9      	movs	r1, #185	; 0xb9
    78c4:	f001 fb22 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    78c8:	f385 8811 	msr	BASEPRI, r5
    78cc:	f3bf 8f6f 	isb	sy
}
    78d0:	4620      	mov	r0, r4
    78d2:	bd38      	pop	{r3, r4, r5, pc}
    78d4:	20000c70 	.word	0x20000c70
    78d8:	0000a377 	.word	0x0000a377
    78dc:	0000a3d0 	.word	0x0000a3d0
    78e0:	00009ea7 	.word	0x00009ea7
    78e4:	0000a3e5 	.word	0x0000a3e5
    78e8:	0000a3a4 	.word	0x0000a3a4
    78ec:	0000a3bb 	.word	0x0000a3bb

000078f0 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    78f0:	4b04      	ldr	r3, [pc, #16]	; (7904 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    78f2:	2100      	movs	r1, #0
    78f4:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    78f8:	e9c3 2208 	strd	r2, r2, [r3, #32]
    78fc:	4608      	mov	r0, r1
    78fe:	f7ff b909 	b.w	6b14 <k_sched_time_slice_set>
    7902:	bf00      	nop
    7904:	20000c3c 	.word	0x20000c3c

00007908 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    7908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    790a:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    790e:	b173      	cbz	r3, 792e <z_impl_k_yield+0x26>
    7910:	493f      	ldr	r1, [pc, #252]	; (7a10 <z_impl_k_yield+0x108>)
    7912:	4a40      	ldr	r2, [pc, #256]	; (7a14 <z_impl_k_yield+0x10c>)
    7914:	4840      	ldr	r0, [pc, #256]	; (7a18 <z_impl_k_yield+0x110>)
    7916:	f240 5332 	movw	r3, #1330	; 0x532
    791a:	f001 fafe 	bl	8f1a <assert_print>
    791e:	483f      	ldr	r0, [pc, #252]	; (7a1c <z_impl_k_yield+0x114>)
    7920:	f001 fafb 	bl	8f1a <assert_print>
    7924:	483b      	ldr	r0, [pc, #236]	; (7a14 <z_impl_k_yield+0x10c>)
    7926:	f240 5132 	movw	r1, #1330	; 0x532
    792a:	f001 faef 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    792e:	f04f 0340 	mov.w	r3, #64	; 0x40
    7932:	f3ef 8611 	mrs	r6, BASEPRI
    7936:	f383 8812 	msr	BASEPRI_MAX, r3
    793a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    793e:	4838      	ldr	r0, [pc, #224]	; (7a20 <z_impl_k_yield+0x118>)
    7940:	f7fe fdf6 	bl	6530 <z_spin_lock_valid>
    7944:	b968      	cbnz	r0, 7962 <z_impl_k_yield+0x5a>
    7946:	4a37      	ldr	r2, [pc, #220]	; (7a24 <z_impl_k_yield+0x11c>)
    7948:	4937      	ldr	r1, [pc, #220]	; (7a28 <z_impl_k_yield+0x120>)
    794a:	4833      	ldr	r0, [pc, #204]	; (7a18 <z_impl_k_yield+0x110>)
    794c:	238e      	movs	r3, #142	; 0x8e
    794e:	f001 fae4 	bl	8f1a <assert_print>
    7952:	4933      	ldr	r1, [pc, #204]	; (7a20 <z_impl_k_yield+0x118>)
    7954:	4835      	ldr	r0, [pc, #212]	; (7a2c <z_impl_k_yield+0x124>)
    7956:	f001 fae0 	bl	8f1a <assert_print>
    795a:	4832      	ldr	r0, [pc, #200]	; (7a24 <z_impl_k_yield+0x11c>)
    795c:	218e      	movs	r1, #142	; 0x8e
    795e:	f001 fad5 	bl	8f0c <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    7962:	4d33      	ldr	r5, [pc, #204]	; (7a30 <z_impl_k_yield+0x128>)
	z_spin_lock_set_owner(l);
    7964:	482e      	ldr	r0, [pc, #184]	; (7a20 <z_impl_k_yield+0x118>)
    7966:	f7fe fe01 	bl	656c <z_spin_lock_set_owner>
    796a:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    796c:	7b4b      	ldrb	r3, [r1, #13]
    796e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7972:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7974:	f105 0020 	add.w	r0, r5, #32
    7978:	f7ff fa32 	bl	6de0 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    797c:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    797e:	7b63      	ldrb	r3, [r4, #13]
    7980:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7984:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7986:	4b2b      	ldr	r3, [pc, #172]	; (7a34 <z_impl_k_yield+0x12c>)
    7988:	429c      	cmp	r4, r3
    798a:	d109      	bne.n	79a0 <z_impl_k_yield+0x98>
    798c:	492a      	ldr	r1, [pc, #168]	; (7a38 <z_impl_k_yield+0x130>)
    798e:	4822      	ldr	r0, [pc, #136]	; (7a18 <z_impl_k_yield+0x110>)
    7990:	4a20      	ldr	r2, [pc, #128]	; (7a14 <z_impl_k_yield+0x10c>)
    7992:	23ba      	movs	r3, #186	; 0xba
    7994:	f001 fac1 	bl	8f1a <assert_print>
    7998:	481e      	ldr	r0, [pc, #120]	; (7a14 <z_impl_k_yield+0x10c>)
    799a:	21ba      	movs	r1, #186	; 0xba
    799c:	f001 fab6 	bl	8f0c <assert_post_action>
	return (node == list->tail) ? NULL : node->next;
    79a0:	e9d5 3208 	ldrd	r3, r2, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    79a4:	4925      	ldr	r1, [pc, #148]	; (7a3c <z_impl_k_yield+0x134>)
    79a6:	428b      	cmp	r3, r1
    79a8:	d02c      	beq.n	7a04 <z_impl_k_yield+0xfc>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    79aa:	b35b      	cbz	r3, 7a04 <z_impl_k_yield+0xfc>
	int32_t b1 = thread_1->base.prio;
    79ac:	f994 000e 	ldrsb.w	r0, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    79b0:	f993 700e 	ldrsb.w	r7, [r3, #14]
	if (b1 != b2) {
    79b4:	42b8      	cmp	r0, r7
    79b6:	d020      	beq.n	79fa <z_impl_k_yield+0xf2>
		if (z_sched_prio_cmp(thread, t) > 0) {
    79b8:	4287      	cmp	r7, r0
    79ba:	dd1e      	ble.n	79fa <z_impl_k_yield+0xf2>
	sys_dnode_t *const prev = successor->prev;
    79bc:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    79be:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    79c2:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    79c4:	605c      	str	r4, [r3, #4]
	update_cache(1);
    79c6:	2001      	movs	r0, #1
    79c8:	f7ff fa4e 	bl	6e68 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    79cc:	4814      	ldr	r0, [pc, #80]	; (7a20 <z_impl_k_yield+0x118>)
    79ce:	f7fe fdbd 	bl	654c <z_spin_unlock_valid>
    79d2:	b968      	cbnz	r0, 79f0 <z_impl_k_yield+0xe8>
    79d4:	4a13      	ldr	r2, [pc, #76]	; (7a24 <z_impl_k_yield+0x11c>)
    79d6:	491a      	ldr	r1, [pc, #104]	; (7a40 <z_impl_k_yield+0x138>)
    79d8:	480f      	ldr	r0, [pc, #60]	; (7a18 <z_impl_k_yield+0x110>)
    79da:	23d0      	movs	r3, #208	; 0xd0
    79dc:	f001 fa9d 	bl	8f1a <assert_print>
    79e0:	490f      	ldr	r1, [pc, #60]	; (7a20 <z_impl_k_yield+0x118>)
    79e2:	4818      	ldr	r0, [pc, #96]	; (7a44 <z_impl_k_yield+0x13c>)
    79e4:	f001 fa99 	bl	8f1a <assert_print>
    79e8:	480e      	ldr	r0, [pc, #56]	; (7a24 <z_impl_k_yield+0x11c>)
    79ea:	21d0      	movs	r1, #208	; 0xd0
    79ec:	f001 fa8e 	bl	8f0c <assert_post_action>
    79f0:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    79f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    79f6:	f7fb b9ef 	b.w	2dd8 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    79fa:	4293      	cmp	r3, r2
    79fc:	d002      	beq.n	7a04 <z_impl_k_yield+0xfc>
    79fe:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7a00:	2b00      	cmp	r3, #0
    7a02:	d1d5      	bne.n	79b0 <z_impl_k_yield+0xa8>
	node->prev = tail;
    7a04:	e9c4 1200 	strd	r1, r2, [r4]
	tail->next = node;
    7a08:	6014      	str	r4, [r2, #0]
	list->tail = node;
    7a0a:	626c      	str	r4, [r5, #36]	; 0x24
}
    7a0c:	e7db      	b.n	79c6 <z_impl_k_yield+0xbe>
    7a0e:	bf00      	nop
    7a10:	0000b6e7 	.word	0x0000b6e7
    7a14:	0000b8bf 	.word	0x0000b8bf
    7a18:	00009ea7 	.word	0x00009ea7
    7a1c:	0000b81d 	.word	0x0000b81d
    7a20:	20000c70 	.word	0x20000c70
    7a24:	0000a377 	.word	0x0000a377
    7a28:	0000a3d0 	.word	0x0000a3d0
    7a2c:	0000a3e5 	.word	0x0000a3e5
    7a30:	20000c3c 	.word	0x20000c3c
    7a34:	20000400 	.word	0x20000400
    7a38:	0000b8e1 	.word	0x0000b8e1
    7a3c:	20000c5c 	.word	0x20000c5c
    7a40:	0000a3a4 	.word	0x0000a3a4
    7a44:	0000a3bb 	.word	0x0000a3bb

00007a48 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    7a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7a4c:	4605      	mov	r5, r0
    7a4e:	460e      	mov	r6, r1
    7a50:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7a54:	b173      	cbz	r3, 7a74 <z_tick_sleep+0x2c>
    7a56:	4941      	ldr	r1, [pc, #260]	; (7b5c <z_tick_sleep+0x114>)
    7a58:	4a41      	ldr	r2, [pc, #260]	; (7b60 <z_tick_sleep+0x118>)
    7a5a:	4842      	ldr	r0, [pc, #264]	; (7b64 <z_tick_sleep+0x11c>)
    7a5c:	f240 534e 	movw	r3, #1358	; 0x54e
    7a60:	f001 fa5b 	bl	8f1a <assert_print>
    7a64:	4840      	ldr	r0, [pc, #256]	; (7b68 <z_tick_sleep+0x120>)
    7a66:	f001 fa58 	bl	8f1a <assert_print>
    7a6a:	483d      	ldr	r0, [pc, #244]	; (7b60 <z_tick_sleep+0x118>)
    7a6c:	f240 514e 	movw	r1, #1358	; 0x54e
    7a70:	f001 fa4c 	bl	8f0c <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    7a74:	ea55 0306 	orrs.w	r3, r5, r6
    7a78:	d103      	bne.n	7a82 <z_tick_sleep+0x3a>
	z_impl_k_yield();
    7a7a:	f7ff ff45 	bl	7908 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    7a7e:	2000      	movs	r0, #0
    7a80:	e066      	b.n	7b50 <z_tick_sleep+0x108>
	if (Z_TICK_ABS(ticks) <= 0) {
    7a82:	1caa      	adds	r2, r5, #2
    7a84:	f176 33ff 	sbcs.w	r3, r6, #4294967295	; 0xffffffff
    7a88:	db64      	blt.n	7b54 <z_tick_sleep+0x10c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    7a8a:	f001 fe9c 	bl	97c6 <sys_clock_tick_get_32>
    7a8e:	1944      	adds	r4, r0, r5
    7a90:	f04f 0340 	mov.w	r3, #64	; 0x40
    7a94:	f3ef 8811 	mrs	r8, BASEPRI
    7a98:	f383 8812 	msr	BASEPRI_MAX, r3
    7a9c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7aa0:	4832      	ldr	r0, [pc, #200]	; (7b6c <z_tick_sleep+0x124>)
    7aa2:	f7fe fd45 	bl	6530 <z_spin_lock_valid>
    7aa6:	b968      	cbnz	r0, 7ac4 <z_tick_sleep+0x7c>
    7aa8:	4a31      	ldr	r2, [pc, #196]	; (7b70 <z_tick_sleep+0x128>)
    7aaa:	4932      	ldr	r1, [pc, #200]	; (7b74 <z_tick_sleep+0x12c>)
    7aac:	482d      	ldr	r0, [pc, #180]	; (7b64 <z_tick_sleep+0x11c>)
    7aae:	238e      	movs	r3, #142	; 0x8e
    7ab0:	f001 fa33 	bl	8f1a <assert_print>
    7ab4:	492d      	ldr	r1, [pc, #180]	; (7b6c <z_tick_sleep+0x124>)
    7ab6:	4830      	ldr	r0, [pc, #192]	; (7b78 <z_tick_sleep+0x130>)
    7ab8:	f001 fa2f 	bl	8f1a <assert_print>
    7abc:	482c      	ldr	r0, [pc, #176]	; (7b70 <z_tick_sleep+0x128>)
    7abe:	218e      	movs	r1, #142	; 0x8e
    7ac0:	f001 fa24 	bl	8f0c <assert_post_action>
	pending_current = _current;
    7ac4:	4f2d      	ldr	r7, [pc, #180]	; (7b7c <z_tick_sleep+0x134>)
	z_spin_lock_set_owner(l);
    7ac6:	4829      	ldr	r0, [pc, #164]	; (7b6c <z_tick_sleep+0x124>)
    7ac8:	f7fe fd50 	bl	656c <z_spin_lock_set_owner>
    7acc:	4b2c      	ldr	r3, [pc, #176]	; (7b80 <z_tick_sleep+0x138>)
    7ace:	68b8      	ldr	r0, [r7, #8]
    7ad0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    7ad2:	f7ff fc0d 	bl	72f0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    7ad6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7ad8:	492a      	ldr	r1, [pc, #168]	; (7b84 <z_tick_sleep+0x13c>)
    7ada:	462a      	mov	r2, r5
    7adc:	4633      	mov	r3, r6
    7ade:	3018      	adds	r0, #24
    7ae0:	f000 f9ae 	bl	7e40 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    7ae4:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7ae6:	4821      	ldr	r0, [pc, #132]	; (7b6c <z_tick_sleep+0x124>)
    7ae8:	7b53      	ldrb	r3, [r2, #13]
    7aea:	f043 0310 	orr.w	r3, r3, #16
    7aee:	7353      	strb	r3, [r2, #13]
    7af0:	f7fe fd2c 	bl	654c <z_spin_unlock_valid>
    7af4:	b968      	cbnz	r0, 7b12 <z_tick_sleep+0xca>
    7af6:	4a1e      	ldr	r2, [pc, #120]	; (7b70 <z_tick_sleep+0x128>)
    7af8:	4923      	ldr	r1, [pc, #140]	; (7b88 <z_tick_sleep+0x140>)
    7afa:	481a      	ldr	r0, [pc, #104]	; (7b64 <z_tick_sleep+0x11c>)
    7afc:	23d0      	movs	r3, #208	; 0xd0
    7afe:	f001 fa0c 	bl	8f1a <assert_print>
    7b02:	491a      	ldr	r1, [pc, #104]	; (7b6c <z_tick_sleep+0x124>)
    7b04:	4821      	ldr	r0, [pc, #132]	; (7b8c <z_tick_sleep+0x144>)
    7b06:	f001 fa08 	bl	8f1a <assert_print>
    7b0a:	4819      	ldr	r0, [pc, #100]	; (7b70 <z_tick_sleep+0x128>)
    7b0c:	21d0      	movs	r1, #208	; 0xd0
    7b0e:	f001 f9fd 	bl	8f0c <assert_post_action>
    7b12:	4640      	mov	r0, r8
    7b14:	f7fb f960 	bl	2dd8 <arch_swap>
	return (thread->base.thread_state & state) != 0U;
    7b18:	68bb      	ldr	r3, [r7, #8]
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    7b1a:	7b5b      	ldrb	r3, [r3, #13]
    7b1c:	06db      	lsls	r3, r3, #27
    7b1e:	d50e      	bpl.n	7b3e <z_tick_sleep+0xf6>
    7b20:	491b      	ldr	r1, [pc, #108]	; (7b90 <z_tick_sleep+0x148>)
    7b22:	4a0f      	ldr	r2, [pc, #60]	; (7b60 <z_tick_sleep+0x118>)
    7b24:	480f      	ldr	r0, [pc, #60]	; (7b64 <z_tick_sleep+0x11c>)
    7b26:	f240 536f 	movw	r3, #1391	; 0x56f
    7b2a:	f001 f9f6 	bl	8f1a <assert_print>
    7b2e:	480e      	ldr	r0, [pc, #56]	; (7b68 <z_tick_sleep+0x120>)
    7b30:	f001 f9f3 	bl	8f1a <assert_print>
    7b34:	480a      	ldr	r0, [pc, #40]	; (7b60 <z_tick_sleep+0x118>)
    7b36:	f240 516f 	movw	r1, #1391	; 0x56f
    7b3a:	f001 f9e7 	bl	8f0c <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    7b3e:	f001 fe42 	bl	97c6 <sys_clock_tick_get_32>
    7b42:	1a20      	subs	r0, r4, r0
    7b44:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    7b48:	2801      	cmp	r0, #1
    7b4a:	f173 0300 	sbcs.w	r3, r3, #0
    7b4e:	db96      	blt.n	7a7e <z_tick_sleep+0x36>
}
    7b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    7b54:	f06f 0401 	mvn.w	r4, #1
    7b58:	1b64      	subs	r4, r4, r5
    7b5a:	e799      	b.n	7a90 <z_tick_sleep+0x48>
    7b5c:	0000b6e7 	.word	0x0000b6e7
    7b60:	0000b8bf 	.word	0x0000b8bf
    7b64:	00009ea7 	.word	0x00009ea7
    7b68:	0000b81d 	.word	0x0000b81d
    7b6c:	20000c70 	.word	0x20000c70
    7b70:	0000a377 	.word	0x0000a377
    7b74:	0000a3d0 	.word	0x0000a3d0
    7b78:	0000a3e5 	.word	0x0000a3e5
    7b7c:	20000c3c 	.word	0x20000c3c
    7b80:	20000c6c 	.word	0x20000c6c
    7b84:	0000723d 	.word	0x0000723d
    7b88:	0000a3a4 	.word	0x0000a3a4
    7b8c:	0000a3bb 	.word	0x0000a3bb
    7b90:	0000b971 	.word	0x0000b971

00007b94 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    7b94:	b538      	push	{r3, r4, r5, lr}
    7b96:	4605      	mov	r5, r0
    7b98:	460c      	mov	r4, r1
    7b9a:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7b9e:	b173      	cbz	r3, 7bbe <z_impl_k_sleep+0x2a>
    7ba0:	4913      	ldr	r1, [pc, #76]	; (7bf0 <z_impl_k_sleep+0x5c>)
    7ba2:	4a14      	ldr	r2, [pc, #80]	; (7bf4 <z_impl_k_sleep+0x60>)
    7ba4:	4814      	ldr	r0, [pc, #80]	; (7bf8 <z_impl_k_sleep+0x64>)
    7ba6:	f240 537e 	movw	r3, #1406	; 0x57e
    7baa:	f001 f9b6 	bl	8f1a <assert_print>
    7bae:	4813      	ldr	r0, [pc, #76]	; (7bfc <z_impl_k_sleep+0x68>)
    7bb0:	f001 f9b3 	bl	8f1a <assert_print>
    7bb4:	480f      	ldr	r0, [pc, #60]	; (7bf4 <z_impl_k_sleep+0x60>)
    7bb6:	f240 517e 	movw	r1, #1406	; 0x57e
    7bba:	f001 f9a7 	bl	8f0c <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7bbe:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    7bc2:	bf08      	it	eq
    7bc4:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    7bc8:	d106      	bne.n	7bd8 <z_impl_k_sleep+0x44>
		k_thread_suspend(_current);
    7bca:	4b0d      	ldr	r3, [pc, #52]	; (7c00 <z_impl_k_sleep+0x6c>)
    7bcc:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    7bce:	f7ff fd0d 	bl	75ec <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    7bd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    7bd6:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    7bd8:	4628      	mov	r0, r5
    7bda:	4621      	mov	r1, r4
    7bdc:	f7ff ff34 	bl	7a48 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    7be0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    7be4:	fb80 0303 	smull	r0, r3, r0, r3
    7be8:	0bc0      	lsrs	r0, r0, #15
    7bea:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    7bee:	e7f2      	b.n	7bd6 <z_impl_k_sleep+0x42>
    7bf0:	0000b6e7 	.word	0x0000b6e7
    7bf4:	0000b8bf 	.word	0x0000b8bf
    7bf8:	00009ea7 	.word	0x00009ea7
    7bfc:	0000b81d 	.word	0x0000b81d
    7c00:	20000c3c 	.word	0x20000c3c

00007c04 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    7c04:	4b01      	ldr	r3, [pc, #4]	; (7c0c <z_impl_z_current_get+0x8>)
    7c06:	6898      	ldr	r0, [r3, #8]
    7c08:	4770      	bx	lr
    7c0a:	bf00      	nop
    7c0c:	20000c3c 	.word	0x20000c3c

00007c10 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    7c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7c14:	4604      	mov	r4, r0
    7c16:	f04f 0340 	mov.w	r3, #64	; 0x40
    7c1a:	f3ef 8611 	mrs	r6, BASEPRI
    7c1e:	f383 8812 	msr	BASEPRI_MAX, r3
    7c22:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7c26:	4848      	ldr	r0, [pc, #288]	; (7d48 <z_thread_abort+0x138>)
    7c28:	f7fe fc82 	bl	6530 <z_spin_lock_valid>
    7c2c:	b968      	cbnz	r0, 7c4a <z_thread_abort+0x3a>
    7c2e:	4a47      	ldr	r2, [pc, #284]	; (7d4c <z_thread_abort+0x13c>)
    7c30:	4947      	ldr	r1, [pc, #284]	; (7d50 <z_thread_abort+0x140>)
    7c32:	4848      	ldr	r0, [pc, #288]	; (7d54 <z_thread_abort+0x144>)
    7c34:	238e      	movs	r3, #142	; 0x8e
    7c36:	f001 f970 	bl	8f1a <assert_print>
    7c3a:	4943      	ldr	r1, [pc, #268]	; (7d48 <z_thread_abort+0x138>)
    7c3c:	4846      	ldr	r0, [pc, #280]	; (7d58 <z_thread_abort+0x148>)
    7c3e:	f001 f96c 	bl	8f1a <assert_print>
    7c42:	4842      	ldr	r0, [pc, #264]	; (7d4c <z_thread_abort+0x13c>)
    7c44:	218e      	movs	r1, #142	; 0x8e
    7c46:	f001 f961 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    7c4a:	483f      	ldr	r0, [pc, #252]	; (7d48 <z_thread_abort+0x138>)
    7c4c:	f7fe fc8e 	bl	656c <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    7c50:	7b63      	ldrb	r3, [r4, #13]
    7c52:	071a      	lsls	r2, r3, #28
    7c54:	d517      	bpl.n	7c86 <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7c56:	483c      	ldr	r0, [pc, #240]	; (7d48 <z_thread_abort+0x138>)
    7c58:	f7fe fc78 	bl	654c <z_spin_unlock_valid>
    7c5c:	b968      	cbnz	r0, 7c7a <z_thread_abort+0x6a>
    7c5e:	4a3b      	ldr	r2, [pc, #236]	; (7d4c <z_thread_abort+0x13c>)
    7c60:	493e      	ldr	r1, [pc, #248]	; (7d5c <z_thread_abort+0x14c>)
    7c62:	483c      	ldr	r0, [pc, #240]	; (7d54 <z_thread_abort+0x144>)
    7c64:	23b9      	movs	r3, #185	; 0xb9
    7c66:	f001 f958 	bl	8f1a <assert_print>
    7c6a:	4937      	ldr	r1, [pc, #220]	; (7d48 <z_thread_abort+0x138>)
    7c6c:	483c      	ldr	r0, [pc, #240]	; (7d60 <z_thread_abort+0x150>)
    7c6e:	f001 f954 	bl	8f1a <assert_print>
    7c72:	4836      	ldr	r0, [pc, #216]	; (7d4c <z_thread_abort+0x13c>)
    7c74:	21b9      	movs	r1, #185	; 0xb9
    7c76:	f001 f949 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7c7a:	f386 8811 	msr	BASEPRI, r6
    7c7e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    7c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    7c86:	f023 0220 	bic.w	r2, r3, #32
    7c8a:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    7c8e:	09d2      	lsrs	r2, r2, #7
    7c90:	d142      	bne.n	7d18 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    7c92:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    7c94:	68a3      	ldr	r3, [r4, #8]
    7c96:	b113      	cbz	r3, 7c9e <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    7c98:	4620      	mov	r0, r4
    7c9a:	f7ff f8c3 	bl	6e24 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    7c9e:	f104 0018 	add.w	r0, r4, #24
    7ca2:	f000 f995 	bl	7fd0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    7ca6:	f104 0758 	add.w	r7, r4, #88	; 0x58
    7caa:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    7cae:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7cb0:	42bd      	cmp	r5, r7
    7cb2:	d001      	beq.n	7cb8 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    7cb4:	2d00      	cmp	r5, #0
    7cb6:	d139      	bne.n	7d2c <z_thread_abort+0x11c>
		update_cache(1);
    7cb8:	2001      	movs	r0, #1
    7cba:	f7ff f8d5 	bl	6e68 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    7cbe:	4b29      	ldr	r3, [pc, #164]	; (7d64 <z_thread_abort+0x154>)
    7cc0:	689b      	ldr	r3, [r3, #8]
    7cc2:	42a3      	cmp	r3, r4
    7cc4:	d1c7      	bne.n	7c56 <z_thread_abort+0x46>
    7cc6:	f3ef 8305 	mrs	r3, IPSR
    7cca:	2b00      	cmp	r3, #0
    7ccc:	d1c3      	bne.n	7c56 <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7cce:	481e      	ldr	r0, [pc, #120]	; (7d48 <z_thread_abort+0x138>)
    7cd0:	f7fe fc3c 	bl	654c <z_spin_unlock_valid>
    7cd4:	b968      	cbnz	r0, 7cf2 <z_thread_abort+0xe2>
    7cd6:	4a1d      	ldr	r2, [pc, #116]	; (7d4c <z_thread_abort+0x13c>)
    7cd8:	4920      	ldr	r1, [pc, #128]	; (7d5c <z_thread_abort+0x14c>)
    7cda:	481e      	ldr	r0, [pc, #120]	; (7d54 <z_thread_abort+0x144>)
    7cdc:	23d0      	movs	r3, #208	; 0xd0
    7cde:	f001 f91c 	bl	8f1a <assert_print>
    7ce2:	4919      	ldr	r1, [pc, #100]	; (7d48 <z_thread_abort+0x138>)
    7ce4:	481e      	ldr	r0, [pc, #120]	; (7d60 <z_thread_abort+0x150>)
    7ce6:	f001 f918 	bl	8f1a <assert_print>
    7cea:	4818      	ldr	r0, [pc, #96]	; (7d4c <z_thread_abort+0x13c>)
    7cec:	21d0      	movs	r1, #208	; 0xd0
    7cee:	f001 f90d 	bl	8f0c <assert_post_action>
    7cf2:	4630      	mov	r0, r6
    7cf4:	f7fb f870 	bl	2dd8 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    7cf8:	4a1b      	ldr	r2, [pc, #108]	; (7d68 <z_thread_abort+0x158>)
    7cfa:	491c      	ldr	r1, [pc, #112]	; (7d6c <z_thread_abort+0x15c>)
    7cfc:	4815      	ldr	r0, [pc, #84]	; (7d54 <z_thread_abort+0x144>)
    7cfe:	f240 63ac 	movw	r3, #1708	; 0x6ac
    7d02:	f001 f90a 	bl	8f1a <assert_print>
    7d06:	481a      	ldr	r0, [pc, #104]	; (7d70 <z_thread_abort+0x160>)
    7d08:	f001 f907 	bl	8f1a <assert_print>
    7d0c:	4816      	ldr	r0, [pc, #88]	; (7d68 <z_thread_abort+0x158>)
    7d0e:	f240 61ac 	movw	r1, #1708	; 0x6ac
    7d12:	f001 f8fb 	bl	8f0c <assert_post_action>
    7d16:	e79e      	b.n	7c56 <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7d18:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    7d1c:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    7d20:	4814      	ldr	r0, [pc, #80]	; (7d74 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7d22:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7d24:	4621      	mov	r1, r4
    7d26:	f7ff f85b 	bl	6de0 <z_priq_dumb_remove>
}
    7d2a:	e7b3      	b.n	7c94 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    7d2c:	4628      	mov	r0, r5
    7d2e:	f7ff f879 	bl	6e24 <unpend_thread_no_timeout>
    7d32:	f105 0018 	add.w	r0, r5, #24
    7d36:	f000 f94b 	bl	7fd0 <z_abort_timeout>
    7d3a:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    7d3e:	4628      	mov	r0, r5
    7d40:	f7ff f994 	bl	706c <ready_thread>
    7d44:	e7b3      	b.n	7cae <z_thread_abort+0x9e>
    7d46:	bf00      	nop
    7d48:	20000c70 	.word	0x20000c70
    7d4c:	0000a377 	.word	0x0000a377
    7d50:	0000a3d0 	.word	0x0000a3d0
    7d54:	00009ea7 	.word	0x00009ea7
    7d58:	0000a3e5 	.word	0x0000a3e5
    7d5c:	0000a3a4 	.word	0x0000a3a4
    7d60:	0000a3bb 	.word	0x0000a3bb
    7d64:	20000c3c 	.word	0x20000c3c
    7d68:	0000b8bf 	.word	0x0000b8bf
    7d6c:	0000a04a 	.word	0x0000a04a
    7d70:	0000b9b1 	.word	0x0000b9b1
    7d74:	20000c5c 	.word	0x20000c5c

00007d78 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    7d78:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    7d7a:	4806      	ldr	r0, [pc, #24]	; (7d94 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    7d7c:	4a06      	ldr	r2, [pc, #24]	; (7d98 <z_data_copy+0x20>)
    7d7e:	4907      	ldr	r1, [pc, #28]	; (7d9c <z_data_copy+0x24>)
    7d80:	1a12      	subs	r2, r2, r0
    7d82:	f001 fcbc 	bl	96fe <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    7d86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    7d8a:	4a05      	ldr	r2, [pc, #20]	; (7da0 <z_data_copy+0x28>)
    7d8c:	4905      	ldr	r1, [pc, #20]	; (7da4 <z_data_copy+0x2c>)
    7d8e:	4806      	ldr	r0, [pc, #24]	; (7da8 <z_data_copy+0x30>)
    7d90:	f001 bcb5 	b.w	96fe <z_early_memcpy>
    7d94:	20000000 	.word	0x20000000
    7d98:	2000025c 	.word	0x2000025c
    7d9c:	0000ba84 	.word	0x0000ba84
    7da0:	00000000 	.word	0x00000000
    7da4:	0000ba84 	.word	0x0000ba84
    7da8:	20000000 	.word	0x20000000

00007dac <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7dac:	4b03      	ldr	r3, [pc, #12]	; (7dbc <elapsed+0x10>)
    7dae:	681b      	ldr	r3, [r3, #0]
    7db0:	b90b      	cbnz	r3, 7db6 <elapsed+0xa>
    7db2:	f7fd b833 	b.w	4e1c <sys_clock_elapsed>
}
    7db6:	2000      	movs	r0, #0
    7db8:	4770      	bx	lr
    7dba:	bf00      	nop
    7dbc:	20000c7c 	.word	0x20000c7c

00007dc0 <next_timeout>:
	return list->head == list;
    7dc0:	4b10      	ldr	r3, [pc, #64]	; (7e04 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    7dc2:	b510      	push	{r4, lr}
    7dc4:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7dc6:	429c      	cmp	r4, r3
    7dc8:	bf08      	it	eq
    7dca:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7dcc:	f7ff ffee 	bl	7dac <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    7dd0:	b1a4      	cbz	r4, 7dfc <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    7dd2:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    7dd6:	1a1b      	subs	r3, r3, r0
    7dd8:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    7ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    7de0:	f172 0100 	sbcs.w	r1, r2, #0
    7de4:	da0a      	bge.n	7dfc <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    7de6:	2a00      	cmp	r2, #0
    7de8:	bfac      	ite	ge
    7dea:	4618      	movge	r0, r3
    7dec:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7dee:	4b06      	ldr	r3, [pc, #24]	; (7e08 <next_timeout+0x48>)
    7df0:	691b      	ldr	r3, [r3, #16]
    7df2:	b113      	cbz	r3, 7dfa <next_timeout+0x3a>
    7df4:	4298      	cmp	r0, r3
    7df6:	bfa8      	it	ge
    7df8:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    7dfa:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    7dfc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7e00:	e7f5      	b.n	7dee <next_timeout+0x2e>
    7e02:	bf00      	nop
    7e04:	20000174 	.word	0x20000174
    7e08:	20000c3c 	.word	0x20000c3c

00007e0c <remove_timeout>:
{
    7e0c:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    7e0e:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7e10:	b168      	cbz	r0, 7e2e <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    7e12:	4a0a      	ldr	r2, [pc, #40]	; (7e3c <remove_timeout+0x30>)
    7e14:	6852      	ldr	r2, [r2, #4]
    7e16:	4290      	cmp	r0, r2
    7e18:	d009      	beq.n	7e2e <remove_timeout+0x22>
	if (next(t) != NULL) {
    7e1a:	b143      	cbz	r3, 7e2e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7e1c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    7e20:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7e24:	1912      	adds	r2, r2, r4
    7e26:	eb41 0105 	adc.w	r1, r1, r5
    7e2a:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    7e2e:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    7e30:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7e32:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7e34:	2300      	movs	r3, #0
	node->prev = NULL;
    7e36:	e9c0 3300 	strd	r3, r3, [r0]
}
    7e3a:	bd30      	pop	{r4, r5, pc}
    7e3c:	20000174 	.word	0x20000174

00007e40 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7e40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    7e44:	bf08      	it	eq
    7e46:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    7e4a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7e4e:	4604      	mov	r4, r0
    7e50:	460f      	mov	r7, r1
    7e52:	4691      	mov	r9, r2
    7e54:	461d      	mov	r5, r3
    7e56:	4616      	mov	r6, r2
    7e58:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7e5a:	f000 809c 	beq.w	7f96 <z_add_timeout+0x156>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    7e5e:	6803      	ldr	r3, [r0, #0]
    7e60:	b163      	cbz	r3, 7e7c <z_add_timeout+0x3c>
    7e62:	494e      	ldr	r1, [pc, #312]	; (7f9c <z_add_timeout+0x15c>)
    7e64:	4a4e      	ldr	r2, [pc, #312]	; (7fa0 <z_add_timeout+0x160>)
    7e66:	484f      	ldr	r0, [pc, #316]	; (7fa4 <z_add_timeout+0x164>)
    7e68:	2363      	movs	r3, #99	; 0x63
    7e6a:	f001 f856 	bl	8f1a <assert_print>
    7e6e:	484e      	ldr	r0, [pc, #312]	; (7fa8 <z_add_timeout+0x168>)
    7e70:	f001 f853 	bl	8f1a <assert_print>
    7e74:	484a      	ldr	r0, [pc, #296]	; (7fa0 <z_add_timeout+0x160>)
    7e76:	2163      	movs	r1, #99	; 0x63
    7e78:	f001 f848 	bl	8f0c <assert_post_action>
	to->fn = fn;
    7e7c:	60a7      	str	r7, [r4, #8]
	__asm__ volatile(
    7e7e:	f04f 0340 	mov.w	r3, #64	; 0x40
    7e82:	f3ef 8711 	mrs	r7, BASEPRI
    7e86:	f383 8812 	msr	BASEPRI_MAX, r3
    7e8a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7e8e:	4847      	ldr	r0, [pc, #284]	; (7fac <z_add_timeout+0x16c>)
    7e90:	f7fe fb4e 	bl	6530 <z_spin_lock_valid>
    7e94:	b968      	cbnz	r0, 7eb2 <z_add_timeout+0x72>
    7e96:	4a46      	ldr	r2, [pc, #280]	; (7fb0 <z_add_timeout+0x170>)
    7e98:	4946      	ldr	r1, [pc, #280]	; (7fb4 <z_add_timeout+0x174>)
    7e9a:	4842      	ldr	r0, [pc, #264]	; (7fa4 <z_add_timeout+0x164>)
    7e9c:	238e      	movs	r3, #142	; 0x8e
    7e9e:	f001 f83c 	bl	8f1a <assert_print>
    7ea2:	4942      	ldr	r1, [pc, #264]	; (7fac <z_add_timeout+0x16c>)
    7ea4:	4844      	ldr	r0, [pc, #272]	; (7fb8 <z_add_timeout+0x178>)
    7ea6:	f001 f838 	bl	8f1a <assert_print>
    7eaa:	4841      	ldr	r0, [pc, #260]	; (7fb0 <z_add_timeout+0x170>)
    7eac:	218e      	movs	r1, #142	; 0x8e
    7eae:	f001 f82d 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    7eb2:	483e      	ldr	r0, [pc, #248]	; (7fac <z_add_timeout+0x16c>)
    7eb4:	f7fe fb5a 	bl	656c <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    7eb8:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
    7ebc:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    7ec0:	da1f      	bge.n	7f02 <z_add_timeout+0xc2>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    7ec2:	493e      	ldr	r1, [pc, #248]	; (7fbc <z_add_timeout+0x17c>)
    7ec4:	e9d1 2000 	ldrd	r2, r0, [r1]
    7ec8:	f06f 0301 	mvn.w	r3, #1
    7ecc:	1a9b      	subs	r3, r3, r2
    7ece:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7ed2:	eb62 0000 	sbc.w	r0, r2, r0
    7ed6:	1b9e      	subs	r6, r3, r6
    7ed8:	eb60 0008 	sbc.w	r0, r0, r8

			to->dticks = MAX(1, ticks);
    7edc:	2e01      	cmp	r6, #1
    7ede:	f170 0300 	sbcs.w	r3, r0, #0
    7ee2:	da01      	bge.n	7ee8 <z_add_timeout+0xa8>
    7ee4:	2601      	movs	r6, #1
    7ee6:	2000      	movs	r0, #0
	return list->head == list;
    7ee8:	4a35      	ldr	r2, [pc, #212]	; (7fc0 <z_add_timeout+0x180>)
	sys_dnode_t *const tail = list->tail;
    7eea:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7eee:	4293      	cmp	r3, r2
    7ef0:	e9c4 6004 	strd	r6, r0, [r4, #16]
    7ef4:	d116      	bne.n	7f24 <z_add_timeout+0xe4>
	node->prev = tail;
    7ef6:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    7efa:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    7efe:	6054      	str	r4, [r2, #4]
}
    7f00:	e024      	b.n	7f4c <z_add_timeout+0x10c>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    7f02:	f7ff ff53 	bl	7dac <elapsed>
    7f06:	3601      	adds	r6, #1
    7f08:	f145 0500 	adc.w	r5, r5, #0
    7f0c:	1836      	adds	r6, r6, r0
    7f0e:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    7f12:	e7e9      	b.n	7ee8 <z_add_timeout+0xa8>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    7f14:	1a09      	subs	r1, r1, r0
    7f16:	eb65 0506 	sbc.w	r5, r5, r6
	return (node == list->tail) ? NULL : node->next;
    7f1a:	459c      	cmp	ip, r3
    7f1c:	e9c4 1504 	strd	r1, r5, [r4, #16]
    7f20:	d0e9      	beq.n	7ef6 <z_add_timeout+0xb6>
    7f22:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    7f24:	2b00      	cmp	r3, #0
    7f26:	d0e6      	beq.n	7ef6 <z_add_timeout+0xb6>
			if (t->dticks > to->dticks) {
    7f28:	e9d3 0604 	ldrd	r0, r6, [r3, #16]
    7f2c:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
    7f30:	4281      	cmp	r1, r0
    7f32:	eb75 0e06 	sbcs.w	lr, r5, r6
    7f36:	daed      	bge.n	7f14 <z_add_timeout+0xd4>
				t->dticks -= to->dticks;
    7f38:	1a40      	subs	r0, r0, r1
	sys_dnode_t *const prev = successor->prev;
    7f3a:	6859      	ldr	r1, [r3, #4]
    7f3c:	eb66 0605 	sbc.w	r6, r6, r5
    7f40:	e9c3 0604 	strd	r0, r6, [r3, #16]
	node->next = successor;
    7f44:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    7f48:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    7f4a:	605c      	str	r4, [r3, #4]
	return list->head == list;
    7f4c:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7f4e:	4293      	cmp	r3, r2
    7f50:	d00b      	beq.n	7f6a <z_add_timeout+0x12a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    7f52:	429c      	cmp	r4, r3
    7f54:	d109      	bne.n	7f6a <z_add_timeout+0x12a>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    7f56:	f7ff ff33 	bl	7dc0 <next_timeout>

			if (next_time == 0 ||
    7f5a:	b118      	cbz	r0, 7f64 <z_add_timeout+0x124>
			    _current_cpu->slice_ticks != next_time) {
    7f5c:	4b19      	ldr	r3, [pc, #100]	; (7fc4 <z_add_timeout+0x184>)
			if (next_time == 0 ||
    7f5e:	691b      	ldr	r3, [r3, #16]
    7f60:	4283      	cmp	r3, r0
    7f62:	d002      	beq.n	7f6a <z_add_timeout+0x12a>
				sys_clock_set_timeout(next_time, false);
    7f64:	2100      	movs	r1, #0
    7f66:	f7fc ff27 	bl	4db8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7f6a:	4810      	ldr	r0, [pc, #64]	; (7fac <z_add_timeout+0x16c>)
    7f6c:	f7fe faee 	bl	654c <z_spin_unlock_valid>
    7f70:	b968      	cbnz	r0, 7f8e <z_add_timeout+0x14e>
    7f72:	4a0f      	ldr	r2, [pc, #60]	; (7fb0 <z_add_timeout+0x170>)
    7f74:	4914      	ldr	r1, [pc, #80]	; (7fc8 <z_add_timeout+0x188>)
    7f76:	480b      	ldr	r0, [pc, #44]	; (7fa4 <z_add_timeout+0x164>)
    7f78:	23b9      	movs	r3, #185	; 0xb9
    7f7a:	f000 ffce 	bl	8f1a <assert_print>
    7f7e:	490b      	ldr	r1, [pc, #44]	; (7fac <z_add_timeout+0x16c>)
    7f80:	4812      	ldr	r0, [pc, #72]	; (7fcc <z_add_timeout+0x18c>)
    7f82:	f000 ffca 	bl	8f1a <assert_print>
    7f86:	480a      	ldr	r0, [pc, #40]	; (7fb0 <z_add_timeout+0x170>)
    7f88:	21b9      	movs	r1, #185	; 0xb9
    7f8a:	f000 ffbf 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    7f8e:	f387 8811 	msr	BASEPRI, r7
    7f92:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    7f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7f9a:	bf00      	nop
    7f9c:	0000b9f7 	.word	0x0000b9f7
    7fa0:	0000b9d3 	.word	0x0000b9d3
    7fa4:	00009ea7 	.word	0x00009ea7
    7fa8:	0000b81d 	.word	0x0000b81d
    7fac:	20000c80 	.word	0x20000c80
    7fb0:	0000a377 	.word	0x0000a377
    7fb4:	0000a3d0 	.word	0x0000a3d0
    7fb8:	0000a3e5 	.word	0x0000a3e5
    7fbc:	20000500 	.word	0x20000500
    7fc0:	20000174 	.word	0x20000174
    7fc4:	20000c3c 	.word	0x20000c3c
    7fc8:	0000a3a4 	.word	0x0000a3a4
    7fcc:	0000a3bb 	.word	0x0000a3bb

00007fd0 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    7fd0:	b538      	push	{r3, r4, r5, lr}
    7fd2:	4604      	mov	r4, r0
	__asm__ volatile(
    7fd4:	f04f 0340 	mov.w	r3, #64	; 0x40
    7fd8:	f3ef 8511 	mrs	r5, BASEPRI
    7fdc:	f383 8812 	msr	BASEPRI_MAX, r3
    7fe0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7fe4:	481a      	ldr	r0, [pc, #104]	; (8050 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x50>)
    7fe6:	f7fe faa3 	bl	6530 <z_spin_lock_valid>
    7fea:	b968      	cbnz	r0, 8008 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8>
    7fec:	4a19      	ldr	r2, [pc, #100]	; (8054 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x54>)
    7fee:	491a      	ldr	r1, [pc, #104]	; (8058 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x58>)
    7ff0:	481a      	ldr	r0, [pc, #104]	; (805c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x5c>)
    7ff2:	238e      	movs	r3, #142	; 0x8e
    7ff4:	f000 ff91 	bl	8f1a <assert_print>
    7ff8:	4915      	ldr	r1, [pc, #84]	; (8050 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x50>)
    7ffa:	4819      	ldr	r0, [pc, #100]	; (8060 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x60>)
    7ffc:	f000 ff8d 	bl	8f1a <assert_print>
    8000:	4814      	ldr	r0, [pc, #80]	; (8054 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x54>)
    8002:	218e      	movs	r1, #142	; 0x8e
    8004:	f000 ff82 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    8008:	4811      	ldr	r0, [pc, #68]	; (8050 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x50>)
    800a:	f7fe faaf 	bl	656c <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    800e:	6823      	ldr	r3, [r4, #0]
    8010:	b1db      	cbz	r3, 804a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x4a>
			remove_timeout(to);
    8012:	4620      	mov	r0, r4
    8014:	f7ff fefa 	bl	7e0c <remove_timeout>
			ret = 0;
    8018:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    801a:	480d      	ldr	r0, [pc, #52]	; (8050 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x50>)
    801c:	f7fe fa96 	bl	654c <z_spin_unlock_valid>
    8020:	b968      	cbnz	r0, 803e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x3e>
    8022:	4a0c      	ldr	r2, [pc, #48]	; (8054 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x54>)
    8024:	490f      	ldr	r1, [pc, #60]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    8026:	480d      	ldr	r0, [pc, #52]	; (805c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x5c>)
    8028:	23b9      	movs	r3, #185	; 0xb9
    802a:	f000 ff76 	bl	8f1a <assert_print>
    802e:	4908      	ldr	r1, [pc, #32]	; (8050 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x50>)
    8030:	480d      	ldr	r0, [pc, #52]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    8032:	f000 ff72 	bl	8f1a <assert_print>
    8036:	4807      	ldr	r0, [pc, #28]	; (8054 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x54>)
    8038:	21b9      	movs	r1, #185	; 0xb9
    803a:	f000 ff67 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    803e:	f385 8811 	msr	BASEPRI, r5
    8042:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    8046:	4620      	mov	r0, r4
    8048:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    804a:	f06f 0415 	mvn.w	r4, #21
    804e:	e7e4      	b.n	801a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1a>
    8050:	20000c80 	.word	0x20000c80
    8054:	0000a377 	.word	0x0000a377
    8058:	0000a3d0 	.word	0x0000a3d0
    805c:	00009ea7 	.word	0x00009ea7
    8060:	0000a3e5 	.word	0x0000a3e5
    8064:	0000a3a4 	.word	0x0000a3a4
    8068:	0000a3bb 	.word	0x0000a3bb

0000806c <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    806c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    806e:	f04f 0340 	mov.w	r3, #64	; 0x40
    8072:	f3ef 8511 	mrs	r5, BASEPRI
    8076:	f383 8812 	msr	BASEPRI_MAX, r3
    807a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    807e:	4818      	ldr	r0, [pc, #96]	; (80e0 <z_get_next_timeout_expiry+0x74>)
    8080:	f7fe fa56 	bl	6530 <z_spin_lock_valid>
    8084:	b968      	cbnz	r0, 80a2 <z_get_next_timeout_expiry+0x36>
    8086:	4a17      	ldr	r2, [pc, #92]	; (80e4 <z_get_next_timeout_expiry+0x78>)
    8088:	4917      	ldr	r1, [pc, #92]	; (80e8 <z_get_next_timeout_expiry+0x7c>)
    808a:	4818      	ldr	r0, [pc, #96]	; (80ec <z_get_next_timeout_expiry+0x80>)
    808c:	238e      	movs	r3, #142	; 0x8e
    808e:	f000 ff44 	bl	8f1a <assert_print>
    8092:	4913      	ldr	r1, [pc, #76]	; (80e0 <z_get_next_timeout_expiry+0x74>)
    8094:	4816      	ldr	r0, [pc, #88]	; (80f0 <z_get_next_timeout_expiry+0x84>)
    8096:	f000 ff40 	bl	8f1a <assert_print>
    809a:	4812      	ldr	r0, [pc, #72]	; (80e4 <z_get_next_timeout_expiry+0x78>)
    809c:	218e      	movs	r1, #142	; 0x8e
    809e:	f000 ff35 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    80a2:	480f      	ldr	r0, [pc, #60]	; (80e0 <z_get_next_timeout_expiry+0x74>)
    80a4:	f7fe fa62 	bl	656c <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    80a8:	f7ff fe8a 	bl	7dc0 <next_timeout>
    80ac:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    80ae:	480c      	ldr	r0, [pc, #48]	; (80e0 <z_get_next_timeout_expiry+0x74>)
    80b0:	f7fe fa4c 	bl	654c <z_spin_unlock_valid>
    80b4:	b968      	cbnz	r0, 80d2 <z_get_next_timeout_expiry+0x66>
    80b6:	4a0b      	ldr	r2, [pc, #44]	; (80e4 <z_get_next_timeout_expiry+0x78>)
    80b8:	490e      	ldr	r1, [pc, #56]	; (80f4 <z_get_next_timeout_expiry+0x88>)
    80ba:	480c      	ldr	r0, [pc, #48]	; (80ec <z_get_next_timeout_expiry+0x80>)
    80bc:	23b9      	movs	r3, #185	; 0xb9
    80be:	f000 ff2c 	bl	8f1a <assert_print>
    80c2:	4907      	ldr	r1, [pc, #28]	; (80e0 <z_get_next_timeout_expiry+0x74>)
    80c4:	480c      	ldr	r0, [pc, #48]	; (80f8 <z_get_next_timeout_expiry+0x8c>)
    80c6:	f000 ff28 	bl	8f1a <assert_print>
    80ca:	4806      	ldr	r0, [pc, #24]	; (80e4 <z_get_next_timeout_expiry+0x78>)
    80cc:	21b9      	movs	r1, #185	; 0xb9
    80ce:	f000 ff1d 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    80d2:	f385 8811 	msr	BASEPRI, r5
    80d6:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    80da:	4620      	mov	r0, r4
    80dc:	bd38      	pop	{r3, r4, r5, pc}
    80de:	bf00      	nop
    80e0:	20000c80 	.word	0x20000c80
    80e4:	0000a377 	.word	0x0000a377
    80e8:	0000a3d0 	.word	0x0000a3d0
    80ec:	00009ea7 	.word	0x00009ea7
    80f0:	0000a3e5 	.word	0x0000a3e5
    80f4:	0000a3a4 	.word	0x0000a3a4
    80f8:	0000a3bb 	.word	0x0000a3bb

000080fc <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    80fc:	b570      	push	{r4, r5, r6, lr}
    80fe:	4604      	mov	r4, r0
    8100:	460d      	mov	r5, r1
	__asm__ volatile(
    8102:	f04f 0340 	mov.w	r3, #64	; 0x40
    8106:	f3ef 8611 	mrs	r6, BASEPRI
    810a:	f383 8812 	msr	BASEPRI_MAX, r3
    810e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8112:	481b      	ldr	r0, [pc, #108]	; (8180 <z_set_timeout_expiry+0x84>)
    8114:	f7fe fa0c 	bl	6530 <z_spin_lock_valid>
    8118:	b968      	cbnz	r0, 8136 <z_set_timeout_expiry+0x3a>
    811a:	4a1a      	ldr	r2, [pc, #104]	; (8184 <z_set_timeout_expiry+0x88>)
    811c:	491a      	ldr	r1, [pc, #104]	; (8188 <z_set_timeout_expiry+0x8c>)
    811e:	481b      	ldr	r0, [pc, #108]	; (818c <z_set_timeout_expiry+0x90>)
    8120:	238e      	movs	r3, #142	; 0x8e
    8122:	f000 fefa 	bl	8f1a <assert_print>
    8126:	4916      	ldr	r1, [pc, #88]	; (8180 <z_set_timeout_expiry+0x84>)
    8128:	4819      	ldr	r0, [pc, #100]	; (8190 <z_set_timeout_expiry+0x94>)
    812a:	f000 fef6 	bl	8f1a <assert_print>
    812e:	4815      	ldr	r0, [pc, #84]	; (8184 <z_set_timeout_expiry+0x88>)
    8130:	218e      	movs	r1, #142	; 0x8e
    8132:	f000 feeb 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    8136:	4812      	ldr	r0, [pc, #72]	; (8180 <z_set_timeout_expiry+0x84>)
    8138:	f7fe fa18 	bl	656c <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    813c:	f7ff fe40 	bl	7dc0 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    8140:	2801      	cmp	r0, #1
    8142:	dd05      	ble.n	8150 <z_set_timeout_expiry+0x54>
    8144:	42a0      	cmp	r0, r4
    8146:	db03      	blt.n	8150 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    8148:	4629      	mov	r1, r5
    814a:	4620      	mov	r0, r4
    814c:	f7fc fe34 	bl	4db8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8150:	480b      	ldr	r0, [pc, #44]	; (8180 <z_set_timeout_expiry+0x84>)
    8152:	f7fe f9fb 	bl	654c <z_spin_unlock_valid>
    8156:	b968      	cbnz	r0, 8174 <z_set_timeout_expiry+0x78>
    8158:	4a0a      	ldr	r2, [pc, #40]	; (8184 <z_set_timeout_expiry+0x88>)
    815a:	490e      	ldr	r1, [pc, #56]	; (8194 <z_set_timeout_expiry+0x98>)
    815c:	480b      	ldr	r0, [pc, #44]	; (818c <z_set_timeout_expiry+0x90>)
    815e:	23b9      	movs	r3, #185	; 0xb9
    8160:	f000 fedb 	bl	8f1a <assert_print>
    8164:	4906      	ldr	r1, [pc, #24]	; (8180 <z_set_timeout_expiry+0x84>)
    8166:	480c      	ldr	r0, [pc, #48]	; (8198 <z_set_timeout_expiry+0x9c>)
    8168:	f000 fed7 	bl	8f1a <assert_print>
    816c:	4805      	ldr	r0, [pc, #20]	; (8184 <z_set_timeout_expiry+0x88>)
    816e:	21b9      	movs	r1, #185	; 0xb9
    8170:	f000 fecc 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    8174:	f386 8811 	msr	BASEPRI, r6
    8178:	f3bf 8f6f 	isb	sy
		}
	}
}
    817c:	bd70      	pop	{r4, r5, r6, pc}
    817e:	bf00      	nop
    8180:	20000c80 	.word	0x20000c80
    8184:	0000a377 	.word	0x0000a377
    8188:	0000a3d0 	.word	0x0000a3d0
    818c:	00009ea7 	.word	0x00009ea7
    8190:	0000a3e5 	.word	0x0000a3e5
    8194:	0000a3a4 	.word	0x0000a3a4
    8198:	0000a3bb 	.word	0x0000a3bb

0000819c <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    819c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    81a0:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    81a2:	f7fe feeb 	bl	6f7c <z_time_slice>
	__asm__ volatile(
    81a6:	f04f 0340 	mov.w	r3, #64	; 0x40
    81aa:	f3ef 8511 	mrs	r5, BASEPRI
    81ae:	f383 8812 	msr	BASEPRI_MAX, r3
    81b2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    81b6:	484c      	ldr	r0, [pc, #304]	; (82e8 <sys_clock_announce+0x14c>)
    81b8:	f7fe f9ba 	bl	6530 <z_spin_lock_valid>
    81bc:	b968      	cbnz	r0, 81da <sys_clock_announce+0x3e>
    81be:	4a4b      	ldr	r2, [pc, #300]	; (82ec <sys_clock_announce+0x150>)
    81c0:	494b      	ldr	r1, [pc, #300]	; (82f0 <sys_clock_announce+0x154>)
    81c2:	484c      	ldr	r0, [pc, #304]	; (82f4 <sys_clock_announce+0x158>)
    81c4:	238e      	movs	r3, #142	; 0x8e
    81c6:	f000 fea8 	bl	8f1a <assert_print>
    81ca:	4947      	ldr	r1, [pc, #284]	; (82e8 <sys_clock_announce+0x14c>)
    81cc:	484a      	ldr	r0, [pc, #296]	; (82f8 <sys_clock_announce+0x15c>)
    81ce:	f000 fea4 	bl	8f1a <assert_print>
    81d2:	4846      	ldr	r0, [pc, #280]	; (82ec <sys_clock_announce+0x150>)
    81d4:	218e      	movs	r1, #142	; 0x8e
    81d6:	f000 fe99 	bl	8f0c <assert_post_action>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    81da:	4f48      	ldr	r7, [pc, #288]	; (82fc <sys_clock_announce+0x160>)
	z_spin_lock_set_owner(l);
    81dc:	4842      	ldr	r0, [pc, #264]	; (82e8 <sys_clock_announce+0x14c>)
	return list->head == list;
    81de:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8300 <sys_clock_announce+0x164>

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    81e2:	4e48      	ldr	r6, [pc, #288]	; (8304 <sys_clock_announce+0x168>)
    81e4:	f7fe f9c2 	bl	656c <z_spin_lock_set_owner>
	announce_remaining = ticks;
    81e8:	603c      	str	r4, [r7, #0]
    81ea:	f8d8 4000 	ldr.w	r4, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    81ee:	683a      	ldr	r2, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    81f0:	4544      	cmp	r4, r8
		curr_tick += dt;
    81f2:	e9d6 1e00 	ldrd	r1, lr, [r6]
    81f6:	ea4f 70e2 	mov.w	r0, r2, asr #31
    81fa:	d00b      	beq.n	8214 <sys_clock_announce+0x78>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    81fc:	b154      	cbz	r4, 8214 <sys_clock_announce+0x78>
    81fe:	e9d4 3c04 	ldrd	r3, ip, [r4, #16]
    8202:	429a      	cmp	r2, r3
    8204:	eb70 090c 	sbcs.w	r9, r0, ip
    8208:	da28      	bge.n	825c <sys_clock_announce+0xc0>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    820a:	1a9b      	subs	r3, r3, r2
    820c:	eb6c 0c00 	sbc.w	ip, ip, r0
    8210:	e9c4 3c04 	strd	r3, ip, [r4, #16]
	}

	curr_tick += announce_remaining;
    8214:	1851      	adds	r1, r2, r1
    8216:	eb4e 0000 	adc.w	r0, lr, r0
	announce_remaining = 0;
    821a:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    821c:	e9c6 1000 	strd	r1, r0, [r6]
	announce_remaining = 0;
    8220:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    8222:	f7ff fdcd 	bl	7dc0 <next_timeout>
    8226:	4621      	mov	r1, r4
    8228:	f7fc fdc6 	bl	4db8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    822c:	482e      	ldr	r0, [pc, #184]	; (82e8 <sys_clock_announce+0x14c>)
    822e:	f7fe f98d 	bl	654c <z_spin_unlock_valid>
    8232:	b968      	cbnz	r0, 8250 <sys_clock_announce+0xb4>
    8234:	4a2d      	ldr	r2, [pc, #180]	; (82ec <sys_clock_announce+0x150>)
    8236:	4934      	ldr	r1, [pc, #208]	; (8308 <sys_clock_announce+0x16c>)
    8238:	482e      	ldr	r0, [pc, #184]	; (82f4 <sys_clock_announce+0x158>)
    823a:	23b9      	movs	r3, #185	; 0xb9
    823c:	f000 fe6d 	bl	8f1a <assert_print>
    8240:	4929      	ldr	r1, [pc, #164]	; (82e8 <sys_clock_announce+0x14c>)
    8242:	4832      	ldr	r0, [pc, #200]	; (830c <sys_clock_announce+0x170>)
    8244:	f000 fe69 	bl	8f1a <assert_print>
    8248:	4828      	ldr	r0, [pc, #160]	; (82ec <sys_clock_announce+0x150>)
    824a:	21b9      	movs	r1, #185	; 0xb9
    824c:	f000 fe5e 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    8250:	f385 8811 	msr	BASEPRI, r5
    8254:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    8258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    825c:	1859      	adds	r1, r3, r1
    825e:	eb4e 70e3 	adc.w	r0, lr, r3, asr #31
		announce_remaining -= dt;
    8262:	1ad3      	subs	r3, r2, r3
    8264:	603b      	str	r3, [r7, #0]
		t->dticks = 0;
    8266:	2200      	movs	r2, #0
    8268:	2300      	movs	r3, #0
		curr_tick += dt;
    826a:	e9c6 1000 	strd	r1, r0, [r6]
		t->dticks = 0;
    826e:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    8272:	4620      	mov	r0, r4
    8274:	f7ff fdca 	bl	7e0c <remove_timeout>
    8278:	481b      	ldr	r0, [pc, #108]	; (82e8 <sys_clock_announce+0x14c>)
    827a:	f7fe f967 	bl	654c <z_spin_unlock_valid>
    827e:	b968      	cbnz	r0, 829c <sys_clock_announce+0x100>
    8280:	4a1a      	ldr	r2, [pc, #104]	; (82ec <sys_clock_announce+0x150>)
    8282:	4921      	ldr	r1, [pc, #132]	; (8308 <sys_clock_announce+0x16c>)
    8284:	481b      	ldr	r0, [pc, #108]	; (82f4 <sys_clock_announce+0x158>)
    8286:	23b9      	movs	r3, #185	; 0xb9
    8288:	f000 fe47 	bl	8f1a <assert_print>
    828c:	4916      	ldr	r1, [pc, #88]	; (82e8 <sys_clock_announce+0x14c>)
    828e:	481f      	ldr	r0, [pc, #124]	; (830c <sys_clock_announce+0x170>)
    8290:	f000 fe43 	bl	8f1a <assert_print>
    8294:	4815      	ldr	r0, [pc, #84]	; (82ec <sys_clock_announce+0x150>)
    8296:	21b9      	movs	r1, #185	; 0xb9
    8298:	f000 fe38 	bl	8f0c <assert_post_action>
    829c:	f385 8811 	msr	BASEPRI, r5
    82a0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    82a4:	68a3      	ldr	r3, [r4, #8]
    82a6:	4620      	mov	r0, r4
    82a8:	4798      	blx	r3
	__asm__ volatile(
    82aa:	f04f 0340 	mov.w	r3, #64	; 0x40
    82ae:	f3ef 8511 	mrs	r5, BASEPRI
    82b2:	f383 8812 	msr	BASEPRI_MAX, r3
    82b6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    82ba:	480b      	ldr	r0, [pc, #44]	; (82e8 <sys_clock_announce+0x14c>)
    82bc:	f7fe f938 	bl	6530 <z_spin_lock_valid>
    82c0:	b968      	cbnz	r0, 82de <sys_clock_announce+0x142>
    82c2:	4a0a      	ldr	r2, [pc, #40]	; (82ec <sys_clock_announce+0x150>)
    82c4:	490a      	ldr	r1, [pc, #40]	; (82f0 <sys_clock_announce+0x154>)
    82c6:	480b      	ldr	r0, [pc, #44]	; (82f4 <sys_clock_announce+0x158>)
    82c8:	238e      	movs	r3, #142	; 0x8e
    82ca:	f000 fe26 	bl	8f1a <assert_print>
    82ce:	4906      	ldr	r1, [pc, #24]	; (82e8 <sys_clock_announce+0x14c>)
    82d0:	4809      	ldr	r0, [pc, #36]	; (82f8 <sys_clock_announce+0x15c>)
    82d2:	f000 fe22 	bl	8f1a <assert_print>
    82d6:	4805      	ldr	r0, [pc, #20]	; (82ec <sys_clock_announce+0x150>)
    82d8:	218e      	movs	r1, #142	; 0x8e
    82da:	f000 fe17 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    82de:	4802      	ldr	r0, [pc, #8]	; (82e8 <sys_clock_announce+0x14c>)
    82e0:	f7fe f944 	bl	656c <z_spin_lock_set_owner>
	return k;
    82e4:	e781      	b.n	81ea <sys_clock_announce+0x4e>
    82e6:	bf00      	nop
    82e8:	20000c80 	.word	0x20000c80
    82ec:	0000a377 	.word	0x0000a377
    82f0:	0000a3d0 	.word	0x0000a3d0
    82f4:	00009ea7 	.word	0x00009ea7
    82f8:	0000a3e5 	.word	0x0000a3e5
    82fc:	20000c7c 	.word	0x20000c7c
    8300:	20000174 	.word	0x20000174
    8304:	20000500 	.word	0x20000500
    8308:	0000a3a4 	.word	0x0000a3a4
    830c:	0000a3bb 	.word	0x0000a3bb

00008310 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    8310:	b570      	push	{r4, r5, r6, lr}
    8312:	f04f 0340 	mov.w	r3, #64	; 0x40
    8316:	f3ef 8611 	mrs	r6, BASEPRI
    831a:	f383 8812 	msr	BASEPRI_MAX, r3
    831e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8322:	481b      	ldr	r0, [pc, #108]	; (8390 <sys_clock_tick_get+0x80>)
    8324:	f7fe f904 	bl	6530 <z_spin_lock_valid>
    8328:	b968      	cbnz	r0, 8346 <sys_clock_tick_get+0x36>
    832a:	4a1a      	ldr	r2, [pc, #104]	; (8394 <sys_clock_tick_get+0x84>)
    832c:	491a      	ldr	r1, [pc, #104]	; (8398 <sys_clock_tick_get+0x88>)
    832e:	481b      	ldr	r0, [pc, #108]	; (839c <sys_clock_tick_get+0x8c>)
    8330:	238e      	movs	r3, #142	; 0x8e
    8332:	f000 fdf2 	bl	8f1a <assert_print>
    8336:	4916      	ldr	r1, [pc, #88]	; (8390 <sys_clock_tick_get+0x80>)
    8338:	4819      	ldr	r0, [pc, #100]	; (83a0 <sys_clock_tick_get+0x90>)
    833a:	f000 fdee 	bl	8f1a <assert_print>
    833e:	4815      	ldr	r0, [pc, #84]	; (8394 <sys_clock_tick_get+0x84>)
    8340:	218e      	movs	r1, #142	; 0x8e
    8342:	f000 fde3 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    8346:	4812      	ldr	r0, [pc, #72]	; (8390 <sys_clock_tick_get+0x80>)
    8348:	f7fe f910 	bl	656c <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    834c:	f7fc fd66 	bl	4e1c <sys_clock_elapsed>
    8350:	4a14      	ldr	r2, [pc, #80]	; (83a4 <sys_clock_tick_get+0x94>)
    8352:	e9d2 4500 	ldrd	r4, r5, [r2]
    8356:	1904      	adds	r4, r0, r4
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8358:	480d      	ldr	r0, [pc, #52]	; (8390 <sys_clock_tick_get+0x80>)
    835a:	f145 0500 	adc.w	r5, r5, #0
    835e:	f7fe f8f5 	bl	654c <z_spin_unlock_valid>
    8362:	b968      	cbnz	r0, 8380 <sys_clock_tick_get+0x70>
    8364:	4a0b      	ldr	r2, [pc, #44]	; (8394 <sys_clock_tick_get+0x84>)
    8366:	4910      	ldr	r1, [pc, #64]	; (83a8 <sys_clock_tick_get+0x98>)
    8368:	480c      	ldr	r0, [pc, #48]	; (839c <sys_clock_tick_get+0x8c>)
    836a:	23b9      	movs	r3, #185	; 0xb9
    836c:	f000 fdd5 	bl	8f1a <assert_print>
    8370:	4907      	ldr	r1, [pc, #28]	; (8390 <sys_clock_tick_get+0x80>)
    8372:	480e      	ldr	r0, [pc, #56]	; (83ac <sys_clock_tick_get+0x9c>)
    8374:	f000 fdd1 	bl	8f1a <assert_print>
    8378:	4806      	ldr	r0, [pc, #24]	; (8394 <sys_clock_tick_get+0x84>)
    837a:	21b9      	movs	r1, #185	; 0xb9
    837c:	f000 fdc6 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    8380:	f386 8811 	msr	BASEPRI, r6
    8384:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    8388:	4620      	mov	r0, r4
    838a:	4629      	mov	r1, r5
    838c:	bd70      	pop	{r4, r5, r6, pc}
    838e:	bf00      	nop
    8390:	20000c80 	.word	0x20000c80
    8394:	0000a377 	.word	0x0000a377
    8398:	0000a3d0 	.word	0x0000a3d0
    839c:	00009ea7 	.word	0x00009ea7
    83a0:	0000a3e5 	.word	0x0000a3e5
    83a4:	20000500 	.word	0x20000500
    83a8:	0000a3a4 	.word	0x0000a3a4
    83ac:	0000a3bb 	.word	0x0000a3bb

000083b0 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    83b0:	b570      	push	{r4, r5, r6, lr}
    83b2:	4604      	mov	r4, r0
	__asm__ volatile(
    83b4:	f04f 0340 	mov.w	r3, #64	; 0x40
    83b8:	f3ef 8511 	mrs	r5, BASEPRI
    83bc:	f383 8812 	msr	BASEPRI_MAX, r3
    83c0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    83c4:	484d      	ldr	r0, [pc, #308]	; (84fc <z_timer_expiration_handler+0x14c>)
    83c6:	f7fe f8b3 	bl	6530 <z_spin_lock_valid>
    83ca:	b968      	cbnz	r0, 83e8 <z_timer_expiration_handler+0x38>
    83cc:	4a4c      	ldr	r2, [pc, #304]	; (8500 <z_timer_expiration_handler+0x150>)
    83ce:	494d      	ldr	r1, [pc, #308]	; (8504 <z_timer_expiration_handler+0x154>)
    83d0:	484d      	ldr	r0, [pc, #308]	; (8508 <z_timer_expiration_handler+0x158>)
    83d2:	238e      	movs	r3, #142	; 0x8e
    83d4:	f000 fda1 	bl	8f1a <assert_print>
    83d8:	4948      	ldr	r1, [pc, #288]	; (84fc <z_timer_expiration_handler+0x14c>)
    83da:	484c      	ldr	r0, [pc, #304]	; (850c <z_timer_expiration_handler+0x15c>)
    83dc:	f000 fd9d 	bl	8f1a <assert_print>
    83e0:	4847      	ldr	r0, [pc, #284]	; (8500 <z_timer_expiration_handler+0x150>)
    83e2:	218e      	movs	r1, #142	; 0x8e
    83e4:	f000 fd92 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    83e8:	4844      	ldr	r0, [pc, #272]	; (84fc <z_timer_expiration_handler+0x14c>)
    83ea:	f7fe f8bf 	bl	656c <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    83ee:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
    83f2:	3301      	adds	r3, #1
    83f4:	f142 0200 	adc.w	r2, r2, #0
    83f8:	2b02      	cmp	r3, #2
    83fa:	f172 0200 	sbcs.w	r2, r2, #0
    83fe:	d305      	bcc.n	840c <z_timer_expiration_handler+0x5c>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8400:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    8404:	4942      	ldr	r1, [pc, #264]	; (8510 <z_timer_expiration_handler+0x160>)
    8406:	4620      	mov	r0, r4
    8408:	f7ff fd1a 	bl	7e40 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    840c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    840e:	3301      	adds	r3, #1
    8410:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    8412:	6a23      	ldr	r3, [r4, #32]
    8414:	2b00      	cmp	r3, #0
    8416:	d035      	beq.n	8484 <z_timer_expiration_handler+0xd4>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8418:	4838      	ldr	r0, [pc, #224]	; (84fc <z_timer_expiration_handler+0x14c>)
    841a:	f7fe f897 	bl	654c <z_spin_unlock_valid>
    841e:	b968      	cbnz	r0, 843c <z_timer_expiration_handler+0x8c>
    8420:	4a37      	ldr	r2, [pc, #220]	; (8500 <z_timer_expiration_handler+0x150>)
    8422:	493c      	ldr	r1, [pc, #240]	; (8514 <z_timer_expiration_handler+0x164>)
    8424:	4838      	ldr	r0, [pc, #224]	; (8508 <z_timer_expiration_handler+0x158>)
    8426:	23b9      	movs	r3, #185	; 0xb9
    8428:	f000 fd77 	bl	8f1a <assert_print>
    842c:	4933      	ldr	r1, [pc, #204]	; (84fc <z_timer_expiration_handler+0x14c>)
    842e:	483a      	ldr	r0, [pc, #232]	; (8518 <z_timer_expiration_handler+0x168>)
    8430:	f000 fd73 	bl	8f1a <assert_print>
    8434:	4832      	ldr	r0, [pc, #200]	; (8500 <z_timer_expiration_handler+0x150>)
    8436:	21b9      	movs	r1, #185	; 0xb9
    8438:	f000 fd68 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    843c:	f385 8811 	msr	BASEPRI, r5
    8440:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    8444:	6a23      	ldr	r3, [r4, #32]
    8446:	4620      	mov	r0, r4
    8448:	4798      	blx	r3
	__asm__ volatile(
    844a:	f04f 0340 	mov.w	r3, #64	; 0x40
    844e:	f3ef 8511 	mrs	r5, BASEPRI
    8452:	f383 8812 	msr	BASEPRI_MAX, r3
    8456:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    845a:	4828      	ldr	r0, [pc, #160]	; (84fc <z_timer_expiration_handler+0x14c>)
    845c:	f7fe f868 	bl	6530 <z_spin_lock_valid>
    8460:	b968      	cbnz	r0, 847e <z_timer_expiration_handler+0xce>
    8462:	4a27      	ldr	r2, [pc, #156]	; (8500 <z_timer_expiration_handler+0x150>)
    8464:	4927      	ldr	r1, [pc, #156]	; (8504 <z_timer_expiration_handler+0x154>)
    8466:	4828      	ldr	r0, [pc, #160]	; (8508 <z_timer_expiration_handler+0x158>)
    8468:	238e      	movs	r3, #142	; 0x8e
    846a:	f000 fd56 	bl	8f1a <assert_print>
    846e:	4923      	ldr	r1, [pc, #140]	; (84fc <z_timer_expiration_handler+0x14c>)
    8470:	4826      	ldr	r0, [pc, #152]	; (850c <z_timer_expiration_handler+0x15c>)
    8472:	f000 fd52 	bl	8f1a <assert_print>
    8476:	4822      	ldr	r0, [pc, #136]	; (8500 <z_timer_expiration_handler+0x150>)
    8478:	218e      	movs	r1, #142	; 0x8e
    847a:	f000 fd47 	bl	8f0c <assert_post_action>
	z_spin_lock_set_owner(l);
    847e:	481f      	ldr	r0, [pc, #124]	; (84fc <z_timer_expiration_handler+0x14c>)
    8480:	f7fe f874 	bl	656c <z_spin_lock_set_owner>
	return list->head == list;
    8484:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8488:	42a6      	cmp	r6, r4
    848a:	d000      	beq.n	848e <z_timer_expiration_handler+0xde>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    848c:	b9b6      	cbnz	r6, 84bc <z_timer_expiration_handler+0x10c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    848e:	481b      	ldr	r0, [pc, #108]	; (84fc <z_timer_expiration_handler+0x14c>)
    8490:	f7fe f85c 	bl	654c <z_spin_unlock_valid>
    8494:	b968      	cbnz	r0, 84b2 <z_timer_expiration_handler+0x102>
    8496:	4a1a      	ldr	r2, [pc, #104]	; (8500 <z_timer_expiration_handler+0x150>)
    8498:	491e      	ldr	r1, [pc, #120]	; (8514 <z_timer_expiration_handler+0x164>)
    849a:	481b      	ldr	r0, [pc, #108]	; (8508 <z_timer_expiration_handler+0x158>)
    849c:	23b9      	movs	r3, #185	; 0xb9
    849e:	f000 fd3c 	bl	8f1a <assert_print>
    84a2:	4916      	ldr	r1, [pc, #88]	; (84fc <z_timer_expiration_handler+0x14c>)
    84a4:	481c      	ldr	r0, [pc, #112]	; (8518 <z_timer_expiration_handler+0x168>)
    84a6:	f000 fd38 	bl	8f1a <assert_print>
    84aa:	4815      	ldr	r0, [pc, #84]	; (8500 <z_timer_expiration_handler+0x150>)
    84ac:	21b9      	movs	r1, #185	; 0xb9
    84ae:	f000 fd2d 	bl	8f0c <assert_post_action>
	__asm__ volatile(
    84b2:	f385 8811 	msr	BASEPRI, r5
    84b6:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    84ba:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
    84bc:	4630      	mov	r0, r6
    84be:	f7fe fb8f 	bl	6be0 <z_unpend_thread_no_timeout>
    84c2:	2300      	movs	r3, #0
    84c4:	480d      	ldr	r0, [pc, #52]	; (84fc <z_timer_expiration_handler+0x14c>)
    84c6:	67b3      	str	r3, [r6, #120]	; 0x78
    84c8:	f7fe f840 	bl	654c <z_spin_unlock_valid>
    84cc:	b968      	cbnz	r0, 84ea <z_timer_expiration_handler+0x13a>
    84ce:	4a0c      	ldr	r2, [pc, #48]	; (8500 <z_timer_expiration_handler+0x150>)
    84d0:	4910      	ldr	r1, [pc, #64]	; (8514 <z_timer_expiration_handler+0x164>)
    84d2:	480d      	ldr	r0, [pc, #52]	; (8508 <z_timer_expiration_handler+0x158>)
    84d4:	23b9      	movs	r3, #185	; 0xb9
    84d6:	f000 fd20 	bl	8f1a <assert_print>
    84da:	4908      	ldr	r1, [pc, #32]	; (84fc <z_timer_expiration_handler+0x14c>)
    84dc:	480e      	ldr	r0, [pc, #56]	; (8518 <z_timer_expiration_handler+0x168>)
    84de:	f000 fd1c 	bl	8f1a <assert_print>
    84e2:	4807      	ldr	r0, [pc, #28]	; (8500 <z_timer_expiration_handler+0x150>)
    84e4:	21b9      	movs	r1, #185	; 0xb9
    84e6:	f000 fd11 	bl	8f0c <assert_post_action>
    84ea:	f385 8811 	msr	BASEPRI, r5
    84ee:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    84f2:	4630      	mov	r0, r6
}
    84f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    84f8:	f7fe be04 	b.w	7104 <z_ready_thread>
    84fc:	20000c84 	.word	0x20000c84
    8500:	0000a377 	.word	0x0000a377
    8504:	0000a3d0 	.word	0x0000a3d0
    8508:	00009ea7 	.word	0x00009ea7
    850c:	0000a3e5 	.word	0x0000a3e5
    8510:	000083b1 	.word	0x000083b1
    8514:	0000a3a4 	.word	0x0000a3a4
    8518:	0000a3bb 	.word	0x0000a3bb

0000851c <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    851c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    8524:	bf08      	it	eq
    8526:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    852a:	4605      	mov	r5, r0
    852c:	4614      	mov	r4, r2
    852e:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
    8532:	4619      	mov	r1, r3
    8534:	4691      	mov	r9, r2
    8536:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8538:	d037      	beq.n	85aa <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    853a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    853e:	bf08      	it	eq
    8540:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    8544:	4637      	mov	r7, r6
    8546:	4682      	mov	sl, r0
    8548:	d011      	beq.n	856e <z_impl_k_timer_start+0x52>
    854a:	ea50 0306 	orrs.w	r3, r0, r6
    854e:	d00e      	beq.n	856e <z_impl_k_timer_start+0x52>
    8550:	1c72      	adds	r2, r6, #1
    8552:	f170 33ff 	sbcs.w	r3, r0, #4294967295	; 0xffffffff
    8556:	db0a      	blt.n	856e <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
    8558:	2e02      	cmp	r6, #2
    855a:	4684      	mov	ip, r0
    855c:	f170 0000 	sbcs.w	r0, r0, #0
    8560:	bfbc      	itt	lt
    8562:	2702      	movlt	r7, #2
    8564:	f04f 0c00 	movlt.w	ip, #0
    8568:	3f01      	subs	r7, #1
    856a:	f14c 3aff 	adc.w	sl, ip, #4294967295	; 0xffffffff
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    856e:	1c63      	adds	r3, r4, #1
    8570:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    8574:	db0a      	blt.n	858c <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
    8576:	2c01      	cmp	r4, #1
    8578:	f171 0300 	sbcs.w	r3, r1, #0
    857c:	4622      	mov	r2, r4
    857e:	bfbc      	itt	lt
    8580:	2201      	movlt	r2, #1
    8582:	2100      	movlt	r1, #0
    8584:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
    8588:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
	}

	(void)z_abort_timeout(&timer->timeout);
    858c:	4628      	mov	r0, r5
    858e:	f7ff fd1f 	bl	7fd0 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    8592:	2300      	movs	r3, #0
    8594:	632b      	str	r3, [r5, #48]	; 0x30
	timer->period = period;
    8596:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    859a:	464a      	mov	r2, r9
    859c:	4643      	mov	r3, r8
    859e:	4628      	mov	r0, r5
    85a0:	4903      	ldr	r1, [pc, #12]	; (85b0 <z_impl_k_timer_start+0x94>)
		     duration);
}
    85a2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    85a6:	f7ff bc4b 	b.w	7e40 <z_add_timeout>
}
    85aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    85ae:	bf00      	nop
    85b0:	000083b1 	.word	0x000083b1

000085b4 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
    85b4:	4b01      	ldr	r3, [pc, #4]	; (85bc <k_thread_system_pool_assign+0x8>)
    85b6:	6703      	str	r3, [r0, #112]	; 0x70
}
    85b8:	4770      	bx	lr
    85ba:	bf00      	nop
    85bc:	200001f4 	.word	0x200001f4

000085c0 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    85c0:	4a02      	ldr	r2, [pc, #8]	; (85cc <boot_banner+0xc>)
    85c2:	4903      	ldr	r1, [pc, #12]	; (85d0 <boot_banner+0x10>)
    85c4:	4803      	ldr	r0, [pc, #12]	; (85d4 <boot_banner+0x14>)
    85c6:	f000 bbae 	b.w	8d26 <printk>
    85ca:	bf00      	nop
    85cc:	0000b81f 	.word	0x0000b81f
    85d0:	0000ba17 	.word	0x0000ba17
    85d4:	0000ba24 	.word	0x0000ba24

000085d8 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    85d8:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    85da:	4c0e      	ldr	r4, [pc, #56]	; (8614 <statics_init+0x3c>)
    85dc:	4d0e      	ldr	r5, [pc, #56]	; (8618 <statics_init+0x40>)
    85de:	4e0f      	ldr	r6, [pc, #60]	; (861c <statics_init+0x44>)
    85e0:	42ac      	cmp	r4, r5
    85e2:	d90c      	bls.n	85fe <statics_init+0x26>
    85e4:	490e      	ldr	r1, [pc, #56]	; (8620 <statics_init+0x48>)
    85e6:	480f      	ldr	r0, [pc, #60]	; (8624 <statics_init+0x4c>)
    85e8:	2318      	movs	r3, #24
    85ea:	4632      	mov	r2, r6
    85ec:	f000 fc95 	bl	8f1a <assert_print>
    85f0:	480d      	ldr	r0, [pc, #52]	; (8628 <statics_init+0x50>)
    85f2:	f000 fc92 	bl	8f1a <assert_print>
    85f6:	2118      	movs	r1, #24
    85f8:	4630      	mov	r0, r6
    85fa:	f000 fc87 	bl	8f0c <assert_post_action>
    85fe:	42ac      	cmp	r4, r5
    8600:	d301      	bcc.n	8606 <statics_init+0x2e>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8602:	2000      	movs	r0, #0
    8604:	bd70      	pop	{r4, r5, r6, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8606:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    860a:	4620      	mov	r0, r4
    860c:	f001 f902 	bl	9814 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8610:	3418      	adds	r4, #24
    8612:	e7e5      	b.n	85e0 <statics_init+0x8>
    8614:	200001f4 	.word	0x200001f4
    8618:	2000020c 	.word	0x2000020c
    861c:	0000ba4b 	.word	0x0000ba4b
    8620:	0000ba6d 	.word	0x0000ba6d
    8624:	00009ea7 	.word	0x00009ea7
    8628:	0000b5f4 	.word	0x0000b5f4

0000862c <__udivmoddi4>:
    862c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8630:	9e08      	ldr	r6, [sp, #32]
    8632:	460d      	mov	r5, r1
    8634:	4604      	mov	r4, r0
    8636:	460f      	mov	r7, r1
    8638:	2b00      	cmp	r3, #0
    863a:	d14a      	bne.n	86d2 <__udivmoddi4+0xa6>
    863c:	428a      	cmp	r2, r1
    863e:	4694      	mov	ip, r2
    8640:	d965      	bls.n	870e <__udivmoddi4+0xe2>
    8642:	fab2 f382 	clz	r3, r2
    8646:	b143      	cbz	r3, 865a <__udivmoddi4+0x2e>
    8648:	fa02 fc03 	lsl.w	ip, r2, r3
    864c:	f1c3 0220 	rsb	r2, r3, #32
    8650:	409f      	lsls	r7, r3
    8652:	fa20 f202 	lsr.w	r2, r0, r2
    8656:	4317      	orrs	r7, r2
    8658:	409c      	lsls	r4, r3
    865a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
    865e:	fa1f f58c 	uxth.w	r5, ip
    8662:	fbb7 f1fe 	udiv	r1, r7, lr
    8666:	0c22      	lsrs	r2, r4, #16
    8668:	fb0e 7711 	mls	r7, lr, r1, r7
    866c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    8670:	fb01 f005 	mul.w	r0, r1, r5
    8674:	4290      	cmp	r0, r2
    8676:	d90a      	bls.n	868e <__udivmoddi4+0x62>
    8678:	eb1c 0202 	adds.w	r2, ip, r2
    867c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
    8680:	f080 811b 	bcs.w	88ba <__udivmoddi4+0x28e>
    8684:	4290      	cmp	r0, r2
    8686:	f240 8118 	bls.w	88ba <__udivmoddi4+0x28e>
    868a:	3902      	subs	r1, #2
    868c:	4462      	add	r2, ip
    868e:	1a12      	subs	r2, r2, r0
    8690:	b2a4      	uxth	r4, r4
    8692:	fbb2 f0fe 	udiv	r0, r2, lr
    8696:	fb0e 2210 	mls	r2, lr, r0, r2
    869a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
    869e:	fb00 f505 	mul.w	r5, r0, r5
    86a2:	42a5      	cmp	r5, r4
    86a4:	d90a      	bls.n	86bc <__udivmoddi4+0x90>
    86a6:	eb1c 0404 	adds.w	r4, ip, r4
    86aa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
    86ae:	f080 8106 	bcs.w	88be <__udivmoddi4+0x292>
    86b2:	42a5      	cmp	r5, r4
    86b4:	f240 8103 	bls.w	88be <__udivmoddi4+0x292>
    86b8:	4464      	add	r4, ip
    86ba:	3802      	subs	r0, #2
    86bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
    86c0:	1b64      	subs	r4, r4, r5
    86c2:	2100      	movs	r1, #0
    86c4:	b11e      	cbz	r6, 86ce <__udivmoddi4+0xa2>
    86c6:	40dc      	lsrs	r4, r3
    86c8:	2300      	movs	r3, #0
    86ca:	e9c6 4300 	strd	r4, r3, [r6]
    86ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    86d2:	428b      	cmp	r3, r1
    86d4:	d908      	bls.n	86e8 <__udivmoddi4+0xbc>
    86d6:	2e00      	cmp	r6, #0
    86d8:	f000 80ec 	beq.w	88b4 <__udivmoddi4+0x288>
    86dc:	2100      	movs	r1, #0
    86de:	e9c6 0500 	strd	r0, r5, [r6]
    86e2:	4608      	mov	r0, r1
    86e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    86e8:	fab3 f183 	clz	r1, r3
    86ec:	2900      	cmp	r1, #0
    86ee:	d149      	bne.n	8784 <__udivmoddi4+0x158>
    86f0:	42ab      	cmp	r3, r5
    86f2:	d302      	bcc.n	86fa <__udivmoddi4+0xce>
    86f4:	4282      	cmp	r2, r0
    86f6:	f200 80f7 	bhi.w	88e8 <__udivmoddi4+0x2bc>
    86fa:	1a84      	subs	r4, r0, r2
    86fc:	eb65 0203 	sbc.w	r2, r5, r3
    8700:	2001      	movs	r0, #1
    8702:	4617      	mov	r7, r2
    8704:	2e00      	cmp	r6, #0
    8706:	d0e2      	beq.n	86ce <__udivmoddi4+0xa2>
    8708:	e9c6 4700 	strd	r4, r7, [r6]
    870c:	e7df      	b.n	86ce <__udivmoddi4+0xa2>
    870e:	b902      	cbnz	r2, 8712 <__udivmoddi4+0xe6>
    8710:	deff      	udf	#255	; 0xff
    8712:	fab2 f382 	clz	r3, r2
    8716:	2b00      	cmp	r3, #0
    8718:	f040 808f 	bne.w	883a <__udivmoddi4+0x20e>
    871c:	1a8a      	subs	r2, r1, r2
    871e:	ea4f 471c 	mov.w	r7, ip, lsr #16
    8722:	fa1f fe8c 	uxth.w	lr, ip
    8726:	2101      	movs	r1, #1
    8728:	fbb2 f5f7 	udiv	r5, r2, r7
    872c:	fb07 2015 	mls	r0, r7, r5, r2
    8730:	0c22      	lsrs	r2, r4, #16
    8732:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    8736:	fb0e f005 	mul.w	r0, lr, r5
    873a:	4290      	cmp	r0, r2
    873c:	d908      	bls.n	8750 <__udivmoddi4+0x124>
    873e:	eb1c 0202 	adds.w	r2, ip, r2
    8742:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
    8746:	d202      	bcs.n	874e <__udivmoddi4+0x122>
    8748:	4290      	cmp	r0, r2
    874a:	f200 80ca 	bhi.w	88e2 <__udivmoddi4+0x2b6>
    874e:	4645      	mov	r5, r8
    8750:	1a12      	subs	r2, r2, r0
    8752:	b2a4      	uxth	r4, r4
    8754:	fbb2 f0f7 	udiv	r0, r2, r7
    8758:	fb07 2210 	mls	r2, r7, r0, r2
    875c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
    8760:	fb0e fe00 	mul.w	lr, lr, r0
    8764:	45a6      	cmp	lr, r4
    8766:	d908      	bls.n	877a <__udivmoddi4+0x14e>
    8768:	eb1c 0404 	adds.w	r4, ip, r4
    876c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
    8770:	d202      	bcs.n	8778 <__udivmoddi4+0x14c>
    8772:	45a6      	cmp	lr, r4
    8774:	f200 80ba 	bhi.w	88ec <__udivmoddi4+0x2c0>
    8778:	4610      	mov	r0, r2
    877a:	eba4 040e 	sub.w	r4, r4, lr
    877e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
    8782:	e79f      	b.n	86c4 <__udivmoddi4+0x98>
    8784:	f1c1 0720 	rsb	r7, r1, #32
    8788:	408b      	lsls	r3, r1
    878a:	fa22 fc07 	lsr.w	ip, r2, r7
    878e:	ea4c 0c03 	orr.w	ip, ip, r3
    8792:	fa05 f401 	lsl.w	r4, r5, r1
    8796:	fa20 f307 	lsr.w	r3, r0, r7
    879a:	40fd      	lsrs	r5, r7
    879c:	4323      	orrs	r3, r4
    879e:	fa00 f901 	lsl.w	r9, r0, r1
    87a2:	ea4f 401c 	mov.w	r0, ip, lsr #16
    87a6:	fa1f fe8c 	uxth.w	lr, ip
    87aa:	fbb5 f8f0 	udiv	r8, r5, r0
    87ae:	0c1c      	lsrs	r4, r3, #16
    87b0:	fb00 5518 	mls	r5, r0, r8, r5
    87b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    87b8:	fb08 f50e 	mul.w	r5, r8, lr
    87bc:	42a5      	cmp	r5, r4
    87be:	fa02 f201 	lsl.w	r2, r2, r1
    87c2:	d90b      	bls.n	87dc <__udivmoddi4+0x1b0>
    87c4:	eb1c 0404 	adds.w	r4, ip, r4
    87c8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
    87cc:	f080 8087 	bcs.w	88de <__udivmoddi4+0x2b2>
    87d0:	42a5      	cmp	r5, r4
    87d2:	f240 8084 	bls.w	88de <__udivmoddi4+0x2b2>
    87d6:	f1a8 0802 	sub.w	r8, r8, #2
    87da:	4464      	add	r4, ip
    87dc:	1b64      	subs	r4, r4, r5
    87de:	b29d      	uxth	r5, r3
    87e0:	fbb4 f3f0 	udiv	r3, r4, r0
    87e4:	fb00 4413 	mls	r4, r0, r3, r4
    87e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
    87ec:	fb03 fe0e 	mul.w	lr, r3, lr
    87f0:	45a6      	cmp	lr, r4
    87f2:	d908      	bls.n	8806 <__udivmoddi4+0x1da>
    87f4:	eb1c 0404 	adds.w	r4, ip, r4
    87f8:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
    87fc:	d26b      	bcs.n	88d6 <__udivmoddi4+0x2aa>
    87fe:	45a6      	cmp	lr, r4
    8800:	d969      	bls.n	88d6 <__udivmoddi4+0x2aa>
    8802:	3b02      	subs	r3, #2
    8804:	4464      	add	r4, ip
    8806:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
    880a:	fba0 8302 	umull	r8, r3, r0, r2
    880e:	eba4 040e 	sub.w	r4, r4, lr
    8812:	429c      	cmp	r4, r3
    8814:	46c6      	mov	lr, r8
    8816:	461d      	mov	r5, r3
    8818:	d355      	bcc.n	88c6 <__udivmoddi4+0x29a>
    881a:	d052      	beq.n	88c2 <__udivmoddi4+0x296>
    881c:	b156      	cbz	r6, 8834 <__udivmoddi4+0x208>
    881e:	ebb9 030e 	subs.w	r3, r9, lr
    8822:	eb64 0405 	sbc.w	r4, r4, r5
    8826:	fa04 f707 	lsl.w	r7, r4, r7
    882a:	40cb      	lsrs	r3, r1
    882c:	40cc      	lsrs	r4, r1
    882e:	431f      	orrs	r7, r3
    8830:	e9c6 7400 	strd	r7, r4, [r6]
    8834:	2100      	movs	r1, #0
    8836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    883a:	f1c3 0120 	rsb	r1, r3, #32
    883e:	fa02 fc03 	lsl.w	ip, r2, r3
    8842:	fa20 f201 	lsr.w	r2, r0, r1
    8846:	fa25 f101 	lsr.w	r1, r5, r1
    884a:	409d      	lsls	r5, r3
    884c:	432a      	orrs	r2, r5
    884e:	ea4f 471c 	mov.w	r7, ip, lsr #16
    8852:	fa1f fe8c 	uxth.w	lr, ip
    8856:	fbb1 f0f7 	udiv	r0, r1, r7
    885a:	fb07 1510 	mls	r5, r7, r0, r1
    885e:	0c11      	lsrs	r1, r2, #16
    8860:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
    8864:	fb00 f50e 	mul.w	r5, r0, lr
    8868:	428d      	cmp	r5, r1
    886a:	fa04 f403 	lsl.w	r4, r4, r3
    886e:	d908      	bls.n	8882 <__udivmoddi4+0x256>
    8870:	eb1c 0101 	adds.w	r1, ip, r1
    8874:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
    8878:	d22f      	bcs.n	88da <__udivmoddi4+0x2ae>
    887a:	428d      	cmp	r5, r1
    887c:	d92d      	bls.n	88da <__udivmoddi4+0x2ae>
    887e:	3802      	subs	r0, #2
    8880:	4461      	add	r1, ip
    8882:	1b49      	subs	r1, r1, r5
    8884:	b292      	uxth	r2, r2
    8886:	fbb1 f5f7 	udiv	r5, r1, r7
    888a:	fb07 1115 	mls	r1, r7, r5, r1
    888e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    8892:	fb05 f10e 	mul.w	r1, r5, lr
    8896:	4291      	cmp	r1, r2
    8898:	d908      	bls.n	88ac <__udivmoddi4+0x280>
    889a:	eb1c 0202 	adds.w	r2, ip, r2
    889e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
    88a2:	d216      	bcs.n	88d2 <__udivmoddi4+0x2a6>
    88a4:	4291      	cmp	r1, r2
    88a6:	d914      	bls.n	88d2 <__udivmoddi4+0x2a6>
    88a8:	3d02      	subs	r5, #2
    88aa:	4462      	add	r2, ip
    88ac:	1a52      	subs	r2, r2, r1
    88ae:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
    88b2:	e739      	b.n	8728 <__udivmoddi4+0xfc>
    88b4:	4631      	mov	r1, r6
    88b6:	4630      	mov	r0, r6
    88b8:	e709      	b.n	86ce <__udivmoddi4+0xa2>
    88ba:	4639      	mov	r1, r7
    88bc:	e6e7      	b.n	868e <__udivmoddi4+0x62>
    88be:	4610      	mov	r0, r2
    88c0:	e6fc      	b.n	86bc <__udivmoddi4+0x90>
    88c2:	45c1      	cmp	r9, r8
    88c4:	d2aa      	bcs.n	881c <__udivmoddi4+0x1f0>
    88c6:	ebb8 0e02 	subs.w	lr, r8, r2
    88ca:	eb63 050c 	sbc.w	r5, r3, ip
    88ce:	3801      	subs	r0, #1
    88d0:	e7a4      	b.n	881c <__udivmoddi4+0x1f0>
    88d2:	4645      	mov	r5, r8
    88d4:	e7ea      	b.n	88ac <__udivmoddi4+0x280>
    88d6:	4603      	mov	r3, r0
    88d8:	e795      	b.n	8806 <__udivmoddi4+0x1da>
    88da:	4640      	mov	r0, r8
    88dc:	e7d1      	b.n	8882 <__udivmoddi4+0x256>
    88de:	46d0      	mov	r8, sl
    88e0:	e77c      	b.n	87dc <__udivmoddi4+0x1b0>
    88e2:	3d02      	subs	r5, #2
    88e4:	4462      	add	r2, ip
    88e6:	e733      	b.n	8750 <__udivmoddi4+0x124>
    88e8:	4608      	mov	r0, r1
    88ea:	e70b      	b.n	8704 <__udivmoddi4+0xd8>
    88ec:	4464      	add	r4, ip
    88ee:	3802      	subs	r0, #2
    88f0:	e743      	b.n	877a <__udivmoddi4+0x14e>
    88f2:	bf00      	nop

000088f4 <nrf_cc3xx_platform_init_no_rng>:
    88f4:	b510      	push	{r4, lr}
    88f6:	4c0a      	ldr	r4, [pc, #40]	; (8920 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    88f8:	6823      	ldr	r3, [r4, #0]
    88fa:	b11b      	cbz	r3, 8904 <nrf_cc3xx_platform_init_no_rng+0x10>
    88fc:	2301      	movs	r3, #1
    88fe:	6023      	str	r3, [r4, #0]
    8900:	2000      	movs	r0, #0
    8902:	bd10      	pop	{r4, pc}
    8904:	f000 f8ce 	bl	8aa4 <CC_LibInitNoRng>
    8908:	2800      	cmp	r0, #0
    890a:	d0f7      	beq.n	88fc <nrf_cc3xx_platform_init_no_rng+0x8>
    890c:	3801      	subs	r0, #1
    890e:	2806      	cmp	r0, #6
    8910:	d803      	bhi.n	891a <nrf_cc3xx_platform_init_no_rng+0x26>
    8912:	4b04      	ldr	r3, [pc, #16]	; (8924 <nrf_cc3xx_platform_init_no_rng+0x30>)
    8914:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8918:	bd10      	pop	{r4, pc}
    891a:	4803      	ldr	r0, [pc, #12]	; (8928 <nrf_cc3xx_platform_init_no_rng+0x34>)
    891c:	bd10      	pop	{r4, pc}
    891e:	bf00      	nop
    8920:	20000c88 	.word	0x20000c88
    8924:	00009da8 	.word	0x00009da8
    8928:	ffff8ffe 	.word	0xffff8ffe

0000892c <nrf_cc3xx_platform_abort>:
    892c:	f3bf 8f4f 	dsb	sy
    8930:	4905      	ldr	r1, [pc, #20]	; (8948 <nrf_cc3xx_platform_abort+0x1c>)
    8932:	4b06      	ldr	r3, [pc, #24]	; (894c <nrf_cc3xx_platform_abort+0x20>)
    8934:	68ca      	ldr	r2, [r1, #12]
    8936:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    893a:	4313      	orrs	r3, r2
    893c:	60cb      	str	r3, [r1, #12]
    893e:	f3bf 8f4f 	dsb	sy
    8942:	bf00      	nop
    8944:	e7fd      	b.n	8942 <nrf_cc3xx_platform_abort+0x16>
    8946:	bf00      	nop
    8948:	e000ed00 	.word	0xe000ed00
    894c:	05fa0004 	.word	0x05fa0004

00008950 <CC_PalAbort>:
    8950:	b410      	push	{r4}
    8952:	4b09      	ldr	r3, [pc, #36]	; (8978 <CC_PalAbort+0x28>)
    8954:	4909      	ldr	r1, [pc, #36]	; (897c <CC_PalAbort+0x2c>)
    8956:	4c0a      	ldr	r4, [pc, #40]	; (8980 <CC_PalAbort+0x30>)
    8958:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    895c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    8960:	6849      	ldr	r1, [r1, #4]
    8962:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    8966:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    896a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    896e:	2300      	movs	r3, #0
    8970:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    8974:	bc10      	pop	{r4}
    8976:	4708      	bx	r1
    8978:	5002b000 	.word	0x5002b000
    897c:	2000017c 	.word	0x2000017c
    8980:	5002a000 	.word	0x5002a000

00008984 <nrf_cc3xx_platform_set_abort>:
    8984:	e9d0 1200 	ldrd	r1, r2, [r0]
    8988:	4b01      	ldr	r3, [pc, #4]	; (8990 <nrf_cc3xx_platform_set_abort+0xc>)
    898a:	e9c3 1200 	strd	r1, r2, [r3]
    898e:	4770      	bx	lr
    8990:	2000017c 	.word	0x2000017c

00008994 <mutex_free>:
    8994:	b510      	push	{r4, lr}
    8996:	4604      	mov	r4, r0
    8998:	b130      	cbz	r0, 89a8 <mutex_free+0x14>
    899a:	6863      	ldr	r3, [r4, #4]
    899c:	06db      	lsls	r3, r3, #27
    899e:	d502      	bpl.n	89a6 <mutex_free+0x12>
    89a0:	2300      	movs	r3, #0
    89a2:	6023      	str	r3, [r4, #0]
    89a4:	6063      	str	r3, [r4, #4]
    89a6:	bd10      	pop	{r4, pc}
    89a8:	4b02      	ldr	r3, [pc, #8]	; (89b4 <mutex_free+0x20>)
    89aa:	4803      	ldr	r0, [pc, #12]	; (89b8 <mutex_free+0x24>)
    89ac:	685b      	ldr	r3, [r3, #4]
    89ae:	4798      	blx	r3
    89b0:	e7f3      	b.n	899a <mutex_free+0x6>
    89b2:	bf00      	nop
    89b4:	2000017c 	.word	0x2000017c
    89b8:	00009dc4 	.word	0x00009dc4

000089bc <mutex_lock>:
    89bc:	b1b0      	cbz	r0, 89ec <mutex_lock+0x30>
    89be:	6843      	ldr	r3, [r0, #4]
    89c0:	b193      	cbz	r3, 89e8 <mutex_lock+0x2c>
    89c2:	06db      	lsls	r3, r3, #27
    89c4:	d50e      	bpl.n	89e4 <mutex_lock+0x28>
    89c6:	2301      	movs	r3, #1
    89c8:	e850 2f00 	ldrex	r2, [r0]
    89cc:	4619      	mov	r1, r3
    89ce:	e840 1c00 	strex	ip, r1, [r0]
    89d2:	f09c 0f00 	teq	ip, #0
    89d6:	d1f7      	bne.n	89c8 <mutex_lock+0xc>
    89d8:	2a01      	cmp	r2, #1
    89da:	d0f5      	beq.n	89c8 <mutex_lock+0xc>
    89dc:	f3bf 8f5f 	dmb	sy
    89e0:	2000      	movs	r0, #0
    89e2:	4770      	bx	lr
    89e4:	4803      	ldr	r0, [pc, #12]	; (89f4 <mutex_lock+0x38>)
    89e6:	4770      	bx	lr
    89e8:	4803      	ldr	r0, [pc, #12]	; (89f8 <mutex_lock+0x3c>)
    89ea:	4770      	bx	lr
    89ec:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    89f0:	4770      	bx	lr
    89f2:	bf00      	nop
    89f4:	ffff8fe9 	.word	0xffff8fe9
    89f8:	ffff8fea 	.word	0xffff8fea

000089fc <mutex_unlock>:
    89fc:	b168      	cbz	r0, 8a1a <mutex_unlock+0x1e>
    89fe:	6843      	ldr	r3, [r0, #4]
    8a00:	b13b      	cbz	r3, 8a12 <mutex_unlock+0x16>
    8a02:	06db      	lsls	r3, r3, #27
    8a04:	d507      	bpl.n	8a16 <mutex_unlock+0x1a>
    8a06:	f3bf 8f5f 	dmb	sy
    8a0a:	2300      	movs	r3, #0
    8a0c:	6003      	str	r3, [r0, #0]
    8a0e:	4618      	mov	r0, r3
    8a10:	4770      	bx	lr
    8a12:	4803      	ldr	r0, [pc, #12]	; (8a20 <mutex_unlock+0x24>)
    8a14:	4770      	bx	lr
    8a16:	4803      	ldr	r0, [pc, #12]	; (8a24 <mutex_unlock+0x28>)
    8a18:	4770      	bx	lr
    8a1a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8a1e:	4770      	bx	lr
    8a20:	ffff8fea 	.word	0xffff8fea
    8a24:	ffff8fe9 	.word	0xffff8fe9

00008a28 <mutex_init>:
    8a28:	b510      	push	{r4, lr}
    8a2a:	4604      	mov	r4, r0
    8a2c:	b120      	cbz	r0, 8a38 <mutex_init+0x10>
    8a2e:	2200      	movs	r2, #0
    8a30:	2311      	movs	r3, #17
    8a32:	6022      	str	r2, [r4, #0]
    8a34:	6063      	str	r3, [r4, #4]
    8a36:	bd10      	pop	{r4, pc}
    8a38:	4801      	ldr	r0, [pc, #4]	; (8a40 <mutex_init+0x18>)
    8a3a:	f7ff ff89 	bl	8950 <CC_PalAbort>
    8a3e:	e7f6      	b.n	8a2e <mutex_init+0x6>
    8a40:	00009dec 	.word	0x00009dec

00008a44 <nrf_cc3xx_platform_set_mutexes>:
    8a44:	b570      	push	{r4, r5, r6, lr}
    8a46:	e9d0 2300 	ldrd	r2, r3, [r0]
    8a4a:	4c13      	ldr	r4, [pc, #76]	; (8a98 <nrf_cc3xx_platform_set_mutexes+0x54>)
    8a4c:	4d13      	ldr	r5, [pc, #76]	; (8a9c <nrf_cc3xx_platform_set_mutexes+0x58>)
    8a4e:	6063      	str	r3, [r4, #4]
    8a50:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    8a54:	e9c4 3002 	strd	r3, r0, [r4, #8]
    8a58:	6022      	str	r2, [r4, #0]
    8a5a:	4b11      	ldr	r3, [pc, #68]	; (8aa0 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    8a5c:	6808      	ldr	r0, [r1, #0]
    8a5e:	6018      	str	r0, [r3, #0]
    8a60:	6848      	ldr	r0, [r1, #4]
    8a62:	6058      	str	r0, [r3, #4]
    8a64:	6888      	ldr	r0, [r1, #8]
    8a66:	6098      	str	r0, [r3, #8]
    8a68:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    8a6c:	60d8      	str	r0, [r3, #12]
    8a6e:	6119      	str	r1, [r3, #16]
    8a70:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    8a74:	06db      	lsls	r3, r3, #27
    8a76:	d50d      	bpl.n	8a94 <nrf_cc3xx_platform_set_mutexes+0x50>
    8a78:	2300      	movs	r3, #0
    8a7a:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    8a7e:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    8a82:	f505 708a 	add.w	r0, r5, #276	; 0x114
    8a86:	4790      	blx	r2
    8a88:	6823      	ldr	r3, [r4, #0]
    8a8a:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    8a8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8a92:	4718      	bx	r3
    8a94:	bd70      	pop	{r4, r5, r6, pc}
    8a96:	bf00      	nop
    8a98:	2000018c 	.word	0x2000018c
    8a9c:	20000ca0 	.word	0x20000ca0
    8aa0:	2000019c 	.word	0x2000019c

00008aa4 <CC_LibInitNoRng>:
    8aa4:	b538      	push	{r3, r4, r5, lr}
    8aa6:	f000 f82f 	bl	8b08 <CC_HalInit>
    8aaa:	b120      	cbz	r0, 8ab6 <CC_LibInitNoRng+0x12>
    8aac:	2403      	movs	r4, #3
    8aae:	f000 f863 	bl	8b78 <CC_PalTerminate>
    8ab2:	4620      	mov	r0, r4
    8ab4:	bd38      	pop	{r3, r4, r5, pc}
    8ab6:	f000 f831 	bl	8b1c <CC_PalInit>
    8aba:	b998      	cbnz	r0, 8ae4 <CC_LibInitNoRng+0x40>
    8abc:	f000 f8ac 	bl	8c18 <CC_PalPowerSaveModeSelect>
    8ac0:	b998      	cbnz	r0, 8aea <CC_LibInitNoRng+0x46>
    8ac2:	4d0f      	ldr	r5, [pc, #60]	; (8b00 <CC_LibInitNoRng+0x5c>)
    8ac4:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    8ac8:	0e1b      	lsrs	r3, r3, #24
    8aca:	2bf0      	cmp	r3, #240	; 0xf0
    8acc:	d108      	bne.n	8ae0 <CC_LibInitNoRng+0x3c>
    8ace:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    8ad2:	4b0c      	ldr	r3, [pc, #48]	; (8b04 <CC_LibInitNoRng+0x60>)
    8ad4:	429a      	cmp	r2, r3
    8ad6:	d00a      	beq.n	8aee <CC_LibInitNoRng+0x4a>
    8ad8:	2407      	movs	r4, #7
    8ada:	f000 f817 	bl	8b0c <CC_HalTerminate>
    8ade:	e7e6      	b.n	8aae <CC_LibInitNoRng+0xa>
    8ae0:	2406      	movs	r4, #6
    8ae2:	e7fa      	b.n	8ada <CC_LibInitNoRng+0x36>
    8ae4:	2404      	movs	r4, #4
    8ae6:	4620      	mov	r0, r4
    8ae8:	bd38      	pop	{r3, r4, r5, pc}
    8aea:	2400      	movs	r4, #0
    8aec:	e7f5      	b.n	8ada <CC_LibInitNoRng+0x36>
    8aee:	2001      	movs	r0, #1
    8af0:	f000 f892 	bl	8c18 <CC_PalPowerSaveModeSelect>
    8af4:	4604      	mov	r4, r0
    8af6:	2800      	cmp	r0, #0
    8af8:	d1f7      	bne.n	8aea <CC_LibInitNoRng+0x46>
    8afa:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    8afe:	e7d8      	b.n	8ab2 <CC_LibInitNoRng+0xe>
    8b00:	5002b000 	.word	0x5002b000
    8b04:	20e00000 	.word	0x20e00000

00008b08 <CC_HalInit>:
    8b08:	2000      	movs	r0, #0
    8b0a:	4770      	bx	lr

00008b0c <CC_HalTerminate>:
    8b0c:	2000      	movs	r0, #0
    8b0e:	4770      	bx	lr

00008b10 <CC_HalMaskInterrupt>:
    8b10:	4b01      	ldr	r3, [pc, #4]	; (8b18 <CC_HalMaskInterrupt+0x8>)
    8b12:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    8b16:	4770      	bx	lr
    8b18:	5002b000 	.word	0x5002b000

00008b1c <CC_PalInit>:
    8b1c:	b510      	push	{r4, lr}
    8b1e:	4811      	ldr	r0, [pc, #68]	; (8b64 <CC_PalInit+0x48>)
    8b20:	f000 f848 	bl	8bb4 <CC_PalMutexCreate>
    8b24:	b100      	cbz	r0, 8b28 <CC_PalInit+0xc>
    8b26:	bd10      	pop	{r4, pc}
    8b28:	480f      	ldr	r0, [pc, #60]	; (8b68 <CC_PalInit+0x4c>)
    8b2a:	f000 f843 	bl	8bb4 <CC_PalMutexCreate>
    8b2e:	2800      	cmp	r0, #0
    8b30:	d1f9      	bne.n	8b26 <CC_PalInit+0xa>
    8b32:	4c0e      	ldr	r4, [pc, #56]	; (8b6c <CC_PalInit+0x50>)
    8b34:	4620      	mov	r0, r4
    8b36:	f000 f83d 	bl	8bb4 <CC_PalMutexCreate>
    8b3a:	2800      	cmp	r0, #0
    8b3c:	d1f3      	bne.n	8b26 <CC_PalInit+0xa>
    8b3e:	4b0c      	ldr	r3, [pc, #48]	; (8b70 <CC_PalInit+0x54>)
    8b40:	480c      	ldr	r0, [pc, #48]	; (8b74 <CC_PalInit+0x58>)
    8b42:	601c      	str	r4, [r3, #0]
    8b44:	f000 f836 	bl	8bb4 <CC_PalMutexCreate>
    8b48:	4601      	mov	r1, r0
    8b4a:	2800      	cmp	r0, #0
    8b4c:	d1eb      	bne.n	8b26 <CC_PalInit+0xa>
    8b4e:	f000 f82d 	bl	8bac <CC_PalDmaInit>
    8b52:	4604      	mov	r4, r0
    8b54:	b108      	cbz	r0, 8b5a <CC_PalInit+0x3e>
    8b56:	4620      	mov	r0, r4
    8b58:	bd10      	pop	{r4, pc}
    8b5a:	f000 f83f 	bl	8bdc <CC_PalPowerSaveModeInit>
    8b5e:	4620      	mov	r0, r4
    8b60:	e7fa      	b.n	8b58 <CC_PalInit+0x3c>
    8b62:	bf00      	nop
    8b64:	200001d4 	.word	0x200001d4
    8b68:	200001c8 	.word	0x200001c8
    8b6c:	200001d0 	.word	0x200001d0
    8b70:	200001d8 	.word	0x200001d8
    8b74:	200001cc 	.word	0x200001cc

00008b78 <CC_PalTerminate>:
    8b78:	b508      	push	{r3, lr}
    8b7a:	4808      	ldr	r0, [pc, #32]	; (8b9c <CC_PalTerminate+0x24>)
    8b7c:	f000 f824 	bl	8bc8 <CC_PalMutexDestroy>
    8b80:	4807      	ldr	r0, [pc, #28]	; (8ba0 <CC_PalTerminate+0x28>)
    8b82:	f000 f821 	bl	8bc8 <CC_PalMutexDestroy>
    8b86:	4807      	ldr	r0, [pc, #28]	; (8ba4 <CC_PalTerminate+0x2c>)
    8b88:	f000 f81e 	bl	8bc8 <CC_PalMutexDestroy>
    8b8c:	4806      	ldr	r0, [pc, #24]	; (8ba8 <CC_PalTerminate+0x30>)
    8b8e:	f000 f81b 	bl	8bc8 <CC_PalMutexDestroy>
    8b92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8b96:	f000 b80b 	b.w	8bb0 <CC_PalDmaTerminate>
    8b9a:	bf00      	nop
    8b9c:	200001d4 	.word	0x200001d4
    8ba0:	200001c8 	.word	0x200001c8
    8ba4:	200001d0 	.word	0x200001d0
    8ba8:	200001cc 	.word	0x200001cc

00008bac <CC_PalDmaInit>:
    8bac:	2000      	movs	r0, #0
    8bae:	4770      	bx	lr

00008bb0 <CC_PalDmaTerminate>:
    8bb0:	4770      	bx	lr
    8bb2:	bf00      	nop

00008bb4 <CC_PalMutexCreate>:
    8bb4:	b508      	push	{r3, lr}
    8bb6:	4b03      	ldr	r3, [pc, #12]	; (8bc4 <CC_PalMutexCreate+0x10>)
    8bb8:	6802      	ldr	r2, [r0, #0]
    8bba:	681b      	ldr	r3, [r3, #0]
    8bbc:	6810      	ldr	r0, [r2, #0]
    8bbe:	4798      	blx	r3
    8bc0:	2000      	movs	r0, #0
    8bc2:	bd08      	pop	{r3, pc}
    8bc4:	2000018c 	.word	0x2000018c

00008bc8 <CC_PalMutexDestroy>:
    8bc8:	b508      	push	{r3, lr}
    8bca:	4b03      	ldr	r3, [pc, #12]	; (8bd8 <CC_PalMutexDestroy+0x10>)
    8bcc:	6802      	ldr	r2, [r0, #0]
    8bce:	685b      	ldr	r3, [r3, #4]
    8bd0:	6810      	ldr	r0, [r2, #0]
    8bd2:	4798      	blx	r3
    8bd4:	2000      	movs	r0, #0
    8bd6:	bd08      	pop	{r3, pc}
    8bd8:	2000018c 	.word	0x2000018c

00008bdc <CC_PalPowerSaveModeInit>:
    8bdc:	b570      	push	{r4, r5, r6, lr}
    8bde:	4c09      	ldr	r4, [pc, #36]	; (8c04 <CC_PalPowerSaveModeInit+0x28>)
    8be0:	4d09      	ldr	r5, [pc, #36]	; (8c08 <CC_PalPowerSaveModeInit+0x2c>)
    8be2:	6920      	ldr	r0, [r4, #16]
    8be4:	68ab      	ldr	r3, [r5, #8]
    8be6:	4798      	blx	r3
    8be8:	b118      	cbz	r0, 8bf2 <CC_PalPowerSaveModeInit+0x16>
    8bea:	4b08      	ldr	r3, [pc, #32]	; (8c0c <CC_PalPowerSaveModeInit+0x30>)
    8bec:	4808      	ldr	r0, [pc, #32]	; (8c10 <CC_PalPowerSaveModeInit+0x34>)
    8bee:	685b      	ldr	r3, [r3, #4]
    8bf0:	4798      	blx	r3
    8bf2:	4a08      	ldr	r2, [pc, #32]	; (8c14 <CC_PalPowerSaveModeInit+0x38>)
    8bf4:	68eb      	ldr	r3, [r5, #12]
    8bf6:	6920      	ldr	r0, [r4, #16]
    8bf8:	2100      	movs	r1, #0
    8bfa:	6011      	str	r1, [r2, #0]
    8bfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8c00:	4718      	bx	r3
    8c02:	bf00      	nop
    8c04:	2000019c 	.word	0x2000019c
    8c08:	2000018c 	.word	0x2000018c
    8c0c:	2000017c 	.word	0x2000017c
    8c10:	00009e10 	.word	0x00009e10
    8c14:	20000c9c 	.word	0x20000c9c

00008c18 <CC_PalPowerSaveModeSelect>:
    8c18:	b570      	push	{r4, r5, r6, lr}
    8c1a:	4d1b      	ldr	r5, [pc, #108]	; (8c88 <CC_PalPowerSaveModeSelect+0x70>)
    8c1c:	4e1b      	ldr	r6, [pc, #108]	; (8c8c <CC_PalPowerSaveModeSelect+0x74>)
    8c1e:	4604      	mov	r4, r0
    8c20:	68b2      	ldr	r2, [r6, #8]
    8c22:	6928      	ldr	r0, [r5, #16]
    8c24:	4790      	blx	r2
    8c26:	b9f8      	cbnz	r0, 8c68 <CC_PalPowerSaveModeSelect+0x50>
    8c28:	b15c      	cbz	r4, 8c42 <CC_PalPowerSaveModeSelect+0x2a>
    8c2a:	4c19      	ldr	r4, [pc, #100]	; (8c90 <CC_PalPowerSaveModeSelect+0x78>)
    8c2c:	6823      	ldr	r3, [r4, #0]
    8c2e:	b1b3      	cbz	r3, 8c5e <CC_PalPowerSaveModeSelect+0x46>
    8c30:	2b01      	cmp	r3, #1
    8c32:	d01b      	beq.n	8c6c <CC_PalPowerSaveModeSelect+0x54>
    8c34:	3b01      	subs	r3, #1
    8c36:	6023      	str	r3, [r4, #0]
    8c38:	6928      	ldr	r0, [r5, #16]
    8c3a:	68f3      	ldr	r3, [r6, #12]
    8c3c:	4798      	blx	r3
    8c3e:	2000      	movs	r0, #0
    8c40:	bd70      	pop	{r4, r5, r6, pc}
    8c42:	4c13      	ldr	r4, [pc, #76]	; (8c90 <CC_PalPowerSaveModeSelect+0x78>)
    8c44:	6821      	ldr	r1, [r4, #0]
    8c46:	b941      	cbnz	r1, 8c5a <CC_PalPowerSaveModeSelect+0x42>
    8c48:	4b12      	ldr	r3, [pc, #72]	; (8c94 <CC_PalPowerSaveModeSelect+0x7c>)
    8c4a:	2201      	movs	r2, #1
    8c4c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    8c50:	4a11      	ldr	r2, [pc, #68]	; (8c98 <CC_PalPowerSaveModeSelect+0x80>)
    8c52:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    8c56:	2b00      	cmp	r3, #0
    8c58:	d1fb      	bne.n	8c52 <CC_PalPowerSaveModeSelect+0x3a>
    8c5a:	3101      	adds	r1, #1
    8c5c:	6021      	str	r1, [r4, #0]
    8c5e:	68f3      	ldr	r3, [r6, #12]
    8c60:	6928      	ldr	r0, [r5, #16]
    8c62:	4798      	blx	r3
    8c64:	2000      	movs	r0, #0
    8c66:	bd70      	pop	{r4, r5, r6, pc}
    8c68:	480c      	ldr	r0, [pc, #48]	; (8c9c <CC_PalPowerSaveModeSelect+0x84>)
    8c6a:	bd70      	pop	{r4, r5, r6, pc}
    8c6c:	4a0a      	ldr	r2, [pc, #40]	; (8c98 <CC_PalPowerSaveModeSelect+0x80>)
    8c6e:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    8c72:	2b00      	cmp	r3, #0
    8c74:	d1fb      	bne.n	8c6e <CC_PalPowerSaveModeSelect+0x56>
    8c76:	4a07      	ldr	r2, [pc, #28]	; (8c94 <CC_PalPowerSaveModeSelect+0x7c>)
    8c78:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    8c7c:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    8c80:	f7ff ff46 	bl	8b10 <CC_HalMaskInterrupt>
    8c84:	6823      	ldr	r3, [r4, #0]
    8c86:	e7d5      	b.n	8c34 <CC_PalPowerSaveModeSelect+0x1c>
    8c88:	2000019c 	.word	0x2000019c
    8c8c:	2000018c 	.word	0x2000018c
    8c90:	20000c9c 	.word	0x20000c9c
    8c94:	5002a000 	.word	0x5002a000
    8c98:	5002b000 	.word	0x5002b000
    8c9c:	ffff8fe9 	.word	0xffff8fe9

00008ca0 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    8ca0:	4770      	bx	lr

00008ca2 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_exteral_formatter_func formatter,
		       void *ctx, void *packaged)
{
    8ca2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8ca6:	4607      	mov	r7, r0
    8ca8:	460e      	mov	r6, r1
    8caa:	4690      	mov	r8, r2
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    8cac:	461d      	mov	r5, r3
    8cae:	b30b      	cbz	r3, 8cf4 <cbpprintf_external+0x52>
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
	s_nbr     = buf[1];
	ros_nbr   = buf[2];
    8cb0:	78ac      	ldrb	r4, [r5, #2]
	rws_nbr   = buf[3];
    8cb2:	78ea      	ldrb	r2, [r5, #3]
	s_nbr     = buf[1];
    8cb4:	f893 a001 	ldrb.w	sl, [r3, #1]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    8cb8:	781b      	ldrb	r3, [r3, #0]
    8cba:	4414      	add	r4, r2
    8cbc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    8cc0:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    8cc2:	f04f 0900 	mov.w	r9, #0
    8cc6:	45d1      	cmp	r9, sl
    8cc8:	d308      	bcc.n	8cdc <cbpprintf_external+0x3a>
	return formatter(out, ctx, fmt, u.ap);
    8cca:	686a      	ldr	r2, [r5, #4]
    8ccc:	f105 0308 	add.w	r3, r5, #8
    8cd0:	4641      	mov	r1, r8
    8cd2:	4638      	mov	r0, r7
    8cd4:	46b4      	mov	ip, r6
	/* skip past format string pointer */
	buf += sizeof(char *) * 2;

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
}
    8cd6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    8cda:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    8cdc:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    8ce0:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		s += strlen(s) + 1;
    8ce4:	4620      	mov	r0, r4
    8ce6:	f000 f9de 	bl	90a6 <strlen>
    8cea:	3001      	adds	r0, #1
    8cec:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    8cee:	f109 0901 	add.w	r9, r9, #1
    8cf2:	e7e8      	b.n	8cc6 <cbpprintf_external+0x24>
}
    8cf4:	f06f 0015 	mvn.w	r0, #21
    8cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00008cfc <sys_notify_validate>:
	if (notify == NULL) {
    8cfc:	4603      	mov	r3, r0
    8cfe:	b158      	cbz	r0, 8d18 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8d00:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8d02:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8d06:	2a01      	cmp	r2, #1
    8d08:	d003      	beq.n	8d12 <sys_notify_validate+0x16>
    8d0a:	2a03      	cmp	r2, #3
    8d0c:	d104      	bne.n	8d18 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    8d0e:	6802      	ldr	r2, [r0, #0]
    8d10:	b112      	cbz	r2, 8d18 <sys_notify_validate+0x1c>
		notify->result = 0;
    8d12:	2000      	movs	r0, #0
    8d14:	6098      	str	r0, [r3, #8]
    8d16:	4770      	bx	lr
		return -EINVAL;
    8d18:	f06f 0015 	mvn.w	r0, #21
}
    8d1c:	4770      	bx	lr

00008d1e <arch_printk_char_out>:
}
    8d1e:	2000      	movs	r0, #0
    8d20:	4770      	bx	lr

00008d22 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		z_log_vprintk(fmt, ap);
    8d22:	f000 b90f 	b.w	8f44 <z_log_vprintk>

00008d26 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    8d26:	b40f      	push	{r0, r1, r2, r3}
    8d28:	b507      	push	{r0, r1, r2, lr}
    8d2a:	a904      	add	r1, sp, #16
    8d2c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8d30:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    8d32:	f000 f907 	bl	8f44 <z_log_vprintk>

	vprintk(fmt, ap);

	va_end(ap);
}
    8d36:	b003      	add	sp, #12
    8d38:	f85d eb04 	ldr.w	lr, [sp], #4
    8d3c:	b004      	add	sp, #16
    8d3e:	4770      	bx	lr

00008d40 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8d40:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    8d42:	f013 0307 	ands.w	r3, r3, #7
    8d46:	d105      	bne.n	8d54 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8d48:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    8d4a:	2b00      	cmp	r3, #0
    8d4c:	bf0c      	ite	eq
    8d4e:	2000      	moveq	r0, #0
    8d50:	2003      	movne	r0, #3
    8d52:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8d54:	2b02      	cmp	r3, #2
    8d56:	d105      	bne.n	8d64 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8d58:	8bc0      	ldrh	r0, [r0, #30]
    8d5a:	fab0 f080 	clz	r0, r0
    8d5e:	0940      	lsrs	r0, r0, #5
    8d60:	0080      	lsls	r0, r0, #2
    8d62:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8d64:	2b01      	cmp	r3, #1
    8d66:	d105      	bne.n	8d74 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8d68:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    8d6a:	2b00      	cmp	r3, #0
    8d6c:	bf0c      	ite	eq
    8d6e:	2000      	moveq	r0, #0
    8d70:	2005      	movne	r0, #5
    8d72:	4770      	bx	lr
	int evt = EVT_NOP;
    8d74:	2000      	movs	r0, #0
}
    8d76:	4770      	bx	lr

00008d78 <notify_one>:
{
    8d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8d7c:	460d      	mov	r5, r1
    8d7e:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8d80:	4619      	mov	r1, r3
    8d82:	1d28      	adds	r0, r5, #4
{
    8d84:	4690      	mov	r8, r2
    8d86:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8d88:	f7f8 f9c8 	bl	111c <sys_notify_finalize>
	if (cb) {
    8d8c:	4604      	mov	r4, r0
    8d8e:	b138      	cbz	r0, 8da0 <notify_one+0x28>
		cb(mgr, cli, state, res);
    8d90:	4633      	mov	r3, r6
    8d92:	4642      	mov	r2, r8
    8d94:	4629      	mov	r1, r5
    8d96:	4638      	mov	r0, r7
    8d98:	46a4      	mov	ip, r4
}
    8d9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8d9e:	4760      	bx	ip
}
    8da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008da4 <validate_args>:
{
    8da4:	b510      	push	{r4, lr}
    8da6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8da8:	b140      	cbz	r0, 8dbc <validate_args+0x18>
    8daa:	b139      	cbz	r1, 8dbc <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8dac:	1d08      	adds	r0, r1, #4
    8dae:	f7ff ffa5 	bl	8cfc <sys_notify_validate>
	if ((rv == 0)
    8db2:	b928      	cbnz	r0, 8dc0 <validate_args+0x1c>
	    && ((cli->notify.flags
    8db4:	68a3      	ldr	r3, [r4, #8]
    8db6:	f033 0303 	bics.w	r3, r3, #3
    8dba:	d001      	beq.n	8dc0 <validate_args+0x1c>
		rv = -EINVAL;
    8dbc:	f06f 0015 	mvn.w	r0, #21
}
    8dc0:	bd10      	pop	{r4, pc}

00008dc2 <onoff_manager_init>:
{
    8dc2:	b538      	push	{r3, r4, r5, lr}
    8dc4:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8dc6:	4605      	mov	r5, r0
    8dc8:	b158      	cbz	r0, 8de2 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8dca:	b151      	cbz	r1, 8de2 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8dcc:	680b      	ldr	r3, [r1, #0]
    8dce:	b143      	cbz	r3, 8de2 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8dd0:	684b      	ldr	r3, [r1, #4]
    8dd2:	b133      	cbz	r3, 8de2 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8dd4:	2220      	movs	r2, #32
    8dd6:	2100      	movs	r1, #0
    8dd8:	f000 f98c 	bl	90f4 <memset>
    8ddc:	612c      	str	r4, [r5, #16]
	return 0;
    8dde:	2000      	movs	r0, #0
}
    8de0:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8de2:	f06f 0015 	mvn.w	r0, #21
    8de6:	e7fb      	b.n	8de0 <onoff_manager_init+0x1e>

00008de8 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8de8:	4604      	mov	r4, r0
    8dea:	b508      	push	{r3, lr}
    8dec:	4608      	mov	r0, r1
    8dee:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8df0:	461a      	mov	r2, r3
    8df2:	47a0      	blx	r4
	return z_impl_z_current_get();
    8df4:	f7fe ff06 	bl	7c04 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8df8:	f7fa fc48 	bl	368c <z_impl_k_thread_abort>

00008dfc <chunk_size>:
		return ((uint16_t *)cmem)[f];
    8dfc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    8e00:	8840      	ldrh	r0, [r0, #2]
}
    8e02:	0840      	lsrs	r0, r0, #1
    8e04:	4770      	bx	lr

00008e06 <free_list_add>:
{
    8e06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e08:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    8e0a:	f7ff fff7 	bl	8dfc <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    8e0e:	fab0 f080 	clz	r0, r0
    8e12:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    8e16:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    8e1a:	00ca      	lsls	r2, r1, #3
    8e1c:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    8e20:	1d17      	adds	r7, r2, #4
{
    8e22:	460c      	mov	r4, r1
    8e24:	3206      	adds	r2, #6
    8e26:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    8e28:	b956      	cbnz	r6, 8e40 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    8e2a:	2101      	movs	r1, #1
    8e2c:	fa01 f000 	lsl.w	r0, r1, r0
    8e30:	68d9      	ldr	r1, [r3, #12]
    8e32:	4301      	orrs	r1, r0
    8e34:	60d9      	str	r1, [r3, #12]
		b->next = c;
    8e36:	f8cc 4010 	str.w	r4, [ip, #16]
    8e3a:	53dd      	strh	r5, [r3, r7]
    8e3c:	529d      	strh	r5, [r3, r2]
}
    8e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    8e40:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    8e42:	3104      	adds	r1, #4
    8e44:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    8e46:	53d8      	strh	r0, [r3, r7]
    8e48:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    8e4c:	529e      	strh	r6, [r3, r2]
    8e4e:	80c5      	strh	r5, [r0, #6]
    8e50:	525d      	strh	r5, [r3, r1]
    8e52:	e7f4      	b.n	8e3e <free_list_add+0x38>

00008e54 <encode_uint>:
{
    8e54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8e58:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    8e5a:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    8e5c:	2b6f      	cmp	r3, #111	; 0x6f
{
    8e5e:	4680      	mov	r8, r0
    8e60:	460f      	mov	r7, r1
    8e62:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    8e64:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    8e68:	d029      	beq.n	8ebe <encode_uint+0x6a>
    8e6a:	d824      	bhi.n	8eb6 <encode_uint+0x62>
		return 16;
    8e6c:	2b58      	cmp	r3, #88	; 0x58
    8e6e:	bf14      	ite	ne
    8e70:	260a      	movne	r6, #10
    8e72:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    8e74:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    8e78:	4632      	mov	r2, r6
    8e7a:	2300      	movs	r3, #0
    8e7c:	4640      	mov	r0, r8
    8e7e:	4639      	mov	r1, r7
    8e80:	f7f7 fb70 	bl	564 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8e84:	2a09      	cmp	r2, #9
    8e86:	b2d4      	uxtb	r4, r2
    8e88:	d81e      	bhi.n	8ec8 <encode_uint+0x74>
    8e8a:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    8e8c:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8e8e:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    8e90:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8e94:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    8e98:	d301      	bcc.n	8e9e <encode_uint+0x4a>
    8e9a:	45d1      	cmp	r9, sl
    8e9c:	d811      	bhi.n	8ec2 <encode_uint+0x6e>
	if (conv->flag_hash) {
    8e9e:	782b      	ldrb	r3, [r5, #0]
    8ea0:	069b      	lsls	r3, r3, #26
    8ea2:	d505      	bpl.n	8eb0 <encode_uint+0x5c>
		if (radix == 8) {
    8ea4:	2e08      	cmp	r6, #8
    8ea6:	d115      	bne.n	8ed4 <encode_uint+0x80>
			conv->altform_0 = true;
    8ea8:	78ab      	ldrb	r3, [r5, #2]
    8eaa:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    8eae:	70ab      	strb	r3, [r5, #2]
}
    8eb0:	4648      	mov	r0, r9
    8eb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    8eb6:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    8eba:	2b70      	cmp	r3, #112	; 0x70
    8ebc:	e7d7      	b.n	8e6e <encode_uint+0x1a>
	switch (specifier) {
    8ebe:	2608      	movs	r6, #8
    8ec0:	e7d8      	b.n	8e74 <encode_uint+0x20>
		value /= radix;
    8ec2:	4680      	mov	r8, r0
    8ec4:	460f      	mov	r7, r1
    8ec6:	e7d7      	b.n	8e78 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8ec8:	f1bb 0f19 	cmp.w	fp, #25
    8ecc:	bf94      	ite	ls
    8ece:	3437      	addls	r4, #55	; 0x37
    8ed0:	3457      	addhi	r4, #87	; 0x57
    8ed2:	e7db      	b.n	8e8c <encode_uint+0x38>
		} else if (radix == 16) {
    8ed4:	2e10      	cmp	r6, #16
    8ed6:	d1eb      	bne.n	8eb0 <encode_uint+0x5c>
			conv->altform_0c = true;
    8ed8:	78ab      	ldrb	r3, [r5, #2]
    8eda:	f043 0310 	orr.w	r3, r3, #16
    8ede:	e7e6      	b.n	8eae <encode_uint+0x5a>

00008ee0 <outs>:
{
    8ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ee4:	4607      	mov	r7, r0
    8ee6:	4688      	mov	r8, r1
    8ee8:	4615      	mov	r5, r2
    8eea:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    8eec:	4614      	mov	r4, r2
    8eee:	42b4      	cmp	r4, r6
    8ef0:	eba4 0005 	sub.w	r0, r4, r5
    8ef4:	d302      	bcc.n	8efc <outs+0x1c>
    8ef6:	b93e      	cbnz	r6, 8f08 <outs+0x28>
    8ef8:	7823      	ldrb	r3, [r4, #0]
    8efa:	b12b      	cbz	r3, 8f08 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    8efc:	f814 0b01 	ldrb.w	r0, [r4], #1
    8f00:	4641      	mov	r1, r8
    8f02:	47b8      	blx	r7
		if (rc < 0) {
    8f04:	2800      	cmp	r0, #0
    8f06:	daf2      	bge.n	8eee <outs+0xe>
}
    8f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008f0c <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    8f0c:	4040      	eors	r0, r0
    8f0e:	f380 8811 	msr	BASEPRI, r0
    8f12:	f04f 0004 	mov.w	r0, #4
    8f16:	df02      	svc	2
}
    8f18:	4770      	bx	lr

00008f1a <assert_print>:

void assert_print(const char *fmt, ...)
{
    8f1a:	b40f      	push	{r0, r1, r2, r3}
    8f1c:	b507      	push	{r0, r1, r2, lr}
    8f1e:	a904      	add	r1, sp, #16
    8f20:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8f24:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    8f26:	f7ff fefc 	bl	8d22 <vprintk>

	va_end(ap);
}
    8f2a:	b003      	add	sp, #12
    8f2c:	f85d eb04 	ldr.w	lr, [sp], #4
    8f30:	b004      	add	sp, #16
    8f32:	4770      	bx	lr

00008f34 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    8f34:	4770      	bx	lr

00008f36 <log_backend_is_active>:
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    8f36:	6843      	ldr	r3, [r0, #4]
}
    8f38:	7958      	ldrb	r0, [r3, #5]
    8f3a:	4770      	bx	lr

00008f3c <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    8f3c:	f000 ba2e 	b.w	939c <sys_clock_cycle_get_32>

00008f40 <dummy_timestamp>:
    8f40:	2000      	movs	r0, #0
    8f42:	4770      	bx	lr

00008f44 <z_log_vprintk>:
{
    8f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8f46:	2300      	movs	r3, #0
    8f48:	e9cd 0102 	strd	r0, r1, [sp, #8]
    8f4c:	e9cd 3300 	strd	r3, r3, [sp]
    8f50:	461a      	mov	r2, r3
    8f52:	4619      	mov	r1, r3
    8f54:	4618      	mov	r0, r3
    8f56:	f7f9 faeb 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    8f5a:	b005      	add	sp, #20
    8f5c:	f85d fb04 	ldr.w	pc, [sp], #4

00008f60 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    8f60:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    8f62:	f7f9 f849 	bl	1ff8 <log_init>
	}

	return 0;
}
    8f66:	2000      	movs	r0, #0
    8f68:	bd08      	pop	{r3, pc}

00008f6a <z_log_get_tag>:
}
    8f6a:	2000      	movs	r0, #0
    8f6c:	4770      	bx	lr

00008f6e <out_func>:
{
    8f6e:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    8f70:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
    8f74:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    8f78:	6852      	ldr	r2, [r2, #4]
    8f7a:	2101      	movs	r1, #1
    8f7c:	f10d 0007 	add.w	r0, sp, #7
    8f80:	4798      	blx	r3
}
    8f82:	2000      	movs	r0, #0
    8f84:	b003      	add	sp, #12
    8f86:	f85d fb04 	ldr.w	pc, [sp], #4

00008f8a <cr_out_func>:
{
    8f8a:	b538      	push	{r3, r4, r5, lr}
    8f8c:	4605      	mov	r5, r0
    8f8e:	460c      	mov	r4, r1
	out_func(c, ctx);
    8f90:	f7ff ffed 	bl	8f6e <out_func>
	if (c == '\n') {
    8f94:	2d0a      	cmp	r5, #10
    8f96:	d103      	bne.n	8fa0 <cr_out_func+0x16>
		out_func((int)'\r', ctx);
    8f98:	4621      	mov	r1, r4
    8f9a:	200d      	movs	r0, #13
    8f9c:	f7ff ffe7 	bl	8f6e <out_func>
}
    8fa0:	2000      	movs	r0, #0
    8fa2:	bd38      	pop	{r3, r4, r5, pc}

00008fa4 <buffer_write>:
{
    8fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8fa6:	4606      	mov	r6, r0
    8fa8:	460d      	mov	r5, r1
    8faa:	4614      	mov	r4, r2
    8fac:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    8fae:	4621      	mov	r1, r4
    8fb0:	4628      	mov	r0, r5
    8fb2:	463a      	mov	r2, r7
    8fb4:	47b0      	blx	r6
	} while (len != 0);
    8fb6:	1a24      	subs	r4, r4, r0
		buf += processed;
    8fb8:	4405      	add	r5, r0
	} while (len != 0);
    8fba:	d1f8      	bne.n	8fae <buffer_write+0xa>
}
    8fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008fbe <log_output_flush>:
		     output->control_block->offset,
    8fbe:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    8fc0:	6881      	ldr	r1, [r0, #8]
{
    8fc2:	b510      	push	{r4, lr}
    8fc4:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    8fc6:	e9d2 2300 	ldrd	r2, r3, [r2]
    8fca:	6800      	ldr	r0, [r0, #0]
    8fcc:	f7ff ffea 	bl	8fa4 <buffer_write>
	output->control_block->offset = 0;
    8fd0:	6863      	ldr	r3, [r4, #4]
    8fd2:	2200      	movs	r2, #0
    8fd4:	601a      	str	r2, [r3, #0]
}
    8fd6:	bd10      	pop	{r4, pc}

00008fd8 <z_log_msg2_finalize>:
{
    8fd8:	b570      	push	{r4, r5, r6, lr}
    8fda:	460e      	mov	r6, r1
    8fdc:	4615      	mov	r5, r2
    8fde:	4619      	mov	r1, r3
	if (!msg) {
    8fe0:	4604      	mov	r4, r0
    8fe2:	b918      	cbnz	r0, 8fec <z_log_msg2_finalize+0x14>
}
    8fe4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    8fe8:	f7f9 b86c 	b.w	20c4 <z_log_dropped>
	if (data) {
    8fec:	b13b      	cbz	r3, 8ffe <z_log_msg2_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
    8fee:	f3c2 2349 	ubfx	r3, r2, #9, #10
    8ff2:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
    8ff4:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    8ff8:	4418      	add	r0, r3
    8ffa:	f000 f870 	bl	90de <memcpy>
	msg->hdr.source = source;
    8ffe:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg2_commit(msg);
    9002:	4620      	mov	r0, r4
}
    9004:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg2_commit(msg);
    9008:	f7f9 b87a 	b.w	2100 <z_log_msg2_commit>

0000900c <abort_function>:
{
    900c:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    900e:	2000      	movs	r0, #0
    9010:	f7f8 ff90 	bl	1f34 <sys_reboot>

00009014 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    9014:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    9016:	ab0b      	add	r3, sp, #44	; 0x2c
    9018:	9305      	str	r3, [sp, #20]
    901a:	9303      	str	r3, [sp, #12]
    901c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    901e:	9302      	str	r3, [sp, #8]
    9020:	2300      	movs	r3, #0
    9022:	e9cd 3300 	strd	r3, r3, [sp]
    9026:	2201      	movs	r2, #1
    9028:	4618      	mov	r0, r3
    902a:	f7f9 fa81 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    902e:	b007      	add	sp, #28
    9030:	f85d fb04 	ldr.w	pc, [sp], #4

00009034 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    9034:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    9036:	6800      	ldr	r0, [r0, #0]
    9038:	f7f9 be0a 	b.w	2c50 <z_arm_fatal_error>

0000903c <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    903c:	2100      	movs	r1, #0
    903e:	2001      	movs	r0, #1
    9040:	f7f9 be06 	b.w	2c50 <z_arm_fatal_error>

00009044 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    9044:	b508      	push	{r3, lr}
	handler();
    9046:	f7f9 fea7 	bl	2d98 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    904a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    904e:	f7f9 bf7f 	b.w	2f50 <z_arm_exc_exit>

00009052 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    9052:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    9054:	ab0b      	add	r3, sp, #44	; 0x2c
    9056:	9305      	str	r3, [sp, #20]
    9058:	9303      	str	r3, [sp, #12]
    905a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    905c:	9302      	str	r3, [sp, #8]
    905e:	2300      	movs	r3, #0
    9060:	e9cd 3300 	strd	r3, r3, [sp]
    9064:	2201      	movs	r2, #1
    9066:	4618      	mov	r0, r3
    9068:	f7f9 fa62 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    906c:	b007      	add	sp, #28
    906e:	f85d fb04 	ldr.w	pc, [sp], #4

00009072 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    9072:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    9074:	ab0b      	add	r3, sp, #44	; 0x2c
    9076:	9305      	str	r3, [sp, #20]
    9078:	9303      	str	r3, [sp, #12]
    907a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    907c:	9302      	str	r3, [sp, #8]
    907e:	2300      	movs	r3, #0
    9080:	e9cd 3300 	strd	r3, r3, [sp]
    9084:	2201      	movs	r2, #1
    9086:	4618      	mov	r0, r3
    9088:	f7f9 fa52 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    908c:	b007      	add	sp, #28
    908e:	f85d fb04 	ldr.w	pc, [sp], #4

00009092 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    9092:	3901      	subs	r1, #1
    9094:	4603      	mov	r3, r0
    9096:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    909a:	b90a      	cbnz	r2, 90a0 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    909c:	701a      	strb	r2, [r3, #0]

	return dest;
}
    909e:	4770      	bx	lr
		*d = *s;
    90a0:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    90a4:	e7f7      	b.n	9096 <strcpy+0x4>

000090a6 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    90a6:	4603      	mov	r3, r0
	size_t n = 0;
    90a8:	2000      	movs	r0, #0

	while (*s != '\0') {
    90aa:	5c1a      	ldrb	r2, [r3, r0]
    90ac:	b902      	cbnz	r2, 90b0 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    90ae:	4770      	bx	lr
		n++;
    90b0:	3001      	adds	r0, #1
    90b2:	e7fa      	b.n	90aa <strlen+0x4>

000090b4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    90b4:	4603      	mov	r3, r0
	size_t n = 0;
    90b6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    90b8:	5c1a      	ldrb	r2, [r3, r0]
    90ba:	b10a      	cbz	r2, 90c0 <strnlen+0xc>
    90bc:	4288      	cmp	r0, r1
    90be:	d100      	bne.n	90c2 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    90c0:	4770      	bx	lr
		n++;
    90c2:	3001      	adds	r0, #1
    90c4:	e7f8      	b.n	90b8 <strnlen+0x4>

000090c6 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    90c6:	1e43      	subs	r3, r0, #1
    90c8:	3901      	subs	r1, #1
    90ca:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    90ce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    90d2:	4282      	cmp	r2, r0
    90d4:	d101      	bne.n	90da <strcmp+0x14>
    90d6:	2a00      	cmp	r2, #0
    90d8:	d1f7      	bne.n	90ca <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    90da:	1a10      	subs	r0, r2, r0
    90dc:	4770      	bx	lr

000090de <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    90de:	b510      	push	{r4, lr}
    90e0:	1e43      	subs	r3, r0, #1
    90e2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    90e4:	4291      	cmp	r1, r2
    90e6:	d100      	bne.n	90ea <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    90e8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    90ea:	f811 4b01 	ldrb.w	r4, [r1], #1
    90ee:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    90f2:	e7f7      	b.n	90e4 <memcpy+0x6>

000090f4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    90f4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    90f6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    90f8:	4603      	mov	r3, r0
	while (n > 0) {
    90fa:	4293      	cmp	r3, r2
    90fc:	d100      	bne.n	9100 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    90fe:	4770      	bx	lr
		*(d_byte++) = c_byte;
    9100:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    9104:	e7f9      	b.n	90fa <memset+0x6>

00009106 <_stdout_hook_default>:
}
    9106:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    910a:	4770      	bx	lr

0000910c <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    910c:	2806      	cmp	r0, #6
    910e:	d108      	bne.n	9122 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    9110:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9114:	2201      	movs	r2, #1
    9116:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    911a:	f3bf 8f4f 	dsb	sy
        __WFE();
    911e:	bf20      	wfe
    while (true)
    9120:	e7fd      	b.n	911e <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    9122:	4770      	bx	lr

00009124 <pm_state_exit_post_ops>:
    9124:	2300      	movs	r3, #0
    9126:	f383 8811 	msr	BASEPRI, r3
    912a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    912e:	4770      	bx	lr

00009130 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    9130:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    9132:	ab0b      	add	r3, sp, #44	; 0x2c
    9134:	9305      	str	r3, [sp, #20]
    9136:	9303      	str	r3, [sp, #12]
    9138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    913a:	9302      	str	r3, [sp, #8]
    913c:	2300      	movs	r3, #0
    913e:	e9cd 3300 	strd	r3, r3, [sp]
    9142:	2201      	movs	r2, #1
    9144:	4618      	mov	r0, r3
    9146:	f7f9 f9f3 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    914a:	b007      	add	sp, #28
    914c:	f85d fb04 	ldr.w	pc, [sp], #4

00009150 <adc_context_on_timer_expired>:
{
    9150:	b410      	push	{r4}
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    9152:	f1a0 0308 	sub.w	r3, r0, #8
    9156:	f3bf 8f5b 	dmb	ish
    915a:	e853 2f00 	ldrex	r2, [r3]
    915e:	1c51      	adds	r1, r2, #1
    9160:	e843 1400 	strex	r4, r1, [r3]
    9164:	2c00      	cmp	r4, #0
    9166:	d1f8      	bne.n	915a <adc_context_on_timer_expired+0xa>
    9168:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    916c:	b922      	cbnz	r2, 9178 <adc_context_on_timer_expired+0x28>
		adc_context_start_sampling(ctx);
    916e:	f890 006e 	ldrb.w	r0, [r0, #110]	; 0x6e
}
    9172:	bc10      	pop	{r4}
		adc_context_start_sampling(ctx);
    9174:	f7fa bcc0 	b.w	3af8 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    9178:	f06f 030f 	mvn.w	r3, #15
}
    917c:	bc10      	pop	{r4}
		ctx->status = -EBUSY;
    917e:	6583      	str	r3, [r0, #88]	; 0x58
}
    9180:	4770      	bx	lr

00009182 <set_on_state>:
	__asm__ volatile(
    9182:	f04f 0340 	mov.w	r3, #64	; 0x40
    9186:	f3ef 8211 	mrs	r2, BASEPRI
    918a:	f383 8812 	msr	BASEPRI_MAX, r3
    918e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    9192:	6803      	ldr	r3, [r0, #0]
    9194:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    9198:	f043 0302 	orr.w	r3, r3, #2
    919c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    919e:	f382 8811 	msr	BASEPRI, r2
    91a2:	f3bf 8f6f 	isb	sy
}
    91a6:	4770      	bx	lr

000091a8 <async_start>:
{
    91a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91aa:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    91ac:	6904      	ldr	r4, [r0, #16]
{
    91ae:	4605      	mov	r5, r0
    91b0:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    91b2:	f04f 0040 	mov.w	r0, #64	; 0x40
    91b6:	f3ef 8c11 	mrs	ip, BASEPRI
    91ba:	f380 8812 	msr	BASEPRI_MAX, r0
    91be:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    91c2:	260c      	movs	r6, #12
    91c4:	fb06 4601 	mla	r6, r6, r1, r4
    91c8:	6cb0      	ldr	r0, [r6, #72]	; 0x48
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    91ca:	f000 0e07 	and.w	lr, r0, #7
    91ce:	f1be 0f01 	cmp.w	lr, #1
    91d2:	d110      	bne.n	91f6 <async_start+0x4e>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    91d4:	64b7      	str	r7, [r6, #72]	; 0x48
	int err = 0;
    91d6:	2600      	movs	r6, #0
	__asm__ volatile(
    91d8:	f38c 8811 	msr	BASEPRI, ip
    91dc:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    91e0:	b93e      	cbnz	r6, 91f2 <async_start+0x4a>
	subdata->cb = cb;
    91e2:	200c      	movs	r0, #12
    91e4:	4341      	muls	r1, r0
    91e6:	440c      	add	r4, r1
	subdata->user_data = user_data;
    91e8:	e9c4 2310 	strd	r2, r3, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    91ec:	686b      	ldr	r3, [r5, #4]
    91ee:	585b      	ldr	r3, [r3, r1]
    91f0:	4798      	blx	r3
}
    91f2:	4630      	mov	r0, r6
    91f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    91f6:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    91fa:	4287      	cmp	r7, r0
    91fc:	bf14      	ite	ne
    91fe:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    9202:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    9206:	e7e7      	b.n	91d8 <async_start+0x30>

00009208 <api_start>:
{
    9208:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    920a:	2480      	movs	r4, #128	; 0x80
    920c:	9400      	str	r4, [sp, #0]
    920e:	f7ff ffcb 	bl	91a8 <async_start>
}
    9212:	b002      	add	sp, #8
    9214:	bd10      	pop	{r4, pc}

00009216 <onoff_started_callback>:
	return &data->mgr[type];
    9216:	6900      	ldr	r0, [r0, #16]
    9218:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    921a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    921e:	2100      	movs	r1, #0
    9220:	4710      	bx	r2

00009222 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    9222:	2000      	movs	r0, #0
    9224:	f7fc b86e 	b.w	5304 <nrfx_clock_start>

00009228 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9228:	2000      	movs	r0, #0
    922a:	f7fc b8cf 	b.w	53cc <nrfx_clock_stop>

0000922e <api_stop>:
	return stop(dev, subsys, CTX_API);
    922e:	2280      	movs	r2, #128	; 0x80
    9230:	f7fa be30 	b.w	3e94 <stop>

00009234 <blocking_start_callback>:
{
    9234:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    9236:	f7fd bb91 	b.w	695c <z_impl_k_sem_give>

0000923a <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    923a:	6843      	ldr	r3, [r0, #4]
    923c:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    923e:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    9242:	600b      	str	r3, [r1, #0]
}
    9244:	2000      	movs	r0, #0
    9246:	4770      	bx	lr

00009248 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9248:	6843      	ldr	r3, [r0, #4]
    924a:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    924c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    9250:	4042      	eors	r2, r0
    9252:	400a      	ands	r2, r1
    9254:	4042      	eors	r2, r0
    p_reg->OUT = value;
    9256:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    925a:	2000      	movs	r0, #0
    925c:	4770      	bx	lr

0000925e <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    925e:	6843      	ldr	r3, [r0, #4]
    9260:	685b      	ldr	r3, [r3, #4]
}
    9262:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    9264:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    9268:	4770      	bx	lr

0000926a <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    926a:	6843      	ldr	r3, [r0, #4]
    926c:	685b      	ldr	r3, [r3, #4]
}
    926e:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    9270:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    9274:	4770      	bx	lr

00009276 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9276:	6843      	ldr	r3, [r0, #4]
    9278:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    927a:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    927e:	404b      	eors	r3, r1
    p_reg->OUT = value;
    9280:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    9284:	2000      	movs	r0, #0
    9286:	4770      	bx	lr

00009288 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    9288:	6902      	ldr	r2, [r0, #16]
{
    928a:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    928c:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    9290:	e883 0003 	stmia.w	r3, {r0, r1}
}
    9294:	2000      	movs	r0, #0
    9296:	4770      	bx	lr

00009298 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    9298:	6843      	ldr	r3, [r0, #4]
    929a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    929c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    92a0:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    92a4:	4770      	bx	lr

000092a6 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    92a6:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    92a8:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    92aa:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    92ac:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    92b0:	b148      	cbz	r0, 92c6 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    92b2:	7c52      	ldrb	r2, [r2, #17]
    92b4:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    92b6:	2000      	movs	r0, #0
    92b8:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    92bc:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    92c0:	2201      	movs	r2, #1
    92c2:	601a      	str	r2, [r3, #0]
	return 0;
    92c4:	4770      	bx	lr
		return -1;
    92c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    92ca:	4770      	bx	lr

000092cc <is_tx_ready.isra.0>:
	return config->uarte_regs;
    92cc:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    92ce:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    92d0:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    92d4:	b940      	cbnz	r0, 92e8 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    92d6:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    92d8:	079b      	lsls	r3, r3, #30
    92da:	d406      	bmi.n	92ea <is_tx_ready.isra.0+0x1e>
    92dc:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    92e0:	3800      	subs	r0, #0
    92e2:	bf18      	it	ne
    92e4:	2001      	movne	r0, #1
    92e6:	4770      	bx	lr
    92e8:	2001      	movs	r0, #1
}
    92ea:	4770      	bx	lr

000092ec <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    92ec:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    92ee:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    92f0:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    92f4:	05c9      	lsls	r1, r1, #23
    92f6:	d518      	bpl.n	932a <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    92f8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    92fc:	b1a9      	cbz	r1, 932a <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    92fe:	f04f 0040 	mov.w	r0, #64	; 0x40
    9302:	f3ef 8111 	mrs	r1, BASEPRI
    9306:	f380 8812 	msr	BASEPRI_MAX, r0
    930a:	f3bf 8f6f 	isb	sy
    930e:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    9312:	b130      	cbz	r0, 9322 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9314:	2000      	movs	r0, #0
    9316:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    931a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    931e:	2001      	movs	r0, #1
    9320:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    9322:	f381 8811 	msr	BASEPRI, r1
    9326:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    932a:	6852      	ldr	r2, [r2, #4]
    932c:	06d2      	lsls	r2, r2, #27
    932e:	d515      	bpl.n	935c <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    9330:	f04f 0140 	mov.w	r1, #64	; 0x40
    9334:	f3ef 8211 	mrs	r2, BASEPRI
    9338:	f381 8812 	msr	BASEPRI_MAX, r1
    933c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9340:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    9344:	b111      	cbz	r1, 934c <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    9346:	2100      	movs	r1, #0
    9348:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    934c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    9350:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    9354:	f382 8811 	msr	BASEPRI, r2
    9358:	f3bf 8f6f 	isb	sy
}
    935c:	4770      	bx	lr

0000935e <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    935e:	b510      	push	{r4, lr}
    9360:	2200      	movs	r2, #0
    9362:	4604      	mov	r4, r0
    9364:	2101      	movs	r1, #1
    9366:	2028      	movs	r0, #40	; 0x28
    9368:	f7f9 fcde 	bl	2d28 <z_arm_irq_priority_set>
    936c:	2028      	movs	r0, #40	; 0x28
    936e:	f7f9 fcbf 	bl	2cf0 <arch_irq_enable>
    9372:	4620      	mov	r0, r4
    9374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9378:	f7fb ba44 	b.w	4804 <uarte_instance_init.constprop.0>

0000937c <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    937c:	b510      	push	{r4, lr}
    937e:	2200      	movs	r2, #0
    9380:	4604      	mov	r4, r0
    9382:	2101      	movs	r1, #1
    9384:	2002      	movs	r0, #2
    9386:	f7f9 fccf 	bl	2d28 <z_arm_irq_priority_set>
    938a:	2002      	movs	r0, #2
    938c:	f7f9 fcb0 	bl	2cf0 <arch_irq_enable>
    9390:	4620      	mov	r0, r4
    9392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9396:	f7fb ba35 	b.w	4804 <uarte_instance_init.constprop.0>

0000939a <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    939a:	4770      	bx	lr

0000939c <sys_clock_cycle_get_32>:
{
    939c:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    939e:	f7fb fba3 	bl	4ae8 <z_nrf_rtc_timer_read>
}
    93a2:	bd08      	pop	{r3, pc}

000093a4 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    93a4:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    93a6:	6843      	ldr	r3, [r0, #4]
    93a8:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    93aa:	7a03      	ldrb	r3, [r0, #8]
    93ac:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    93b0:	3b01      	subs	r3, #1
    93b2:	00db      	lsls	r3, r3, #3
    93b4:	6845      	ldr	r5, [r0, #4]
    93b6:	6814      	ldr	r4, [r2, #0]
    93b8:	441d      	add	r5, r3
    93ba:	42ac      	cmp	r4, r5
    93bc:	d902      	bls.n	93c4 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    93be:	f06f 0001 	mvn.w	r0, #1
}
    93c2:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    93c4:	7965      	ldrb	r5, [r4, #5]
    93c6:	428d      	cmp	r5, r1
    93c8:	d002      	beq.n	93d0 <pinctrl_lookup_state+0x2c>
		(*state)++;
    93ca:	3408      	adds	r4, #8
    93cc:	6014      	str	r4, [r2, #0]
    93ce:	e7f1      	b.n	93b4 <pinctrl_lookup_state+0x10>
			return 0;
    93d0:	2000      	movs	r0, #0
    93d2:	e7f6      	b.n	93c2 <pinctrl_lookup_state+0x1e>

000093d4 <nrf_gpio_pin_clear>:
{
    93d4:	b507      	push	{r0, r1, r2, lr}
    93d6:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    93d8:	a801      	add	r0, sp, #4
    93da:	f7fb fd29 	bl	4e30 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    93de:	9a01      	ldr	r2, [sp, #4]
    93e0:	2301      	movs	r3, #1
    93e2:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    93e4:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
}
    93e8:	b003      	add	sp, #12
    93ea:	f85d fb04 	ldr.w	pc, [sp], #4

000093ee <nrf_gpio_pin_set>:
{
    93ee:	b507      	push	{r0, r1, r2, lr}
    93f0:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    93f2:	a801      	add	r0, sp, #4
    93f4:	f7fb fd1c 	bl	4e30 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    93f8:	9a01      	ldr	r2, [sp, #4]
    93fa:	2301      	movs	r3, #1
    93fc:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    93fe:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    9402:	b003      	add	sp, #12
    9404:	f85d fb04 	ldr.w	pc, [sp], #4

00009408 <nrf_gpio_pin_write>:
    if (value == 0)
    9408:	b909      	cbnz	r1, 940e <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    940a:	f7ff bfe3 	b.w	93d4 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    940e:	f7ff bfee 	b.w	93ee <nrf_gpio_pin_set>

00009412 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    9412:	b573      	push	{r0, r1, r4, r5, r6, lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    9414:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    9418:	2b00      	cmp	r3, #0
{
    941a:	4604      	mov	r4, r0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    941c:	f000 033f 	and.w	r3, r0, #63	; 0x3f
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9420:	a801      	add	r0, sp, #4
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    9422:	bf0b      	itete	eq
    9424:	4615      	moveq	r5, r2
    9426:	2501      	movne	r5, #1
    9428:	460e      	moveq	r6, r1
    942a:	2600      	movne	r6, #0
	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    942c:	9301      	str	r3, [sp, #4]
    942e:	f7fb fcff 	bl	4e30 <nrf_gpio_pin_port_decode>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9432:	f3c4 1381 	ubfx	r3, r4, #6, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    9436:	f404 6470 	and.w	r4, r4, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    943a:	ea44 0483 	orr.w	r4, r4, r3, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    943e:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9440:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    9442:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9446:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    944a:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    944e:	b002      	add	sp, #8
    9450:	bd70      	pop	{r4, r5, r6, pc}

00009452 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    9452:	b570      	push	{r4, r5, r6, lr}
    9454:	4615      	mov	r5, r2
    9456:	4604      	mov	r4, r0
    9458:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    945c:	42a6      	cmp	r6, r4
    945e:	d101      	bne.n	9464 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    9460:	2000      	movs	r0, #0
}
    9462:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    9464:	6823      	ldr	r3, [r4, #0]
    9466:	0c1a      	lsrs	r2, r3, #16
    9468:	2a22      	cmp	r2, #34	; 0x22
    946a:	f200 808e 	bhi.w	958a <pinctrl_configure_pins+0x138>
    946e:	e8df f002 	tbb	[pc, r2]
    9472:	1d12      	.short	0x1d12
    9474:	39294324 	.word	0x39294324
    9478:	8c8c8c43 	.word	0x8c8c8c43
    947c:	8c4d488c 	.word	0x8c4d488c
    9480:	8c8c8c8c 	.word	0x8c8c8c8c
    9484:	8c8c8c8c 	.word	0x8c8c8c8c
    9488:	68635e52 	.word	0x68635e52
    948c:	6d8c8c8c 	.word	0x6d8c8c8c
    9490:	827d7873 	.word	0x827d7873
    9494:	87          	.byte	0x87
    9495:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    9496:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    949a:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    949e:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_set(pin_number);
    94a0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    94a4:	f7ff ffa3 	bl	93ee <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    94a8:	2201      	movs	r2, #1
    94aa:	e015      	b.n	94d8 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    94ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    94b0:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    94b4:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    94b6:	2100      	movs	r1, #0
    94b8:	e00f      	b.n	94da <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    94ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    94be:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    94c2:	e7ec      	b.n	949e <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    94c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    94c8:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    94cc:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    94ce:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    94d2:	f7ff ff7f 	bl	93d4 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    94d6:	2200      	movs	r2, #0
    94d8:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    94da:	6820      	ldr	r0, [r4, #0]
    94dc:	f7ff ff99 	bl	9412 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    94e0:	3404      	adds	r4, #4
    94e2:	e7bb      	b.n	945c <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    94e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    94e8:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    94ec:	6820      	ldr	r0, [r4, #0]
    94ee:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    94f2:	f7ff ff6f 	bl	93d4 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    94f6:	e7d7      	b.n	94a8 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    94f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    94fc:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9500:	e7d8      	b.n	94b4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    9502:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9506:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    950a:	e7d3      	b.n	94b4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    950c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9510:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    9514:	e7ce      	b.n	94b4 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    9516:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    951a:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    951e:	6820      	ldr	r0, [r4, #0]
    9520:	f3c0 3140 	ubfx	r1, r0, #13, #1
    9524:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    9528:	f7ff ff6e 	bl	9408 <nrf_gpio_pin_write>
    952c:	e7bc      	b.n	94a8 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    952e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9532:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    9536:	e7f2      	b.n	951e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    9538:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    953c:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    9540:	e7ed      	b.n	951e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    9542:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9546:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    954a:	e7e8      	b.n	951e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    954c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9550:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9554:	2201      	movs	r2, #1
    9556:	e7ae      	b.n	94b6 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    9558:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    955c:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9560:	e7f8      	b.n	9554 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    9562:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9566:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    956a:	e7f3      	b.n	9554 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    956c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9570:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9574:	e7ee      	b.n	9554 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    9576:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    957a:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    957e:	e7e9      	b.n	9554 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    9580:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9584:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    9588:	e7e4      	b.n	9554 <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    958a:	f06f 0085 	mvn.w	r0, #133	; 0x85
    958e:	e768      	b.n	9462 <pinctrl_configure_pins+0x10>

00009590 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9590:	f7ff b9b0 	b.w	88f4 <nrf_cc3xx_platform_init_no_rng>

00009594 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    9594:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    9596:	f7f9 fa73 	bl	2a80 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    959a:	f7f9 fb25 	bl	2be8 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    959e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    95a2:	f7ff b9a7 	b.w	88f4 <nrf_cc3xx_platform_init_no_rng>

000095a6 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    95a6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    95aa:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    95ae:	f1a0 0308 	sub.w	r3, r0, #8
    95b2:	4258      	negs	r0, r3
    95b4:	4158      	adcs	r0, r3
    95b6:	4770      	bx	lr

000095b8 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    95b8:	4700      	bx	r0

000095ba <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    95ba:	f000 b90a 	b.w	97d2 <z_impl_k_busy_wait>

000095be <nrf_gpio_pin_present_check>:
    switch (port)
    95be:	0943      	lsrs	r3, r0, #5
    95c0:	d00b      	beq.n	95da <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
    95c2:	2b01      	cmp	r3, #1
    95c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    95c8:	bf18      	it	ne
    95ca:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    95cc:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    95d0:	fa23 f000 	lsr.w	r0, r3, r0
}
    95d4:	f000 0001 	and.w	r0, r0, #1
    95d8:	4770      	bx	lr
    switch (port)
    95da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    95de:	e7f5      	b.n	95cc <nrf_gpio_pin_present_check+0xe>

000095e0 <pin_is_task_output>:
{
    95e0:	b508      	push	{r3, lr}
    95e2:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    95e4:	f7fb ff5a 	bl	549c <pin_is_output>
    95e8:	b110      	cbz	r0, 95f0 <pin_is_task_output+0x10>
    95ea:	4610      	mov	r0, r2
    95ec:	f7fb ff40 	bl	5470 <pin_in_use_by_te>
}
    95f0:	f000 0001 	and.w	r0, r0, #1
    95f4:	bd08      	pop	{r3, pc}

000095f6 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    95f6:	0080      	lsls	r0, r0, #2
}
    95f8:	f500 7080 	add.w	r0, r0, #256	; 0x100
    95fc:	4770      	bx	lr

000095fe <nrf_gpio_reconfigure>:
{
    95fe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9602:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9604:	a801      	add	r0, sp, #4
{
    9606:	e9dd 5808 	ldrd	r5, r8, [sp, #32]
    960a:	460c      	mov	r4, r1
    960c:	4617      	mov	r7, r2
    960e:	461e      	mov	r6, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9610:	f7fb ffc8 	bl	55a4 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9614:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9616:	1e39      	subs	r1, r7, #0
    9618:	bf18      	it	ne
    961a:	2101      	movne	r1, #1
    961c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9620:	1e23      	subs	r3, r4, #0
    9622:	bf18      	it	ne
    9624:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9626:	2e00      	cmp	r6, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9628:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    962c:	bf14      	ite	ne
    962e:	210c      	movne	r1, #12
    9630:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9632:	2d00      	cmp	r5, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9634:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9638:	bf14      	ite	ne
    963a:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    963e:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9640:	f1b8 0f00 	cmp.w	r8, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9644:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9648:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    964c:	bf14      	ite	ne
    964e:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9652:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9654:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    9656:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    965a:	b104      	cbz	r4, 965e <nrf_gpio_reconfigure+0x60>
    965c:	7824      	ldrb	r4, [r4, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    965e:	b10f      	cbz	r7, 9664 <nrf_gpio_reconfigure+0x66>
    9660:	783f      	ldrb	r7, [r7, #0]
    9662:	007f      	lsls	r7, r7, #1
    9664:	431c      	orrs	r4, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9666:	b10e      	cbz	r6, 966c <nrf_gpio_reconfigure+0x6e>
    9668:	7836      	ldrb	r6, [r6, #0]
    966a:	00b6      	lsls	r6, r6, #2
    966c:	433c      	orrs	r4, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    966e:	b18d      	cbz	r5, 9694 <nrf_gpio_reconfigure+0x96>
    9670:	7829      	ldrb	r1, [r5, #0]
    9672:	0209      	lsls	r1, r1, #8
    9674:	4334      	orrs	r4, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9676:	f1b8 0f00 	cmp.w	r8, #0
    967a:	d003      	beq.n	9684 <nrf_gpio_reconfigure+0x86>
    967c:	f898 8000 	ldrb.w	r8, [r8]
    9680:	ea4f 4808 	mov.w	r8, r8, lsl #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9684:	4321      	orrs	r1, r4
    9686:	ea41 0108 	orr.w	r1, r1, r8
    reg->PIN_CNF[pin_number] = cnf;
    968a:	f8c0 1700 	str.w	r1, [r0, #1792]	; 0x700
}
    968e:	b002      	add	sp, #8
    9690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9694:	4629      	mov	r1, r5
    9696:	e7ed      	b.n	9674 <nrf_gpio_reconfigure+0x76>

00009698 <nrf_gpio_cfg_sense_set>:
{
    9698:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    969a:	f10d 030f 	add.w	r3, sp, #15
    969e:	9301      	str	r3, [sp, #4]
    96a0:	2300      	movs	r3, #0
{
    96a2:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    96a6:	9300      	str	r3, [sp, #0]
    96a8:	461a      	mov	r2, r3
    96aa:	4619      	mov	r1, r3
    96ac:	f7ff ffa7 	bl	95fe <nrf_gpio_reconfigure>
}
    96b0:	b005      	add	sp, #20
    96b2:	f85d fb04 	ldr.w	pc, [sp], #4

000096b6 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    96b6:	f7fc badb 	b.w	5c70 <_DoInit>

000096ba <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    96ba:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    96bc:	f7ff fffb 	bl	96b6 <SEGGER_RTT_Init>

	return 0;
}
    96c0:	2000      	movs	r0, #0
    96c2:	bd08      	pop	{r3, pc}

000096c4 <z_device_state_init>:
}
    96c4:	4770      	bx	lr

000096c6 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    96c6:	b138      	cbz	r0, 96d8 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    96c8:	68c3      	ldr	r3, [r0, #12]
    96ca:	8818      	ldrh	r0, [r3, #0]
    96cc:	f3c0 0008 	ubfx	r0, r0, #0, #9
    96d0:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    96d4:	4258      	negs	r0, r3
    96d6:	4158      	adcs	r0, r3
}
    96d8:	4770      	bx	lr

000096da <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    96da:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    96dc:	ab0b      	add	r3, sp, #44	; 0x2c
    96de:	9305      	str	r3, [sp, #20]
    96e0:	9303      	str	r3, [sp, #12]
    96e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    96e4:	9302      	str	r3, [sp, #8]
    96e6:	2300      	movs	r3, #0
    96e8:	e9cd 3300 	strd	r3, r3, [sp]
    96ec:	2201      	movs	r2, #1
    96ee:	4618      	mov	r0, r3
    96f0:	f7f8 ff1e 	bl	2530 <z_impl_z_log_msg2_runtime_vcreate>
}
    96f4:	b007      	add	sp, #28
    96f6:	f85d fb04 	ldr.w	pc, [sp], #4

000096fa <z_early_memset>:
	(void) memset(dst, c, n);
    96fa:	f7ff bcfb 	b.w	90f4 <memset>

000096fe <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    96fe:	f7ff bcee 	b.w	90de <memcpy>

00009702 <k_mem_slab_init>:
{
    9702:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    9704:	2400      	movs	r4, #0
    9706:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9708:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    970a:	ea41 0402 	orr.w	r4, r1, r2
    970e:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    9712:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    9716:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9718:	d10c      	bne.n	9734 <k_mem_slab_init+0x32>
    971a:	4625      	mov	r5, r4
	for (j = 0U; j < slab->num_blocks; j++) {
    971c:	42a3      	cmp	r3, r4
	slab->free_list = NULL;
    971e:	6185      	str	r5, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9720:	d103      	bne.n	972a <k_mem_slab_init+0x28>
	list->tail = (sys_dnode_t *)list;
    9722:	e9c0 0000 	strd	r0, r0, [r0]
}
    9726:	2000      	movs	r0, #0
}
    9728:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    972a:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    972c:	3401      	adds	r4, #1
    972e:	460d      	mov	r5, r1
		p += slab->block_size;
    9730:	4411      	add	r1, r2
    9732:	e7f3      	b.n	971c <k_mem_slab_init+0x1a>
		return -EINVAL;
    9734:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9738:	e7f6      	b.n	9728 <k_mem_slab_init+0x26>

0000973a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    973a:	f3ef 8005 	mrs	r0, IPSR
}
    973e:	3800      	subs	r0, #0
    9740:	bf18      	it	ne
    9742:	2001      	movne	r0, #1
    9744:	4770      	bx	lr

00009746 <k_thread_name_get>:
}
    9746:	2000      	movs	r0, #0
    9748:	4770      	bx	lr

0000974a <z_pm_save_idle_exit>:
{
    974a:	b508      	push	{r3, lr}
	pm_system_resume();
    974c:	f7f9 f884 	bl	2858 <pm_system_resume>
}
    9750:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9754:	f7ff be21 	b.w	939a <sys_clock_idle_exit>

00009758 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    9758:	f990 300e 	ldrsb.w	r3, [r0, #14]
    975c:	428b      	cmp	r3, r1
    975e:	d001      	beq.n	9764 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    9760:	f7fd beae 	b.w	74c0 <z_set_prio>
}
    9764:	2000      	movs	r0, #0
    9766:	4770      	bx	lr

00009768 <z_impl_k_mutex_init>:
{
    9768:	4603      	mov	r3, r0
	mutex->owner = NULL;
    976a:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    976c:	e9c3 0002 	strd	r0, r0, [r3, #8]
    9770:	e9c3 3300 	strd	r3, r3, [r3]
}
    9774:	4770      	bx	lr

00009776 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    9776:	b13a      	cbz	r2, 9788 <z_impl_k_sem_init+0x12>
    9778:	428a      	cmp	r2, r1
    977a:	d305      	bcc.n	9788 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    977c:	e9c0 1202 	strd	r1, r2, [r0, #8]
    9780:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    9784:	2000      	movs	r0, #0
    9786:	4770      	bx	lr
		return -EINVAL;
    9788:	f06f 0015 	mvn.w	r0, #21
}
    978c:	4770      	bx	lr

0000978e <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    978e:	4603      	mov	r3, r0
    9790:	b920      	cbnz	r0, 979c <z_reschedule_irqlock+0xe>
    9792:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    9796:	b90a      	cbnz	r2, 979c <z_reschedule_irqlock+0xe>
    9798:	f7f9 bb1e 	b.w	2dd8 <arch_swap>
    979c:	f383 8811 	msr	BASEPRI, r3
    97a0:	f3bf 8f6f 	isb	sy
}
    97a4:	4770      	bx	lr

000097a6 <z_reschedule_unlocked>:
	__asm__ volatile(
    97a6:	f04f 0340 	mov.w	r3, #64	; 0x40
    97aa:	f3ef 8011 	mrs	r0, BASEPRI
    97ae:	f383 8812 	msr	BASEPRI_MAX, r3
    97b2:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    97b6:	f7ff bfea 	b.w	978e <z_reschedule_irqlock>

000097ba <z_priq_dumb_best>:
{
    97ba:	4603      	mov	r3, r0
	return list->head == list;
    97bc:	6800      	ldr	r0, [r0, #0]
}
    97be:	4283      	cmp	r3, r0
    97c0:	bf08      	it	eq
    97c2:	2000      	moveq	r0, #0
    97c4:	4770      	bx	lr

000097c6 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    97c6:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    97c8:	f7fe fda2 	bl	8310 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    97cc:	bd08      	pop	{r3, pc}

000097ce <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    97ce:	f7fe bd9f 	b.w	8310 <sys_clock_tick_get>

000097d2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    97d2:	b108      	cbz	r0, 97d8 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    97d4:	f7fa b904 	b.w	39e0 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    97d8:	4770      	bx	lr

000097da <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    97da:	b510      	push	{r4, lr}
    97dc:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    97de:	f7fe fbf7 	bl	7fd0 <z_abort_timeout>

	if (inactive) {
    97e2:	b9b0      	cbnz	r0, 9812 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    97e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    97e6:	b10b      	cbz	r3, 97ec <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    97e8:	4620      	mov	r0, r4
    97ea:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    97ec:	f104 0018 	add.w	r0, r4, #24
    97f0:	f7fd ffe2 	bl	77b8 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    97f4:	b168      	cbz	r0, 9812 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    97f6:	f7fd fc85 	bl	7104 <z_ready_thread>
    97fa:	f04f 0340 	mov.w	r3, #64	; 0x40
    97fe:	f3ef 8011 	mrs	r0, BASEPRI
    9802:	f383 8812 	msr	BASEPRI_MAX, r3
    9806:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    980a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    980e:	f7ff bfbe 	b.w	978e <z_reschedule_irqlock>
    9812:	bd10      	pop	{r4, pc}

00009814 <k_heap_init>:
{
    9814:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    9816:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    981a:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    981e:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    9820:	f7f7 bf5a 	b.w	16d8 <sys_heap_init>

00009824 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    9824:	f7fb bb88 	b.w	4f38 <SystemInit>
