{"vcs1":{"timestamp_begin":1740660287.893334634, "rt":4.29, "ut":4.06, "st":0.18}}
{"vcselab":{"timestamp_begin":1740660292.254838850, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740660292.565976027, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740660287.617046466}
{"VCS_COMP_START_TIME": 1740660287.617046466}
{"VCS_COMP_END_TIME": 1740660292.853775778}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286164}}
{"vcselab": {"peak_mem": 133964}}
