=====
SETUP
-7.995
11.364
3.369
bin_img[21]_7_s0
2.179
2.562
n5118_s77
5.525
6.042
n5118_s65
6.042
6.178
n5118_s56
6.178
6.264
n5350_s101
7.977
8.239
n5350_s77
8.849
9.310
n5350_s58
9.503
9.765
n5350_s48
9.958
10.484
n5350_s114
10.642
11.139
n5350_s112
11.139
11.275
n5350_s40
11.275
11.362
bin_view_s0
11.364
=====
SETUP
-4.848
8.107
3.259
u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_2.lut_2_ff_s0
2.317
2.699
n5396_s31
3.730
4.257
n5396_s28
4.257
4.393
n5396_s23
4.393
4.479
n5396_s27
6.333
6.623
n5396_s25
6.628
7.043
n5396_s24
7.580
8.107
mnist_view_s0
8.107
=====
SETUP
-0.472
3.749
3.277
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_1_s1
2.215
2.598
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1
3.749
=====
SETUP
-0.422
3.682
3.261
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_9_s1
2.204
2.586
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_9_s1
3.682
=====
SETUP
-0.290
3.224
2.934
dvi_y_0_s2
3.224
=====
SETUP
-0.276
3.237
2.961
dvi_y_7_s0
3.237
=====
SETUP
-0.276
3.237
2.961
dvi_y_8_s0
3.237
=====
SETUP
-0.272
3.242
2.971
dvi_y_1_s0
3.242
=====
SETUP
-0.272
3.242
2.971
dvi_y_2_s0
3.242
=====
SETUP
-0.272
3.242
2.971
dvi_y_3_s0
3.242
=====
SETUP
-0.272
3.242
2.971
dvi_y_4_s0
3.242
=====
SETUP
-0.272
3.242
2.971
dvi_y_5_s0
3.242
=====
SETUP
-0.272
3.242
2.971
dvi_y_6_s0
3.242
=====
SETUP
-0.261
3.540
3.279
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1
2.197
2.579
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_6_s1
3.540
=====
SETUP
-0.212
3.498
3.287
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0
3.498
=====
SETUP
-0.125
3.401
3.276
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s1
2.181
2.564
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1
3.401
=====
SETUP
-0.032
3.334
3.302
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1
2.206
2.589
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_3_s1
3.334
=====
SETUP
0.041
3.027
3.067
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_11_s1
2.210
2.578
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_11_s1
3.027
=====
SETUP
0.045
3.266
3.311
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1
2.201
2.584
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1
3.266
=====
SETUP
0.059
3.234
3.293
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1
2.206
2.589
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1
3.234
=====
SETUP
0.102
3.164
3.266
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s1
2.172
2.554
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s1
3.164
=====
SETUP
0.106
3.199
3.304
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_2_s1
2.206
2.589
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_2_s1
3.199
=====
SETUP
0.122
3.189
3.311
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_0_s1
2.197
2.579
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_0_s1
3.189
=====
SETUP
0.123
2.942
3.065
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_10_s1
2.210
2.578
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_10_s1
2.942
=====
SETUP
0.509
4.099
4.607
vga_timing_m0/vs_reg_s1
0.851
1.234
n4159_s2
2.076
2.598
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0
4.099
=====
HOLD
-0.738
0.808
1.546
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_10_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1
0.808
=====
HOLD
-0.733
0.817
1.550
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1
0.401
0.581
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1
0.817
=====
HOLD
-0.725
0.983
1.709
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s1
0.385
0.565
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1
0.983
=====
HOLD
-0.720
0.988
1.708
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s1
0.389
0.569
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1
0.988
=====
HOLD
-0.715
0.993
1.709
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s1
0.395
0.575
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1
0.993
=====
HOLD
-0.715
0.993
1.709
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_1_s1
0.395
0.575
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_1_s1
0.993
=====
HOLD
-0.715
0.988
1.704
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s1
0.390
0.570
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s1
0.988
=====
HOLD
-0.715
0.983
1.699
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s1
0.385
0.565
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1
0.983
=====
HOLD
-0.715
0.991
1.706
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s1
0.991
=====
HOLD
-0.711
0.970
1.681
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1
0.371
0.551
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1
0.970
=====
HOLD
-0.705
0.996
1.701
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1
0.397
0.577
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1
0.996
=====
HOLD
-0.591
1.117
1.708
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0
0.394
0.574
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1
1.117
=====
HOLD
-0.569
1.099
1.668
vga_timing_m0/rd_s0
0.356
0.536
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0
1.099
=====
HOLD
-0.329
2.273
2.602
gw_gao_inst_0/u_la0_top/capture_window_sel_15_s1
1.697
1.873
gw_gao_inst_0/u_la0_top/n1236_s1
1.963
2.273
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
2.273
=====
HOLD
-0.310
1.352
1.663
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0
0.371
0.551
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0
1.352
=====
HOLD
-0.274
1.425
1.699
vga_timing_m0/hs_reg_s5
0.363
0.543
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0
1.425
=====
HOLD
-0.230
1.456
1.687
vga_timing_m0/vs_reg_s1
0.356
0.536
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0
1.456
=====
HOLD
-0.064
1.644
1.708
vga_timing_m0/vs_reg_s1
0.356
0.536
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
1.644
=====
HOLD
-0.002
1.703
1.704
bin_shr[0]_26_s0
1.249
1.425
bin_img[0]_26_s0
1.703
=====
HOLD
-0.002
1.703
1.704
bin_shr[18]_18_s0
1.249
1.425
bin_img[18]_18_s0
1.703
=====
HOLD
-0.002
1.706
1.708
bin_shr[15]_0_s0
1.253
1.429
bin_img[15]_0_s0
1.706
=====
HOLD
-0.002
1.703
1.704
bin_shr[17]_9_s0
1.249
1.425
bin_img[17]_9_s0
1.703
=====
HOLD
-0.002
1.716
1.718
bin_shr[19]_23_s0
1.263
1.439
bin_img[19]_23_s0
1.716
=====
HOLD
-0.002
1.734
1.736
bin_shr[25]_24_s0
1.280
1.457
bin_img[25]_24_s0
1.734
=====
HOLD
-0.002
1.711
1.713
bin_shr[27]_3_s0
1.257
1.433
bin_img[27]_3_s0
1.711
