{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "a4e4ddeb",
   "metadata": {},
   "source": [
    "# Chisel Project\n",
    "\n",
    "Chisel stands for **C**onstructing **H**ardware **I**n a **S**cala **E**mbedded **L**anguage. That means it is a DSL in Scala, allowing you to take advantage of both Scala and Chisel programming within the same code. \n",
    "\n",
    "Here we get familar with basic chisel concepts and progressively build a very simple CPU in chisel and run assembly code on it using the scala compiler we developed in the previous tutorial.\n",
    "\n",
    "### Setup\n",
    "\n",
    "The following cell downloads the dependencies needed for Chisel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7cddf7f3",
   "metadata": {},
   "outputs": [],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-ivy.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "58406777",
   "metadata": {},
   "outputs": [],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.experimental._\n",
    "import chisel3.tester._\n",
    "import chisel3.tester.RawTester.test"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e36ab041",
   "metadata": {},
   "source": [
    "Like Verilog, we can declare module definitions in Chisel. The following example is a Chisel `Module`, `RegisterFile`, that has 32 32-bit registers, a configurable number of read ports and a write port. \n",
    "Because Chisel Modules are normal Scala classes, we can use the power of Scala's class constructors to parameterize the elaboration of our design."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "413dbb6c",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegisterFile(readPorts: Int) extends Module {\n",
    "    require(readPorts >= 0)\n",
    "    val io = IO(new Bundle {\n",
    "        val wen   = Input(Bool()) //Write enable\n",
    "        val waddr = Input(UInt(5.W))  //Write address\n",
    "        val wdata = Input(UInt(32.W)) //Write data\n",
    "        val raddr = Input(Vec(readPorts, UInt(5.W)))  //Read address\n",
    "        val rdata = Output(Vec(readPorts, UInt(32.W))) //Read data\n",
    "    })\n",
    "    \n",
    "    // A Register of a vector of UInts\n",
    "    val reg = RegInit(VecInit(Seq.fill(32)(0.U(32.W))))\n",
    "    \n",
    "    when (io.wen) {\n",
    "        reg(io.waddr) := io.wdata //connect the input write data to the corresponding register\n",
    "    }\n",
    "    \n",
    "    //According to the number of readPorts make the connections for raddr and rdata\n",
    "    for (i <- 0 until readPorts) { \n",
    "        when (io.raddr(i) === 0.U) {\n",
    "            io.rdata(i) := 0.U //x0 is hardwired to 0 (risc-v spec requirement)\n",
    "        } .otherwise {\n",
    "            io.rdata(i) := reg(io.raddr(i))\n",
    "        }\n",
    "    }\n",
    "}\n",
    "\n",
    "//Print the verilog\n",
    "// println(getVerilog(new RegisterFile()))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9309ecab",
   "metadata": {},
   "source": [
    "* `Module` is a built-in Chisel class that all hardware modules must extend.\n",
    "* We declare all our input and output ports in a special io val. It must be called io and be an IO object or instance, which requires something of the form IO(_instantiated_bundle_).\n",
    "\n",
    "### Testing Your Hardware\n",
    "No hardware module or generator should be complete without a tester. Chisel has built-in test features that you will explore. The following example is a Chisel test harness that passes values to an instance of `RegisterFile`'s input port, and checks that the same value is seen on readback."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "692825f8",
   "metadata": {},
   "outputs": [],
   "source": [
    "// Scala Code: `test` runs the unit test. \n",
    "// test takes a user Module and has a code block that applies pokes and expects to the \n",
    "// circuit under test (c)\n",
    "test(new RegisterFile(2) ) { c =>\n",
    "  //Helper function to read and check the value received\n",
    "  def readExpect(addr: Int, value: Int, port: Int = 0): Unit = {\n",
    "    c.io.raddr(port).poke(addr.U)\n",
    "    c.io.rdata(port).expect(value.U)\n",
    "  }\n",
    "  //Helper function to write to a particular register\n",
    "  def write(addr: Int, value: Int): Unit = {\n",
    "    c.io.wen.poke(true.B)\n",
    "    c.io.wdata.poke(value.U)\n",
    "    c.io.waddr.poke(addr.U)\n",
    "    c.clock.step(1)\n",
    "    c.io.wen.poke(false.B)\n",
    "  }\n",
    "  // everything should be 0 on init\n",
    "  for (i <- 0 until 32) {\n",
    "    readExpect(i, 0, port = 0)\n",
    "    readExpect(i, 0, port = 1)\n",
    "  }\n",
    "\n",
    "  // write 5 * addr + 3\n",
    "  for (i <- 0 until 32) {\n",
    "    write(i, 5 * i + 3)\n",
    "  }\n",
    "\n",
    "  // check that the writes worked\n",
    "  for (i <- 0 until 32) {\n",
    "    readExpect(i, if (i == 0) 0 else 5 * i + 3, port = i % 2)\n",
    "  }\n",
    "}\n",
    "println(\"SUCCESS!!\") // Scala Code: if we get here, our tests passed!"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "619307ce",
   "metadata": {},
   "source": [
    "The test accepts a `RegisterFile` module, assigns values to the module's inputs, and checks its outputs. To set an input, we call `poke`. To check an output, we call `expect`. If we don't want to compare the output to an expected value (no assertion), we can `peek` the output instead.\n",
    "\n",
    "If all expect statements are true, then our boilerplate code will return pass."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "74bb23e8",
   "metadata": {},
   "outputs": [],
   "source": [
    "//Full code put together to form the assembler class\n",
    "case class RVAssembler() {\n",
    "    val supported_ops = Array(\"addi\", \"add\", \"sub\", \"mul\")\n",
    "    val reg_map = Map(\"x0\"  -> 0,  \"x1\"  -> 1,  \"x2\"  -> 2,  \"x3\"  -> 3,\n",
    "                      \"x4\"  -> 4,  \"x5\"  -> 5,  \"x6\"  -> 6,  \"x7\"  -> 7,\n",
    "                      \"x8\"  -> 8,  \"x9\"  -> 9,  \"x10\" -> 10, \"x11\" -> 11,\n",
    "                      \"x12\" -> 12, \"x13\" -> 13, \"x14\" -> 14, \"x15\" -> 15,\n",
    "                      \"x16\" -> 16, \"x17\" -> 17, \"x18\" -> 18, \"x19\" -> 19,\n",
    "                      \"x20\" -> 20, \"x21\" -> 21, \"x22\" -> 22, \"x23\" -> 23,\n",
    "                      \"x24\" -> 24, \"x25\" -> 25, \"x26\" -> 26, \"x27\" -> 27,\n",
    "                      \"x28\" -> 28, \"x29\" -> 29, \"x30\" -> 30, \"x31\" -> 31\n",
    "                     )\n",
    "    val supported_regs = reg_map.keys.toList\n",
    "\n",
    "    def assemble(asm_string: String): Int = {\n",
    "        println(s\"Convert $asm_string assembly to machine code\")\n",
    "        \n",
    "        //Get the opcode\n",
    "        val opcode = asm_string.split(\" \")(0).toLowerCase().stripSuffix(\",\")\n",
    "        require(supported_ops.contains(opcode))\n",
    "        \n",
    "        //Get the operands\n",
    "        val operands = List((asm_string.split(\" \")(1).stripSuffix(\",\")), (asm_string.split(\" \")(2).stripSuffix(\",\")), (asm_string.split(\" \")(3)))\n",
    "        require(operands.size == 3)\n",
    "        \n",
    "        //Based on the opcode take different actions\n",
    "        var inst: Int = 0\n",
    "        opcode match {\n",
    "            case \"addi\" => {\n",
    "                check_i_type(operands)\n",
    "                inst = ITypeInstr(operands(1), operands(0), operands(2))\n",
    "            }\n",
    "            case \"add\"  => {\n",
    "                check_r_type(operands)\n",
    "                inst = RTypeInstr(operands(1), operands(2), operands(0), 0x00)\n",
    "            }\n",
    "            case \"sub\"  => { \n",
    "                check_r_type(operands)\n",
    "                inst = RTypeInstr(operands(1), operands(2), operands(0), 0x20)\n",
    "            }\n",
    "            case \"mul\"  => {\n",
    "                check_r_type(operands)\n",
    "                inst = RTypeInstr(operands(1), operands(2), operands(0), 0x01)\n",
    "            }\n",
    "            case _ => throw new Exception(\"Unsupported instruction\") \n",
    "        }\n",
    "        return inst\n",
    "    }\n",
    "    \n",
    "    def check_i_type(operands: List[String]) = {\n",
    "        val imm_val = operands(2).toInt //Convert string to Integer\n",
    "        require(imm_val >= -2048 && imm_val <= 2047, \"Immediate value out of range\") //Immediate is limited to 12bits\n",
    "        require(supported_regs.contains(operands(0)), s\"{operands(0)} Illegal register value\")\n",
    "        require(supported_regs.contains(operands(1)), s\"{operands(1)} Illegal register value\")\n",
    "    }\n",
    "    \n",
    "    def check_r_type(operands: List[String]) = {\n",
    "        require(supported_regs.contains(operands(0)), s\"{operands(0)} Illegal register value\")\n",
    "        require(supported_regs.contains(operands(1)), s\"{operands(1)} Illegal register value\")\n",
    "        require(supported_regs.contains(operands(2)), s\"{operands(2)} Illegal register value\")\n",
    "    }\n",
    "    \n",
    "    def ITypeInstr(rs1: String, rd: String, imm: String): Int = {\n",
    "        val imm_val = imm.toInt\n",
    "        val bin_val: Int = imm_val << 20 | reg_map(rs1) << 15 | 0 << 12 | reg_map(rd) << 7 | 0x13\n",
    "        return bin_val\n",
    "    }\n",
    "    \n",
    "    def RTypeInstr(rs1: String, rs2: String, rd: String, funct7: Int): Int = {\n",
    "        val bin_val: Int = funct7 << 25 | reg_map(rs2) << 20 | reg_map(rs1) << 15 | 0 << 12 | reg_map(rd) << 7 | 0x33\n",
    "        return bin_val\n",
    "    }\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "32ff7069",
   "metadata": {},
   "outputs": [],
   "source": [
    "class CrayRV32() extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val i_bus = Input(UInt(32.W))  //32-bit instruction input\n",
    "        val illegal_instr = Output(Bool())  //Raised when a illegal instruction is encountered\n",
    "        val raddr = Input(UInt(2.W))  //Read port of register file for testbench\n",
    "        val rdata = Output(UInt(32.W))  //Read port of register file for testbench\n",
    "    })\n",
    "    \n",
    "    //Instantiate the register file module with 3 read ports\n",
    "    val reg_file = Module(RegisterFile(3))\n",
    "    \n",
    "    //Connect one of the read ports to output\n",
    "    io.rdata := reg_file.io.rdata(0)\n",
    "    reg_file.io.raddr(0) := io.raddr\n",
    "    \n",
    "    //Create slices of the 32-bit instruction input according to the instruction bitmap\n",
    "    val opcode = io.i_bus(6, 0)\n",
    "    val rd     = io.i_bus(11, 7)\n",
    "    val funct3 = io.i_bus(14, 12)\n",
    "    val rs1    = io.i_bus(19, 15)\n",
    "    val rs2    = io.i_bus(24, 20)\n",
    "    val funct7 = io.i_bus(31, 25)\n",
    "    val imm    = io.i_bus(31, 20)\n",
    "    \n",
    "//     printf(\"instr: 0x%x, opcode = 0x%x\\n\",io.i_bus, opcode)\n",
    "    \n",
    "    reg_file.io.waddr := rd\n",
    "    \n",
    "    when(opcode === 0x33.U) {  //Handle R-type instructions //How to put this in a clocked always@??\n",
    "//         printf(p\"R Type rd:$rd rs1:$rs1 rs2:$rs2\\n\")\n",
    "        //Set the register read addresses\n",
    "        reg_file.io.raddr(1) := rs1 \n",
    "        reg_file.io.raddr(2) := rs2\n",
    "        //Set defaults when none of the cases match below\n",
    "        reg_file.io.wen      := false.B\n",
    "        io.illegal_instr     := true.B\n",
    "        reg_file.io.wdata    := 0.U\n",
    "        switch(funct7) {  //How to put default case??\n",
    "            is(0x00.U) { //ADD\n",
    "                printf(p\"ADD  [$rd] = [$rs1] + [$rs2]\\n\") //Print during simulation Scala style formatting\n",
    "                reg_file.io.wen      := true.B\n",
    "                reg_file.io.wdata    := reg_file.io.rdata(1) + reg_file.io.rdata(2)\n",
    "                io.illegal_instr := false.B\n",
    "            }\n",
    "            is(0x01.U) { //MUL\n",
    "                printf(\"MUL  [%d] = [%d] * [%d]\\n\", rd, rs1, rs2) //Print during simulation C style formatting\n",
    "                reg_file.io.wen      := true.B\n",
    "                reg_file.io.wdata    := reg_file.io.rdata(1) * reg_file.io.rdata(2)\n",
    "                io.illegal_instr := false.B\n",
    "            }\n",
    "            is(0x20.U) { //SUB\n",
    "                printf(\"SUB  [%d] = [%d] - [%d]\\n\", rd, rs1, rs2)\n",
    "                reg_file.io.wen      := true.B\n",
    "                reg_file.io.wdata    := reg_file.io.rdata(1) - reg_file.io.rdata(2)\n",
    "                io.illegal_instr := false.B\n",
    "            }\n",
    "        }\n",
    "    }.elsewhen(opcode === 0x13.U) { //ADDI\n",
    "        io.illegal_instr := false.B\n",
    "        printf(\"ADDI [%d] = [%d] + %d\\n\", rd, rs1, imm)\n",
    "        reg_file.io.raddr(1) := rs1\n",
    "        reg_file.io.raddr(2) := 0.U\n",
    "        reg_file.io.wen      := true.B\n",
    "        reg_file.io.wdata    := imm + reg_file.io.rdata(1)\n",
    "    }.otherwise {\n",
    "        io.illegal_instr := true.B\n",
    "        reg_file.io.wen  := false.B\n",
    "        reg_file.io.raddr(1) := 0.U\n",
    "        reg_file.io.raddr(2) := 0.U\n",
    "        reg_file.io.wdata    := 0.U\n",
    "    }   \n",
    "}\n",
    "\n",
    "//Print the verilog\n",
    "// println(getVerilog(new CrayRV32()))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "55616437",
   "metadata": {},
   "outputs": [],
   "source": [
    "//Simple sanity check\n",
    "test(new CrayRV32()) { c =>\n",
    "    val assembler = RVAssembler()\n",
    "    \n",
    "    val instr_list = Seq(\n",
    "        \"addi x1, x0, 30\",\n",
    "        \"addi x2, x0, 10\",\n",
    "        \"addi x3, x0, 10\",\n",
    "        \"add x3, x1, x2\",\n",
    "        \"sub x3, x1, x2\",\n",
    "        \"mul x3, x1, x2\"\n",
    "    )\n",
    "    \n",
    "    //Golden values to check after execution of each instruction\n",
    "    val reg_golden = Seq(\n",
    "        //reg_num, expected value\n",
    "        Seq(1, 30),\n",
    "        Seq(2, 10),\n",
    "        Seq(3, 10),\n",
    "        Seq(3, 40),\n",
    "        Seq(3, 20),\n",
    "        Seq(3, 300)\n",
    "    )\n",
    "    \n",
    "    def readExpect(addr: Int, value: Int): Unit = {\n",
    "        c.io.raddr.poke(addr.U)\n",
    "//         println(s\"${c.io.rdata.peek().litValue.toInt} \")\n",
    "        c.io.rdata.expect(value.U)\n",
    "    }\n",
    "    \n",
    "    def check_golden(indx: Int): Unit = {\n",
    "        readExpect(reg_golden(indx)(0), reg_golden(indx)(1))\n",
    "    }\n",
    "    \n",
    "    //Iterate over the instruction list and check with golden value on every step    \n",
    "    instr_list.zipWithIndex.foreach{\n",
    "        case (instr, idx) => {\n",
    "            val inst = assembler.assemble(instr)\n",
    "            c.io.i_bus.poke(inst.U)\n",
    "            c.io.illegal_instr.expect(false.B)\n",
    "            c.clock.step(1)\n",
    "            check_golden(idx)\n",
    "        }\n",
    "    }\n",
    "//     var idx = 0\n",
    "//     for (instr <- instr_list) {\n",
    "//         val inst_enc = compiler.compile(instr)\n",
    "//         c.io.i_bus.poke(inst_enc.U)\n",
    "//         c.clock.step(1)\n",
    "//         check_golden(idx)\n",
    "//         idx = idx + 1\n",
    "//     }\n",
    "}\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "184ed161",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "spylon-kernel",
   "language": "scala",
   "name": "spylon-kernel"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "help_links": [
    {
     "text": "MetaKernel Magics",
     "url": "https://metakernel.readthedocs.io/en/latest/source/README.html"
    }
   ],
   "mimetype": "text/x-scala",
   "name": "scala",
   "pygments_lexer": "scala",
   "version": "0.4.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
