# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_mux2t1
# -- Compiling architecture behavior of tb_mux2t1
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture behavior of tb_mux2t1_N
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:16 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_mux2t1_dataflow
# -- Compiling architecture behavior of tb_mux2t1_dataflow
# End time: 20:54:16 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:22 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 20:54:22 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:24 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 20:54:24 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:25 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_mux2t1_dataflow
# -- Compiling architecture behavior of tb_mux2t1_dataflow
# End time: 20:54:25 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:54:26 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture behavior of tb_mux2t1_N
# End time: 20:54:26 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1_n
# vsim work.tb_mux2t1_n 
# Start time: 20:54:39 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux2t1_n(behavior)#1
run
vsim work.tb_mux2t1_n -voptargs=+acc
# End time: 20:54:55 on Sep 08,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim work.tb_mux2t1_n -voptargs="+acc" 
# Start time: 20:54:55 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux2t1_n(behavior)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_mux2t1_n/i_S \
sim:/tb_mux2t1_n/i_D0 \
sim:/tb_mux2t1_n/i_D1 \
sim:/tb_mux2t1_n/o_O \
sim:/tb_mux2t1_n/N
run
run
# Optimization canceled
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:58:19 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/lab1_submit/MUX/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture behavior of tb_mux2t1_N
# End time: 20:58:19 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux2t1_n(behavior)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
run
# End time: 21:01:33 on Sep 08,2025, Elapsed time: 0:06:38
# Errors: 0, Warnings: 1
