vendor_name = ModelSim
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/sim/TBtransm_completo_2.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/db/altsyncram_6j11.tdf
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/db/transm_completo_2.transm_completo_20.rtl.mif
design_name = hard_block
design_name = transm_completo_2
instance = comp, \aux_out_clk_int~output\, aux_out_clk_int~output, transm_completo_2, 1
instance = comp, \salida_serie~output\, salida_serie~output, transm_completo_2, 1
instance = comp, \clk_50Mhz~input\, clk_50Mhz~input, transm_completo_2, 1
instance = comp, \clk_50Mhz~inputclkctrl\, clk_50Mhz~inputclkctrl, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[0]~11\, d1|divisor|cont4[0]~11, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[8]~27\, d1|divisor|cont4[8]~27, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[9]~29\, d1|divisor|cont4[9]~29, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[9]\, d1|divisor|cont4[9], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan2~1\, d1|divisor|LessThan2~1, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan2~0\, d1|divisor|LessThan2~0, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan2~3\, d1|divisor|LessThan2~3, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[0]\, d1|divisor|cont4[0], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[1]~13\, d1|divisor|cont4[1]~13, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[1]\, d1|divisor|cont4[1], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[2]~15\, d1|divisor|cont4[2]~15, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[2]\, d1|divisor|cont4[2], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[3]~17\, d1|divisor|cont4[3]~17, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[3]\, d1|divisor|cont4[3], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[4]~19\, d1|divisor|cont4[4]~19, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[4]\, d1|divisor|cont4[4], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[5]~21\, d1|divisor|cont4[5]~21, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[5]\, d1|divisor|cont4[5], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[6]~23\, d1|divisor|cont4[6]~23, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[6]\, d1|divisor|cont4[6], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[7]~25\, d1|divisor|cont4[7]~25, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[7]\, d1|divisor|cont4[7], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[8]\, d1|divisor|cont4[8], transm_completo_2, 1
instance = comp, \d1|divisor|cont4[10]~31\, d1|divisor|cont4[10]~31, transm_completo_2, 1
instance = comp, \d1|divisor|cont4[10]\, d1|divisor|cont4[10], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan2~2\, d1|divisor|LessThan2~2, transm_completo_2, 1
instance = comp, \d1|divisor|clk_4~0\, d1|divisor|clk_4~0, transm_completo_2, 1
instance = comp, \d1|divisor|clk_4\, d1|divisor|clk_4, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[0]~8\, d1|divisor|cont5[0]~8, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[1]~10\, d1|divisor|cont5[1]~10, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[2]~12\, d1|divisor|cont5[2]~12, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[2]\, d1|divisor|cont5[2], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[3]~14\, d1|divisor|cont5[3]~14, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[3]\, d1|divisor|cont5[3], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[4]~16\, d1|divisor|cont5[4]~16, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[4]\, d1|divisor|cont5[4], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[5]~18\, d1|divisor|cont5[5]~18, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[5]\, d1|divisor|cont5[5], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[6]~20\, d1|divisor|cont5[6]~20, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[6]\, d1|divisor|cont5[6], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[7]~22\, d1|divisor|cont5[7]~22, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[7]\, d1|divisor|cont5[7], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan3~1\, d1|divisor|LessThan3~1, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan3~2\, d1|divisor|LessThan3~2, transm_completo_2, 1
instance = comp, \d1|divisor|cont5[0]\, d1|divisor|cont5[0], transm_completo_2, 1
instance = comp, \d1|divisor|cont5[1]\, d1|divisor|cont5[1], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan3~0\, d1|divisor|LessThan3~0, transm_completo_2, 1
instance = comp, \d1|divisor|clk_5~0\, d1|divisor|clk_5~0, transm_completo_2, 1
instance = comp, \d1|divisor|clk_5\, d1|divisor|clk_5, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|div1|ffd1|dd~0\, d1|entradas|\sinc_xx:1:buss|div1|ffd1|dd~0, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|div1|ffd1|dd~feeder\, d1|entradas|\sinc_xx:1:buss|div1|ffd1|dd~feeder, transm_completo_2, 1
instance = comp, \reset~input\, reset~input, transm_completo_2, 1
instance = comp, \reset~inputclkctrl\, reset~inputclkctrl, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|div1|ffd1|dd\, d1|entradas|\sinc_xx:1:buss|div1|ffd1|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|div1|ffd1|dd~clkctrl\, d1|entradas|\sinc_xx:1:buss|div1|ffd1|dd~clkctrl, transm_completo_2, 1
instance = comp, \select_vel[1]~input\, select_vel[1]~input, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|ffd1|dd~feeder\, d1|entradas|\sinc_xx:1:buss|ffd1|dd~feeder, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|ffd1|dd\, d1|entradas|\sinc_xx:1:buss|ffd1|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|ffd2|dd~feeder\, d1|entradas|\sinc_xx:1:buss|ffd2|dd~feeder, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|ffd2|dd\, d1|entradas|\sinc_xx:1:buss|ffd2|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:1:buss|ffd3|dd\, d1|entradas|\sinc_xx:1:buss|ffd3|dd, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[0]~13\, d1|divisor|cont1[0]~13, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan0~0\, d1|divisor|LessThan0~0, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[10]~33\, d1|divisor|cont1[10]~33, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[11]~35\, d1|divisor|cont1[11]~35, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[11]\, d1|divisor|cont1[11], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan0~1\, d1|divisor|LessThan0~1, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan0~3\, d1|divisor|LessThan0~3, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[0]\, d1|divisor|cont1[0], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[1]~15\, d1|divisor|cont1[1]~15, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[1]\, d1|divisor|cont1[1], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[2]~17\, d1|divisor|cont1[2]~17, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[2]\, d1|divisor|cont1[2], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[3]~19\, d1|divisor|cont1[3]~19, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[3]\, d1|divisor|cont1[3], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[4]~21\, d1|divisor|cont1[4]~21, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[4]\, d1|divisor|cont1[4], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[5]~23\, d1|divisor|cont1[5]~23, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[5]\, d1|divisor|cont1[5], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[6]~25\, d1|divisor|cont1[6]~25, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[6]\, d1|divisor|cont1[6], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[7]~27\, d1|divisor|cont1[7]~27, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[7]\, d1|divisor|cont1[7], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[8]~29\, d1|divisor|cont1[8]~29, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[8]\, d1|divisor|cont1[8], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[9]~31\, d1|divisor|cont1[9]~31, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[9]\, d1|divisor|cont1[9], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[10]\, d1|divisor|cont1[10], transm_completo_2, 1
instance = comp, \d1|divisor|cont1[12]~37\, d1|divisor|cont1[12]~37, transm_completo_2, 1
instance = comp, \d1|divisor|cont1[12]\, d1|divisor|cont1[12], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan0~2\, d1|divisor|LessThan0~2, transm_completo_2, 1
instance = comp, \d1|divisor|clk_1~0\, d1|divisor|clk_1~0, transm_completo_2, 1
instance = comp, \d1|divisor|clk_1~feeder\, d1|divisor|clk_1~feeder, transm_completo_2, 1
instance = comp, \d1|divisor|clk_1\, d1|divisor|clk_1, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|div1|ffd1|dd~0\, d1|entradas|\sinc_xx:0:buss|div1|ffd1|dd~0, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|div1|ffd1|dd~feeder\, d1|entradas|\sinc_xx:0:buss|div1|ffd1|dd~feeder, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|div1|ffd1|dd\, d1|entradas|\sinc_xx:0:buss|div1|ffd1|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|div1|ffd1|dd~clkctrl\, d1|entradas|\sinc_xx:0:buss|div1|ffd1|dd~clkctrl, transm_completo_2, 1
instance = comp, \select_vel[0]~input\, select_vel[0]~input, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|ffd1|dd~feeder\, d1|entradas|\sinc_xx:0:buss|ffd1|dd~feeder, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|ffd1|dd\, d1|entradas|\sinc_xx:0:buss|ffd1|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|ffd2|dd~feeder\, d1|entradas|\sinc_xx:0:buss|ffd2|dd~feeder, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|ffd2|dd\, d1|entradas|\sinc_xx:0:buss|ffd2|dd, transm_completo_2, 1
instance = comp, \d1|entradas|sinc_xx:0:buss|ffd3|dd\, d1|entradas|\sinc_xx:0:buss|ffd3|dd, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[0]~12\, d1|divisor|cont2[0]~12, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan1~0\, d1|divisor|LessThan1~0, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan1~1\, d1|divisor|LessThan1~1, transm_completo_2, 1
instance = comp, \d1|divisor|LessThan1~3\, d1|divisor|LessThan1~3, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[0]\, d1|divisor|cont2[0], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[1]~14\, d1|divisor|cont2[1]~14, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[1]\, d1|divisor|cont2[1], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[2]~16\, d1|divisor|cont2[2]~16, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[2]\, d1|divisor|cont2[2], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[3]~18\, d1|divisor|cont2[3]~18, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[3]\, d1|divisor|cont2[3], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[4]~20\, d1|divisor|cont2[4]~20, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[4]\, d1|divisor|cont2[4], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[5]~22\, d1|divisor|cont2[5]~22, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[5]\, d1|divisor|cont2[5], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[6]~24\, d1|divisor|cont2[6]~24, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[6]\, d1|divisor|cont2[6], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[7]~26\, d1|divisor|cont2[7]~26, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[7]\, d1|divisor|cont2[7], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[8]~28\, d1|divisor|cont2[8]~28, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[8]\, d1|divisor|cont2[8], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[9]~30\, d1|divisor|cont2[9]~30, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[9]\, d1|divisor|cont2[9], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[10]~32\, d1|divisor|cont2[10]~32, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[10]\, d1|divisor|cont2[10], transm_completo_2, 1
instance = comp, \d1|divisor|cont2[11]~34\, d1|divisor|cont2[11]~34, transm_completo_2, 1
instance = comp, \d1|divisor|cont2[11]\, d1|divisor|cont2[11], transm_completo_2, 1
instance = comp, \d1|divisor|LessThan1~2\, d1|divisor|LessThan1~2, transm_completo_2, 1
instance = comp, \d1|divisor|clk_2~0\, d1|divisor|clk_2~0, transm_completo_2, 1
instance = comp, \d1|divisor|clk_2\, d1|divisor|clk_2, transm_completo_2, 1
instance = comp, \d1|seleccionador|Mux0~0\, d1|seleccionador|Mux0~0, transm_completo_2, 1
instance = comp, \d1|seleccionador|Mux0\, d1|seleccionador|Mux0, transm_completo_2, 1
instance = comp, \d1|seleccionador|Mux0~clkctrl\, d1|seleccionador|Mux0~clkctrl, transm_completo_2, 1
instance = comp, \enviar~input\, enviar~input, transm_completo_2, 1
instance = comp, \d2|d1|d1|Selector1~0\, d2|d1|d1|Selector1~0, transm_completo_2, 1
instance = comp, \d2|d1|d1|pxst.send~clkctrl\, d2|d1|d1|pxst.send~clkctrl, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~0\, d2|d1|d1|Add0~0, transm_completo_2, 1
instance = comp, \select_msj[0]~input\, select_msj[0]~input, transm_completo_2, 1
instance = comp, \d2|d1|d1|Selector2~0\, d2|d1|d1|Selector2~0, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.espera\, d2|d1|d1|stac.espera, transm_completo_2, 1
instance = comp, \select_msj[1]~input\, select_msj[1]~input, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~3\, d2|d1|d1|Add0~3, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~5\, d2|d1|d1|Add0~5, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[1]\, d2|d1|d1|add_aux[1], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~6\, d2|d1|d1|Add0~6, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~8\, d2|d1|d1|Add0~8, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[2]\, d2|d1|d1|add_aux[2], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~9\, d2|d1|d1|Add0~9, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~11\, d2|d1|d1|Add0~11, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[3]\, d2|d1|d1|add_aux[3], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~12\, d2|d1|d1|Add0~12, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~14\, d2|d1|d1|Add0~14, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[4]\, d2|d1|d1|add_aux[4], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~15\, d2|d1|d1|Add0~15, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~17\, d2|d1|d1|Add0~17, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[5]\, d2|d1|d1|add_aux[5], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~18\, d2|d1|d1|Add0~18, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~20\, d2|d1|d1|Add0~20, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[6]\, d2|d1|d1|add_aux[6], transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~21\, d2|d1|d1|Add0~21, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~23\, d2|d1|d1|Add0~23, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[7]\, d2|d1|d1|add_aux[7], transm_completo_2, 1
instance = comp, \d2|d1|d2|Mux6_rtl_0|auto_generated|ram_block1a0\, d2|d1|d2|Mux6_rtl_0|auto_generated|ram_block1a0, transm_completo_2, 1
instance = comp, \d2|d2|d1|Equal0~0\, d2|d2|d1|Equal0~0, transm_completo_2, 1
instance = comp, \d2|d2|d1|Equal0~1\, d2|d2|d1|Equal0~1, transm_completo_2, 1
instance = comp, \d2|d1|d1|pxst.incremento~0\, d2|d1|d1|pxst.incremento~0, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.incremento\, d2|d1|d1|stac.incremento, transm_completo_2, 1
instance = comp, \d2|d1|d1|Add0~2\, d2|d1|d1|Add0~2, transm_completo_2, 1
instance = comp, \d2|d1|d1|add_aux[0]\, d2|d1|d1|add_aux[0], transm_completo_2, 1
instance = comp, \d2|d2|d1|paridad~0\, d2|d2|d1|paridad~0, transm_completo_2, 1
instance = comp, \d2|d2|d1|paridad~1\, d2|d2|d1|paridad~1, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:1:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:1:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:1:t1_10:bitx|dout\, d2|d2|d2|d1|\t:1:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:2:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:2:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:2:t1_10:bitx|dout\, d2|d2|d2|d1|\t:2:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:3:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:3:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:3:t1_10:bitx|dout\, d2|d2|d2|d1|\t:3:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:4:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:4:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:4:t1_10:bitx|dout\, d2|d2|d2|d1|\t:4:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:5:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:5:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:5:t1_10:bitx|dout\, d2|d2|d2|d1|\t:5:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:6:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:6:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:6:t1_10:bitx|dout\, d2|d2|d2|d1|\t:6:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:7:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:7:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:7:t1_10:bitx|dout\, d2|d2|d2|d1|\t:7:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|ones~0\, d2|d2|d2|d1|ones~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|ones~1\, d2|d2|d2|d1|ones~1, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|ones~2\, d2|d2|d2|d1|ones~2, transm_completo_2, 1
instance = comp, \d2|d1|d1|Selector1~1\, d2|d1|d1|Selector1~1, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.ini\, d2|d1|d1|stac.ini, transm_completo_2, 1
instance = comp, \d2|d1|d1|pxst.asign~0\, d2|d1|d1|pxst.asign~0, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.asign\, d2|d1|d1|stac.asign, transm_completo_2, 1
instance = comp, \d2|d1|d1|pxst.send\, d2|d1|d1|pxst.send, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.send~feeder\, d2|d1|d1|stac.send~feeder, transm_completo_2, 1
instance = comp, \d2|d1|d1|stac.send\, d2|d1|d1|stac.send, transm_completo_2, 1
instance = comp, \d2|d1|d1|send_int\, d2|d1|d1|send_int, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|Selector1~0\, d2|d2|d2|d2|Selector1~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|st.SND\, d2|d2|d2|d2|st.SND, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|Selector0~0\, d2|d2|d2|d2|Selector0~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|st.ILDE\, d2|d2|d2|d2|st.ILDE, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|px_st.LD~0\, d2|d2|d2|d2|px_st.LD~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|st.LD\, d2|d2|d2|d2|st.LD, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|load~feeder\, d2|d2|d2|d2|load~feeder, transm_completo_2, 1
instance = comp, \d2|d2|d2|d2|load\, d2|d2|d2|d2|load, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:8:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:8:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:8:t1_10:bitx|dout\, d2|d2|d2|d1|\t:8:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:9:t1_10:bitx|dout~0\, d2|d2|d2|d1|\t:9:t1_10:bitx|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:9:t1_10:bitx|dout\, d2|d2|d2|d1|\t:9:t1_10:bitx|dout, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:10:t11:bitxul|dout~0\, d2|d2|d2|d1|\t:10:t11:bitxul|dout~0, transm_completo_2, 1
instance = comp, \d2|d2|d2|d1|t:10:t11:bitxul|dout\, d2|d2|d2|d1|\t:10:t11:bitxul|dout, transm_completo_2, 1
