[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/WireUnpacked/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 76
LIB: work
FILE: ${SURELOG_DIR}/tests/WireUnpacked/dut.sv
n<> u<75> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<75> s<74> l<1:1>
  n<> u<74> t<Source_text> p<75> c<73> l<1:1> el<4:10>
    n<> u<73> t<Description> p<74> c<72> l<1:1> el<4:10>
      n<> u<72> t<Module_declaration> p<73> c<7> l<1:1> el<4:10>
        n<> u<7> t<Module_nonansi_header> p<72> c<2> s<39> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:12> el<1:12>
          n<> u<5> t<Parameter_port_list> p<7> s<6> l<1:12> el<1:15>
          n<> u<6> t<Port_list> p<7> l<1:16> el<1:18>
        n<> u<39> t<Module_item> p<72> c<38> s<70> l<2:1> el<2:29>
          n<> u<38> t<Non_port_module_item> p<39> c<37> l<2:1> el<2:29>
            n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:1> el<2:29>
              n<> u<36> t<Module_common_item> p<37> c<35> l<2:1> el<2:29>
                n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<2:1> el<2:29>
                  n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:1> el<2:29>
                    n<> u<33> t<Net_declaration> p<34> c<8> l<2:1> el<2:29>
                      n<> u<8> t<NetType_Wire> p<33> s<19> l<2:1> el<2:5>
                      n<> u<19> t<Data_type_or_implicit> p<33> c<18> s<32> l<2:6> el<2:11>
                        n<> u<18> t<Packed_dimension> p<19> c<17> l<2:6> el<2:11>
                          n<> u<17> t<Constant_range> p<18> c<12> l<2:7> el<2:10>
                            n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<2:7> el<2:8>
                              n<> u<11> t<Constant_primary> p<12> c<10> l<2:7> el<2:8>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<2:7> el<2:8>
                                  n<5> u<9> t<INT_CONST> p<10> l<2:7> el<2:8>
                            n<> u<16> t<Constant_expression> p<17> c<15> l<2:9> el<2:10>
                              n<> u<15> t<Constant_primary> p<16> c<14> l<2:9> el<2:10>
                                n<> u<14> t<Primary_literal> p<15> c<13> l<2:9> el<2:10>
                                  n<0> u<13> t<INT_CONST> p<14> l<2:9> el<2:10>
                      n<> u<32> t<Net_decl_assignment_list> p<33> c<31> l<2:12> el<2:28>
                        n<> u<31> t<Net_decl_assignment> p<32> c<20> l<2:12> el<2:28>
                          n<read_buf> u<20> t<STRING_CONST> p<31> s<30> l<2:12> el<2:20>
                          n<> u<30> t<Unpacked_dimension> p<31> c<29> l<2:21> el<2:28>
                            n<> u<29> t<Constant_range> p<30> c<24> l<2:22> el<2:27>
                              n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<2:22> el<2:23>
                                n<> u<23> t<Constant_primary> p<24> c<22> l<2:22> el<2:23>
                                  n<> u<22> t<Primary_literal> p<23> c<21> l<2:22> el<2:23>
                                    n<0> u<21> t<INT_CONST> p<22> l<2:22> el<2:23>
                              n<> u<28> t<Constant_expression> p<29> c<27> l<2:24> el<2:27>
                                n<> u<27> t<Constant_primary> p<28> c<26> l<2:24> el<2:27>
                                  n<> u<26> t<Primary_literal> p<27> c<25> l<2:24> el<2:27>
                                    n<100> u<25> t<INT_CONST> p<26> l<2:24> el<2:27>
        n<> u<70> t<Module_item> p<72> c<69> s<71> l<3:1> el<3:33>
          n<> u<69> t<Non_port_module_item> p<70> c<68> l<3:1> el<3:33>
            n<> u<68> t<Module_or_generate_item> p<69> c<67> l<3:1> el<3:33>
              n<> u<67> t<Module_common_item> p<68> c<66> l<3:1> el<3:33>
                n<> u<66> t<Continuous_assign> p<67> c<65> l<3:1> el<3:33>
                  n<> u<65> t<Net_assignment_list> p<66> c<64> l<3:8> el<3:32>
                    n<> u<64> t<Net_assignment> p<65> c<59> l<3:8> el<3:32>
                      n<> u<59> t<Net_lvalue> p<64> c<41> s<63> l<3:8> el<3:25>
                        n<> u<41> t<Ps_or_hierarchical_identifier> p<59> c<40> s<58> l<3:8> el<3:16>
                          n<read_buf> u<40> t<STRING_CONST> p<41> l<3:8> el<3:16>
                        n<> u<58> t<Constant_select> p<59> c<46> l<3:16> el<3:25>
                          n<> u<46> t<Constant_bit_select> p<58> c<45> s<57> l<3:16> el<3:19>
                            n<> u<45> t<Constant_expression> p<46> c<44> l<3:17> el<3:18>
                              n<> u<44> t<Constant_primary> p<45> c<43> l<3:17> el<3:18>
                                n<> u<43> t<Primary_literal> p<44> c<42> l<3:17> el<3:18>
                                  n<0> u<42> t<INT_CONST> p<43> l<3:17> el<3:18>
                          n<> u<57> t<Constant_part_select_range> p<58> c<56> l<3:20> el<3:24>
                            n<> u<56> t<Constant_indexed_range> p<57> c<50> l<3:20> el<3:24>
                              n<> u<50> t<Constant_expression> p<56> c<49> s<51> l<3:20> el<3:21>
                                n<> u<49> t<Constant_primary> p<50> c<48> l<3:20> el<3:21>
                                  n<> u<48> t<Primary_literal> p<49> c<47> l<3:20> el<3:21>
                                    n<1> u<47> t<INT_CONST> p<48> l<3:20> el<3:21>
                              n<> u<51> t<DecPartSelectOp> p<56> s<55> l<3:21> el<3:23>
                              n<> u<55> t<Constant_expression> p<56> c<54> l<3:23> el<3:24>
                                n<> u<54> t<Constant_primary> p<55> c<53> l<3:23> el<3:24>
                                  n<> u<53> t<Primary_literal> p<54> c<52> l<3:23> el<3:24>
                                    n<2> u<52> t<INT_CONST> p<53> l<3:23> el<3:24>
                      n<> u<63> t<Expression> p<64> c<62> l<3:28> el<3:32>
                        n<> u<62> t<Primary> p<63> c<61> l<3:28> el<3:32>
                          n<> u<61> t<Primary_literal> p<62> c<60> l<3:28> el<3:32>
                            n<> u<60> t<Number_1Tickb1> p<61> l<3:28> el<3:32>
        n<> u<71> t<ENDMODULE> p<72> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/WireUnpacked/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/WireUnpacked/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
Constant                                               8
ContAssign                                             1
Design                                                 1
Identifier                                             1
IndexedPartSelect                                      1
LogicTypespec                                          1
Module                                                 1
Range                                                  2
RefTypespec                                            2
SourceFile                                             1
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/WireUnpacked/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:2:6, endln:2:11
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:7, endln:2:8
        |vpiParent:
        \_Range: , line:2:6, endln:2:11
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:9, endln:2:10
        |vpiParent:
        \_Range: , line:2:6, endln:2:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:21, endln:2:28
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:21, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:24, endln:2:27
        |vpiParent:
        \_Range: , line:2:21, endln:2:28
        |vpiDecompile:100
        |vpiSize:64
        |UINT:100
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:2:1, endln:2:5
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@dut.read_buf), line:2:12, endln:2:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.read_buf), line:2:1, endln:2:5
      |vpiParent:
      \_ArrayNet: (work@dut.read_buf), line:2:12, endln:2:20
      |vpiFullName:work@dut.read_buf
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:read_buf
    |vpiFullName:work@dut.read_buf
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiArrayNet:
  \_ArrayNet: (work@dut.read_buf), line:2:12, endln:2:20
  |vpiContAssign:
  \_ContAssign: , line:3:8, endln:3:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/WireUnpacked/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:3:28, endln:3:32
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:32
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@dut.read_buf), line:3:8, endln:3:25
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:32
      |vpiName:read_buf
      |vpiFullName:work@dut.read_buf
      |vpiActual:
      \_ArrayNet: (work@dut.read_buf), line:2:12, endln:2:20
      |vpiIndex:
      \_Constant: , line:3:17, endln:3:18
        |vpiParent:
        \_VarSelect: (work@dut.read_buf), line:3:8, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_IndexedPartSelect: read_buf (work@dut.read_buf), line:3:20, endln:3:24
        |vpiParent:
        \_ContAssign: , line:3:8, endln:3:32
        |vpiName:read_buf
        |vpiFullName:work@dut.read_buf
        |vpiDefName:read_buf
        |vpiActual:
        \_ArrayNet: (work@dut.read_buf), line:2:12, endln:2:20
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_Constant: , line:3:20, endln:3:21
          |vpiParent:
          \_IndexedPartSelect: read_buf (work@dut.read_buf), line:3:20, endln:3:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:3:23, endln:3:24
          |vpiParent:
          \_IndexedPartSelect: read_buf (work@dut.read_buf), line:3:20, endln:3:24
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
