strict digraph "" {
	node [label="\N"];
	"1622:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdf25ede50>",
		fillcolor=firebrick,
		label="1622:NS
SetTxCIrq_txclk <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdf25ede50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1616:AL"	 [def_var="['SetTxCIrq_txclk']",
		label="Leaf_1616:AL"];
	"1622:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1619:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee072950>",
		fillcolor=firebrick,
		label="1619:NS
SetTxCIrq_txclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee072950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1619:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee072ad0>",
		fillcolor=springgreen,
		label="1621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1621:IF" -> "1622:NS"	 [cond="['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow']",
		label="(TxCtrlEndFrm & StartTxDone & r_TxFlow)",
		lineno=1621];
	"1624:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee072b10>",
		fillcolor=springgreen,
		label="1624:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1621:IF" -> "1624:IF"	 [cond="['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow']",
		label="!((TxCtrlEndFrm & StartTxDone & r_TxFlow))",
		lineno=1621];
	"1617:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee072ed0>",
		fillcolor=turquoise,
		label="1617:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1618:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee072f10>",
		fillcolor=springgreen,
		label="1618:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1617:BL" -> "1618:IF"	 [cond="[]",
		lineno=None];
	"1618:IF" -> "1619:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1618];
	"1618:IF" -> "1621:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1618];
	"1616:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee072fd0>",
		clk_sens=False,
		fillcolor=gold,
		label="1616:AL",
		sens="['TxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'r_TxFlow', 'TxCtrlEndFrm', 'StartTxDone', 'ResetTxCIrq_sync2']"];
	"1616:AL" -> "1617:BL"	 [cond="[]",
		lineno=None];
	"1625:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee072b50>",
		fillcolor=firebrick,
		label="1625:NS
SetTxCIrq_txclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee072b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1625:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1624:IF" -> "1625:NS"	 [cond="['ResetTxCIrq_sync2']",
		label=ResetTxCIrq_sync2,
		lineno=1624];
}
