# Advanced SOC Design Lab1 - FSIC Simulation

## Source repository
https://github.com/bol-edu/caravel-soc_fpga-lab/tree/main/fsic-sim

## How to run simulation
1. put the files under `user_prj1/rtl` into the folder `fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl`

2. put the files under `testbench` into the folder `fsic_fpga/rtl/user/testbench`

```
$ cd fsic_fpga/rtl/user/testbench/tc
$ ./run_xsim
```