pr_debug	,	F_2
parent	,	V_22
"%s: num_irq=%d, edge=0x%x\n"	,	L_13
out_be32	,	F_4
root_domain	,	V_11
xintc_map	,	F_11
irq_set_default_host	,	F_22
hwirq	,	V_4
hw	,	V_13
u32	,	T_2
"enable_or_unmask: %ld\n"	,	L_1
irq_domain	,	V_12
intc_enable_or_unmask	,	F_1
"%s: unable to read xlnx,num-intr-inputs\n"	,	L_9
CIE	,	V_8
ret	,	V_24
intc_baseaddr	,	V_5
irq_domain_add_linear	,	F_21
irq_set_chip_and_handler_name	,	F_12
intc_mask_ack	,	F_7
irq_clear_status_flags	,	F_13
SIE	,	V_7
"%s: unable to read xlnx,kind-of-intr\n"	,	L_11
"disable: %ld\n"	,	L_2
in_be32	,	F_9
full_name	,	V_27
__func__	,	V_25
IER	,	V_28
xilinx_intc_of_init	,	F_15
pr_err	,	F_19
IAR	,	V_6
intc_disable_or_mask	,	F_5
MER	,	V_29
irq_data	,	V_1
intc_ack	,	F_6
IVR	,	V_10
"disable_and_ack: %ld\n"	,	L_4
IRQ_LEVEL	,	V_18
irq_set_status_flags	,	F_14
nr_irq	,	V_23
BUG_ON	,	F_17
handle_level_irq	,	V_19
"xlnx,num-intr-inputs"	,	L_8
device_node	,	V_20
of_property_read_u32	,	F_18
"get_irq: hwirq=%d, irq=%d\n"	,	L_5
irq_hw_number_t	,	T_1
intr_mask	,	V_14
irq_find_mapping	,	F_10
host_data	,	V_15
" ERROR: Mismatch in kind-of-intr param\n"	,	L_12
mask	,	V_3
handle_edge_irq	,	V_17
"edge"	,	L_6
d	,	V_2
irqd_is_level_type	,	F_3
"level"	,	L_7
intc	,	V_21
"xlnx,kind-of-intr"	,	L_10
pr_info	,	F_20
MER_ME	,	V_31
irq	,	V_9
"ack: %ld\n"	,	L_3
intc_dev	,	V_16
EINVAL	,	V_26
MER_HIE	,	V_30
xintc_irq_domain_ops	,	V_32
get_irq	,	F_8
__init	,	T_3
of_iomap	,	F_16
