Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 17:16:25 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   202 |
| Unused register locations in slices containing registers |   167 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |           10 |
|      5 |            3 |
|      6 |            5 |
|      7 |            2 |
|      8 |          134 |
|      9 |            2 |
|     10 |            1 |
|     11 |            2 |
|     12 |            3 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             466 |          183 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           53 |
| Yes          | No                    | No                     |             510 |          141 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2023 |          659 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                           Enable Signal                                                                          |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                1 |              4 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                  | design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0                                                                                                       | design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_1_n_0                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/axi_arready0                                                                                                       | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/axi_awready0                                                                                                       | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/data_size[7]_i_1_n_0                                                                                                                      | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_awready0                                                                                                         | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              5 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]_i_1_n_0                                                                                                     |                                                                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20]                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20][0]    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |              6 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                  |                                                                                                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_arready0                                                                                                         | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                  |                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                  | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                         | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/msg[8]_i_1_n_0                                                                                                           |                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                          | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                         | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                         | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                               | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/msgcntr[7]_i_1_n_0                                                                                                                        | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/data_cntr[7]_i_1_n_0                                                                                                                      | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                           | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                            | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                  | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                 | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                           | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                           | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120                                                                                                        |                                                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr                                                                                                                |                                                                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[20][0]    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0                                                                                                | design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_1_n_0                                                                            |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                               |                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                              |                7 |             16 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_2_n_0                                                                                                  | design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                              |                3 |             16 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[16]_i_1_n_0                                                                                                    |                                                                                                                                              |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |               16 |             30 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker[0]_i_2_n_0                                                                                       | design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker[0]_i_1_n_0                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/panics_tracker[0]_i_1_n_0                                                                                                | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1_n_0                                                                                  | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/events_received                                                                                                          | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker[0]_i_1_n_0                                                                                        | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                         | design_1_i/tdc_0/inst/slv_reg0[31]_i_1_n_0                                                                                                   |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                    | design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                             |                                                                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_received                                                                                                            | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent                                                                                                                | design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent[0]_i_1_n_0                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                              |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                              |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                              |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                              |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                              |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                              |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                              |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/received_data[158]_i_2_n_0                                                                                                                | design_1_i/main_0/inst/received_data[158]_i_1_n_0                                                                                            |               65 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/cmd_out_hist[143]_i_2_n_0                                                                                                                 | design_1_i/main_0/inst/cmd_out_hist[143]_i_1_n_0                                                                                             |               28 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/main_0/inst/msg[169]_i_2_n_0                                                                                                                          | design_1_i/main_0/inst/msg[169]_i_1_n_0                                                                                                      |               57 |            170 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                              |               70 |            195 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                              |              108 |            259 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


