<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>117</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>53</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.670</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (SLICE_X19Y211.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.309</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_47</twDest><twTotPathDel>2.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_47</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y178.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X35Y178.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y211.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.866</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y211.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;47&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_47</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>2.392</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X19Y211.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.595</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twTotPathDel>2.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y178.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X35Y178.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y211.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y211.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;47&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.106</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_41 (SLICE_X19Y195.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.678</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_25</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_41</twDest><twTotPathDel>2.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_25</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_41</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y177.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X35Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;25&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y195.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y195.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;41&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>1.497</twRouteDel><twTotDel>2.023</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X32Y224.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.361</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.268</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y225.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>1.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.512</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.419</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.545</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twTotPathDel>1.452</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X24Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_31</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (SLICE_X32Y224.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.361</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twTotPathDel>1.268</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y225.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>1.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.512</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twTotPathDel>1.419</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.545</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twTotPathDel>1.452</twTotPathDel><twClkSkew dest = "0.899" src = "0.986">0.087</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X24Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_30</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (SLICE_X31Y222.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.405</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twTotPathDel>1.287</twTotPathDel><twClkSkew dest = "1.845" src = "1.957">0.112</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y225.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y222.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y222.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.849</twRouteDel><twTotDel>1.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.556</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew dest = "1.845" src = "1.957">0.112</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X25Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y222.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y222.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.589</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twTotPathDel>1.471</twTotPathDel><twClkSkew dest = "1.845" src = "1.957">0.112</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X24Y224.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y225.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y225.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y222.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y222.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_29</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X29Y232.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X29Y232.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;3&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR" locationPin="SLICE_X27Y232.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>119405450</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4987</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.993</twMinPer></twConstHead><twPathRptBanner iPaths="950862" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA0), 950862 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.902</twTotPathDel><twClkSkew dest = "1.649" src = "1.740">0.091</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X34Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y97.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y104.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N419</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y99.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>N419</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N1885</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.608</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;292</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y119.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y119.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>3.543</twLogDel><twRouteDel>21.359</twRouteDel><twTotDel>24.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.701</twTotPathDel><twClkSkew dest = "0.758" src = "1.043">0.285</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X19Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y128.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.589</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.927</twLogDel><twRouteDel>21.774</twRouteDel><twTotDel>24.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">3.843</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>22.028</twRouteDel><twTotDel>24.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="950862" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA1), 950862 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.902</twTotPathDel><twClkSkew dest = "1.649" src = "1.740">0.091</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X34Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y97.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y104.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N419</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y99.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>N419</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N1885</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.608</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;292</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y119.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y119.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>3.543</twLogDel><twRouteDel>21.359</twRouteDel><twTotDel>24.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.701</twTotPathDel><twClkSkew dest = "0.758" src = "1.043">0.285</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X19Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y128.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.589</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.927</twLogDel><twRouteDel>21.774</twRouteDel><twTotDel>24.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">3.843</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>22.028</twRouteDel><twTotDel>24.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="950862" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA2), 950862 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.902</twTotPathDel><twClkSkew dest = "1.649" src = "1.740">0.091</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X34Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y97.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;10&gt;11_1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y104.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N419</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y99.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>N419</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N1885</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.608</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;292</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y119.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y119.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;357</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>3.543</twLogDel><twRouteDel>21.359</twRouteDel><twTotDel>24.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.701</twTotPathDel><twClkSkew dest = "0.758" src = "1.043">0.285</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X19Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y128.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.589</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.927</twLogDel><twRouteDel>21.774</twRouteDel><twTotDel>24.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twTotPathDel>24.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">3.843</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000&lt;21&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd25</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd21</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift&lt;0&gt;_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;10&gt;52</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;191</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N841</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;201</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;400</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y190.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/c_bus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y190.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1292</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N1292</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N688</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;124_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>N688</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y197.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1332</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>N1332</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>22.028</twRouteDel><twTotDel>24.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 (SLICE_X48Y194.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y194.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y194.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000&lt;3&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (SLICE_X76Y182.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X77Y183.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y182.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y182.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4_mux00001</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0 (SLICE_X61Y194.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X61Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y194.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000&lt;0&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" locationPin="RAMB16_X3Y16.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" locationPin="RAMB16_X3Y17.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y21.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="69"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="9.893" errors="0" errorRollup="0" items="0" itemsRollup="119405567"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="5.670" actualRollup="12.497" errors="0" errorRollup="0" items="117" itemsRollup="119405450"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.993" actualRollup="N/A" errors="0" errorRollup="0" items="119405450" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="70">0</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.459</twRiseRise><twRiseFall>5.958</twRiseFall><twFallFall>2.696</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>119405567</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15977</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>24.993</twMinPer><twFootnote number="1" /><twMaxFreq>40.011</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 25 15:47:20 2017 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 628 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
