Analysis & Synthesis report for cpu
Tue Nov 29 10:48:04 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |cpu
 13. Parameter Settings for User Entity Instance: alu_control:alu_ctrl
 14. Parameter Settings for User Entity Instance: alu_component:pc_plus_four_adder
 15. Parameter Settings for User Entity Instance: alu_component:branch_alu
 16. Parameter Settings for User Entity Instance: alu_component:main_alu
 17. Parameter Settings for User Entity Instance: if_id:if_to_id
 18. Parameter Settings for User Entity Instance: id_ex:id_to_ex
 19. Parameter Settings for User Entity Instance: ex_mem:ex_to_mem
 20. Parameter Settings for User Entity Instance: mem_wb:mem_to_wb
 21. Parameter Settings for User Entity Instance: instruction_mem:i_mem
 22. Parameter Settings for User Entity Instance: data_mem:d_mem
 23. Parameter Settings for User Entity Instance: registers_file:registers
 24. Parameter Settings for User Entity Instance: program_counter:program_counter_component
 25. Parameter Settings for User Entity Instance: mux2to1:mux_pc
 26. Parameter Settings for User Entity Instance: mux2to1:mux_main_alu
 27. Parameter Settings for User Entity Instance: mux2to1:mux_reg_dest
 28. Parameter Settings for User Entity Instance: mux2to1:mux_mem_to_reg
 29. Parameter Settings for User Entity Instance: shift_left_2:shift_left
 30. Port Connectivity Checks: "alu_component:branch_alu"
 31. Port Connectivity Checks: "alu_component:pc_plus_four_adder"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 10:48:04 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 34                                          ;
;     Total combinational functions  ; 34                                          ;
;     Dedicated logic registers      ; 31                                          ;
; Total registers                    ; 31                                          ;
; Total pins                         ; 321                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF27I7    ;                    ;
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; unit_control.vhd                 ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd    ;         ;
; sign_ext.vhd                     ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd        ;         ;
; registers_file.vhd               ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd  ;         ;
; program_counter.vhd              ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd ;         ;
; mux2to1.vhd                      ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd         ;         ;
; mem_wb.vhd                       ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd          ;         ;
; instruction_mem.vhd              ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd ;         ;
; if_id.vhd                        ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd           ;         ;
; id_ex.vhd                        ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd           ;         ;
; ex_mem.vhd                       ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd          ;         ;
; data_mem.vhd                     ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd        ;         ;
; cpu.vhd                          ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd             ;         ;
; components.vhd                   ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd      ;         ;
; alu_control.vhd                  ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd     ;         ;
; alu_component.vhd                ; yes             ; User VHDL File        ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd   ;         ;
; shift_left_2.vhd                 ; yes             ; Auto-Found VHDL File  ; C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd    ;         ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 321              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clock~input      ;
; Maximum fan-out          ; 31               ;
; Total fan-out            ; 578              ;
; Average fan-out          ; 0.82             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Entity Name     ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------+-----------------+--------------+
; |cpu                                           ; 34 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 321  ; 0            ; |cpu                                           ; cpu             ; work         ;
;    |alu_component:pc_plus_four_adder|          ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|alu_component:pc_plus_four_adder          ; alu_component   ; work         ;
;    |if_id:if_to_id|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|if_id:if_to_id                            ; if_id           ; work         ;
;    |instruction_mem:i_mem|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instruction_mem:i_mem                     ; instruction_mem ; work         ;
;    |program_counter:program_counter_component| ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|program_counter:program_counter_component ; program_counter ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+-----------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                               ; Reason for Removal                                 ;
+-----------------------------------------------------------------------------+----------------------------------------------------+
; id_ex:id_to_ex|imed_output[11]                                              ; Merged with id_ex:id_to_ex|rd_output[0]            ;
; id_ex:id_to_ex|imed_output[12]                                              ; Merged with id_ex:id_to_ex|rd_output[1]            ;
; id_ex:id_to_ex|imed_output[13]                                              ; Merged with id_ex:id_to_ex|rd_output[2]            ;
; id_ex:id_to_ex|imed_output[14]                                              ; Merged with id_ex:id_to_ex|rd_output[3]            ;
; id_ex:id_to_ex|imed_output[15..31]                                          ; Merged with id_ex:id_to_ex|rd_output[4]            ;
; ex_mem:ex_to_mem|next_address_output[0]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[0]  ;
; ex_mem:ex_to_mem|next_address_output[1]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[1]  ;
; ex_mem:ex_to_mem|next_address_output[2]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[2]  ;
; ex_mem:ex_to_mem|next_address_output[3]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[3]  ;
; ex_mem:ex_to_mem|next_address_output[4]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[4]  ;
; ex_mem:ex_to_mem|next_address_output[5]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[5]  ;
; ex_mem:ex_to_mem|next_address_output[6]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[6]  ;
; ex_mem:ex_to_mem|next_address_output[7]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[7]  ;
; ex_mem:ex_to_mem|next_address_output[8]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[8]  ;
; ex_mem:ex_to_mem|next_address_output[9]                                     ; Merged with ex_mem:ex_to_mem|alu_result_output[9]  ;
; ex_mem:ex_to_mem|next_address_output[10]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[10] ;
; ex_mem:ex_to_mem|next_address_output[11]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[11] ;
; ex_mem:ex_to_mem|next_address_output[12]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[12] ;
; ex_mem:ex_to_mem|next_address_output[13]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[13] ;
; ex_mem:ex_to_mem|next_address_output[14]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[14] ;
; ex_mem:ex_to_mem|next_address_output[15]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[15] ;
; ex_mem:ex_to_mem|next_address_output[16]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[16] ;
; ex_mem:ex_to_mem|next_address_output[17]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[17] ;
; ex_mem:ex_to_mem|next_address_output[18]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[18] ;
; ex_mem:ex_to_mem|next_address_output[19]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[19] ;
; ex_mem:ex_to_mem|next_address_output[20]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[20] ;
; ex_mem:ex_to_mem|next_address_output[21]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[21] ;
; ex_mem:ex_to_mem|next_address_output[22]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[22] ;
; ex_mem:ex_to_mem|next_address_output[23]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[23] ;
; ex_mem:ex_to_mem|next_address_output[24]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[24] ;
; ex_mem:ex_to_mem|next_address_output[25]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[25] ;
; ex_mem:ex_to_mem|next_address_output[26]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[26] ;
; ex_mem:ex_to_mem|next_address_output[27]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[27] ;
; ex_mem:ex_to_mem|next_address_output[28]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[28] ;
; ex_mem:ex_to_mem|next_address_output[29]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[29] ;
; ex_mem:ex_to_mem|next_address_output[30]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[30] ;
; ex_mem:ex_to_mem|next_address_output[31]                                    ; Merged with ex_mem:ex_to_mem|alu_result_output[31] ;
; id_ex:id_to_ex|wb_output[0]                                                 ; Merged with id_ex:id_to_ex|m_output[1]             ;
; ex_mem:ex_to_mem|wb_output[0]                                               ; Merged with ex_mem:ex_to_mem|mem_read              ;
; if_id:if_to_id|instruction_output[23,25,27,29,31]                           ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|m_output[0,1]                                                ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|mem_write                                                  ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|mem_read                                                   ; Stuck at GND due to stuck port data_in             ;
; mem_wb:mem_to_wb|read_data_output[4,6..31]                                  ; Stuck at GND due to stuck port data_in             ;
; mem_wb:mem_to_wb|mem_to_reg                                                 ; Stuck at GND due to stuck port data_in             ;
; mem_wb:mem_to_wb|read_data_output[0..3,5]                                   ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[19,21]                                    ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|rt_output[3]                                                 ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[17]                                       ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|rt_output[1]                                                 ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[15]                                       ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|rd_output[4]                                                 ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[13]                                       ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|rd_output[2]                                                 ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[11]                                       ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|rd_output[0]                                                 ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[9]                                        ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|imed_output[9]                                               ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[7]                                        ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|imed_output[7]                                               ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[5]                                        ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|imed_output[5]                                               ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[3]                                        ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|imed_output[3]                                               ; Stuck at GND due to stuck port data_in             ;
; if_id:if_to_id|instruction_output[1]                                        ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|imed_output[1]                                               ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|reg_dest                                                     ; Merged with id_ex:id_to_ex|alu_src                 ;
; id_ex:id_to_ex|alu_op[1]                                                    ; Merged with id_ex:id_to_ex|alu_src                 ;
; id_ex:id_to_ex|m_output[2]                                                  ; Merged with id_ex:id_to_ex|alu_src                 ;
; id_ex:id_to_ex|wb_output[1]                                                 ; Merged with id_ex:id_to_ex|alu_src                 ;
; ex_mem:ex_to_mem|wb_output[1]                                               ; Merged with ex_mem:ex_to_mem|branch                ;
; if_id:if_to_id|instruction_output[2,4,6,8,10,12,14,16,18,20,22,24,26,28,30] ; Merged with if_id:if_to_id|instruction_output[0]   ;
; id_ex:id_to_ex|imed_output[2,4,6,8,10]                                      ; Merged with id_ex:id_to_ex|imed_output[0]          ;
; id_ex:id_to_ex|rd_output[1,3]                                               ; Merged with id_ex:id_to_ex|imed_output[0]          ;
; id_ex:id_to_ex|rt_output[0,2,4]                                             ; Merged with id_ex:id_to_ex|imed_output[0]          ;
; id_ex:id_to_ex|alu_src                                                      ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|alu_op[0]                                                    ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|zero_flag_output                                           ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|branch                                                     ; Stuck at GND due to stuck port data_in             ;
; mem_wb:mem_to_wb|reg_write                                                  ; Stuck at VCC due to stuck port data_in             ;
; ex_mem:ex_to_mem|reg_dest_output[0,2,4]                                     ; Stuck at GND due to stuck port data_in             ;
; mem_wb:mem_to_wb|reg_dest_output[0,2,4]                                     ; Stuck at GND due to stuck port data_in             ;
; program_counter:program_counter_component|instruction_address[0,1]          ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|reg_dest_output[3]                                         ; Merged with ex_mem:ex_to_mem|reg_dest_output[1]    ;
; mem_wb:mem_to_wb|reg_dest_output[3]                                         ; Merged with mem_wb:mem_to_wb|reg_dest_output[1]    ;
; mem_wb:mem_to_wb|reg_dest_output[1]                                         ; Lost fanout                                        ;
; ex_mem:ex_to_mem|reg_dest_output[1]                                         ; Lost fanout                                        ;
; id_ex:id_to_ex|imed_output[0]                                               ; Lost fanout                                        ;
; id_ex:id_to_ex|read_data1_output[0..31]                                     ; Stuck at GND due to stuck port data_in             ;
; id_ex:id_to_ex|read_data2_output[0..31]                                     ; Stuck at GND due to stuck port data_in             ;
; ex_mem:ex_to_mem|alu_result_output[0..31]                                   ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 262                                     ;                                                    ;
+-----------------------------------------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; if_id:if_to_id|instruction_output[27] ; Stuck at GND              ; id_ex:id_to_ex|m_output[0], id_ex:id_to_ex|m_output[1], ex_mem:ex_to_mem|mem_write, ;
;                                       ; due to stuck port data_in ; ex_mem:ex_to_mem|mem_read, mem_wb:mem_to_wb|read_data_output[4],                    ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[6], mem_wb:mem_to_wb|read_data_output[7],         ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[8], mem_wb:mem_to_wb|read_data_output[9],         ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[10], mem_wb:mem_to_wb|read_data_output[11],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[12], mem_wb:mem_to_wb|read_data_output[13],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[14], mem_wb:mem_to_wb|read_data_output[15],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[16], mem_wb:mem_to_wb|read_data_output[17],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[18], mem_wb:mem_to_wb|read_data_output[19],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[20], mem_wb:mem_to_wb|read_data_output[21],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[22], mem_wb:mem_to_wb|read_data_output[23],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[24], mem_wb:mem_to_wb|read_data_output[25],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[26], mem_wb:mem_to_wb|read_data_output[27],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[28], mem_wb:mem_to_wb|read_data_output[29],       ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[30], mem_wb:mem_to_wb|read_data_output[31],       ;
;                                       ;                           ; mem_wb:mem_to_wb|mem_to_reg, mem_wb:mem_to_wb|read_data_output[0],                  ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[1], mem_wb:mem_to_wb|read_data_output[2],         ;
;                                       ;                           ; mem_wb:mem_to_wb|read_data_output[3], mem_wb:mem_to_wb|read_data_output[5],         ;
;                                       ;                           ; id_ex:id_to_ex|alu_src, id_ex:id_to_ex|alu_op[0], ex_mem:ex_to_mem|branch,          ;
;                                       ;                           ; mem_wb:mem_to_wb|reg_write, mem_wb:mem_to_wb|reg_dest_output[1],                    ;
;                                       ;                           ; id_ex:id_to_ex|read_data1_output[7], id_ex:id_to_ex|read_data1_output[6]            ;
; if_id:if_to_id|instruction_output[15] ; Stuck at GND              ; id_ex:id_to_ex|rd_output[4], ex_mem:ex_to_mem|zero_flag_output,                     ;
;                                       ; due to stuck port data_in ; ex_mem:ex_to_mem|reg_dest_output[4], mem_wb:mem_to_wb|reg_dest_output[4],           ;
;                                       ;                           ; program_counter:program_counter_component|instruction_address[1],                   ;
;                                       ;                           ; program_counter:program_counter_component|instruction_address[0],                   ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[15], ex_mem:ex_to_mem|alu_result_output[16],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[17], ex_mem:ex_to_mem|alu_result_output[18],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[19], ex_mem:ex_to_mem|alu_result_output[20],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[21], ex_mem:ex_to_mem|alu_result_output[22],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[23], ex_mem:ex_to_mem|alu_result_output[24],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[27], ex_mem:ex_to_mem|alu_result_output[28],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[29], ex_mem:ex_to_mem|alu_result_output[30],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[31]                                              ;
; if_id:if_to_id|instruction_output[5]  ; Stuck at GND              ; id_ex:id_to_ex|imed_output[5], id_ex:id_to_ex|imed_output[0],                       ;
;                                       ; due to stuck port data_in ; ex_mem:ex_to_mem|alu_result_output[0], ex_mem:ex_to_mem|alu_result_output[1],       ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[2], ex_mem:ex_to_mem|alu_result_output[3],       ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[4], ex_mem:ex_to_mem|alu_result_output[5],       ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[6], ex_mem:ex_to_mem|alu_result_output[8],       ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[10], ex_mem:ex_to_mem|alu_result_output[12],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[14], ex_mem:ex_to_mem|alu_result_output[25],     ;
;                                       ;                           ; ex_mem:ex_to_mem|alu_result_output[26]                                              ;
; if_id:if_to_id|instruction_output[23] ; Stuck at GND              ; id_ex:id_to_ex|read_data1_output[5], id_ex:id_to_ex|read_data1_output[4],           ;
;                                       ; due to stuck port data_in ; id_ex:id_to_ex|read_data1_output[3], id_ex:id_to_ex|read_data1_output[2],           ;
;                                       ;                           ; id_ex:id_to_ex|read_data1_output[1], id_ex:id_to_ex|read_data1_output[0]            ;
; if_id:if_to_id|instruction_output[13] ; Stuck at GND              ; id_ex:id_to_ex|rd_output[2], ex_mem:ex_to_mem|reg_dest_output[2],                   ;
;                                       ; due to stuck port data_in ; mem_wb:mem_to_wb|reg_dest_output[2], ex_mem:ex_to_mem|alu_result_output[13]         ;
; if_id:if_to_id|instruction_output[11] ; Stuck at GND              ; id_ex:id_to_ex|rd_output[0], ex_mem:ex_to_mem|reg_dest_output[0],                   ;
;                                       ; due to stuck port data_in ; mem_wb:mem_to_wb|reg_dest_output[0], ex_mem:ex_to_mem|alu_result_output[11]         ;
; if_id:if_to_id|instruction_output[9]  ; Stuck at GND              ; id_ex:id_to_ex|imed_output[9], ex_mem:ex_to_mem|alu_result_output[9]                ;
;                                       ; due to stuck port data_in ;                                                                                     ;
; if_id:if_to_id|instruction_output[7]  ; Stuck at GND              ; id_ex:id_to_ex|imed_output[7], ex_mem:ex_to_mem|alu_result_output[7]                ;
;                                       ; due to stuck port data_in ;                                                                                     ;
; if_id:if_to_id|instruction_output[19] ; Stuck at GND              ; id_ex:id_to_ex|rt_output[3]                                                         ;
;                                       ; due to stuck port data_in ;                                                                                     ;
; if_id:if_to_id|instruction_output[17] ; Stuck at GND              ; id_ex:id_to_ex|rt_output[1]                                                         ;
;                                       ; due to stuck port data_in ;                                                                                     ;
; if_id:if_to_id|instruction_output[3]  ; Stuck at GND              ; id_ex:id_to_ex|imed_output[3]                                                       ;
;                                       ; due to stuck port data_in ;                                                                                     ;
; if_id:if_to_id|instruction_output[1]  ; Stuck at GND              ; id_ex:id_to_ex|imed_output[1]                                                       ;
;                                       ; due to stuck port data_in ;                                                                                     ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 31    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cpu|ex_mem:ex_to_mem|alu_result_output[18] ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |cpu|alu_component:main_alu|Mux36           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cpu ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; data_size        ; 32    ; Signed Integer                           ;
; address_size     ; 32    ; Signed Integer                           ;
; instruction_size ; 32    ; Signed Integer                           ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_control:alu_ctrl ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_component:pc_plus_four_adder ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_size      ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_component:branch_alu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; data_size      ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_component:main_alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_size      ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id:if_to_id ;
+------------------+-------+----------------------------------+
; Parameter Name   ; Value ; Type                             ;
+------------------+-------+----------------------------------+
; address_size     ; 32    ; Signed Integer                   ;
; instruction_size ; 32    ; Signed Integer                   ;
+------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:id_to_ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; address_size   ; 32    ; Signed Integer                     ;
; data_size      ; 32    ; Signed Integer                     ;
; imed_ext_size  ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:ex_to_mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; address_size   ; 32    ; Signed Integer                       ;
; data_size      ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:mem_to_wb ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; address_size   ; 32    ; Signed Integer                       ;
; data_size      ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_mem:i_mem ;
+------------------+-------+-----------------------------------------+
; Parameter Name   ; Value ; Type                                    ;
+------------------+-------+-----------------------------------------+
; address_size     ; 32    ; Signed Integer                          ;
; instruction_size ; 32    ; Signed Integer                          ;
+------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:d_mem ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; address_size   ; 32    ; Signed Integer                     ;
; data_size      ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers_file:registers ;
+---------------------+-------+-----------------------------------------+
; Parameter Name      ; Value ; Type                                    ;
+---------------------+-------+-----------------------------------------+
; data_size           ; 32    ; Signed Integer                          ;
; number_of_registers ; 32    ; Signed Integer                          ;
+---------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:program_counter_component ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; address_size   ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_pc ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_main_alu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_reg_dest ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_mem_to_reg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_left_2:shift_left ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_component:branch_alu"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_control[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_control[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_control[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_zero_flag     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_component:pc_plus_four_adder"                                                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_operand2[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_operand2[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_operand2[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_control[3..2]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_control[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_control[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_zero_flag       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 321                         ;
; cycloneiii_ff         ; 31                          ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 35                          ;
;     arith             ; 29                          ;
;         2 data inputs ; 29                          ;
;     normal            ; 6                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 3.90                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 29 10:47:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file unit_control.vhd
    Info (12022): Found design unit 1: unit_control-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd Line: 11
    Info (12023): Found entity 1: unit_control File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext.vhd
    Info (12022): Found design unit 1: sign_ext-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd Line: 10
    Info (12023): Found entity 1: sign_ext File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registers_file.vhd
    Info (12022): Found design unit 1: registers_file-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 13
    Info (12023): Found entity 1: registers_file File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd Line: 12
    Info (12023): Found entity 1: program_counter File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 11
    Info (12023): Found entity 1: mux2to1 File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd Line: 15
    Info (12023): Found entity 1: mem_wb File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_mem.vhd
    Info (12022): Found design unit 1: instruction_mem-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 13
    Info (12023): Found entity 1: instruction_mem File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: if_id-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd Line: 13
    Info (12023): Found entity 1: if_id File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: id_ex-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd Line: 23
    Info (12023): Found entity 1: id_ex File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd Line: 20
    Info (12023): Found entity 1: ex_mem File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 13
    Info (12023): Found entity 1: data_mem File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 13
    Info (12023): Found entity 1: cpu File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: alu_control-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 14
    Info (12023): Found entity 1: alu_control File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_component.vhd
    Info (12022): Found design unit 1: alu_component-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 16
    Info (12023): Found entity 1: alu_component File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 7
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(14): object "useless_output" assigned a value but never read File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 14
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_ctrl" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 26
Warning (10492): VHDL Process Statement warning at alu_control.vhd(24): signal "funct" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 24
Info (12128): Elaborating entity "alu_component" for hierarchy "alu_component:pc_plus_four_adder" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 28
Warning (10492): VHDL Process Statement warning at alu_component.vhd(24): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 24
Warning (10492): VHDL Process Statement warning at alu_component.vhd(24): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 24
Warning (10492): VHDL Process Statement warning at alu_component.vhd(27): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 27
Warning (10492): VHDL Process Statement warning at alu_component.vhd(27): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 27
Warning (10492): VHDL Process Statement warning at alu_component.vhd(29): signal "alu_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 29
Warning (10492): VHDL Process Statement warning at alu_component.vhd(30): signal "alu_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 30
Warning (10492): VHDL Process Statement warning at alu_component.vhd(34): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 34
Warning (10492): VHDL Process Statement warning at alu_component.vhd(34): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 34
Warning (10492): VHDL Process Statement warning at alu_component.vhd(37): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alu_component.vhd(37): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alu_component.vhd(40): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 40
Warning (10492): VHDL Process Statement warning at alu_component.vhd(40): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 40
Warning (10631): VHDL Process Statement warning at alu_component.vhd(20): inferring latch(es) for signal or variable "alu_zero_flag", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (10631): VHDL Process Statement warning at alu_component.vhd(20): inferring latch(es) for signal or variable "alu_output_temp", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[0]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[1]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[2]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[3]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[4]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[5]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[6]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[7]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[8]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[9]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[10]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[11]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[12]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[13]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[14]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[15]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[16]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[17]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[18]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[19]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[20]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[21]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[22]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[23]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[24]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[25]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[26]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[27]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[28]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[29]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[30]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_output_temp[31]" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (10041): Inferred latch for "alu_zero_flag" at alu_component.vhd(20) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:if_to_id" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 35
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:id_to_ex" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 43
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:ex_to_mem" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 67
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:mem_to_wb" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 87
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:i_mem" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 103
Warning (10873): Using initial value X (don't care) for net "instructions[52..6000]" at instruction_mem.vhd(16) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 16
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:d_mem" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 104
Warning (10445): VHDL Subtype or Type Declaration warning at data_mem.vhd(14): subtype or type has null range File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 14
Warning (10492): VHDL Process Statement warning at data_mem.vhd(20): signal "write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 20
Warning (10492): VHDL Process Statement warning at data_mem.vhd(20): signal "data_mem_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 20
Warning (10492): VHDL Process Statement warning at data_mem.vhd(22): signal "memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 22
Warning (10492): VHDL Process Statement warning at data_mem.vhd(22): signal "data_mem_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 22
Warning (10631): VHDL Process Statement warning at data_mem.vhd(17): inferring latch(es) for signal or variable "read_data", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[0]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[1]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[2]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[3]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[4]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[5]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[6]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[7]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[8]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[9]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[10]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[11]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[12]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[13]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[14]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[15]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[16]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[17]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[18]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[19]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[20]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[21]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[22]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[23]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[24]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[25]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[26]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[27]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[28]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[29]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[30]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[31]" at data_mem.vhd(17) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (12128): Elaborating entity "registers_file" for hierarchy "registers_file:registers" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 108
Warning (10492): VHDL Process Statement warning at registers_file.vhd(22): signal "reg_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 22
Warning (10492): VHDL Process Statement warning at registers_file.vhd(23): signal "write_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 23
Warning (10492): VHDL Process Statement warning at registers_file.vhd(24): signal "write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 24
Warning (10492): VHDL Process Statement warning at registers_file.vhd(24): signal "reg_number1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 24
Warning (10492): VHDL Process Statement warning at registers_file.vhd(27): signal "read_reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 27
Warning (10492): VHDL Process Statement warning at registers_file.vhd(28): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 28
Warning (10492): VHDL Process Statement warning at registers_file.vhd(28): signal "reg_number1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 28
Warning (10492): VHDL Process Statement warning at registers_file.vhd(29): signal "read_reg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 29
Warning (10492): VHDL Process Statement warning at registers_file.vhd(30): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 30
Warning (10492): VHDL Process Statement warning at registers_file.vhd(30): signal "reg_number2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 30
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "reg_number1", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "read_data1", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "reg_number2", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "read_data2", which holds its previous value in one or more paths through the process File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[0]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[1]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[2]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[3]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[4]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[5]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[6]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[7]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[8]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[9]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[10]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[11]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[12]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[13]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[14]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[15]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[16]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[17]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[18]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[19]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[20]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[21]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[22]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[23]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[24]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[25]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[26]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[27]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[28]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[29]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[30]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[31]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[0]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[1]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[2]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[3]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[4]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[0]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[1]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[2]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[3]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[4]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[5]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[6]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[7]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[8]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[9]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[10]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[11]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[12]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[13]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[14]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[15]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[16]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[17]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[18]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[19]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[20]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[21]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[22]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[23]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[24]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[25]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[26]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[27]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[28]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[29]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[30]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[31]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[0]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[1]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[2]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[3]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[4]" at registers_file.vhd(18) File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:program_counter_component" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 116
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_pc" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 120
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(17): signal "mux_source0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 17
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(19): signal "mux_source1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 19
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_reg_dest" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 122
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(17): signal "mux_source0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 17
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(19): signal "mux_source1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 19
Info (12128): Elaborating entity "unit_control" for hierarchy "unit_control:main_uc" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 127
Info (12128): Elaborating entity "sign_ext" for hierarchy "sign_ext:sign_extend" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 131
Warning (12125): Using design file shift_left_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shift_left_2-Behavior File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd Line: 10
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd Line: 4
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:shift_left" File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 132
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[1]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[2]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[3]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[4]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[5]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[6]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[7]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[8]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[9]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[10]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[11]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[12]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[13]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[14]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[15]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[16]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[17]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[18]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[19]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[20]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[21]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[22]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[23]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[24]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[25]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[26]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[27]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[28]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[29]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[30]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14025): LATCH primitive "alu_component:main_alu|alu_output_temp[31]" is permanently disabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 20
Warning (14026): LATCH primitive "registers_file:registers|reg_number1[0]" is permanently enabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (14026): LATCH primitive "registers_file:registers|reg_number1[1]" is permanently enabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (14026): LATCH primitive "registers_file:registers|reg_number1[2]" is permanently enabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (14026): LATCH primitive "registers_file:registers|reg_number1[3]" is permanently enabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (14026): LATCH primitive "registers_file:registers|reg_number1[4]" is permanently enabled File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_instruction[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_instruction_fw1[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 8
    Warning (13410): Pin "debug_rs[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[2]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[4]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[6]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[8]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[10]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[12]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[14]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[16]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[18]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[20]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[22]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[24]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[26]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[28]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[30]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rs[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[2]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[4]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[6]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[8]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[10]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[12]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[14]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[16]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[18]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[20]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[22]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[24]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[26]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[28]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[30]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rt[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[2]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[4]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[6]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[8]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[10]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[12]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[14]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[16]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[18]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[20]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[22]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[24]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[26]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[28]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[30]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_rd[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[2]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[4]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[6]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[8]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[10]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[12]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[14]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[16]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[18]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[20]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[22]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[24]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[26]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[28]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[30]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_mem_data[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 9
    Warning (13410): Pin "debug_instruction_address[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_instruction_address[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_pc_plus_four[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_pc_plus_four[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_next_instruction_address[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_next_instruction_address[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[0]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[1]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[2]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[3]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[4]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[5]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[6]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[7]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[8]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[9]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[10]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[11]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[12]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[13]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[14]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[15]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[16]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[17]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[18]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[19]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[20]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[21]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[22]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[23]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[24]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[25]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[26]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[27]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[28]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[29]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[30]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
    Warning (13410): Pin "debug_mem_address[31]" is stuck at GND File: C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 386 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 320 output pins
    Info (21061): Implemented 65 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 278 warnings
    Info: Peak virtual memory: 1050 megabytes
    Info: Processing ended: Tue Nov 29 10:48:04 2016
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:57


