Command: /home/park/PROJECT/02_2D_Interpolator/03_Sim/1_func/231101a/simv -ucli -ucli2Proc -lca -l /home/park/PROJECT/02_2D_Interpolator/03_Sim/1_func/231101a/verdiLog/sim.log
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Nov  1 22:55 2023

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/park/synopsys/Verdi3_L-2016.06-1/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/park/PROJECT/02_2D_Interpolator/03_Sim/1_func/231101a/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/park/PROJECT/02_2D_Interpolator/03_Sim/1_func/231101a/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ns.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(8720)

ucli% ucliCore::getToolPID
8720
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
8720
ucli% pid
8727
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.park.8720 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ns.

ucli% senv
activeDomain: Verilog
activeFile: /home/park/PROJECT/02_2D_Interpolator/02_Env/01_Source_Code/./02_Verification/./01_class/pkg_verification.sv
activeFrame: -1
activeLine: 1
activeScope: pkg_verification
activeThread: 5
endCol: 0
file: /home/park/PROJECT/02_2D_Interpolator/02_Env/01_Source_Code/./02_Verification/./01_class/pkg_verification.sv
frame: -1
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: /home/park/PROJECT/02_2D_Interpolator/03_Sim/1_func/231101a/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 8720
scope: pkg_verification
startCol: 0
state: stopped
thread: 5
time: 0
timePrecision: 1 ns
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ns
CPU Time:      0.240 seconds;       Data structure size:   0.0Mb
Wed Nov  1 22:55:17 2023

VERDI_SIM_Terminated

