Minwook Ahn , Jonghee W. Yoon , Yunheung Paek , Yoonjin Kim , Mary Kiemb , Kiyoung Choi, A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Alexander Aiken , Alexandru Nicolau , Steven Novack, Resource-Constrained Software Pipelining, IEEE Transactions on Parallel and Distributed Systems, v.6 n.12, p.1248-1270, December 1995[doi>10.1109/71.476167]
Vicki H. Allan , Reese B. Jones , Randall M. Lee , Stephen J. Allan, Software pipelining, ACM Computing Surveys (CSUR), v.27 n.3, p.367-432, Sept. 1995[doi>10.1145/212094.212131]
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil Dutt, Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065667]
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil D. Dutt, Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1189-1202, November 2006[doi>10.1109/TVLSI.2006.886411]
Cabodi, G., Kondratyev, A., Lavagno, L., Nocco, S., Quer, S., and Watanabe, Y. 2005. A bmc- based formulation for the scheduling problem of hardware systems. Int. J. Softw. Tools. Technol. Transfer. 7, 2, 102--117.
Carpenter, J., Funk, S., Holman, P., Srinivasan, A., Anderson, J., and Baruah, S. 2004. A Categorization of Real-Time Multiprocessor Scheduling Problems and Algorithms. Chapman and Hall/CRC, 30--1--30--19.
Claus, C., Muller, F. H., Zeppenfeld, J., and Stechele, W. 2007. A new framework to accelerate virtex-ii pro dynamic partial self-reconfiguration. In Proceedings of the 14th Reconfigurable Architectures Workshop.
Cuoccio, A., Grassi, P. R., Rana, V., Santambrogio, M. D., and Sciuto, D. 2008. A generation flow for self-reconfiguration controllers customization. In Proceedings of the IEEE International Symposium on Electronic Design, Test and Applications (DELTA'08). IEEE Computer Society, 279--284.
Martin Davis , George Logemann , Donald Loveland, A machine program for theorem-proving, Communications of the ACM, v.5 n.7, p.394-397, July 1962[doi>10.1145/368273.368557]
DeHon, A., Markoviskiy, Y., Caspi, E., Chu, M., Huang, R., Perissakis, S., Pozzi, L., Yeh, J., and Wawrzynek, J. 2006. Stream computations organized for reconfigurable execution. Microprocess. Microsyst. 30, 6, 334--354.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Dittmann, F. 2007. Methods to exploit reconfigurable fabrics. Ph.D. dissertation, University of Paderborn, Germany.
Bruno Dutertre , Leonardo de Moura, A fast linear-arithmetic solver for DPLL(T), Proceedings of the 18th international conference on Computer Aided Verification, August 17-20, 2006, Seattle, WA[doi>10.1007/11817963_11]
S. Fekete , E. Köhler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany
Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]
Yujia Jin , Nadathur Satish , Kaushik Ravindran , Kurt Keutzer, An automated exploration framework for FPGA-based soft multiprocessor systems, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084903]
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 4598, 671--680.
Mark H. Klein , Thomas Ralya , Bill Pollak , Ray Obenza , Michael González Harbour, A practitioner's handbook for real-time analysis, Kluwer Academic Publishers, Norwell, MA, 1993
Manjunath Kudlur , Scott Mahlke, Orchestrating the execution of stream programs on multicore platforms, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375596]
Zhiyuan Li , Scott Hauck, Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503076]
Yuan Lin , Manjunath Kudlur , Scott Mahlke , Trevor Mudge, Hierarchical coarse-grained stream compilation for software defined radio, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289903]
Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-Time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09).
Accelerated SAT-based Scheduling of Control/Data Flow Graphs, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.395, September 16-18, 2002
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Noguera, J. and Badia, R. M. 2005. Performance and energy analysis of task-level graph transformation techniques for dynamically reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05). T. Rissa, S. J. E. Wilton, and P. H. W. Leong Eds., IEEE Press, 563--567.
Juanjo Noguera , Rosa M. Badia, System-level power-performance tradeoffs for reconfigurable computing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.730-739, July 2006[doi>10.1109/TVLSI.2006.878343]
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
Li Shang , Robert P. Dick , Niraj K. Jha, SLOPES: Hardware–Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.508-526, March 2007[doi>10.1109/TCAD.2006.883909]
Vivy Suhendra , Chandrashekar Raghavan , Tulika Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176809]
Xilinx. 2005. Xilinx virtex-4 family overview. preliminary specification ds112. Tech. rep., Xilinx Inc.
Mingxuan Yuan , Xiuqiang He , Zonghua Gu, Hardware/Software Partitioning and Static Task Scheduling on Runtime Reconfigurable FPGAs using a SMT Solver, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.295-304, April 22-24, 2008[doi>10.1109/RTAS.2008.39]
