DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
]
instances [
(Instance
name "Udut"
duLibraryName "hsio"
duName "idelay_block"
elements [
]
mwi 0
uid 45,0
)
(Instance
name "Utst"
duLibraryName "hsio"
duName "idelay_block_tester"
elements [
]
mwi 0
uid 424,0
)
(Instance
name "Uidelayprog"
duLibraryName "hsio"
duName "idelay_prog"
elements [
]
mwi 0
uid 696,0
)
(Instance
name "Uidelayctrl"
duLibraryName "unisim"
duName "IDELAYCTRL"
elements [
]
mwi 0
uid 841,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb"
)
(vvPair
variable "date"
value "09/13/12"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "idelay_block_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "idelay_block_tb"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:34:12"
)
(vvPair
variable "unit"
value "idelay_block_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 268,0
optionalChildren [
*1 (SaComponent
uid 45,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,17625,43000,18375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
)
xt "44000,17500,47600,18500"
st "ddrdata_i"
blo "44000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,16625,43000,17375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "44000,16500,45000,17500"
st "clk"
blo "44000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,18625,43000,19375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
)
xt "44000,18500,45000,19500"
st "rst"
blo "44000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 3,0
)
)
)
*5 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,28625,43000,29375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "44000,28500,48200,29500"
st "idelay_inc"
blo "44000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_inc"
t "std_logic"
o 4
suid 5,0
)
)
)
*6 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,29625,43000,30375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
)
xt "44000,29500,47400,30500"
st "idelay_ce"
blo "44000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ce"
t "std_logic"
o 3
suid 6,0
)
)
)
*7 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,30625,43000,31375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "44000,30500,48700,31500"
st "idelay_zero"
blo "44000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_zero"
t "std_logic"
o 5
suid 7,0
)
)
)
*8 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,16625,55750,17375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "50100,16500,54000,17500"
st "stream0_o"
ju 2
blo "54000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 9
suid 8,0
)
)
)
*9 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,17625,55750,18375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
)
xt "50100,17500,54000,18500"
st "stream1_o"
ju 2
blo "54000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 10
suid 9,0
)
)
)
*10 (CptPort
uid 935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,34625,55750,35375"
)
tg (CPTG
uid 937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
)
xt "44100,34500,54000,35500"
st "dbg_ddrdata_idelayed_o"
ju 2
blo "54000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 8
suid 10,0
)
)
)
*11 (CptPort
uid 1218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,32625,43000,33375"
)
tg (CPTG
uid 1220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1221,0
va (VaSet
)
xt "44000,32500,48600,33500"
st "str_swap_i"
blo "44000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "str_swap_i"
t "std_logic"
o 7
suid 13,0
)
)
)
]
shape (Rectangle
uid 46,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,16000,55000,36000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 47,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 48,0
va (VaSet
font "helvetica,8,1"
)
xt "45850,22000,47550,23000"
st "hsio"
blo "45850,22800"
tm "BdLibraryNameMgr"
)
*13 (Text
uid 49,0
va (VaSet
font "helvetica,8,1"
)
xt "45850,23000,51350,24000"
st "idelay_block"
blo "45850,23800"
tm "CptNameMgr"
)
*14 (Text
uid 50,0
va (VaSet
font "helvetica,8,1"
)
xt "45850,24000,47750,25000"
st "Udut"
blo "45850,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 51,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 52,0
text (MLText
uid 53,0
va (VaSet
)
xt "28000,22000,28000,22000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*15 (Net
uid 78,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 4,0
)
declText (MLText
uid 79,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,-1600,38900,-400"
st "SIGNAL clk                  : std_logic"
)
)
*16 (Net
uid 86,0
decl (Decl
n "rst"
t "std_logic"
o 7
suid 5,0
)
declText (MLText
uid 87,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,9200,38700,10400"
st "SIGNAL rst                  : std_logic"
)
)
*17 (Net
uid 94,0
decl (Decl
n "clk200"
t "std_logic"
o 2
suid 6,0
)
declText (MLText
uid 95,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,-400,39800,800"
st "SIGNAL clk200               : std_logic"
)
)
*18 (Net
uid 102,0
decl (Decl
n "idelay_inc"
t "std_logic"
o 5
suid 7,0
)
declText (MLText
uid 103,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,5600,40200,6800"
st "SIGNAL idelay_inc           : std_logic"
)
)
*19 (Net
uid 110,0
decl (Decl
n "idelay_ce"
t "std_logic_vector"
b "(71 DOWNTO 0)"
o 4
suid 8,0
)
declText (MLText
uid 111,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,3200,51200,4400"
st "SIGNAL idelay_ce            : std_logic_vector(23 DOWNTO 0)"
)
)
*20 (Net
uid 118,0
decl (Decl
n "idelay_zero"
t "std_logic_vector"
b "(71 DOWNTO 0)"
o 6
suid 9,0
)
declText (MLText
uid 119,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,6800,51600,8000"
st "SIGNAL idelay_zero          : std_logic_vector(23 DOWNTO 0)"
)
)
*21 (Grouping
uid 207,0
optionalChildren [
*22 (CommentText
uid 209,0
shape (Rectangle
uid 210,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,45000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 211,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,38600,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 212,0
shape (Rectangle
uid 213,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,46000,49000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 214,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,46000,48100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 215,0
shape (Rectangle
uid 216,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,45000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 217,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,38100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 218,0
shape (Rectangle
uid 219,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,48000,28000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 220,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,48000,25900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 221,0
shape (Rectangle
uid 222,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,47000,65000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 223,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,47200,54300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 224,0
shape (Rectangle
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,65000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 226,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,50800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 227,0
shape (Rectangle
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,46000,45000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 229,0
va (VaSet
fg "32768,0,0"
)
xt "31050,46500,37950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 230,0
shape (Rectangle
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,49000,28000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 232,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,49000,26200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 233,0
shape (Rectangle
uid 234,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,50000,28000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 235,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,50000,26900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 236,0
shape (Rectangle
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,45000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 238,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,38700,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 208,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "24000,46000,65000,51000"
)
oxt "14000,66000,55000,71000"
)
*32 (SaComponent
uid 424,0
optionalChildren [
*33 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,19625,-3250,20375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "-7500,19500,-5000,20500"
st "clk200"
ju 2
blo "-5000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk200"
t "std_logic"
o 2
)
)
)
*34 (CptPort
uid 481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,16625,-3250,17375"
)
tg (CPTG
uid 483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "-7700,16500,-5000,17500"
st "clk_out"
ju 2
blo "-5000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_out"
t "std_logic"
o 1
)
)
)
*35 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,17625,-3250,18375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "-7900,17500,-5000,18500"
st "ddrdata"
ju 2
blo "-5000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrdata"
t "std_logic"
o 3
)
)
)
*36 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,18625,-3250,19375"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
)
xt "-7700,18500,-5000,19500"
st "rst_out"
ju 2
blo "-5000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_out"
t "std_logic"
o 6
)
)
)
*37 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,16625,-14000,17375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "-13000,16500,-10100,17500"
st "stream0"
blo "-13000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "stream0"
t "std_logic"
o 7
)
)
)
*38 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14750,17625,-14000,18375"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 500,0
va (VaSet
)
xt "-13000,17500,-10100,18500"
st "stream1"
blo "-13000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "stream1"
t "std_logic"
o 8
)
)
)
*39 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,31625,-3250,32375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "-9300,31500,-5000,32500"
st "reg_idelay"
ju 2
blo "-5000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_idelay"
t "std_logic_vector"
b "(15 downto 0)"
o 4
)
)
)
*40 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4000,32625,-3250,33375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "-9300,32500,-5000,33500"
st "rwr_idelay"
ju 2
blo "-5000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rwr_idelay"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 425,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-14000,16000,-4000,36000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 426,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 427,0
va (VaSet
font "helvetica,8,1"
)
xt "-12700,24000,-11000,25000"
st "hsio"
blo "-12700,24800"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 428,0
va (VaSet
font "helvetica,8,1"
)
xt "-12700,25000,-4300,26000"
st "idelay_block_tester"
blo "-12700,25800"
tm "CptNameMgr"
)
*43 (Text
uid 429,0
va (VaSet
font "helvetica,8,1"
)
xt "-12700,26000,-11000,27000"
st "Utst"
blo "-12700,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 430,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 431,0
text (MLText
uid 432,0
va (VaSet
)
xt "-38000,22000,-38000,22000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*44 (Net
uid 469,0
decl (Decl
n "ddrdata"
t "std_logic"
o 3
suid 10,0
)
declText (MLText
uid 470,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,2000,40200,3200"
st "SIGNAL ddrdata              : std_logic"
)
)
*45 (Net
uid 471,0
decl (Decl
n "stream0"
t "std_logic"
o 8
suid 11,0
)
declText (MLText
uid 472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,11600,40000,12800"
st "SIGNAL stream0              : std_logic"
)
)
*46 (Net
uid 473,0
decl (Decl
n "stream1"
t "std_logic"
o 9
suid 12,0
)
declText (MLText
uid 474,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,12800,40000,14000"
st "SIGNAL stream1              : std_logic"
)
)
*47 (SaComponent
uid 696,0
optionalChildren [
*48 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,29625,7000,30375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "8000,29500,9000,30500"
st "clk"
blo "8000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 1,0
)
)
)
*49 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,28625,7000,29375"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 675,0
va (VaSet
)
xt "8000,28500,9000,29500"
st "rst"
blo "8000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 7,0
)
)
)
*50 (CptPort
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,29625,20750,30375"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 679,0
va (VaSet
)
xt "14100,29500,19000,30500"
st "idelay_ce_o"
ju 2
blo "19000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ce_o"
t "std_logic_vector"
b "(71 downto 0)"
o 3
suid 8,0
)
)
)
*51 (CptPort
uid 680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,28625,20750,29375"
)
tg (CPTG
uid 682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 683,0
va (VaSet
)
xt "13800,28500,19000,29500"
st "idelay_inc_o"
ju 2
blo "19000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idelay_inc_o"
t "std_logic"
o 4
suid 9,0
)
)
)
*52 (CptPort
uid 684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,30625,20750,31375"
)
tg (CPTG
uid 686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 687,0
va (VaSet
)
xt "13300,30500,19000,31500"
st "idelay_zero_o"
ju 2
blo "19000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_zero_o"
t "std_logic_vector"
b "(71 downto 0)"
o 5
suid 10,0
)
)
)
*53 (CptPort
uid 692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,32625,7000,33375"
)
tg (CPTG
uid 694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 695,0
va (VaSet
)
xt "8000,32500,13000,33500"
st "rwr_idelay_i"
blo "8000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rwr_idelay_i"
t "std_logic"
o 2
suid 12,0
)
)
)
*54 (CptPort
uid 1133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,31625,7000,32375"
)
tg (CPTG
uid 1135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1136,0
va (VaSet
)
xt "8000,31500,11600,32500"
st "databus_i"
blo "8000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "databus_i"
t "std_logic_vector"
b "(15 downto 0)"
o 1
suid 8,0
)
)
)
*55 (CptPort
uid 1214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,32625,20750,33375"
)
tg (CPTG
uid 1216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1217,0
va (VaSet
)
xt "14100,32500,19000,33500"
st "str_swap_o"
ju 2
blo "19000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "str_swap_o"
t "std_logic_vector"
b "(71 downto 0)"
o 6
suid 9,0
)
)
)
]
shape (Rectangle
uid 697,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,28000,20000,35000"
)
oxt "15000,6000,29000,16000"
ttg (MlTextGroup
uid 698,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 699,0
va (VaSet
font "helvetica,8,1"
)
xt "10400,35000,12100,36000"
st "hsio"
blo "10400,35800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 700,0
va (VaSet
font "helvetica,8,1"
)
xt "10400,36000,15600,37000"
st "idelay_prog"
blo "10400,36800"
tm "CptNameMgr"
)
*58 (Text
uid 701,0
va (VaSet
font "helvetica,8,1"
)
xt "10400,37000,15700,38000"
st "Uidelayprog"
blo "10400,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 702,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 703,0
text (MLText
uid 704,0
va (VaSet
)
xt "-13500,25000,-13500,25000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*59 (Net
uid 721,0
lang 2
decl (Decl
n "rwr_idelay"
t "std_logic"
o 11
suid 19,0
)
declText (MLText
uid 722,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,10400,40400,11600"
st "SIGNAL rwr_idelay           : std_logic"
)
)
*60 (Net
uid 723,0
lang 2
decl (Decl
n "reg_idelay"
t "std_logic_vector"
b "(15 downto 0)"
o 10
suid 20,0
)
declText (MLText
uid 724,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,8000,50300,9200"
st "SIGNAL reg_idelay           : std_logic_vector(15 downto 0)"
)
)
*61 (SaComponent
uid 841,0
optionalChildren [
*62 (CptPort
uid 850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,46625,1750,47375"
)
tg (CPTG
uid 852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 853,0
va (VaSet
)
xt "-1800,46500,0,47500"
st "RDY"
ju 2
blo "0,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDY"
t "std_ulogic"
o 1
)
)
)
*63 (CptPort
uid 854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,46625,-7000,47375"
)
tg (CPTG
uid 856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 857,0
va (VaSet
)
xt "-6000,46500,-2600,47500"
st "REFCLK"
blo "-6000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK"
t "std_ulogic"
o 2
)
)
)
*64 (CptPort
uid 858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,47625,-7000,48375"
)
tg (CPTG
uid 860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 861,0
va (VaSet
)
xt "-6000,47500,-4400,48500"
st "RST"
blo "-6000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 842,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-7000,46000,1000,49000"
)
oxt "15000,28000,23000,31000"
ttg (MlTextGroup
uid 843,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 844,0
va (VaSet
font "helvetica,8,1"
)
xt "-5950,49000,-3350,50000"
st "unisim"
blo "-5950,49800"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 845,0
va (VaSet
font "helvetica,8,1"
)
xt "-5950,50000,-50,51000"
st "IDELAYCTRL"
blo "-5950,50800"
tm "CptNameMgr"
)
*67 (Text
uid 846,0
va (VaSet
font "helvetica,8,1"
)
xt "-5950,51000,-1250,52000"
st "Uidelayctrl"
blo "-5950,51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 847,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 848,0
text (MLText
uid 849,0
va (VaSet
font "clean,8,0"
)
xt "-3000,46000,-3000,46000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*68 (Net
uid 878,0
decl (Decl
n "idelay_ctrl_rdy"
t "std_logic"
o 12
suid 21,0
)
declText (MLText
uid 879,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,4400,40900,5600"
st "SIGNAL idelay_ctrl_rdy      : std_logic"
)
)
*69 (Net
uid 947,0
decl (Decl
n "dbg_ddrdata_idelayed"
t "std_logic"
o 13
suid 24,0
)
declText (MLText
uid 948,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,800,43100,2000"
st "SIGNAL dbg_ddrdata_idelayed : std_logic"
)
)
*70 (Net
uid 1230,0
decl (Decl
n "str_swap"
t "std_logic_vector"
b "(71 downto 0)"
o 14
suid 30,0
)
declText (MLText
uid 1231,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*71 (Wire
uid 56,0
shape (OrthoPolyLine
uid 57,0
va (VaSet
vasetType 3
)
xt "55750,17000,62000,17000"
pts [
"55750,17000"
"62000,17000"
]
)
start &8
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 60,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61,0
va (VaSet
)
xt "56000,16000,58900,17000"
st "stream0"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &45
)
*72 (Wire
uid 64,0
shape (OrthoPolyLine
uid 65,0
va (VaSet
vasetType 3
)
xt "55750,18000,62000,18000"
pts [
"55750,18000"
"62000,18000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 68,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "56000,17000,58900,18000"
st "stream1"
blo "56000,17800"
tm "WireNameMgr"
)
)
on &46
)
*73 (Wire
uid 72,0
shape (OrthoPolyLine
uid 73,0
va (VaSet
vasetType 3
)
xt "-3250,18000,42250,18000"
pts [
"-3250,18000"
"42250,18000"
]
)
start &35
end &2
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 76,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77,0
va (VaSet
)
xt "-2000,17000,900,18000"
st "ddrdata"
blo "-2000,17800"
tm "WireNameMgr"
)
)
on &44
)
*74 (Wire
uid 80,0
shape (OrthoPolyLine
uid 81,0
va (VaSet
vasetType 3
)
xt "-3250,17000,42250,17000"
pts [
"-3250,17000"
"42250,17000"
]
)
start &34
end &3
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 84,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85,0
va (VaSet
)
xt "-2000,16000,-1000,17000"
st "clk"
blo "-2000,16800"
tm "WireNameMgr"
)
)
on &15
)
*75 (Wire
uid 88,0
shape (OrthoPolyLine
uid 89,0
va (VaSet
vasetType 3
)
xt "-3250,19000,42250,19000"
pts [
"-3250,19000"
"42250,19000"
]
)
start &36
end &4
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 92,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93,0
va (VaSet
)
xt "-2000,18000,-1000,19000"
st "rst"
blo "-2000,18800"
tm "WireNameMgr"
)
)
on &16
)
*76 (Wire
uid 96,0
shape (OrthoPolyLine
uid 97,0
va (VaSet
vasetType 3
)
xt "-3250,20000,7000,20000"
pts [
"-3250,20000"
"7000,20000"
]
)
start &33
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101,0
va (VaSet
)
xt "-2000,19000,500,20000"
st "clk200"
blo "-2000,19800"
tm "WireNameMgr"
)
)
on &17
)
*77 (Wire
uid 167,0
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
)
xt "-20000,17000,-14750,17000"
pts [
"-20000,17000"
"-14750,17000"
]
)
end &37
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "-19000,16000,-16100,17000"
st "stream0"
blo "-19000,16800"
tm "WireNameMgr"
)
)
on &45
)
*78 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "-20000,18000,-14750,18000"
pts [
"-20000,18000"
"-14750,18000"
]
)
end &38
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "-19000,17000,-16100,18000"
st "stream1"
blo "-19000,17800"
tm "WireNameMgr"
)
)
on &46
)
*79 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "20750,29000,42250,29000"
pts [
"20750,29000"
"42250,29000"
]
)
start &51
end &5
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 548,0
va (VaSet
)
xt "22000,28000,26200,29000"
st "idelay_inc"
blo "22000,28800"
tm "WireNameMgr"
)
)
on &18
)
*80 (Wire
uid 565,0
shape (OrthoPolyLine
uid 566,0
va (VaSet
vasetType 3
)
xt "3000,30000,6250,30000"
pts [
"3000,30000"
"6250,30000"
]
)
end &48
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
)
xt "4000,29000,5000,30000"
st "clk"
blo "4000,29800"
tm "WireNameMgr"
)
)
on &15
)
*81 (Wire
uid 573,0
shape (OrthoPolyLine
uid 574,0
va (VaSet
vasetType 3
)
xt "3000,29000,6250,29000"
pts [
"3000,29000"
"6250,29000"
]
)
end &49
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "4000,28000,5000,29000"
st "rst"
blo "4000,28800"
tm "WireNameMgr"
)
)
on &16
)
*82 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3250,32000,6250,32000"
pts [
"-3250,32000"
"6250,32000"
]
)
start &39
end &54
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
)
xt "-2000,31000,2300,32000"
st "reg_idelay"
blo "-2000,31800"
tm "WireNameMgr"
)
)
on &60
)
*83 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
)
xt "-3250,33000,6250,33000"
pts [
"-3250,33000"
"6250,33000"
]
)
start &40
end &53
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
)
xt "-2000,32000,2300,33000"
st "rwr_idelay"
blo "-2000,32800"
tm "WireNameMgr"
)
)
on &59
)
*84 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "32000,31000,42250,31000"
pts [
"32000,31000"
"42250,31000"
]
)
end &7
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "33000,30000,41700,31000"
st "idelay_zero(0) : (71:0)"
blo "33000,30800"
tm "WireNameMgr"
)
)
on &20
)
*85 (Wire
uid 784,0
shape (OrthoPolyLine
uid 785,0
va (VaSet
vasetType 3
)
xt "32000,30000,42250,30000"
pts [
"32000,30000"
"42250,30000"
]
)
end &6
es 0
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "33000,29000,40900,30000"
st "idelay_ce(0) : (71:0)"
blo "33000,29800"
tm "WireNameMgr"
)
)
on &19
)
*86 (Wire
uid 862,0
shape (OrthoPolyLine
uid 863,0
va (VaSet
vasetType 3
)
xt "1750,47000,11000,47000"
pts [
"1750,47000"
"11000,47000"
]
)
start &62
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 867,0
va (VaSet
)
xt "2000,46000,8000,47000"
st "idelay_ctrl_rdy"
blo "2000,46800"
tm "WireNameMgr"
)
)
on &68
)
*87 (Wire
uid 868,0
shape (OrthoPolyLine
uid 869,0
va (VaSet
vasetType 3
)
xt "-13000,47000,-7750,47000"
pts [
"-13000,47000"
"-7750,47000"
]
)
end &63
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
)
xt "-12000,46000,-9500,47000"
st "clk200"
blo "-12000,46800"
tm "WireNameMgr"
)
)
on &17
)
*88 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
)
xt "-13000,48000,-7750,48000"
pts [
"-13000,48000"
"-7750,48000"
]
)
end &64
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
)
xt "-12000,47000,-11000,48000"
st "rst"
blo "-12000,47800"
tm "WireNameMgr"
)
)
on &16
)
*89 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "55750,35000,65000,35000"
pts [
"55750,35000"
"65000,35000"
]
)
start &10
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "56000,34000,64900,35000"
st "dbg_ddrdata_idelayed"
blo "56000,34800"
tm "WireNameMgr"
)
)
on &69
)
*90 (Wire
uid 1224,0
shape (OrthoPolyLine
uid 1225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,33000,29000,33000"
pts [
"20750,33000"
"29000,33000"
]
)
start &55
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
)
xt "22000,32000,25400,33000"
st "str_swap"
blo "22000,32800"
tm "WireNameMgr"
)
)
on &70
)
*91 (Wire
uid 1236,0
shape (OrthoPolyLine
uid 1237,0
va (VaSet
vasetType 3
)
xt "32000,33000,42250,33000"
pts [
"32000,33000"
"42250,33000"
]
)
end &11
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "33000,32000,40900,33000"
st "str_swap(0) : (71:0)"
blo "33000,32800"
tm "WireNameMgr"
)
)
on &70
)
*92 (Wire
uid 1244,0
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,30000,29000,30000"
pts [
"20750,30000"
"29000,30000"
]
)
start &50
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "22000,29000,25400,30000"
st "idelay_ce"
blo "22000,29800"
tm "WireNameMgr"
)
)
on &19
)
*93 (Wire
uid 1252,0
shape (OrthoPolyLine
uid 1253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,31000,29000,31000"
pts [
"20750,31000"
"29000,31000"
]
)
start &52
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
)
xt "22000,30000,26700,31000"
st "idelay_zero"
blo "22000,30800"
tm "WireNameMgr"
)
)
on &20
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *94 (PackageList
uid 257,0
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,-4900,6500,-4000"
st "Package List"
blo "0,-4200"
)
*96 (MLText
uid 259,0
va (VaSet
isHidden 1
)
xt "0,-4000,13500,0"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 260,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 261,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*98 (Text
uid 262,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*99 (MLText
uid 263,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*100 (Text
uid 264,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*101 (MLText
uid 265,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 266,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*103 (MLText
uid 267,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,1,1604,1155"
viewArea "-21755,14671,67764,78272"
cachedDiagramExtent "-20400,-4900,65400,52000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-69000,0"
lastUid 1257,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*105 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*106 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*108 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*109 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*111 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*112 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*114 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*115 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*117 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*118 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*120 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*122 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*124 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,-3600,26500,-2600"
st "Declarations"
blo "21000,-2800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,-2600,23400,-1600"
st "Ports:"
blo "21000,-1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,-3600,24700,-2600"
st "Pre User:"
blo "21000,-2800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "21000,-3600,21000,-3600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,-2600,28200,-1600"
st "Diagram Signals:"
blo "21000,-1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,-3600,25700,-2600"
st "Post User:"
blo "21000,-2800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "21000,-3600,21000,-3600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 33,0
usingSuid 1
emptyRow *125 (LEmptyRow
)
uid 270,0
optionalChildren [
*126 (RefLabelRowHdr
)
*127 (TitleRowHdr
)
*128 (FilterRowHdr
)
*129 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*130 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*131 (GroupColHdr
tm "GroupColHdrMgr"
)
*132 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*133 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*134 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*135 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*136 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*137 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 1
suid 4,0
)
)
uid 245,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 7
suid 5,0
)
)
uid 247,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk200"
t "std_logic"
o 2
suid 6,0
)
)
uid 249,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_inc"
t "std_logic"
o 5
suid 7,0
)
)
uid 251,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_ce"
t "std_logic_vector"
b "(71 DOWNTO 0)"
o 4
suid 8,0
)
)
uid 253,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_zero"
t "std_logic_vector"
b "(71 DOWNTO 0)"
o 6
suid 9,0
)
)
uid 255,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddrdata"
t "std_logic"
o 3
suid 10,0
)
)
uid 475,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stream0"
t "std_logic"
o 8
suid 11,0
)
)
uid 477,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stream1"
t "std_logic"
o 9
suid 12,0
)
)
uid 479,0
)
*147 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rwr_idelay"
t "std_logic"
o 11
suid 19,0
)
)
uid 725,0
)
*148 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_idelay"
t "std_logic_vector"
b "(15 downto 0)"
o 10
suid 20,0
)
)
uid 727,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_ctrl_rdy"
t "std_logic"
o 12
suid 21,0
)
)
uid 882,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_ddrdata_idelayed"
t "std_logic"
o 13
suid 24,0
)
)
uid 949,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "str_swap"
t "std_logic_vector"
b "(71 downto 0)"
o 14
suid 30,0
)
)
uid 1232,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 283,0
optionalChildren [
*152 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *153 (MRCItem
litem &125
pos 14
dimension 20
)
uid 285,0
optionalChildren [
*154 (MRCItem
litem &126
pos 0
dimension 20
uid 286,0
)
*155 (MRCItem
litem &127
pos 1
dimension 23
uid 287,0
)
*156 (MRCItem
litem &128
pos 2
hidden 1
dimension 20
uid 288,0
)
*157 (MRCItem
litem &138
pos 0
dimension 20
uid 246,0
)
*158 (MRCItem
litem &139
pos 1
dimension 20
uid 248,0
)
*159 (MRCItem
litem &140
pos 2
dimension 20
uid 250,0
)
*160 (MRCItem
litem &141
pos 3
dimension 20
uid 252,0
)
*161 (MRCItem
litem &142
pos 4
dimension 20
uid 254,0
)
*162 (MRCItem
litem &143
pos 5
dimension 20
uid 256,0
)
*163 (MRCItem
litem &144
pos 6
dimension 20
uid 476,0
)
*164 (MRCItem
litem &145
pos 7
dimension 20
uid 478,0
)
*165 (MRCItem
litem &146
pos 8
dimension 20
uid 480,0
)
*166 (MRCItem
litem &147
pos 9
dimension 20
uid 726,0
)
*167 (MRCItem
litem &148
pos 10
dimension 20
uid 728,0
)
*168 (MRCItem
litem &149
pos 11
dimension 20
uid 883,0
)
*169 (MRCItem
litem &150
pos 12
dimension 20
uid 950,0
)
*170 (MRCItem
litem &151
pos 13
dimension 20
uid 1233,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 289,0
optionalChildren [
*171 (MRCItem
litem &129
pos 0
dimension 20
uid 290,0
)
*172 (MRCItem
litem &131
pos 1
dimension 50
uid 291,0
)
*173 (MRCItem
litem &132
pos 2
dimension 100
uid 292,0
)
*174 (MRCItem
litem &133
pos 3
dimension 50
uid 293,0
)
*175 (MRCItem
litem &134
pos 4
dimension 100
uid 294,0
)
*176 (MRCItem
litem &135
pos 5
dimension 100
uid 295,0
)
*177 (MRCItem
litem &136
pos 6
dimension 50
uid 296,0
)
*178 (MRCItem
litem &137
pos 7
dimension 80
uid 297,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 284,0
vaOverrides [
]
)
]
)
uid 269,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *179 (LEmptyRow
)
uid 299,0
optionalChildren [
*180 (RefLabelRowHdr
)
*181 (TitleRowHdr
)
*182 (FilterRowHdr
)
*183 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*184 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*185 (GroupColHdr
tm "GroupColHdrMgr"
)
*186 (NameColHdr
tm "GenericNameColHdrMgr"
)
*187 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*188 (InitColHdr
tm "GenericValueColHdrMgr"
)
*189 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*190 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 311,0
optionalChildren [
*191 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *192 (MRCItem
litem &179
pos 0
dimension 20
)
uid 313,0
optionalChildren [
*193 (MRCItem
litem &180
pos 0
dimension 20
uid 314,0
)
*194 (MRCItem
litem &181
pos 1
dimension 23
uid 315,0
)
*195 (MRCItem
litem &182
pos 2
hidden 1
dimension 20
uid 316,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 317,0
optionalChildren [
*196 (MRCItem
litem &183
pos 0
dimension 20
uid 318,0
)
*197 (MRCItem
litem &185
pos 1
dimension 50
uid 319,0
)
*198 (MRCItem
litem &186
pos 2
dimension 100
uid 320,0
)
*199 (MRCItem
litem &187
pos 3
dimension 100
uid 321,0
)
*200 (MRCItem
litem &188
pos 4
dimension 50
uid 322,0
)
*201 (MRCItem
litem &189
pos 5
dimension 50
uid 323,0
)
*202 (MRCItem
litem &190
pos 6
dimension 80
uid 324,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 312,0
vaOverrides [
]
)
]
)
uid 298,0
type 1
)
activeModelName "BlockDiag"
)
