<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DaVinci interrupt controller definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006 Texas Instruments.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_ARCH_IRQS_H</span>
<span class="cp">#define __ASM_ARCH_IRQS_H</span>

<span class="cm">/* Base address */</span>
<span class="cp">#define DAVINCI_ARM_INTC_BASE 0x01C48000</span>

<span class="cp">#define DAVINCI_INTC_TYPE_AINTC		0</span>
<span class="cp">#define DAVINCI_INTC_TYPE_CP_INTC	1</span>

<span class="cm">/* Interrupt lines */</span>
<span class="cp">#define IRQ_VDINT0       0</span>
<span class="cp">#define IRQ_VDINT1       1</span>
<span class="cp">#define IRQ_VDINT2       2</span>
<span class="cp">#define IRQ_HISTINT      3</span>
<span class="cp">#define IRQ_H3AINT       4</span>
<span class="cp">#define IRQ_PRVUINT      5</span>
<span class="cp">#define IRQ_RSZINT       6</span>
<span class="cp">#define IRQ_VFOCINT      7</span>
<span class="cp">#define IRQ_VENCINT      8</span>
<span class="cp">#define IRQ_ASQINT       9</span>
<span class="cp">#define IRQ_IMXINT       10</span>
<span class="cp">#define IRQ_VLCDINT      11</span>
<span class="cp">#define IRQ_USBINT       12</span>
<span class="cp">#define IRQ_EMACINT      13</span>

<span class="cp">#define IRQ_CCINT0       16</span>
<span class="cp">#define IRQ_CCERRINT     17</span>
<span class="cp">#define IRQ_TCERRINT0    18</span>
<span class="cp">#define IRQ_TCERRINT     19</span>
<span class="cp">#define IRQ_PSCIN        20</span>

<span class="cp">#define IRQ_IDE          22</span>
<span class="cp">#define IRQ_HPIINT       23</span>
<span class="cp">#define IRQ_MBXINT       24</span>
<span class="cp">#define IRQ_MBRINT       25</span>
<span class="cp">#define IRQ_MMCINT       26</span>
<span class="cp">#define IRQ_SDIOINT      27</span>
<span class="cp">#define IRQ_MSINT        28</span>
<span class="cp">#define IRQ_DDRINT       29</span>
<span class="cp">#define IRQ_AEMIFINT     30</span>
<span class="cp">#define IRQ_VLQINT       31</span>
<span class="cp">#define IRQ_TINT0_TINT12 32</span>
<span class="cp">#define IRQ_TINT0_TINT34 33</span>
<span class="cp">#define IRQ_TINT1_TINT12 34</span>
<span class="cp">#define IRQ_TINT1_TINT34 35</span>
<span class="cp">#define IRQ_PWMINT0      36</span>
<span class="cp">#define IRQ_PWMINT1      37</span>
<span class="cp">#define IRQ_PWMINT2      38</span>
<span class="cp">#define IRQ_I2C          39</span>
<span class="cp">#define IRQ_UARTINT0     40</span>
<span class="cp">#define IRQ_UARTINT1     41</span>
<span class="cp">#define IRQ_UARTINT2     42</span>
<span class="cp">#define IRQ_SPINT0       43</span>
<span class="cp">#define IRQ_SPINT1       44</span>

<span class="cp">#define IRQ_DSP2ARM0     46</span>
<span class="cp">#define IRQ_DSP2ARM1     47</span>
<span class="cp">#define IRQ_GPIO0        48</span>
<span class="cp">#define IRQ_GPIO1        49</span>
<span class="cp">#define IRQ_GPIO2        50</span>
<span class="cp">#define IRQ_GPIO3        51</span>
<span class="cp">#define IRQ_GPIO4        52</span>
<span class="cp">#define IRQ_GPIO5        53</span>
<span class="cp">#define IRQ_GPIO6        54</span>
<span class="cp">#define IRQ_GPIO7        55</span>
<span class="cp">#define IRQ_GPIOBNK0     56</span>
<span class="cp">#define IRQ_GPIOBNK1     57</span>
<span class="cp">#define IRQ_GPIOBNK2     58</span>
<span class="cp">#define IRQ_GPIOBNK3     59</span>
<span class="cp">#define IRQ_GPIOBNK4     60</span>
<span class="cp">#define IRQ_COMMTX       61</span>
<span class="cp">#define IRQ_COMMRX       62</span>
<span class="cp">#define IRQ_EMUINT       63</span>

<span class="cp">#define DAVINCI_N_AINTC_IRQ	64</span>

<span class="cp">#define ARCH_TIMER_IRQ IRQ_TINT1_TINT34</span>

<span class="cm">/* DaVinci DM6467-specific Interrupts */</span>
<span class="cp">#define IRQ_DM646X_VP_VERTINT0  0</span>
<span class="cp">#define IRQ_DM646X_VP_VERTINT1  1</span>
<span class="cp">#define IRQ_DM646X_VP_VERTINT2  2</span>
<span class="cp">#define IRQ_DM646X_VP_VERTINT3  3</span>
<span class="cp">#define IRQ_DM646X_VP_ERRINT    4</span>
<span class="cp">#define IRQ_DM646X_RESERVED_1   5</span>
<span class="cp">#define IRQ_DM646X_RESERVED_2   6</span>
<span class="cp">#define IRQ_DM646X_WDINT        7</span>
<span class="cp">#define IRQ_DM646X_CRGENINT0    8</span>
<span class="cp">#define IRQ_DM646X_CRGENINT1    9</span>
<span class="cp">#define IRQ_DM646X_TSIFINT0     10</span>
<span class="cp">#define IRQ_DM646X_TSIFINT1     11</span>
<span class="cp">#define IRQ_DM646X_VDCEINT      12</span>
<span class="cp">#define IRQ_DM646X_USBINT       13</span>
<span class="cp">#define IRQ_DM646X_USBDMAINT    14</span>
<span class="cp">#define IRQ_DM646X_PCIINT       15</span>
<span class="cp">#define IRQ_DM646X_TCERRINT2    20</span>
<span class="cp">#define IRQ_DM646X_TCERRINT3    21</span>
<span class="cp">#define IRQ_DM646X_IDE          22</span>
<span class="cp">#define IRQ_DM646X_HPIINT       23</span>
<span class="cp">#define IRQ_DM646X_EMACRXTHINT  24</span>
<span class="cp">#define IRQ_DM646X_EMACRXINT    25</span>
<span class="cp">#define IRQ_DM646X_EMACTXINT    26</span>
<span class="cp">#define IRQ_DM646X_EMACMISCINT  27</span>
<span class="cp">#define IRQ_DM646X_MCASP0TXINT  28</span>
<span class="cp">#define IRQ_DM646X_MCASP0RXINT  29</span>
<span class="cp">#define IRQ_DM646X_RESERVED_3   31</span>
<span class="cp">#define IRQ_DM646X_MCASP1TXINT  32</span>
<span class="cp">#define IRQ_DM646X_VLQINT       38</span>
<span class="cp">#define IRQ_DM646X_UARTINT2     42</span>
<span class="cp">#define IRQ_DM646X_SPINT0       43</span>
<span class="cp">#define IRQ_DM646X_SPINT1       44</span>
<span class="cp">#define IRQ_DM646X_DSP2ARMINT   45</span>
<span class="cp">#define IRQ_DM646X_RESERVED_4   46</span>
<span class="cp">#define IRQ_DM646X_PSCINT       47</span>
<span class="cp">#define IRQ_DM646X_GPIO0        48</span>
<span class="cp">#define IRQ_DM646X_GPIO1        49</span>
<span class="cp">#define IRQ_DM646X_GPIO2        50</span>
<span class="cp">#define IRQ_DM646X_GPIO3        51</span>
<span class="cp">#define IRQ_DM646X_GPIO4        52</span>
<span class="cp">#define IRQ_DM646X_GPIO5        53</span>
<span class="cp">#define IRQ_DM646X_GPIO6        54</span>
<span class="cp">#define IRQ_DM646X_GPIO7        55</span>
<span class="cp">#define IRQ_DM646X_GPIOBNK0     56</span>
<span class="cp">#define IRQ_DM646X_GPIOBNK1     57</span>
<span class="cp">#define IRQ_DM646X_GPIOBNK2     58</span>
<span class="cp">#define IRQ_DM646X_DDRINT       59</span>
<span class="cp">#define IRQ_DM646X_AEMIFINT     60</span>

<span class="cm">/* DaVinci DM355-specific Interrupts */</span>
<span class="cp">#define IRQ_DM355_CCDC_VDINT0	0</span>
<span class="cp">#define IRQ_DM355_CCDC_VDINT1	1</span>
<span class="cp">#define IRQ_DM355_CCDC_VDINT2	2</span>
<span class="cp">#define IRQ_DM355_IPIPE_HST	3</span>
<span class="cp">#define IRQ_DM355_H3AINT	4</span>
<span class="cp">#define IRQ_DM355_IPIPE_SDR	5</span>
<span class="cp">#define IRQ_DM355_IPIPEIFINT	6</span>
<span class="cp">#define IRQ_DM355_OSDINT	7</span>
<span class="cp">#define IRQ_DM355_VENCINT	8</span>
<span class="cp">#define IRQ_DM355_IMCOPINT	11</span>
<span class="cp">#define IRQ_DM355_RTOINT	13</span>
<span class="cp">#define IRQ_DM355_TINT4		13</span>
<span class="cp">#define IRQ_DM355_TINT2_TINT12	13</span>
<span class="cp">#define IRQ_DM355_UARTINT2	14</span>
<span class="cp">#define IRQ_DM355_TINT5		14</span>
<span class="cp">#define IRQ_DM355_TINT2_TINT34	14</span>
<span class="cp">#define IRQ_DM355_TINT6		15</span>
<span class="cp">#define IRQ_DM355_TINT3_TINT12	15</span>
<span class="cp">#define IRQ_DM355_SPINT1_0	17</span>
<span class="cp">#define IRQ_DM355_SPINT1_1	18</span>
<span class="cp">#define IRQ_DM355_SPINT2_0	19</span>
<span class="cp">#define IRQ_DM355_SPINT2_1	21</span>
<span class="cp">#define IRQ_DM355_TINT7		22</span>
<span class="cp">#define IRQ_DM355_TINT3_TINT34	22</span>
<span class="cp">#define IRQ_DM355_SDIOINT0	23</span>
<span class="cp">#define IRQ_DM355_MMCINT0	26</span>
<span class="cp">#define IRQ_DM355_MSINT		26</span>
<span class="cp">#define IRQ_DM355_MMCINT1	27</span>
<span class="cp">#define IRQ_DM355_PWMINT3	28</span>
<span class="cp">#define IRQ_DM355_SDIOINT1	31</span>
<span class="cp">#define IRQ_DM355_SPINT0_0	42</span>
<span class="cp">#define IRQ_DM355_SPINT0_1	43</span>
<span class="cp">#define IRQ_DM355_GPIO0		44</span>
<span class="cp">#define IRQ_DM355_GPIO1		45</span>
<span class="cp">#define IRQ_DM355_GPIO2		46</span>
<span class="cp">#define IRQ_DM355_GPIO3		47</span>
<span class="cp">#define IRQ_DM355_GPIO4		48</span>
<span class="cp">#define IRQ_DM355_GPIO5		49</span>
<span class="cp">#define IRQ_DM355_GPIO6		50</span>
<span class="cp">#define IRQ_DM355_GPIO7		51</span>
<span class="cp">#define IRQ_DM355_GPIO8		52</span>
<span class="cp">#define IRQ_DM355_GPIO9		53</span>
<span class="cp">#define IRQ_DM355_GPIOBNK0	54</span>
<span class="cp">#define IRQ_DM355_GPIOBNK1	55</span>
<span class="cp">#define IRQ_DM355_GPIOBNK2	56</span>
<span class="cp">#define IRQ_DM355_GPIOBNK3	57</span>
<span class="cp">#define IRQ_DM355_GPIOBNK4	58</span>
<span class="cp">#define IRQ_DM355_GPIOBNK5	59</span>
<span class="cp">#define IRQ_DM355_GPIOBNK6	60</span>

<span class="cm">/* DaVinci DM365-specific Interrupts */</span>
<span class="cp">#define IRQ_DM365_INSFINT	7</span>
<span class="cp">#define IRQ_DM365_IMXINT1	8</span>
<span class="cp">#define IRQ_DM365_IMXINT0	10</span>
<span class="cp">#define IRQ_DM365_KLD_ARMINT	10</span>
<span class="cp">#define IRQ_DM365_IMCOPINT	11</span>
<span class="cp">#define IRQ_DM365_RTOINT	13</span>
<span class="cp">#define IRQ_DM365_TINT5		14</span>
<span class="cp">#define IRQ_DM365_TINT6		15</span>
<span class="cp">#define IRQ_DM365_SPINT2_1	21</span>
<span class="cp">#define IRQ_DM365_TINT7		22</span>
<span class="cp">#define IRQ_DM365_SDIOINT0	23</span>
<span class="cp">#define IRQ_DM365_MMCINT1	27</span>
<span class="cp">#define IRQ_DM365_PWMINT3	28</span>
<span class="cp">#define IRQ_DM365_RTCINT	29</span>
<span class="cp">#define IRQ_DM365_SDIOINT1	31</span>
<span class="cp">#define IRQ_DM365_SPIINT0_0	42</span>
<span class="cp">#define IRQ_DM365_SPIINT3_0	43</span>
<span class="cp">#define IRQ_DM365_GPIO0		44</span>
<span class="cp">#define IRQ_DM365_GPIO1		45</span>
<span class="cp">#define IRQ_DM365_GPIO2		46</span>
<span class="cp">#define IRQ_DM365_GPIO3		47</span>
<span class="cp">#define IRQ_DM365_GPIO4		48</span>
<span class="cp">#define IRQ_DM365_GPIO5		49</span>
<span class="cp">#define IRQ_DM365_GPIO6		50</span>
<span class="cp">#define IRQ_DM365_GPIO7		51</span>
<span class="cp">#define IRQ_DM365_EMAC_RXTHRESH	52</span>
<span class="cp">#define IRQ_DM365_EMAC_RXPULSE	53</span>
<span class="cp">#define IRQ_DM365_EMAC_TXPULSE	54</span>
<span class="cp">#define IRQ_DM365_EMAC_MISCPULSE 55</span>
<span class="cp">#define IRQ_DM365_GPIO12	56</span>
<span class="cp">#define IRQ_DM365_GPIO13	57</span>
<span class="cp">#define IRQ_DM365_GPIO14	58</span>
<span class="cp">#define IRQ_DM365_GPIO15	59</span>
<span class="cp">#define IRQ_DM365_ADCINT	59</span>
<span class="cp">#define IRQ_DM365_KEYINT	60</span>
<span class="cp">#define IRQ_DM365_TCERRINT2	61</span>
<span class="cp">#define IRQ_DM365_TCERRINT3	62</span>
<span class="cp">#define IRQ_DM365_EMUINT	63</span>

<span class="cm">/* DA8XX interrupts */</span>
<span class="cp">#define IRQ_DA8XX_COMMTX		0</span>
<span class="cp">#define IRQ_DA8XX_COMMRX		1</span>
<span class="cp">#define IRQ_DA8XX_NINT			2</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT0		3</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT1		4</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT2		5</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT3		6</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT4		7</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT5		8</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT6		9</span>
<span class="cp">#define IRQ_DA8XX_EVTOUT7		10</span>
<span class="cp">#define IRQ_DA8XX_CCINT0		11</span>
<span class="cp">#define IRQ_DA8XX_CCERRINT		12</span>
<span class="cp">#define IRQ_DA8XX_TCERRINT0		13</span>
<span class="cp">#define IRQ_DA8XX_AEMIFINT		14</span>
<span class="cp">#define IRQ_DA8XX_I2CINT0		15</span>
<span class="cp">#define IRQ_DA8XX_MMCSDINT0		16</span>
<span class="cp">#define IRQ_DA8XX_MMCSDINT1		17</span>
<span class="cp">#define IRQ_DA8XX_ALLINT0		18</span>
<span class="cp">#define IRQ_DA8XX_RTC			19</span>
<span class="cp">#define IRQ_DA8XX_SPINT0		20</span>
<span class="cp">#define IRQ_DA8XX_TINT12_0		21</span>
<span class="cp">#define IRQ_DA8XX_TINT34_0		22</span>
<span class="cp">#define IRQ_DA8XX_TINT12_1		23</span>
<span class="cp">#define IRQ_DA8XX_TINT34_1		24</span>
<span class="cp">#define IRQ_DA8XX_UARTINT0		25</span>
<span class="cp">#define IRQ_DA8XX_KEYMGRINT		26</span>
<span class="cp">#define IRQ_DA8XX_SECINT		26</span>
<span class="cp">#define IRQ_DA8XX_SECKEYERR		26</span>
<span class="cp">#define IRQ_DA8XX_CHIPINT0		28</span>
<span class="cp">#define IRQ_DA8XX_CHIPINT1		29</span>
<span class="cp">#define IRQ_DA8XX_CHIPINT2		30</span>
<span class="cp">#define IRQ_DA8XX_CHIPINT3		31</span>
<span class="cp">#define IRQ_DA8XX_TCERRINT1		32</span>
<span class="cp">#define IRQ_DA8XX_C0_RX_THRESH_PULSE	33</span>
<span class="cp">#define IRQ_DA8XX_C0_RX_PULSE		34</span>
<span class="cp">#define IRQ_DA8XX_C0_TX_PULSE		35</span>
<span class="cp">#define IRQ_DA8XX_C0_MISC_PULSE		36</span>
<span class="cp">#define IRQ_DA8XX_C1_RX_THRESH_PULSE	37</span>
<span class="cp">#define IRQ_DA8XX_C1_RX_PULSE		38</span>
<span class="cp">#define IRQ_DA8XX_C1_TX_PULSE		39</span>
<span class="cp">#define IRQ_DA8XX_C1_MISC_PULSE		40</span>
<span class="cp">#define IRQ_DA8XX_MEMERR		41</span>
<span class="cp">#define IRQ_DA8XX_GPIO0			42</span>
<span class="cp">#define IRQ_DA8XX_GPIO1			43</span>
<span class="cp">#define IRQ_DA8XX_GPIO2			44</span>
<span class="cp">#define IRQ_DA8XX_GPIO3			45</span>
<span class="cp">#define IRQ_DA8XX_GPIO4			46</span>
<span class="cp">#define IRQ_DA8XX_GPIO5			47</span>
<span class="cp">#define IRQ_DA8XX_GPIO6			48</span>
<span class="cp">#define IRQ_DA8XX_GPIO7			49</span>
<span class="cp">#define IRQ_DA8XX_GPIO8			50</span>
<span class="cp">#define IRQ_DA8XX_I2CINT1		51</span>
<span class="cp">#define IRQ_DA8XX_LCDINT		52</span>
<span class="cp">#define IRQ_DA8XX_UARTINT1		53</span>
<span class="cp">#define IRQ_DA8XX_MCASPINT		54</span>
<span class="cp">#define IRQ_DA8XX_ALLINT1		55</span>
<span class="cp">#define IRQ_DA8XX_SPINT1		56</span>
<span class="cp">#define IRQ_DA8XX_UHPI_INT1		57</span>
<span class="cp">#define IRQ_DA8XX_USB_INT		58</span>
<span class="cp">#define IRQ_DA8XX_IRQN			59</span>
<span class="cp">#define IRQ_DA8XX_RWAKEUP		60</span>
<span class="cp">#define IRQ_DA8XX_UARTINT2		61</span>
<span class="cp">#define IRQ_DA8XX_DFTSSINT		62</span>
<span class="cp">#define IRQ_DA8XX_EHRPWM0		63</span>
<span class="cp">#define IRQ_DA8XX_EHRPWM0TZ		64</span>
<span class="cp">#define IRQ_DA8XX_EHRPWM1		65</span>
<span class="cp">#define IRQ_DA8XX_EHRPWM1TZ		66</span>
<span class="cp">#define IRQ_DA8XX_ECAP0			69</span>
<span class="cp">#define IRQ_DA8XX_ECAP1			70</span>
<span class="cp">#define IRQ_DA8XX_ECAP2			71</span>
<span class="cp">#define IRQ_DA8XX_ARMCLKSTOPREQ		90</span>

<span class="cm">/* DA830 specific interrupts */</span>
<span class="cp">#define IRQ_DA830_MPUERR		27</span>
<span class="cp">#define IRQ_DA830_IOPUERR		27</span>
<span class="cp">#define IRQ_DA830_BOOTCFGERR		27</span>
<span class="cp">#define IRQ_DA830_EHRPWM2		67</span>
<span class="cp">#define IRQ_DA830_EHRPWM2TZ		68</span>
<span class="cp">#define IRQ_DA830_EQEP0			72</span>
<span class="cp">#define IRQ_DA830_EQEP1			73</span>
<span class="cp">#define IRQ_DA830_T12CMPINT0_0		74</span>
<span class="cp">#define IRQ_DA830_T12CMPINT1_0		75</span>
<span class="cp">#define IRQ_DA830_T12CMPINT2_0		76</span>
<span class="cp">#define IRQ_DA830_T12CMPINT3_0		77</span>
<span class="cp">#define IRQ_DA830_T12CMPINT4_0		78</span>
<span class="cp">#define IRQ_DA830_T12CMPINT5_0		79</span>
<span class="cp">#define IRQ_DA830_T12CMPINT6_0		80</span>
<span class="cp">#define IRQ_DA830_T12CMPINT7_0		81</span>
<span class="cp">#define IRQ_DA830_T12CMPINT0_1		82</span>
<span class="cp">#define IRQ_DA830_T12CMPINT1_1		83</span>
<span class="cp">#define IRQ_DA830_T12CMPINT2_1		84</span>
<span class="cp">#define IRQ_DA830_T12CMPINT3_1		85</span>
<span class="cp">#define IRQ_DA830_T12CMPINT4_1		86</span>
<span class="cp">#define IRQ_DA830_T12CMPINT5_1		87</span>
<span class="cp">#define IRQ_DA830_T12CMPINT6_1		88</span>
<span class="cp">#define IRQ_DA830_T12CMPINT7_1		89</span>

<span class="cp">#define DA830_N_CP_INTC_IRQ		96</span>

<span class="cm">/* DA850 speicific interrupts */</span>
<span class="cp">#define IRQ_DA850_MPUADDRERR0		27</span>
<span class="cp">#define IRQ_DA850_MPUPROTERR0		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR0		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR0		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR1		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR1		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR2		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR2		27</span>
<span class="cp">#define IRQ_DA850_BOOTCFG_ADDR_ERR	27</span>
<span class="cp">#define IRQ_DA850_BOOTCFG_PROT_ERR	27</span>
<span class="cp">#define IRQ_DA850_MPUADDRERR1		27</span>
<span class="cp">#define IRQ_DA850_MPUPROTERR1		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR3		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR3		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR4		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR4		27</span>
<span class="cp">#define IRQ_DA850_IOPUADDRERR5		27</span>
<span class="cp">#define IRQ_DA850_IOPUPROTERR5		27</span>
<span class="cp">#define IRQ_DA850_MIOPU_BOOTCFG_ERR	27</span>
<span class="cp">#define IRQ_DA850_SATAINT		67</span>
<span class="cp">#define IRQ_DA850_TINT12_2		68</span>
<span class="cp">#define IRQ_DA850_TINT34_2		68</span>
<span class="cp">#define IRQ_DA850_TINTALL_2		68</span>
<span class="cp">#define IRQ_DA850_MMCSDINT0_1		72</span>
<span class="cp">#define IRQ_DA850_MMCSDINT1_1		73</span>
<span class="cp">#define IRQ_DA850_T12CMPINT0_2		74</span>
<span class="cp">#define IRQ_DA850_T12CMPINT1_2		75</span>
<span class="cp">#define IRQ_DA850_T12CMPINT2_2		76</span>
<span class="cp">#define IRQ_DA850_T12CMPINT3_2		77</span>
<span class="cp">#define IRQ_DA850_T12CMPINT4_2		78</span>
<span class="cp">#define IRQ_DA850_T12CMPINT5_2		79</span>
<span class="cp">#define IRQ_DA850_T12CMPINT6_2		80</span>
<span class="cp">#define IRQ_DA850_T12CMPINT7_2		81</span>
<span class="cp">#define IRQ_DA850_T12CMPINT0_3		82</span>
<span class="cp">#define IRQ_DA850_T12CMPINT1_3		83</span>
<span class="cp">#define IRQ_DA850_T12CMPINT2_3		84</span>
<span class="cp">#define IRQ_DA850_T12CMPINT3_3		85</span>
<span class="cp">#define IRQ_DA850_T12CMPINT4_3		86</span>
<span class="cp">#define IRQ_DA850_T12CMPINT5_3		87</span>
<span class="cp">#define IRQ_DA850_T12CMPINT6_3		88</span>
<span class="cp">#define IRQ_DA850_T12CMPINT7_3		89</span>
<span class="cp">#define IRQ_DA850_RPIINT		91</span>
<span class="cp">#define IRQ_DA850_VPIFINT		92</span>
<span class="cp">#define IRQ_DA850_CCINT1		93</span>
<span class="cp">#define IRQ_DA850_CCERRINT1		94</span>
<span class="cp">#define IRQ_DA850_TCERRINT2		95</span>
<span class="cp">#define IRQ_DA850_TINT12_3		96</span>
<span class="cp">#define IRQ_DA850_TINT34_3		96</span>
<span class="cp">#define IRQ_DA850_TINTALL_3		96</span>
<span class="cp">#define IRQ_DA850_MCBSP0RINT		97</span>
<span class="cp">#define IRQ_DA850_MCBSP0XINT		98</span>
<span class="cp">#define IRQ_DA850_MCBSP1RINT		99</span>
<span class="cp">#define IRQ_DA850_MCBSP1XINT		100</span>

<span class="cp">#define DA850_N_CP_INTC_IRQ		101</span>


<span class="cm">/* TNETV107X specific interrupts */</span>
<span class="cp">#define IRQ_TNETV107X_TDM1_TXDMA		0</span>
<span class="cp">#define IRQ_TNETV107X_EXT_INT_0			1</span>
<span class="cp">#define IRQ_TNETV107X_EXT_INT_1			2</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT12		3</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT13		4</span>
<span class="cp">#define IRQ_TNETV107X_TIMER_0_TINT12		5</span>
<span class="cp">#define IRQ_TNETV107X_TIMER_1_TINT12		6</span>
<span class="cp">#define IRQ_TNETV107X_UART0			7</span>
<span class="cp">#define IRQ_TNETV107X_TDM1_RXDMA		8</span>
<span class="cp">#define IRQ_TNETV107X_MCDMA_INT0		9</span>
<span class="cp">#define IRQ_TNETV107X_MCDMA_INT1		10</span>
<span class="cp">#define IRQ_TNETV107X_TPCC			11</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_INT0			12</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_INT1			13</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_INT2			14</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_INT3			15</span>
<span class="cp">#define IRQ_TNETV107X_TPTC0			16</span>
<span class="cp">#define IRQ_TNETV107X_TPTC1			17</span>
<span class="cp">#define IRQ_TNETV107X_TIMER_0_TINT34		18</span>
<span class="cp">#define IRQ_TNETV107X_ETHSS			19</span>
<span class="cp">#define IRQ_TNETV107X_TIMER_1_TINT34		20</span>
<span class="cp">#define IRQ_TNETV107X_DSP2ARM_INT0		21</span>
<span class="cp">#define IRQ_TNETV107X_DSP2ARM_INT1		22</span>
<span class="cp">#define IRQ_TNETV107X_ARM_NPMUIRQ		23</span>
<span class="cp">#define IRQ_TNETV107X_USB1			24</span>
<span class="cp">#define IRQ_TNETV107X_VLYNQ			25</span>
<span class="cp">#define IRQ_TNETV107X_UART0_DMATX		26</span>
<span class="cp">#define IRQ_TNETV107X_UART0_DMARX		27</span>
<span class="cp">#define IRQ_TNETV107X_TDM1_TXMCSP		28</span>
<span class="cp">#define IRQ_TNETV107X_SSP			29</span>
<span class="cp">#define IRQ_TNETV107X_MCDMA_INT2		30</span>
<span class="cp">#define IRQ_TNETV107X_MCDMA_INT3		31</span>
<span class="cp">#define IRQ_TNETV107X_TDM_CODECIF_EOT		32</span>
<span class="cp">#define IRQ_TNETV107X_IMCOP_SQR_ARM		33</span>
<span class="cp">#define IRQ_TNETV107X_USB0			34</span>
<span class="cp">#define IRQ_TNETV107X_USB_CDMA			35</span>
<span class="cp">#define IRQ_TNETV107X_LCD			36</span>
<span class="cp">#define IRQ_TNETV107X_KEYPAD			37</span>
<span class="cp">#define IRQ_TNETV107X_KEYPAD_FREE		38</span>
<span class="cp">#define IRQ_TNETV107X_RNG			39</span>
<span class="cp">#define IRQ_TNETV107X_PKA			40</span>
<span class="cp">#define IRQ_TNETV107X_TDM0_TXDMA		41</span>
<span class="cp">#define IRQ_TNETV107X_TDM0_RXDMA		42</span>
<span class="cp">#define IRQ_TNETV107X_TDM0_TXMCSP		43</span>
<span class="cp">#define IRQ_TNETV107X_TDM0_RXMCSP		44</span>
<span class="cp">#define IRQ_TNETV107X_TDM1_RXMCSP		45</span>
<span class="cp">#define IRQ_TNETV107X_SDIO1			46</span>
<span class="cp">#define IRQ_TNETV107X_SDIO0			47</span>
<span class="cp">#define IRQ_TNETV107X_TSC			48</span>
<span class="cp">#define IRQ_TNETV107X_TS			49</span>
<span class="cp">#define IRQ_TNETV107X_UART1			50</span>
<span class="cp">#define IRQ_TNETV107X_MBX_LITE			51</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT00		52</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT01		53</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT02		54</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_INT03		55</span>
<span class="cp">#define IRQ_TNETV107X_UART2			56</span>
<span class="cp">#define IRQ_TNETV107X_UART2_DMATX		57</span>
<span class="cp">#define IRQ_TNETV107X_UART2_DMARX		58</span>
<span class="cp">#define IRQ_TNETV107X_IMCOP_IMX			59</span>
<span class="cp">#define IRQ_TNETV107X_IMCOP_VLCD		60</span>
<span class="cp">#define IRQ_TNETV107X_AES			61</span>
<span class="cp">#define IRQ_TNETV107X_DES			62</span>
<span class="cp">#define IRQ_TNETV107X_SHAMD5			63</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_ERR			68</span>
<span class="cp">#define IRQ_TNETV107X_TPCC_PROT			69</span>
<span class="cp">#define IRQ_TNETV107X_TPTC0_ERR			70</span>
<span class="cp">#define IRQ_TNETV107X_TPTC1_ERR			71</span>
<span class="cp">#define IRQ_TNETV107X_UART0_ERR			72</span>
<span class="cp">#define IRQ_TNETV107X_UART1_ERR			73</span>
<span class="cp">#define IRQ_TNETV107X_AEMIF_ERR			74</span>
<span class="cp">#define IRQ_TNETV107X_DDR_ERR			75</span>
<span class="cp">#define IRQ_TNETV107X_WDTARM_INT0		76</span>
<span class="cp">#define IRQ_TNETV107X_MCDMA_ERR			77</span>
<span class="cp">#define IRQ_TNETV107X_GPIO_ERR			78</span>
<span class="cp">#define IRQ_TNETV107X_MPU_ADDR			79</span>
<span class="cp">#define IRQ_TNETV107X_MPU_PROT			80</span>
<span class="cp">#define IRQ_TNETV107X_IOPU_ADDR			81</span>
<span class="cp">#define IRQ_TNETV107X_IOPU_PROT			82</span>
<span class="cp">#define IRQ_TNETV107X_KEYPAD_ADDR_ERR		83</span>
<span class="cp">#define IRQ_TNETV107X_WDT0_ADDR_ERR		84</span>
<span class="cp">#define IRQ_TNETV107X_WDT1_ADDR_ERR		85</span>
<span class="cp">#define IRQ_TNETV107X_CLKCTL_ADDR_ERR		86</span>
<span class="cp">#define IRQ_TNETV107X_PLL_UNLOCK		87</span>
<span class="cp">#define IRQ_TNETV107X_WDTDSP_INT0		88</span>
<span class="cp">#define IRQ_TNETV107X_SEC_CTRL_VIOLATION	89</span>
<span class="cp">#define IRQ_TNETV107X_KEY_MNG_VIOLATION		90</span>
<span class="cp">#define IRQ_TNETV107X_PBIST_CPU			91</span>
<span class="cp">#define IRQ_TNETV107X_WDTARM			92</span>
<span class="cp">#define IRQ_TNETV107X_PSC			93</span>
<span class="cp">#define IRQ_TNETV107X_MMC0			94</span>
<span class="cp">#define IRQ_TNETV107X_MMC1			95</span>

<span class="cp">#define TNETV107X_N_CP_INTC_IRQ			96</span>

<span class="cm">/* da850 currently has the most gpio pins (144) */</span>
<span class="cp">#define DAVINCI_N_GPIO			144</span>
<span class="cm">/* da850 currently has the most irqs so use DA850_N_CP_INTC_IRQ */</span>
<span class="cp">#define NR_IRQS				(DA850_N_CP_INTC_IRQ + DAVINCI_N_GPIO)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
