<?xml version="1.0"?>
<configuration platform="SKL">
<!-- XML configuration file for Skylake based platforms

* 6th Generation Intel(R) Processor Datasheet for U/Y-Platforms

* 6th Generation Intel(R) Processor I/O Datasheet for U/Y-Platforms

* 6th Generation Intel(R) Processor Datasheet for S-Platforms

* 6th Generation Intel(R) Processor Datasheet for H-Platforms

* Intel(R) 100 Series Chipset Family Platform Controller Hub (PCH)

* http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- DCI registers -->
    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="LOCK" bit="0" size="1"/>
      <field name="ENABLE" bit="4" size="1"/>
      <field name="AVAILABLE" bit="8" size="1"/>
    </register>
  </registers>
</configuration>

