maxpend=1
make[1]: Entering directory `/home/user2/vsd20/vsd2001/all_2/system_ALL_2/sim/prog0_DMA'
riscv64-unknown-elf-gcc boot.o setup.o main.o -static -nostdlib -nostartfiles -march=rv32i -mabi=ilp32 -Tlink.ld -lgcc -o main
riscv64-unknown-elf-objdump -xsd main > main.log
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 0 -j .text0 --change-addresses 0 rom0.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 1 -j .text0 --change-addresses 0 rom1.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 2 -j .text0 --change-addresses 0 rom2.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 3 -j .text0 --change-addresses 0 rom3.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 0 -R .text0 --change-addresses -0x20000000 dram0.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 1 -R .text0 --change-addresses -0x20000000 dram1.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 2 -R .text0 --change-addresses -0x20000000 dram2.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 3 -R .text0 --change-addresses -0x20000000 dram3.hex
make[1]: Leaving directory `/home/user2/vsd20/vsd2001/all_2/system_ALL_2/sim/prog0_DMA'
irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
file: /home/user2/vsd20/vsd2001/all_2/system_ALL_2/./sim/top_tb.sv
`define CYCLE 12.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/user2/vsd20/vsd2001/all_2/system_ALL_2/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 125000000 // Max cycle number
                                         |
ncvlog: *W,MACNDF (/home/user2/vsd20/vsd2001/all_2/system_ALL_2/./sim/top_tb.sv,4|41): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.Read_FSM:sv
		errors: 0, warnings: 0
	module worklib.Write_FSM:sv
		errors: 0, warnings: 0
	module worklib.Arbiter_2M:sv
		errors: 0, warnings: 0
	module worklib.Arbiter_3M:sv
		errors: 0, warnings: 0
	module worklib.par_MuxS2M_Ready:sv
		errors: 0, warnings: 0
	module worklib.Decoder_M2S_projR:sv
		errors: 0, warnings: 0
	module worklib.Decoder_M2S_projW:sv
		errors: 0, warnings: 0
	module worklib.par_Decoder_ready:sv
		errors: 0, warnings: 0
	module worklib.par_Register:sv
		errors: 0, warnings: 0
	module worklib.par_Register_1b:sv
		errors: 0, warnings: 0
	module worklib.par_ARAW_MuxM2S:sv
		errors: 0, warnings: 0
	module worklib.par_Decoder_S2M:sv
		errors: 0, warnings: 0
	module worklib.par_Decoder_S2M_ByID:sv
		errors: 0, warnings: 0
	module worklib.par_MuxM2S_ByID:sv
		errors: 0, warnings: 0
	module worklib.par_R_MuxS2M:sv
		errors: 0, warnings: 0
	module worklib.par_B_MuxS2M:sv
		errors: 0, warnings: 0
	module worklib.par_W_MuxM2S:sv
		errors: 0, warnings: 0
	module worklib.AWADDR_Reg:sv
		errors: 0, warnings: 0
	module worklib.DefaultSlave:sv
		errors: 0, warnings: 0
	module worklib.par_SelSlave:sv
		errors: 0, warnings: 0
	module worklib.AXI:sv
		errors: 0, warnings: 0
	module worklib.Mux2to1_32bit:sv
		errors: 0, warnings: 0
	module worklib.Mux3to1:sv
		errors: 0, warnings: 0
	module worklib.Mux4to1:sv
		errors: 0, warnings: 0
	module worklib.Mux5to1:sv
		errors: 0, warnings: 0
	module worklib.Mux4to1_csr:sv
		errors: 0, warnings: 0
	module worklib.pc:sv
		errors: 0, warnings: 0
	module worklib.CSR:sv
		errors: 0, warnings: 0
	module worklib.IF_ID_Reg:sv
		errors: 0, warnings: 0
	module worklib.IG:sv
		errors: 0, warnings: 0
	module worklib.control:sv
		errors: 0, warnings: 0
	module worklib.regfile:sv
		errors: 0, warnings: 0
	module worklib.ID_EX_Reg:sv
		errors: 0, warnings: 0
	module worklib.alu:sv
		errors: 0, warnings: 0
	module worklib.EX_MEM_Reg:sv
		errors: 0, warnings: 0
	module worklib.MEM_WB_Reg:sv
		errors: 0, warnings: 0
	module worklib.forwardUnit:sv
		errors: 0, warnings: 0
	module worklib.forwardUnit_csr:sv
		errors: 0, warnings: 0
	module worklib.hazard:sv
		errors: 0, warnings: 0
	module worklib.flush:sv
		errors: 0, warnings: 0
	module worklib.store_unit:sv
		errors: 0, warnings: 0
	module worklib.load_unit:sv
		errors: 0, warnings: 0
	module worklib.CPU:sv
		errors: 0, warnings: 0
	module worklib.counter:sv
		errors: 0, warnings: 0
	module worklib.DA_process:sv
		errors: 0, warnings: 0
	module worklib.data_array_wrapper:sv
		errors: 0, warnings: 0
	module worklib.tag_array_wrapper:sv
		errors: 0, warnings: 0
	module worklib.L1C_inst:sv
		errors: 0, warnings: 0
	module worklib.L1C_data:sv
		errors: 0, warnings: 0
	module worklib.CPU_wrapper:sv
		errors: 0, warnings: 0
	module worklib.counter_sram:sv
		errors: 0, warnings: 0
	module worklib.SRAM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.counter_dram:sv
		errors: 0, warnings: 0
	module worklib.counter_delay:sv
		errors: 0, warnings: 0
	module worklib.DRAM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.ROM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.sensor_ctrl:sv
		errors: 0, warnings: 0
	module worklib.par_sensor_counter:sv
		errors: 0, warnings: 0
	module worklib.SCtrl_wrapper:sv
		errors: 0, warnings: 0
	module worklib.DMA:sv
		errors: 0, warnings: 0
	module worklib.DMA_wrapper:sv
		errors: 0, warnings: 0
	module worklib.controller:sv
		errors: 0, warnings: 0
	module worklib.layer1_systolic:sv
		errors: 0, warnings: 0
	module worklib.stage29_fifo:sv
		errors: 0, warnings: 0
	module worklib.layer1_cnn:sv
		errors: 0, warnings: 0
	module worklib.layer2_systolic:sv
		errors: 0, warnings: 0
	module worklib.stage27_fifo:sv
		errors: 0, warnings: 0
	module worklib.layer2_cnn:sv
		errors: 0, warnings: 0
	module worklib.maxpooling_2x2:sv
		errors: 0, warnings: 0
	module worklib.layer3_maxpooling_v2:sv
		errors: 0, warnings: 0
	module worklib.stage11_fifo:sv
		errors: 0, warnings: 0
	module worklib.layer4_cnn:sv
		errors: 0, warnings: 0
	module worklib.stage9_fifo:sv
		errors: 0, warnings: 0
	module worklib.layer5_cnn:sv
		errors: 0, warnings: 0
	module worklib.layer6_maxpooling_v2:sv
		errors: 0, warnings: 0
	module worklib.layer7_systolic:sv
		errors: 0, warnings: 0
	module worklib.layer7_fc:sv
		errors: 0, warnings: 0
	module worklib.weight_bias_arbitor:sv
		errors: 0, warnings: 0
	module worklib.layer7_write_mem_arbitor:sv
		errors: 0, warnings: 0
	module worklib.image_set_register:sv
		errors: 0, warnings: 0
	module worklib.interrupt_register:sv
		errors: 0, warnings: 0
	module worklib.local_mem_bias:sv
		errors: 0, warnings: 0
	module worklib.pixel_wrapper:sv
		errors: 0, warnings: 0
	module worklib.local_mem_pixel:sv
		errors: 0, warnings: 0
	module worklib.word72_wrapper:sv
		errors: 0, warnings: 0
	module worklib.local_mem_weight:sv
		errors: 0, warnings: 0
	module worklib.word64_wrapper:sv
		errors: 0, warnings: 0
	module worklib.layer7_local_mem_weight:sv
		errors: 0, warnings: 0
	module worklib.layer1_wrapper:sv
		errors: 0, warnings: 0
	module worklib.layer1_result_mem:sv
		errors: 0, warnings: 0
	module worklib.layer2_result_one_side_mem:sv
		errors: 0, warnings: 0
	module worklib.layer3_wrapper:sv
		errors: 0, warnings: 0
	module worklib.layer3_result_mem:sv
		errors: 0, warnings: 0
	module worklib.layer4_wrapper:sv
		errors: 0, warnings: 0
	module worklib.layer4_result_mem:sv
		errors: 0, warnings: 0
	module worklib.layer5_result_one_side_mem:sv
		errors: 0, warnings: 0
	module worklib.layer6_result_mem:sv
		errors: 0, warnings: 0
	module worklib.compare_result:sv
		errors: 0, warnings: 0
	module worklib.local_mem_result:sv
		errors: 0, warnings: 0
	module worklib.counter_cnn:sv
		errors: 0, warnings: 0
	module worklib.channel8_tree_adder:sv
		errors: 0, warnings: 0
	module worklib.cnn:sv
		errors: 0, warnings: 0
	module worklib.CNN_wrapper:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
	module worklib.SRAM:sv
		errors: 0, warnings: 0
	module worklib.data_array:sv
		errors: 0, warnings: 0
	module worklib.tag_array:sv
		errors: 0, warnings: 0
	module worklib.dma_sram:sv
		errors: 0, warnings: 0
	module worklib.pixel_sram:sv
		errors: 0, warnings: 0
	module worklib.layer1_sram:sv
		errors: 0, warnings: 0
	module worklib.layer3_sram:sv
		errors: 0, warnings: 0
	module worklib.layer4_sram:sv
		errors: 0, warnings: 0
	module worklib.word64:sv
		errors: 0, warnings: 0
	module worklib.word72:sv
		errors: 0, warnings: 0
	module worklib.ROM:v
		errors: 0, warnings: 0
	module worklib.DRAM:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/user2/vsd20/vsd2001/all_2/system_ALL_2/./sim/top_tb.sv,243|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
		  $fscanf(gf, "%h\n", GOLDEN[num]);
		        |
ncvlog: *W,NOSYST (/home/user2/vsd20/vsd2001/all_2/system_ALL_2/./sim/top_tb.sv,286|10): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x30038f9b
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    $readmemh({prog_path, "/rom0.hex"}, i_ROM.Memory_byte0);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,246|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom1.hex"}, i_ROM.Memory_byte1);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,247|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom2.hex"}, i_ROM.Memory_byte2);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,248|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom3.hex"}, i_ROM.Memory_byte3);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,249|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram0.hex"}, i_DRAM.Memory_byte0);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,250|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram1.hex"}, i_DRAM.Memory_byte1);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,251|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram2.hex"}, i_DRAM.Memory_byte2);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,252|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram3.hex"}, i_DRAM.Memory_byte3);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,253|59): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AWADDR_Reg:sv <0x05b45fb7>
			streams:   5, words:  1626
		worklib.AXI:sv <0x3eab3a14>
			streams:  43, words: 11496
		worklib.Arbiter_2M:sv <0x7eec35d3>
			streams:   6, words:  3695
		worklib.Arbiter_3M:sv <0x2002420d>
			streams:   6, words:  5955
		worklib.CNN_wrapper:sv <0x3888681f>
			streams:  12, words: 19108
		worklib.CPU:sv <0x15e29835>
			streams:  13, words:  2479
		worklib.CPU_wrapper:sv <0x1e547ed6>
			streams:  57, words: 53352
		worklib.CSR:sv <0x388a7783>
			streams:  45, words: 22755
		worklib.DA_process:sv <0x2ed12b17>
			streams:   5, words:  2310
		worklib.DMA:sv <0x27870b7c>
			streams:  59, words: 34952
		worklib.DMA_wrapper:sv <0x23cdef9c>
			streams:  44, words: 51572
		worklib.DRAM:sv <0x49c6baa7>
			streams:  46, words: 35731
		worklib.DRAM_wrapper:sv <0x57989d33>
			streams:  14, words: 68855
		worklib.Decoder_M2S_projR:sv <0x2f615f1c>
			streams:   2, words:  1715
		worklib.Decoder_M2S_projW:sv <0x5a1fd947>
			streams:   2, words:  1717
		worklib.DefaultSlave:sv <0x7c6877fc>
			streams:   7, words:  4091
		worklib.EX_MEM_Reg:sv <0x56d5ec29>
			streams:   4, words:  6902
		worklib.ID_EX_Reg:sv <0x04d242a3>
			streams:   5, words: 11184
		worklib.IF_ID_Reg:sv <0x0cb21c3b>
			streams:   7, words:  3202
		worklib.IG:sv <0x0b3d657b>
			streams:   1, words:  2910
		worklib.L1C_data:sv <0x6e6ff4cf>
			streams:  28, words: 41564
		worklib.L1C_inst:sv <0x2d784cb7>
			streams:  21, words: 24917
		worklib.MEM_WB_Reg:sv <0x7d7bf79e>
			streams:   4, words:  5393
		worklib.Mux2to1_32bit:sv <0x5f34ceb2>
			streams:   1, words:   234
		worklib.Mux3to1:sv <0x32e8e51b>
			streams:   1, words:   322
		worklib.Mux4to1:sv <0x45c3cf26>
			streams:   1, words:   410
		worklib.Mux4to1:sv <0x7f96cb31>
			streams:   1, words:   350
		worklib.Mux4to1_csr:sv <0x4b0aaa57>
			streams:   1, words:  2958
		worklib.Mux5to1:sv <0x0e10b851>
			streams:   1, words:   378
		worklib.ROM:v <0x4cede3bb>
			streams:   3, words:  1511
		worklib.ROM_wrapper:sv <0x5e00bcf1>
			streams:   8, words:  9930
		worklib.Read_FSM:sv <0x37e6fb34>
			streams:   3, words:  1407
		worklib.SCtrl_wrapper:sv <0x685488e9>
			streams:  16, words: 28899
		worklib.SRAM:sv <0x5f2243fb>
			streams:  61, words: 19862
		worklib.SRAM:sv <0x69d2df08>
			streams:  61, words: 19862
		worklib.SRAM_wrapper:sv <0x2bbb4bca>
			streams:  48, words: 67076
		worklib.Write_FSM:sv <0x15ddcc9c>
			streams:   3, words:  1659
		worklib.alu:sv <0x59f2a144>
			streams:   2, words:  5431
		worklib.channel8_tree_adder:sv <0x0611d75d>
			streams:   1, words:  3127
		worklib.cnn:sv <0x39085eb2>
			streams: 279, words: 71695
		worklib.compare_result:sv <0x5748fc1c>
			streams:   1, words:  5704
		worklib.control:sv <0x66bcd7de>
			streams:   1, words: 31951
		worklib.controller:sv <0x7c36e4d5>
			streams:  13, words: 49558
		worklib.counter:sv <0x727f7269>
			streams:   3, words:   904
		worklib.counter_cnn:sv <0x1b041a95>
			streams:   3, words:   899
		worklib.counter_delay:sv <0x4d0fd4de>
			streams:   3, words:   927
		worklib.counter_dram:sv <0x01892f7c>
			streams:   3, words:   858
		worklib.counter_sram:sv <0x6e7a1b4c>
			streams:   3, words:   813
		worklib.data_array:sv <0x2374cd25>
			streams:  58, words: 57895
		worklib.dma_sram:sv <0x2be844cc>
			streams:  59, words: 19427
		worklib.flush:sv <0x5fd2ec62>
			streams:   1, words:   280
		worklib.forwardUnit:sv <0x092bedea>
			streams:   3, words:  2341
		worklib.forwardUnit_csr:sv <0x68f0a07a>
			streams:   2, words:  1435
		worklib.hazard:sv <0x47861788>
			streams:   5, words:  2105
		worklib.image_set_register:sv <0x74ea3edd>
			streams:   3, words:   757
		worklib.interrupt_register:sv <0x1d1af2a2>
			streams:   3, words:   681
		worklib.layer1_cnn:sv <0x79440c86>
			streams: 268, words: 220318
		worklib.layer1_result_mem:sv <0x6b92fc4a>
			streams:   5, words:  3509
		worklib.layer1_sram:sv <0x498ebde4>
			streams:  31, words: 67864
		worklib.layer1_systolic:sv <0x687898bb>
			streams:   1, words: 10630
		worklib.layer1_wrapper:sv <0x25a6af20>
			streams:   1, words:  6144
		worklib.layer2_cnn:sv <0x78f125b0>
			streams: 268, words: 229701
		worklib.layer2_result_one_side_mem:sv <0x37f61d4a>
			streams:   5, words:  3374
		worklib.layer2_systolic:sv <0x301b7b69>
			streams:   1, words: 36791
		worklib.layer3_maxpooling_v2:sv <0x02ca87df>
			streams:  51, words: 21640
		worklib.layer3_result_mem:sv <0x1952e4e9>
			streams:   5, words:  3374
		worklib.layer3_sram:sv <0x4ab7d56a>
			streams:  27, words: 67076
		worklib.layer3_wrapper:sv <0x46fcdf43>
			streams:   1, words:  5019
		worklib.layer4_cnn:sv <0x5d4841d3>
			streams: 269, words: 230084
		worklib.layer4_result_mem:sv <0x78d307d1>
			streams:   5, words:  3910
		worklib.layer4_sram:sv <0x62f7de53>
			streams:  27, words: 67076
		worklib.layer4_wrapper:sv <0x5c842aa9>
			streams:   1, words:  5019
		worklib.layer5_cnn:sv <0x33b91f1e>
			streams: 269, words: 230070
		worklib.layer5_result_one_side_mem:sv <0x47b621d8>
			streams:   5, words:  9003
		worklib.layer6_maxpooling_v2:sv <0x32da6ce7>
			streams:  51, words: 21538
		worklib.layer6_result_mem:sv <0x76ac414d>
			streams:   5, words:  9003
		worklib.layer7_fc:sv <0x6c63d435>
			streams:  43, words: 36325
		worklib.layer7_local_mem_weight:sv <0x7294bd33>
			streams:  10, words: 15636
		worklib.layer7_systolic:sv <0x14d6c1fe>
			streams:   3, words:  6714
		worklib.layer7_write_mem_arbitor:sv <0x70ee7830>
			streams:   1, words:  3648
		worklib.load_unit:sv <0x06567be9>
			streams:   1, words:  2796
		worklib.local_mem_bias:sv <0x6bf2dad9>
			streams:   5, words:  6216
		worklib.local_mem_pixel:sv <0x174a2c9b>
			streams:   5, words:  6662
		worklib.local_mem_result:sv <0x454dd6f5>
			streams:   6, words:  2022
		worklib.local_mem_weight:sv <0x6ddcb2ba>
			streams:  12, words: 22057
		worklib.maxpooling_2x2:sv <0x3e20e5fe>
			streams:   1, words:   788
		worklib.par_ARAW_MuxM2S:sv <0x2aec2062>
			streams:   4, words:  8400
		worklib.par_ARAW_MuxM2S:sv <0x69241c41>
			streams:   4, words:  7644
		worklib.par_B_MuxS2M:sv <0x0d398b42>
			streams:   4, words:  4546
		worklib.par_Decoder_S2M:sv <0x30124c24>
			streams:   1, words:   195
		worklib.par_Decoder_S2M:sv <0x67cb7b12>
			streams:   1, words:   195
		worklib.par_Decoder_S2M_ByID:sv <0x128bff0b>
			streams:   1, words:  1320
		worklib.par_Decoder_S2M_ByID:sv <0x62a8a24b>
			streams:   1, words:   928
		worklib.par_Decoder_ready:sv <0x2a4b159d>
			streams:   1, words:  3064
		worklib.par_MuxM2S_ByID:sv <0x656628ae>
			streams:   1, words:   729
		worklib.par_MuxM2S_ByID:sv <0x7c1989dc>
			streams:   1, words:   972
		worklib.par_MuxS2M_Ready:sv <0x5a81cd0c>
			streams:   1, words:  2033
		worklib.par_R_MuxS2M:sv <0x51af9e3b>
			streams:   4, words:  8742
		worklib.par_Register:sv <0x04272a18>
			streams:   2, words:   450
		worklib.par_Register:sv <0x6a1db46e>
			streams:   2, words:   444
		worklib.par_Register_1b:sv <0x07e408a7>
			streams:   2, words:   401
		worklib.par_SelSlave:sv <0x3443a59a>
			streams:   4, words:  2848
		worklib.par_W_MuxM2S:sv <0x56dc760e>
			streams:   4, words:  4409
		worklib.par_sensor_counter:sv <0x557565bc>
			streams:   3, words:   919
		worklib.pc:sv <0x2ed182c0>
			streams:   6, words:  2026
		worklib.pixel_sram:sv <0x0e5b4b97>
			streams: 139, words: 63960
		worklib.pixel_wrapper:sv <0x201f6f28>
			streams:   1, words:  6226
		worklib.regfile:sv <0x24448e27>
			streams:   4, words:  8130
		worklib.sensor_ctrl:sv <0x46bd66e4>
			streams:   6, words: 11995
		worklib.stage11_fifo:sv <0x0d232aa4>
			streams:   4, words: 18234
		worklib.stage27_fifo:sv <0x42342eec>
			streams:   4, words: 39642
		worklib.stage29_fifo:sv <0x48f09a07>
			streams:   4, words: 31671
		worklib.stage9_fifo:sv <0x6fb33782>
			streams:   4, words: 19654
		worklib.store_unit:sv <0x697a9503>
			streams:   4, words:  2267
		worklib.tag_array:sv <0x3dd00798>
			streams:  34, words: 10375
		worklib.top:sv <0x46287fbe>
			streams:   1, words:   123
		worklib.top_tb:sv <0x25663b5b>
			streams:  44, words: 64575
		worklib.weight_bias_arbitor:sv <0x3c8c14b7>
			streams:   2, words:  3473
		worklib.word64:sv <0x6fb9c611>
			streams:  67, words: 92580
		worklib.word64_wrapper:sv <0x681d09bb>
			streams:   1, words:  3997
		worklib.word72:sv <0x124b9fcd>
			streams:  69, words: 93616
		worklib.word72_wrapper:sv <0x57b2f9e6>
			streams:   1, words:  4549
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                317     117
		Registers:             6628    2012
		Scalar wires:          8560       -
		Expanded wires:        7269      88
		Vectored wires:        2273       -
		Named events:             5       5
		Always blocks:          606     313
		Initial blocks:          20      20
		Cont. assignments:      678    3574
		Pseudo assignments:    1666    1598
		Assertions:               5       5
		Compilation units:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run

Done

DRAM[262144] = fffffff0, pass
DRAM[262145] = fffffff8, pass
DRAM[262146] = 00000008, pass
DRAM[262147] = 00000001, pass
DRAM[262148] = 00000001, pass
DRAM[262149] = 78787878, pass
DRAM[262150] = 000091a2, pass
DRAM[262151] = 00000003, pass
DRAM[262152] = fefcfefd, pass
DRAM[262153] = 10305070, pass
DRAM[262154] = cccccccc, pass
DRAM[262155] = ffffffcc, pass
DRAM[262156] = ffffcccc, pass
DRAM[262157] = 000000cc, pass
DRAM[262158] = 0000cccc, pass
DRAM[262159] = 00000d9d, pass
DRAM[262160] = 00000004, pass
DRAM[262161] = 00000003, pass
DRAM[262162] = 000001a6, pass
DRAM[262163] = 00000ec6, pass
DRAM[262164] = 2468b7a8, pass
DRAM[262165] = 5dbf9f00, pass
DRAM[262166] = 00012b38, pass
DRAM[262167] = fa2817b7, pass
DRAM[262168] = ff000000, pass
DRAM[262169] = 12345678, pass
DRAM[262170] = 0000f000, pass
DRAM[262171] = 00000f00, pass
DRAM[262172] = 000000f0, pass
DRAM[262173] = 0000000f, pass
DRAM[262174] = 56780000, pass
DRAM[262175] = 78000000, pass
DRAM[262176] = 00005678, pass
DRAM[262177] = 00000078, pass
DRAM[262178] = 12345678, pass
DRAM[262179] = ce780000, pass
DRAM[262180] = fffff000, pass
DRAM[262181] = fffff000, pass
DRAM[262182] = fffff000, pass
DRAM[262183] = fffff000, pass
DRAM[262184] = fffff000, pass
DRAM[262185] = fffff000, pass
DRAM[262186] = 135a9d1c, pass
DRAM[262187] = 13578000, pass
DRAM[262188] = fffff004, pass
DRAM[262189] = 00000008, pass
DRAM[262190] = 00000800, pass
DRAM[262191] = 00020000, pass
DRAM[262192] = 000e50f0, pass
DRAM[262193] = 00000000, pass
DRAM[262194] = 00000008, pass
DRAM[262195] = 00010000, pass
DRAM[262196] = 00000010, pass
DRAM[262197] = 00000000, pass
DRAM[262198] = 00000008, pass
DRAM[262199] = 00000008, pass
DRAM[262200] = 00000008, pass
DRAM[262201] = 00001880, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


cycle high 32bits = [          0 ]
cycle low 32bits = [      42229 ] 
instruction high 32bits = [          0 ] 
instruction low 32bits = [      13450 ] 
Simulation complete via $finish(1) at time 507708 NS + 0
../sim/top_tb.sv:484     $finish;
ncsim> exit
