<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wlxx__ll__tim_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32wlxx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32wlxx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32WLxx_LL_TIM_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32WLxx_LL_TIM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx_8h.html">stm32wlxx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM16) || defined (TIM7)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  0x3CU,   <span class="comment">/* 7: TIMx_CH5  */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  0x3CU    <span class="comment">/* 8: TIMx_CH6  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>};</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>{</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  0U,            <span class="comment">/* 7: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  8U             <span class="comment">/* 8: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>};</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>{</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  0U             <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>};</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  16U,           <span class="comment">/* 7: CC5P */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  20U            <span class="comment">/* 8: CC6P */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>};</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>{</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  8U,            <span class="comment">/* 7: OIS5 */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  10U            <span class="comment">/* 8: OIS6 */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>};</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            ((Source &gt;&gt; 1U) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* Remap mask definitions */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define TIMx_OR1_RMP_SHIFT 16U</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define TIMx_OR1_RMP_MASK  0x0000FFFFU</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC_RMP | TIM1_OR1_TI1_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define TIM2_OR1_RMP_MASK  ((TIM2_OR1_TI4_RMP | TIM2_OR1_ETR_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define TIM16_OR1_RMP_MASK (TIM16_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define TIM17_OR1_RMP_MASK (TIM17_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>{</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  uint32_t RepetitionCounter;  </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>{</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>{</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>{</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>{</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  uint32_t BreakFilter;          </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  uint32_t BreakAFMode;           </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  uint32_t Break2State;          </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  uint32_t Break2Polarity;        </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  uint32_t Break2Filter;          </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  uint32_t Break2AFMode;          </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#define LL_TIM_ETRSOURCE_LEGACY                0x00000000U                                       </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define LL_TIM_ETRSOURCE_COMP1                 TIM1_AF1_ETRSEL_0                                 </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_TIM_ETRSOURCE_COMP2                 TIM1_AF1_ETRSEL_1                                 </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#if defined(COMP1) &amp;&amp; defined(COMP2)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 &amp;&amp; COMP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC_RMP_NC     TIM1_OR1_RMP_MASK                                               </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC_RMP_AWD1  (TIM1_OR1_ETR_ADC_RMP_0 | TIM1_OR1_RMP_MASK)                     </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC_RMP_AWD2  (TIM1_OR1_ETR_ADC_RMP_1 | TIM1_OR1_RMP_MASK)                     </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC_RMP_AWD3  (TIM1_OR1_ETR_ADC_RMP | TIM1_OR1_RMP_MASK)                       </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO  TIM1_OR1_RMP_MASK                                                    </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1 (TIM1_OR1_TI1_RMP | TIM1_OR1_RMP_MASK)                               </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_NONE          TIM2_OR1_RMP_MASK                                           </span><span class="comment">/* !&lt; No internal trigger on TIM2_ITR1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_USB_SOF       (TIM2_OR1_ITR1_RMP)                                         </span><span class="comment">/* !&lt; TIM2_ITR1 is connected to USB SOF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define LL_TIM_TIM2_ETR_RMP_GPIO  TIM2_OR1_RMP_MASK                                                   </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define LL_TIM_TIM2_ETR_RMP_LSE  (TIM2_OR1_ETR_RMP | TIM2_OR1_RMP_MASK)                               </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO        TIM2_OR1_RMP_MASK                                             </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1       (TIM2_OR1_TI4_RMP_0 | TIM2_OR1_RMP_MASK)                       </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP2       (TIM2_OR1_TI4_RMP_1 | TIM2_OR1_RMP_MASK)                       </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 (TIM2_OR1_TI4_RMP | TIM2_OR1_RMP_MASK)                         </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO TIM16_OR1_RMP_MASK                                                  </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI  (TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)                           </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MASK)                           </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)      </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO   TIM17_OR1_RMP_MASK                                                </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MSI    (TIM17_OR1_TI1_RMP_0 | TIM17_OR1_RMP_MASK)                         </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_32 (TIM17_OR1_TI1_RMP_1 | TIM17_OR1_RMP_MASK)                         </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO    (TIM17_OR1_TI1_RMP | TIM17_OR1_RMP_MASK)                           </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_OCREF_CLR     0x00000000U         </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR    TIM_SMCR_OCCS       </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span> </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">    0U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span> </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>{</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>}</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>{</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>}</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>{</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>}</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>{</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>}</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>{</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>}</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>{</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)<a class="code hl_enumvalue" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>}</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>{</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>}</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetUpdateSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>{</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>}</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>{</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>}</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetOnePulseMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>{</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>}</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>{</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>}</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounterMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>{</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  uint32_t counter_mode;</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  counter_mode = (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span> </div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  {</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    counter_mode = (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  }</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>}</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>{</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>}</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>{</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>}</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>{</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>}</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>{</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>}</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetClockDivision(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>{</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>}</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>{</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>, Counter);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>}</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>{</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>));</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>}</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetDirection(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>{</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>}</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>{</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>, Prescaler);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>}</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>{</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>));</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>}</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>{</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>, AutoReload);</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>}</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetAutoReload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>{</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>));</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>}</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>{</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>}</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetRepetitionCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>{</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>));</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>}</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>{</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>}</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>{</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>}</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>{</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="keywordflow">return</span> (((Counter &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>}</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>{</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>}</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>{</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>}</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>{</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>}</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>{</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>}</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_GetDMAReqTrigger(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>{</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>}</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>{</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>}</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>{</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>}</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>{</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>}</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>{</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>}</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>{</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>             (Configuration &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>             (Configuration &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>}</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>{</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>}</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>{</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>}</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>{</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>}</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>{</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>}</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>{</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>}</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetIdleState(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>{</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>}</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>{</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>}</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>{</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>}</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>{</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>}</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>{</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>}</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>{</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>}</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>{</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>}</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>{</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>}</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>{</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>}</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>{</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>}</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>{</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>}</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>{</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>}</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>{</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>}</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span> </div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>{</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>}</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span> </div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>{</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>}</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span> </div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>{</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>}</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span> </div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>{</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">CCR6</a>, CompareValue);</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>}</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>{</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>}</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>{</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>}</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span> </div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>{</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>}</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span> </div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>{</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>}</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH5(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>{</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>}</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span> </div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH6(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>{</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">CCR6</a>));</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>}</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>{</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>}</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>{</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>             (Configuration &amp; (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>}</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span> </div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>{</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>}</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetActiveInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>{</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>}</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>{</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>}</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span> </div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>{</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>}</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span> </div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>{</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>}</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetFilter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>{</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>}</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>{</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>}</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span> </div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>{</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>}</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span> </div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>{</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>}</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>{</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>}</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>{</div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>}</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span> </div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>{</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>}</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>{</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>}</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span> </div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>{</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>}</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>{</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>}</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>{</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>}</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span> </div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>{</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>}</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span> </div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>{</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>}</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>{</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>}</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>{</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>}</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>{</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>}</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span> </div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>{</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>}</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span> </div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>{</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>}</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>{</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>}</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span> </div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>{</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>}</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span> </div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>{</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>}</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span> </div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>{</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>}</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span> </div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>{</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>}</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetETRSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRSource)</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>{</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>, TIMx_AF1_ETRSEL, ETRSource);</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>}</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span> </div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>{</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>}</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span> </div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>{</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>}</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span> </div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>                                      uint32_t BreakAFMode)</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>{</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>, BreakPolarity | BreakFilter | BreakAFMode);</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>}</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span> </div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisarmBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span>{</div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>}</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span> </div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ReArmBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>{</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>}</div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span> </div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>{</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>}</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>{</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>}</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>                                       uint32_t Break2AFMode)</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>{</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>, Break2Polarity | Break2Filter | Break2AFMode);</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>}</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span> </div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisarmBRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>{</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>}</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span> </div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ReArmBRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span>{</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>}</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span> </div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>{</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>}</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span> </div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>{</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>}</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span> </div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>{</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>}</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span> </div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>{</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>}</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span> </div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>{</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>}</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span> </div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>{</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>}</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span> </div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>{</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>}</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span> </div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>{</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, Source);</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>}</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span> </div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>{</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, Source);</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>}</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span> </div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>                                                        uint32_t Polarity)</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>{</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>}</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>{</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>}</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span> </div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>{</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182">OR1</a>, (Remap &gt;&gt; TIMx_OR1_RMP_SHIFT), (Remap &amp; TIMx_OR1_RMP_MASK));</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>}</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span> </div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>{</div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>, OCRefClearInputSource);</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>}</div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>{</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>}</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span> </div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>{</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>}</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span> </div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>{</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>}</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span>{</div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>}</div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>{</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>}</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span> </div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>{</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>}</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span> </div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>{</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>}</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span> </div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>{</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>}</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span> </div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>{</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>}</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span> </div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>{</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span>}</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span> </div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>{</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>}</div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span> </div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC5(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>{</div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>}</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span> </div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>{</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>}</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span> </div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC6(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>{</div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>}</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span> </div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span>{</div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>}</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span> </div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>{</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>}</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span> </div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>{</div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>}</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span> </div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>{</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>}</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span> </div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>{</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>}</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span> </div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>{</div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>}</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span> </div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>{</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>}</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span>{</div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>}</div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span> </div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>{</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>}</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>{</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>}</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span> </div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>{</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>}</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span> </div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>{</div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>}</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span> </div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>{</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>}</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span> </div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>{</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>}</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span> </div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>{</div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>}</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span> </div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>{</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>}</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span> </div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>{</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>  <a class="code hl_define" href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>}</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span> </div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_SYSBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>{</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>}</div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span> </div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>{</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>}</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span> </div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>{</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>}</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span> </div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>{</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>}</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span> </div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>{</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span>}</div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span> </div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>{</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>}</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span> </div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>{</div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>}</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span> </div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>{</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>}</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span> </div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>{</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>}</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span> </div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>{</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>}</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span> </div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span>{</div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span>}</div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span> </div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>{</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>}</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span> </div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>{</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>}</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span> </div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>{</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>}</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span> </div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>{</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>}</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span> </div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>{</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>}</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>{</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span>}</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span> </div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span>{</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>}</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span> </div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span>{</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>}</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span> </div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span>{</div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span>}</div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span> </div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>{</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>}</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span> </div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span>{</div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span>}</div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span> </div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span>{</div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span>}</div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span> </div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>{</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span>}</div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span> </div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span>{</div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span>}</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span> </div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span>{</div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span>}</div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span> </div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span>{</div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span>}</div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span> </div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>{</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>}</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span> </div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span>{</div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>}</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span> </div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span>{</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>}</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span> </div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>{</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span>}</div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span> </div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span>{</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>}</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span> </div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span>{</div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>}</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span> </div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span>{</div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span>}</div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span> </div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span>{</div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>}</div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span> </div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span>{</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>}</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span> </div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span>{</div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span>}</div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span> </div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>{</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>}</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span> </div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span>{</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span>}</div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span> </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span>{</div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span>}</div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span> </div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>{</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>}</div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span> </div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span>{</div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span>}</div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span> </div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span>{</div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span>}</div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span> </div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>{</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span>}</div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span> </div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span>{</div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span>}</div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span> </div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span>{</div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span>}</div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span> </div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span>{</div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span>}</div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span> </div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span>{</div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span>}</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span> </div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>{</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span>}</div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span> </div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span>{</div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>}</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span> </div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span>{</div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span>}</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span> </div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span>{</div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span>}</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span> </div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span>{</div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span>}</div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span> </div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span>{</div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>}</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span> </div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span>{</div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span>}</div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span> </div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_DeInit(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_OC_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_IC_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_ENCODER_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_BDTR_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span> </div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM16 || TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span> </div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span>}</div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span> </div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32WLxx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00063">cmsis_armcc.h:63</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00146">stm32wlxx.h:146</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00144">stm32wlxx.h:144</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group__Exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00152">stm32wlxx.h:152</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00156">stm32wlxx.h:156</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00148">stm32wlxx.h:148</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group__Exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00154">stm32wlxx.h:154</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00130">stm32wlxx.h:131</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00119">stm32wlxx.h:119</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10481">stm32wl55xx.h:10481</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10239">stm32wl55xx.h:10239</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10493">stm32wl55xx.h:10493</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10475">stm32wl55xx.h:10475</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10703">stm32wl55xx.h:10703</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10360">stm32wl55xx.h:10360</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10407">stm32wl55xx.h:10407</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10472">stm32wl55xx.h:10472</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10510">stm32wl55xx.h:10510</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10377">stm32wl55xx.h:10377</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10484">stm32wl55xx.h:10484</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10395">stm32wl55xx.h:10395</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10463">stm32wl55xx.h:10463</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10427">stm32wl55xx.h:10427</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10854">stm32wl55xx.h:10854</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10369">stm32wl55xx.h:10369</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10490">stm32wl55xx.h:10490</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2ed336e59081fe830617f97dcb71678b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a></div><div class="ttdeci">#define TIM_BDTR_BKDSRM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10873">stm32wl55xx.h:10873</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10290">stm32wl55xx.h:10290</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10848">stm32wl55xx.h:10848</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10366">stm32wl55xx.h:10366</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10249">stm32wl55xx.h:10249</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10451">stm32wl55xx.h:10451</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10709">stm32wl55xx.h:10709</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10496">stm32wl55xx.h:10496</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10424">stm32wl55xx.h:10424</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10255">stm32wl55xx.h:10255</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10383">stm32wl55xx.h:10383</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10865">stm32wl55xx.h:10865</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10348">stm32wl55xx.h:10348</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10478">stm32wl55xx.h:10478</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10802">stm32wl55xx.h:10802</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58c65231de95b67cb2d115064ab57f60"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a></div><div class="ttdeci">#define TIM_BDTR_BKBID</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10880">stm32wl55xx.h:10880</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10404">stm32wl55xx.h:10404</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10851">stm32wl55xx.h:10851</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10416">stm32wl55xx.h:10416</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10374">stm32wl55xx.h:10374</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10808">stm32wl55xx.h:10808</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10386">stm32wl55xx.h:10386</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10242">stm32wl55xx.h:10242</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10442">stm32wl55xx.h:10442</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10514">stm32wl55xx.h:10514</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10845">stm32wl55xx.h:10845</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10380">stm32wl55xx.h:10380</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga759883f669298c750d8dbf3d2fd2fab2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a></div><div class="ttdeci">#define TIM_BDTR_BK2DSRM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10876">stm32wl55xx.h:10876</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10413">stm32wl55xx.h:10413</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10439">stm32wl55xx.h:10439</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10833">stm32wl55xx.h:10833</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10448">stm32wl55xx.h:10448</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10457">stm32wl55xx.h:10457</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10339">stm32wl55xx.h:10339</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10522">stm32wl55xx.h:10522</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10762">stm32wl55xx.h:10762</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10436">stm32wl55xx.h:10436</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10233">stm32wl55xx.h:10233</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10868">stm32wl55xx.h:10868</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10501">stm32wl55xx.h:10501</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10335">stm32wl55xx.h:10335</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10236">stm32wl55xx.h:10236</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10392">stm32wl55xx.h:10392</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10280">stm32wl55xx.h:10280</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10811">stm32wl55xx.h:10811</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10410">stm32wl55xx.h:10410</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10270">stm32wl55xx.h:10270</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10558">stm32wl55xx.h:10558</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10839">stm32wl55xx.h:10839</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab3c8126b8cc13f3338b59f1e91202d43"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a></div><div class="ttdeci">#define TIM_BDTR_BK2BID</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10883">stm32wl55xx.h:10883</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10552">stm32wl55xx.h:10552</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10507">stm32wl55xx.h:10507</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10896">stm32wl55xx.h:10896</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10398">stm32wl55xx.h:10398</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10821">stm32wl55xx.h:10821</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10887">stm32wl55xx.h:10887</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10421">stm32wl55xx.h:10421</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10259">stm32wl55xx.h:10259</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10433">stm32wl55xx.h:10433</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10861">stm32wl55xx.h:10861</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10245">stm32wl55xx.h:10245</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10287">stm32wl55xx.h:10287</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10466">stm32wl55xx.h:10466</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10430">stm32wl55xx.h:10430</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10487">stm32wl55xx.h:10487</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10805">stm32wl55xx.h:10805</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10276">stm32wl55xx.h:10276</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10389">stm32wl55xx.h:10389</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10401">stm32wl55xx.h:10401</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10318">stm32wl55xx.h:10318</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10858">stm32wl55xx.h:10858</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10352">stm32wl55xx.h:10352</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10460">stm32wl55xx.h:10460</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10327">stm32wl55xx.h:10327</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10445">stm32wl55xx.h:10445</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10273">stm32wl55xx.h:10273</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10265">stm32wl55xx.h:10265</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10454">stm32wl55xx.h:10454</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l10842">stm32wl55xx.h:10842</a></div></div>
<div class="ttc" id="astm32wlxx_8h_html"><div class="ttname"><a href="stm32wlxx_8h.html">stm32wlxx.h</a></div><div class="ttdoc">CMSIS STM32WLxx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00847">stm32wl55xx.h:848</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00852">stm32wl55xx.h:852</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00857">stm32wl55xx.h:857</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00854">stm32wl55xx.h:854</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00864">stm32wl55xx.h:864</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00851">stm32wl55xx.h:851</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a34474d97b298c0bf671b72203ae43713"><div class="ttname"><a href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00871">stm32wl55xx.h:871</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00866">stm32wl55xx.h:866</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a522126f56497797646c95acb049bfa9c"><div class="ttname"><a href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00872">stm32wl55xx.h:872</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00858">stm32wl55xx.h:858</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00865">stm32wl55xx.h:865</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9b85c0208edae4594cbdfcf215573182"><div class="ttname"><a href="structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182">TIM_TypeDef::OR1</a></div><div class="ttdeci">__IO uint32_t OR1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00869">stm32wl55xx.h:869</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00859">stm32wl55xx.h:859</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00861">stm32wl55xx.h:861</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_aaa8b893e1390434a07a70d17ea058223"><div class="ttname"><a href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00873">stm32wl55xx.h:873</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00849">stm32wl55xx.h:849</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00863">stm32wl55xx.h:863</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00862">stm32wl55xx.h:862</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00855">stm32wl55xx.h:855</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00860">stm32wl55xx.h:860</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00867">stm32wl55xx.h:867</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00853">stm32wl55xx.h:853</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l00850">stm32wl55xx.h:850</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_28a6ecdd6f5d4685f8b62df88a393c2c.html">STM32WLxx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_8edc0e14bdd6ecfbdb0e77d6b4c08eb4.html">Inc</a></li><li class="navelem"><a class="el" href="stm32wlxx__ll__tim_8h.html">stm32wlxx_ll_tim.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
