{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706058585572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706058585578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 17:09:45 2024 " "Processing started: Tue Jan 23 17:09:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706058585578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058585578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058585578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1706058585860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706058585860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058591999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058591999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" memory.sv(64) " "Verilog HDL syntax error at memory.sv(64) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory_tb memory.sv(52) " "Ignored design unit \"memory_tb\" at memory.sv(52) due to previous errors" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 52 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file five_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_counter " "Found entity 1: five_bit_counter" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058592001 ""} { "Info" "ISGN_ENTITY_NAME" "2 five_bit_counter_testbench " "Found entity 2: five_bit_counter_testbench" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058592001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_clock " "Found entity 1: one_sec_clock" {  } { { "one_sec_clock.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/one_sec_clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058592003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592003 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_num_on_hex.sv(34) " "Verilog HDL warning at display_num_on_hex.sv(34): extended using \"x\" or \"z\"" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706058592004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_num_on_hex.sv 2 2 " "Found 2 design units, including 2 entities, in source file display_num_on_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_num_on_hex " "Found entity 1: display_num_on_hex" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058592004 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_num_on_hex_testbench " "Found entity 2: display_num_on_hex_testbench" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706058592004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706058592048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 23 17:09:52 2024 " "Processing ended: Tue Jan 23 17:09:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706058592048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706058592048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706058592048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706058592048 ""}
