// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s (
        ap_ready,
        data1_0_V_read,
        data1_1_V_read,
        data1_2_V_read,
        data2_0_V_read,
        data2_1_V_read,
        data2_2_V_read,
        data2_3_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6
);


output   ap_ready;
input  [15:0] data1_0_V_read;
input  [15:0] data1_1_V_read;
input  [15:0] data1_2_V_read;
input  [15:0] data2_0_V_read;
input  [15:0] data2_1_V_read;
input  [15:0] data2_2_V_read;
input  [15:0] data2_3_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;

assign ap_ready = 1'b1;

assign ap_return_0 = data1_0_V_read;

assign ap_return_1 = data1_1_V_read;

assign ap_return_2 = data1_2_V_read;

assign ap_return_3 = data2_0_V_read;

assign ap_return_4 = data2_1_V_read;

assign ap_return_5 = data2_2_V_read;

assign ap_return_6 = data2_3_V_read;

endmodule //concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s
