TimeQuest Timing Analyzer report for pwm_module
Wed May 17 12:51:45 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'tc_clock_50'
 13. Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 14. Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'tc_clock_50'
 16. Slow Model Recovery: 'tc_clock_50'
 17. Slow Model Removal: 'tc_clock_50'
 18. Slow Model Minimum Pulse Width: 'tc_clock_50'
 19. Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'tc_clock_50'
 30. Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 31. Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 32. Fast Model Hold: 'tc_clock_50'
 33. Fast Model Recovery: 'tc_clock_50'
 34. Fast Model Removal: 'tc_clock_50'
 35. Fast Model Minimum Pulse Width: 'tc_clock_50'
 36. Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pwm_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; sdc_constraints.sdc ; OK     ; Wed May 17 12:51:44 2023 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; tc_clock_50 ; \b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0] ; { \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] } ;
; tc_clock_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                       ; { clock_50 }                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 73.15 MHz  ; 73.15 MHz       ; tc_clock_50                                         ;      ;
; 302.94 MHz ; 302.94 MHz      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 6.330  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 16.699 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.445 ; 0.000         ;
; tc_clock_50                                         ; 0.445 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------+
; Slow Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 13.459 ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Removal Summary          ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; tc_clock_50 ; 0.013 ; 0.000         ;
+-------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; tc_clock_50                                         ; 7.686 ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 8.889 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tc_clock_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.330  ; serial_uart:i_serial_uart|tx                                                                                            ; fpga_out_tx                                      ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.814     ; 2.856      ;
; 6.632  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ; hex2_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.693      ;
; 6.632  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ; hex2_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.693      ;
; 6.636  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ; hex1_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.693      ;
; 6.636  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ; hex1_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.693      ;
; 6.643  ; serial_uart:i_serial_uart|received_error                                                                                ; ledr[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.684     ; 2.673      ;
; 6.646  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]                                                                        ; hex2_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.681     ; 2.673      ;
; 6.649  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ; hex2_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.678     ; 2.673      ;
; 6.651  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ; hex1_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.693      ;
; 6.651  ; pwm_ctrl:i_pwm_ctrl|led                                                                                                 ; ledg[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.666     ; 2.683      ;
; 6.657  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ; hex0_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.670     ; 2.673      ;
; 6.659  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]                                                                        ; hex2_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.678     ; 2.663      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ; hex0_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ; hex0_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ; hex0_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.662  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ; hex1_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.673      ;
; 6.663  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ; hex0_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.664     ; 2.673      ;
; 6.663  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ; hex0_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.664     ; 2.673      ;
; 6.672  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ; hex1_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.663      ;
; 6.672  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ; hex2_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.653      ;
; 6.676  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ; hex2_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.653      ;
; 6.682  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ; hex1_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.653      ;
; 6.682  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ; hex1_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.653      ;
; 6.687  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ; hex0_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.670     ; 2.643      ;
; 8.823  ; key_n[3]                                                                                                                ; key_ctrl:i_key_ctrl|key_up_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.859      ; 6.074      ;
; 8.879  ; key_n[0]                                                                                                                ; key_ctrl:i_key_ctrl|key_off_r                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.859      ; 6.018      ;
; 9.141  ; fpga_in_rx                                                                                                              ; serial_uart:i_serial_uart|rx_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.867      ; 5.764      ;
; 9.293  ; key_n[1]                                                                                                                ; key_ctrl:i_key_ctrl|key_on_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.859      ; 5.604      ;
; 9.366  ; key_n[2]                                                                                                                ; key_ctrl:i_key_ctrl|key_down_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.859      ; 5.531      ;
; 11.012 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                                                                           ; pwm_ctrl:i_pwm_ctrl|update_dc                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.009      ; 9.035      ;
; 11.139 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|update_dc                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.009      ; 8.908      ;
; 11.272 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                                                                           ; pwm_ctrl:i_pwm_ctrl|update_dc                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.009      ; 8.775      ;
; 11.414 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.624      ;
; 11.414 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.624      ;
; 11.414 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.624      ;
; 11.415 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                                                                           ; pwm_ctrl:i_pwm_ctrl|update_dc                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.009      ; 8.632      ;
; 11.505 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.533      ;
; 11.505 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.533      ;
; 11.505 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.533      ;
; 11.569 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.469      ;
; 11.569 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.469      ;
; 11.569 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.469      ;
; 11.572 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.466      ;
; 11.572 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.466      ;
; 11.572 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.466      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.641 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.242     ; 8.028      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.658 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 8.005      ;
; 11.724 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.314      ;
; 11.724 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.314      ;
; 11.724 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.314      ;
; 11.726 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.316      ;
; 11.726 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.316      ;
; 11.726 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.316      ;
; 11.726 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.316      ;
; 11.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|update_dc                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.009      ; 8.316      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.745 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.918      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.788 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.248     ; 7.875      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.812 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.007      ; 8.233      ;
; 11.817 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.225      ;
; 11.817 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.225      ;
; 11.817 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.225      ;
; 11.817 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                                                                           ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]               ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.004      ; 8.225      ;
; 11.832 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                                                                           ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 8.206      ;
; 11.848 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.071     ; 8.119      ;
; 11.848 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.071     ; 8.119      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.699 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.339      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.738 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.300      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 16.938 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.100      ;
; 17.006 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.032      ;
; 17.045 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.993      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.949      ;
; 17.245 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.793      ;
; 17.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.642      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.840 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.198      ;
; 17.885 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.153      ;
; 17.924 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.114      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.022 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.016      ;
; 18.124 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.914      ;
; 18.147 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.891      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.173 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.865      ;
; 18.275 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.763      ;
; 18.307 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.731      ;
; 18.329 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.709      ;
; 18.480 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.558      ;
; 18.490 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.548      ;
; 18.640 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.398      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.445 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.631 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.917      ;
; 0.988 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.274      ;
; 0.992 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.278      ;
; 0.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.282      ;
; 1.026 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.312      ;
; 1.027 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.313      ;
; 1.031 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.317      ;
; 1.112 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.398      ;
; 1.262 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.548      ;
; 1.272 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.558      ;
; 1.420 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.706      ;
; 1.423 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.709      ;
; 1.424 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.428 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.714      ;
; 1.445 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.731      ;
; 1.458 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.744      ;
; 1.459 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.745      ;
; 1.464 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.750      ;
; 1.477 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.763      ;
; 1.500 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.786      ;
; 1.504 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.790      ;
; 1.508 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.794      ;
; 1.538 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.824      ;
; 1.539 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.825      ;
; 1.579 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.865      ;
; 1.579 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.865      ;
; 1.579 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.865      ;
; 1.580 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.866      ;
; 1.588 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.874      ;
; 1.605 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.618 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.904      ;
; 1.619 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.628 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.914      ;
; 1.660 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.946      ;
; 1.668 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.954      ;
; 1.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.984      ;
; 1.730 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.016      ;
; 1.730 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.016      ;
; 1.730 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.016      ;
; 1.730 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.016      ;
; 1.748 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.034      ;
; 1.778 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.064      ;
; 1.867 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.153      ;
; 1.912 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 1.912 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 1.912 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 1.912 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 1.912 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 2.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
; 2.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.793      ;
; 2.663 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.707 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.993      ;
; 2.746 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.032      ;
; 2.814 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.100      ;
; 2.814 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.100      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tc_clock_50'                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_idle                     ; serial_uart:i_serial_uart|rx_state.s_idle                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[0]                        ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[1]                        ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[2]                        ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_rx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|received_error~_Duplicate_1         ; serial_uart:i_serial_uart|received_error~_Duplicate_1                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_in_states                             ; key_ctrl:i_key_ctrl|key_in_states                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_up_out                                ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_off_out                               ; key_ctrl:i_key_ctrl|key_off_out                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_down_out                              ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|s_pulse                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[6]                      ; serial_uart:i_serial_uart|rx_byte_int[6]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[5]                      ; serial_uart:i_serial_uart|rx_byte_int[5]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|rx_byte_int[4]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[3]                      ; serial_uart:i_serial_uart|rx_byte_int[3]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[2]                      ; serial_uart:i_serial_uart|rx_byte_int[2]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[1]                      ; serial_uart:i_serial_uart|rx_byte_int[1]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[0]                      ; serial_uart:i_serial_uart|rx_byte_int[0]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; serial_ctrl:i_serial_ctrl|serial_off_out                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_on_out                                ; key_ctrl:i_key_ctrl|key_on_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; serial_ctrl:i_serial_ctrl|serial_down_out                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                                                                                    ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|update_dc                                 ; pwm_ctrl:i_pwm_ctrl|update_dc                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; pwm_ctrl:i_pwm_ctrl|update_dc_now                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_start_bit                ; serial_uart:i_serial_uart|tx_state.s_start_bit                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[0]                        ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[1]                        ; serial_uart:i_serial_uart|tx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[2]                        ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; serial_uart:i_serial_uart|rx_r                                ; serial_uart:i_serial_uart|rx_2r                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.898      ;
; 0.615 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; serial_uart:i_serial_uart|tx_byte_saved[2]                    ; serial_uart:i_serial_uart|tx_byte_saved[1]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; serial_uart:i_serial_uart|tx_byte_saved[1]                    ; serial_uart:i_serial_uart|tx_byte_saved[0]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.905      ;
; 0.629 ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.915      ;
; 0.632 ; serial_uart:i_serial_uart|tx_bit_cnt[7]                       ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.918      ;
; 0.636 ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                        ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.922      ;
; 0.640 ; serial_uart:i_serial_uart|received_valid                      ; serial_ctrl:i_serial_ctrl|s_pulse                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; serial_uart:i_serial_uart|rx_byte_int[6]                      ; serial_uart:i_serial_uart|rx_byte_int[5]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; key_ctrl:i_key_ctrl|key_down_2r                               ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; key_ctrl:i_key_ctrl|key_up_2r                                 ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                       ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.930      ;
; 0.645 ; serial_uart:i_serial_uart|rx_byte_int[5]                      ; serial_uart:i_serial_uart|rx_byte_int[4]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.931      ;
; 0.647 ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.933      ;
; 0.650 ; serial_uart:i_serial_uart|rx_bit_cnt[7]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.936      ;
; 0.652 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.938      ;
; 0.652 ; serial_uart:i_serial_uart|tx_state.s_start_bit                ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.938      ;
; 0.656 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.942      ;
; 0.656 ; serial_uart:i_serial_uart|tx_bit_no[2]                        ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.942      ;
; 0.658 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.944      ;
; 0.663 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.949      ;
; 0.664 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[5]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.950      ;
; 0.665 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.951      ;
; 0.669 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[6]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.955      ;
; 0.671 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.957      ;
; 0.673 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[3]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.959      ;
; 0.674 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[1]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.960      ;
; 0.674 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[2]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.960      ;
; 0.676 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.962      ;
; 0.677 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.963      ;
; 0.763 ; key_ctrl:i_key_ctrl|key_on_r                                  ; key_ctrl:i_key_ctrl|key_on_2r                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; key_ctrl:i_key_ctrl|key_down_r                                ; key_ctrl:i_key_ctrl|key_down_2r                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.770 ; key_ctrl:i_key_ctrl|key_up_r                                  ; key_ctrl:i_key_ctrl|key_up_2r                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; key_ctrl:i_key_ctrl|key_off_r                                 ; key_ctrl:i_key_ctrl|key_off_2r                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.056      ;
; 0.779 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|received_data[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.065      ;
; 0.787 ; serial_uart:i_serial_uart|rx_state.s_idle                     ; serial_uart:i_serial_uart|rx_bit_cnt_en                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.073      ;
; 0.791 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.120      ;
; 0.794 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.123      ;
; 0.795 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.124      ;
; 0.800 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.086      ;
; 0.802 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.131      ;
; 0.803 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.132      ;
; 0.803 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.132      ;
; 0.805 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                 ; serial_uart:i_serial_uart|tx_bit_cnt_en                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.091      ;
; 0.805 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.091      ;
; 0.808 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.137      ;
; 0.895 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.181      ;
; 0.918 ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.204      ;
; 0.929 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.215      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'tc_clock_50'                                                                                                                                                                                                 ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 13.459 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.584      ; 9.036      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 14.771 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 8.017      ;
; 15.037 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 7.751      ;
; 15.037 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 7.751      ;
; 15.037 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.750      ; 7.751      ;
; 15.336 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.754      ; 7.456      ;
; 15.336 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.754      ; 7.456      ;
; 15.336 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.754      ; 7.456      ;
; 15.336 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.754      ; 7.456      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.620 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 7.175      ;
; 15.865 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 6.932      ;
; 15.865 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 6.932      ;
; 15.865 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 6.932      ;
; 15.865 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 6.932      ;
; 15.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.777      ; 6.935      ;
; 15.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.777      ; 6.935      ;
; 15.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.777      ; 6.935      ;
; 15.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.777      ; 6.935      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 15.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.758      ; 6.883      ;
; 16.380 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.785      ; 6.443      ;
; 16.380 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.785      ; 6.443      ;
; 16.380 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.785      ; 6.443      ;
; 16.380 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.785      ; 6.443      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.756      ; 6.274      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.752      ; 5.434      ;
; 17.677 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.760      ; 5.121      ;
; 17.677 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.760      ; 5.121      ;
; 17.677 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.760      ; 5.121      ;
; 17.680 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.761      ; 5.119      ;
; 17.680 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.761      ; 5.119      ;
; 17.680 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.761      ; 5.119      ;
; 17.680 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.761      ; 5.119      ;
; 17.680 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.761      ; 5.119      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 17.955 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.762      ; 4.845      ;
; 19.099 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.596      ; 3.408      ;
; 19.099 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.596      ; 3.408      ;
; 19.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.394      ;
; 19.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.394      ;
; 19.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.394      ;
; 19.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.599      ; 3.400      ;
; 19.119 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.381      ;
; 19.119 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.381      ;
; 19.119 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.381      ;
; 19.426 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.059      ;
; 19.426 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.059      ;
; 19.426 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.059      ;
; 19.426 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.059      ;
; 19.448 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.582      ; 3.045      ;
; 19.448 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.582      ; 3.045      ;
; 19.453 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.041      ;
; 19.453 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.041      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'tc_clock_50'                                                                                                                                                                                                 ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.013 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.588      ; 2.698      ;
; 0.013 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.588      ; 2.698      ;
; 0.361 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.041      ;
; 0.361 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.041      ;
; 0.361 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.041      ;
; 0.361 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.041      ;
; 0.366 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.582      ; 3.045      ;
; 0.366 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.582      ; 3.045      ;
; 0.388 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.059      ;
; 0.388 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.059      ;
; 0.388 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.059      ;
; 0.388 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.059      ;
; 0.695 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.381      ;
; 0.695 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.381      ;
; 0.695 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.381      ;
; 0.704 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.394      ;
; 0.704 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.394      ;
; 0.704 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.394      ;
; 0.704 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.599      ; 3.400      ;
; 0.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.596      ; 3.408      ;
; 0.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.596      ; 3.408      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 1.797 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.762      ; 4.845      ;
; 2.072 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.761      ; 5.119      ;
; 2.072 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.761      ; 5.119      ;
; 2.072 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.761      ; 5.119      ;
; 2.072 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.761      ; 5.119      ;
; 2.072 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.761      ; 5.119      ;
; 2.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.760      ; 5.121      ;
; 2.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.760      ; 5.121      ;
; 2.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.760      ; 5.121      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 2.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.752      ; 5.434      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.756      ; 6.274      ;
; 3.372 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.785      ; 6.443      ;
; 3.372 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.785      ; 6.443      ;
; 3.372 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.785      ; 6.443      ;
; 3.372 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.785      ; 6.443      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.839 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.758      ; 6.883      ;
; 3.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.777      ; 6.935      ;
; 3.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.777      ; 6.935      ;
; 3.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.777      ; 6.935      ;
; 3.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.777      ; 6.935      ;
; 3.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 6.932      ;
; 3.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 6.932      ;
; 3.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 6.932      ;
; 3.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 6.932      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.132 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 7.175      ;
; 4.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.754      ; 7.456      ;
; 4.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.754      ; 7.456      ;
; 4.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.754      ; 7.456      ;
; 4.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.754      ; 7.456      ;
; 4.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 7.751      ;
; 4.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 7.751      ;
; 4.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 7.751      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
; 4.981 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.750      ; 8.017      ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tc_clock_50'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 2.859 ; 2.859 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 3.177 ; 3.177 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 3.121 ; 3.121 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 2.707 ; 2.707 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.634 ; 2.634 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 3.177 ; 3.177 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -2.611 ; -2.611 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -2.386 ; -2.386 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -2.873 ; -2.873 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -2.459 ; -2.459 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -2.386 ; -2.386 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -2.929 ; -2.929 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 8.835  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 18.688 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; tc_clock_50                                         ; 0.215 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------+
; Fast Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 18.081 ; 0.000         ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Removal Summary           ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; -0.678 ; -11.124       ;
+-------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; tc_clock_50                                         ; 8.077 ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 9.000 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tc_clock_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.835  ; serial_uart:i_serial_uart|tx                                                                                            ; fpga_out_tx                                      ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.738     ; 1.427      ;
; 8.996  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ; hex2_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.357      ;
; 8.996  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ; hex2_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.357      ;
; 9.001  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ; hex1_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.357      ;
; 9.001  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ; hex1_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.357      ;
; 9.007  ; serial_uart:i_serial_uart|received_error                                                                                ; ledr[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.656     ; 1.337      ;
; 9.011  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]                                                                        ; hex2_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.652     ; 1.337      ;
; 9.011  ; pwm_ctrl:i_pwm_ctrl|led                                                                                                 ; ledg[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.347      ;
; 9.012  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ; hex1_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.357      ;
; 9.013  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ; hex2_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.650     ; 1.337      ;
; 9.021  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ; hex0_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.337      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ; hex0_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ; hex0_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ; hex0_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.023  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]                                                                        ; hex2_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.650     ; 1.327      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ; hex0_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ; hex0_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ; hex1_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.036  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ; hex1_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.327      ;
; 9.036  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ; hex2_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.317      ;
; 9.041  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ; hex2_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.317      ;
; 9.046  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ; hex1_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.317      ;
; 9.046  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ; hex1_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.317      ;
; 9.051  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ; hex0_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.307      ;
; 10.696 ; key_n[3]                                                                                                                ; key_ctrl:i_key_ctrl|key_up_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.795      ; 3.131      ;
; 10.729 ; key_n[0]                                                                                                                ; key_ctrl:i_key_ctrl|key_off_r                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.795      ; 3.098      ;
; 10.865 ; fpga_in_rx                                                                                                              ; serial_uart:i_serial_uart|rx_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.801      ; 2.968      ;
; 10.975 ; key_n[1]                                                                                                                ; key_ctrl:i_key_ctrl|key_on_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.795      ; 2.852      ;
; 11.025 ; key_n[2]                                                                                                                ; key_ctrl:i_key_ctrl|key_down_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.795      ; 2.802      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 15.986 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.780      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.024 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.737      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.028 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.733      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.034 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.727      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.078 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.199     ; 3.688      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.108 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.204     ; 3.653      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.134 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 3.621      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.224 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.191     ; 3.550      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
; 16.238 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.062     ; 3.732      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.688 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.344      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.334      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.768 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.264      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.798 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.234      ;
; 18.908 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.124      ;
; 18.918 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.114      ;
; 18.988 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.044      ;
; 19.018 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.014      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.078 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.954      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.167 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.865      ;
; 19.206 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.826      ;
; 19.216 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.816      ;
; 19.286 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.746      ;
; 19.298 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.734      ;
; 19.316 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.716      ;
; 19.352 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.680      ;
; 19.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.676      ;
; 19.387 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.645      ;
; 19.411 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.621      ;
; 19.442 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.590      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.215 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.369 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.535      ;
; 0.438 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.469 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.621      ;
; 0.493 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.665      ;
; 0.519 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.676      ;
; 0.528 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.680      ;
; 0.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.700      ;
; 0.554 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.564 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.577 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.729      ;
; 0.582 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.735      ;
; 0.589 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.594 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.746      ;
; 0.612 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.764      ;
; 0.618 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.770      ;
; 0.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.776      ;
; 0.653 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.659 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.811      ;
; 0.674 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.713 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.865      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.802 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.862 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.014      ;
; 0.892 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.044      ;
; 0.962 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.114      ;
; 0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.124      ;
; 1.082 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.234      ;
; 1.112 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.264      ;
; 1.112 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.264      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tc_clock_50'                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; serial_uart:i_serial_uart|rx_state.s_idle                     ; serial_uart:i_serial_uart|rx_state.s_idle                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_bit_no[0]                        ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_bit_no[1]                        ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_bit_no[2]                        ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_rx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|received_error~_Duplicate_1         ; serial_uart:i_serial_uart|received_error~_Duplicate_1                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; key_ctrl:i_key_ctrl|key_in_states                             ; key_ctrl:i_key_ctrl|key_in_states                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; key_ctrl:i_key_ctrl|key_up_out                                ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; key_ctrl:i_key_ctrl|key_off_out                               ; key_ctrl:i_key_ctrl|key_off_out                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; key_ctrl:i_key_ctrl|key_down_out                              ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|s_pulse                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[6]                      ; serial_uart:i_serial_uart|rx_byte_int[6]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[5]                      ; serial_uart:i_serial_uart|rx_byte_int[5]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|rx_byte_int[4]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[3]                      ; serial_uart:i_serial_uart|rx_byte_int[3]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[2]                      ; serial_uart:i_serial_uart|rx_byte_int[2]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[1]                      ; serial_uart:i_serial_uart|rx_byte_int[1]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|rx_byte_int[0]                      ; serial_uart:i_serial_uart|rx_byte_int[0]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; serial_ctrl:i_serial_ctrl|serial_off_out                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; key_ctrl:i_key_ctrl|key_on_out                                ; key_ctrl:i_key_ctrl|key_on_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; serial_ctrl:i_serial_ctrl|serial_down_out                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                                                                                    ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pwm_ctrl:i_pwm_ctrl|update_dc                                 ; pwm_ctrl:i_pwm_ctrl|update_dc                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; pwm_ctrl:i_pwm_ctrl|update_dc_now                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_state.s_start_bit                ; serial_uart:i_serial_uart|tx_state.s_start_bit                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_bit_no[0]                        ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_bit_no[1]                        ; serial_uart:i_serial_uart|tx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_bit_no[2]                        ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; serial_uart:i_serial_uart|rx_r                                ; serial_uart:i_serial_uart|rx_2r                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; serial_uart:i_serial_uart|tx_byte_saved[2]                    ; serial_uart:i_serial_uart|tx_byte_saved[1]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; serial_uart:i_serial_uart|tx_byte_saved[1]                    ; serial_uart:i_serial_uart|tx_byte_saved[0]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                        ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; serial_uart:i_serial_uart|tx_bit_cnt[7]                       ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; key_ctrl:i_key_ctrl|key_down_2r                               ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                       ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; key_ctrl:i_key_ctrl|key_up_2r                                 ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; serial_uart:i_serial_uart|received_valid                      ; serial_ctrl:i_serial_ctrl|s_pulse                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; serial_uart:i_serial_uart|rx_byte_int[6]                      ; serial_uart:i_serial_uart|rx_byte_int[5]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; serial_uart:i_serial_uart|rx_byte_int[5]                      ; serial_uart:i_serial_uart|rx_byte_int[4]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; serial_uart:i_serial_uart|tx_state.s_start_bit                ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; serial_uart:i_serial_uart|tx_bit_no[2]                        ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; serial_uart:i_serial_uart|rx_bit_cnt[7]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[5]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[6]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.418      ;
; 0.268 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[3]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[1]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.423      ;
; 0.271 ; serial_uart:i_serial_uart|reset_2r                            ; serial_uart:i_serial_uart|received_data[2]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.423      ;
; 0.271 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.424      ;
; 0.274 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.479      ;
; 0.275 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.480      ;
; 0.276 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.481      ;
; 0.279 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.484      ;
; 0.279 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.484      ;
; 0.279 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.484      ;
; 0.282 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.067      ; 0.487      ;
; 0.304 ; serial_uart:i_serial_uart|rx_state.s_idle                     ; serial_uart:i_serial_uart|rx_bit_cnt_en                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.456      ;
; 0.311 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                 ; serial_uart:i_serial_uart|tx_bit_cnt_en                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.463      ;
; 0.312 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.464      ;
; 0.323 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|received_data[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; key_ctrl:i_key_ctrl|key_on_r                                  ; key_ctrl:i_key_ctrl|key_on_2r                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; key_ctrl:i_key_ctrl|key_down_r                                ; key_ctrl:i_key_ctrl|key_down_2r                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; key_ctrl:i_key_ctrl|key_up_r                                  ; key_ctrl:i_key_ctrl|key_up_2r                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; key_ctrl:i_key_ctrl|key_off_r                                 ; key_ctrl:i_key_ctrl|key_off_2r                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.481      ;
; 0.334 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.486      ;
; 0.353 ; serial_uart:i_serial_uart|tx_byte_saved[4]                    ; serial_uart:i_serial_uart|tx_byte_saved[3]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; serial_uart:i_serial_uart|tx_byte_saved[5]                    ; serial_uart:i_serial_uart|tx_byte_saved[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.508      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'tc_clock_50'                                                                                                                                                                                                 ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 18.081 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 3.811      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.775 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.313      ;
; 18.870 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.218      ;
; 18.870 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.218      ;
; 18.870 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 3.218      ;
; 18.989 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 3.104      ;
; 18.989 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 3.104      ;
; 18.989 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 3.104      ;
; 18.989 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 3.104      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.098 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.998      ;
; 19.183 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.929      ;
; 19.183 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.929      ;
; 19.183 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.929      ;
; 19.183 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.929      ;
; 19.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.911      ;
; 19.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.911      ;
; 19.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.911      ;
; 19.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.911      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.212 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.885      ;
; 19.411 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.086      ; 2.707      ;
; 19.411 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.086      ; 2.707      ;
; 19.411 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.086      ; 2.707      ;
; 19.411 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.086      ; 2.707      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.443 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.062      ; 2.651      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.059      ; 2.336      ;
; 19.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.212      ;
; 19.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.212      ;
; 19.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.064      ; 2.212      ;
; 19.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.210      ;
; 19.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.210      ;
; 19.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.210      ;
; 19.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.210      ;
; 19.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.210      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 19.990 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.107      ;
; 20.310 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.935      ; 1.590      ;
; 20.310 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.935      ; 1.590      ;
; 20.313 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.937      ; 1.589      ;
; 20.320 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.577      ;
; 20.320 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.577      ;
; 20.320 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.577      ;
; 20.326 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.566      ;
; 20.326 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.566      ;
; 20.326 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.566      ;
; 20.435 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.446      ;
; 20.435 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.446      ;
; 20.435 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.446      ;
; 20.435 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.446      ;
; 20.450 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.437      ;
; 20.450 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.437      ;
; 20.450 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.437      ;
; 20.450 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.437      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'tc_clock_50'                                                                                                                                                                                                  ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.678 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.300      ;
; -0.678 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.300      ;
; -0.539 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.434      ;
; -0.539 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.434      ;
; -0.536 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.437      ;
; -0.536 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.437      ;
; -0.536 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.437      ;
; -0.536 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.437      ;
; -0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.446      ;
; -0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.446      ;
; -0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.446      ;
; -0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.446      ;
; -0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.566      ;
; -0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.566      ;
; -0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.566      ;
; -0.406 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.577      ;
; -0.406 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.577      ;
; -0.406 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.577      ;
; -0.399 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.937      ; 1.589      ;
; -0.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.935      ; 1.590      ;
; -0.396 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.935      ; 1.590      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.110 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.107      ;
; -0.007 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.210      ;
; -0.007 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.210      ;
; -0.007 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.210      ;
; -0.007 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.210      ;
; -0.007 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.210      ;
; -0.004 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.212      ;
; -0.004 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.212      ;
; -0.004 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.212      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.125  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.059      ; 2.336      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.437  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.062      ; 2.651      ;
; 0.469  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.086      ; 2.707      ;
; 0.469  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.086      ; 2.707      ;
; 0.469  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.086      ; 2.707      ;
; 0.469  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.086      ; 2.707      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.668  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.885      ;
; 0.694  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.911      ;
; 0.694  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.911      ;
; 0.694  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.911      ;
; 0.694  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.911      ;
; 0.697  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.929      ;
; 0.697  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.929      ;
; 0.697  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.929      ;
; 0.697  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.929      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.782  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.998      ;
; 0.891  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 3.104      ;
; 0.891  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 3.104      ;
; 0.891  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 3.104      ;
; 0.891  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 3.104      ;
; 1.010  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.218      ;
; 1.010  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.218      ;
; 1.010  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.218      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
; 1.105  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 3.313      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tc_clock_50'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 1.135 ; 1.135 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 1.304 ; 1.304 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 1.271 ; 1.271 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 1.025 ; 1.025 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 0.975 ; 0.975 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 1.304 ; 1.304 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -1.015 ; -1.015 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -0.855 ; -0.855 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -1.151 ; -1.151 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -0.905 ; -0.905 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -0.855 ; -0.855 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -1.184 ; -1.184 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 6.330  ; 0.215 ; 13.459   ; -0.678  ; 7.686               ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 16.699 ; 0.215 ; N/A      ; N/A     ; 8.889               ;
;  tc_clock_50                                         ; 6.330  ; 0.215 ; 13.459   ; -0.678  ; 7.686               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; -11.124 ; 0.0                 ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tc_clock_50                                         ; 0.000  ; 0.000 ; 0.000    ; -11.124 ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 2.859 ; 2.859 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 3.177 ; 3.177 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 3.121 ; 3.121 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 2.707 ; 2.707 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.634 ; 2.634 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 3.177 ; 3.177 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -1.015 ; -1.015 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -0.855 ; -0.855 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -1.151 ; -1.151 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -0.905 ; -0.905 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -0.855 ; -0.855 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -1.184 ; -1.184 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 80       ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 7045     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 80       ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 7045     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 17 12:51:44 2023
Info: Command: quartus_sta pwm_module -c pwm_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {\b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]} {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]}
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.330         0.000 tc_clock_50 
    Info (332119):    16.699         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.445         0.000 tc_clock_50 
Info (332146): Worst-case recovery slack is 13.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.459         0.000 tc_clock_50 
Info (332146): Worst-case removal slack is 0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.013         0.000 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 7.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.686         0.000 tc_clock_50 
    Info (332119):     8.889         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.835         0.000 tc_clock_50 
    Info (332119):    18.688         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 tc_clock_50 
Info (332146): Worst-case recovery slack is 18.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.081         0.000 tc_clock_50 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -0.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.678       -11.124 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 8.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.077         0.000 tc_clock_50 
    Info (332119):     9.000         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Wed May 17 12:51:45 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


