# Reading pref.tcl
# do Problema_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Marco\ Rodriguez/Desktop/Quartus\ projects/Problema_3 {C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/substractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:55 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3" C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/substractor.sv 
# -- Compiling module substractor
# 
# Top level modules:
# 	substractor
# End time: 00:23:55 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Rodriguez/Desktop/Quartus\ projects/Problema_3 {C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:55 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3" C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv 
# -- Compiling module Problema_3
# 
# Top level modules:
# 	Problema_3
# End time: 00:23:55 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Marco\ Rodriguez/Desktop/Quartus\ projects/Problema_3 {C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:55 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3" C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3_tb.sv 
# -- Compiling module Problema_3_tb
# 
# Top level modules:
# 	Problema_3_tb
# End time: 00:23:55 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Problema_3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Problema_3_tb 
# Start time: 00:23:55 on Aug 07,2024
# Loading sv_std.std
# Loading work.Problema_3_tb
# Loading work.substractor
# Loading work.Problema_3
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/substractor.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /Problema_3_tb/uut_Problema_3/generate_N_bit_Adder[0]/genblk1/f File: C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv Line: 23
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 00:27:38 on Aug 07,2024, Elapsed time: 0:03:43
# Errors: 0, Warnings: 1
