 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Question_5_2
Version: L-2016.03
Date   : Sat Feb 24 23:32:36 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: mySubsystem2/mySubsystem/Mult_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mySubsystem2/mySubsystem/Mult_block.multOut_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Question_5_2       35000                 saed32rvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mySubsystem2/mySubsystem/Mult_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX2_LVT)
                                                          0.00 #     0.00 r
  mySubsystem2/mySubsystem/Mult_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  U1893/Y (INVX2_LVT)                                     0.04       0.30 f
  U2048/Y (NOR2X0_RVT)                                    0.22       0.52 r
  U3519/S (FADDX1_LVT)                                    0.20       0.72 f
  U3517/S (FADDX1_LVT)                                    0.24       0.96 r
  U3524/S (FADDX1_LVT)                                    0.19       1.15 f
  U3544/Y (NAND2X0_LVT)                                   0.10       1.24 r
  U3546/Y (OAI21X2_LVT)                                   0.15       1.39 f
  U3550/Y (AOI21X1_LVT)                                   0.14       1.54 r
  U1797/Y (OAI21X2_LVT)                                   0.13       1.66 f
  U3100/Y (AO21X1_LVT)                                    0.12       1.78 f
  U1809/Y (XNOR2X2_LVT)                                   0.11       1.89 f
  mySubsystem2/mySubsystem/Mult_block.multOut_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_LVT)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.98       1.98
  clock network delay (ideal)                             0.00       1.98
  mySubsystem2/mySubsystem/Mult_block.multOut_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_LVT)
                                                          0.00       1.98 r
  library setup time                                     -0.09       1.89
  data required time                                                 1.89
  --------------------------------------------------------------------------
  data required time                                                 1.89
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
