{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523945290919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523945290919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_controller EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"sdram_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523945290935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523945291026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523945291026 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523945291251 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523945291268 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523945291483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523945291483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523945291483 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523945291483 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523945291500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523945291500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523945291500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523945291500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523945291500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523945291500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523945291509 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523945292012 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1523945292298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_controller.sdc " "Synopsys Design Constraints File file not found: 'sdram_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523945292299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523945292299 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523945292304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523945292305 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523945292305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.read_cas " "Destination node p_s.read_cas" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.write_act " "Destination node p_s.write_act" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.read_act " "Destination node p_s.read_act" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.init_msr " "Destination node p_s.init_msr" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.init_pall " "Destination node p_s.init_pall" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[2\] " "Destination node cnt_state_reg\[2\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[0\] " "Destination node cnt_state_reg\[0\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[1\] " "Destination node cnt_state_reg\[1\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.init_nop3 " "Destination node p_s.init_nop3" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_s.init_nop2 " "Destination node p_s.init_nop2" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1523945292348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523945292348 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523945292348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_s.init_nop1  " "Automatically promoted node p_s.init_nop1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_s.init_pall~0 " "Destination node n_s.init_pall~0" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector35~0 " "Destination node Selector35~0" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr27 " "Destination node WideOr27" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr27~0 " "Destination node WideOr27~0" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_setup_st " "Destination node cnt_setup_st" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523945292349 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523945292349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr31~0  " "Automatically promoted node WideOr31~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523945292349 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523945292349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node init~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command\[5\] " "Destination node command\[5\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command\[4\] " "Destination node command\[4\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command\[3\] " "Destination node command\[3\]" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_setup_reg\[6\]~18 " "Destination node cnt_setup_reg\[6\]~18" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[2\]~9 " "Destination node cnt_state_reg\[2\]~9" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[0\]~10 " "Destination node cnt_state_reg\[0\]~10" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_state_reg\[1\]~11 " "Destination node cnt_state_reg\[1\]~11" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523945292349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523945292349 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523945292349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523945292620 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523945292621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523945292621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523945292623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523945292625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523945292626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523945292626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523945292627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523945292648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523945292649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523945292649 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 42 39 16 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 42 input, 39 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1523945292653 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1523945292653 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523945292653 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523945292654 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1523945292654 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523945292654 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523945292773 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523945292790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523945293788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523945293870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523945293891 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523945296635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523945296635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523945297021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523945298616 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523945298616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523945300064 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523945300064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523945300068 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523945300285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523945300297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523945300540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523945300540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523945300726 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523945301268 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[0\] a permanently disabled " "Pin data_in_out\[0\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[0] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[1\] a permanently disabled " "Pin data_in_out\[1\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[1] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[2\] a permanently disabled " "Pin data_in_out\[2\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[2] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[3\] a permanently disabled " "Pin data_in_out\[3\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[3] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[4\] a permanently disabled " "Pin data_in_out\[4\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[4] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[5\] a permanently disabled " "Pin data_in_out\[5\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[5] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[6\] a permanently disabled " "Pin data_in_out\[6\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[6] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[7\] a permanently disabled " "Pin data_in_out\[7\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[7] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[8\] a permanently disabled " "Pin data_in_out\[8\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[8] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[9\] a permanently disabled " "Pin data_in_out\[9\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[9] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[10\] a permanently disabled " "Pin data_in_out\[10\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[10] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[11\] a permanently disabled " "Pin data_in_out\[11\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[11] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[12\] a permanently disabled " "Pin data_in_out\[12\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[12] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[13\] a permanently disabled " "Pin data_in_out\[13\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[13] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[14\] a permanently disabled " "Pin data_in_out\[14\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[14] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_in_out\[15\] a permanently disabled " "Pin data_in_out\[15\] has a permanently disabled output enable" {  } { { "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vineesh/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { data_in_out[15] } } } { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523945301601 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1523945301601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/output_files/sdram_controller.fit.smsg " "Generated suppressed messages file /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/output_files/sdram_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523945301664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1551 " "Peak virtual memory: 1551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523945301919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 11:38:21 2018 " "Processing ended: Tue Apr 17 11:38:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523945301919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523945301919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523945301919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523945301919 ""}
