#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 21 11:00:24 2021
# Process ID: 28156
# Current directory: D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/Main_Card_GPS_Synchronizer_0_1_synth_1
# Command line: vivado.exe -log Main_Card_GPS_Synchronizer_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Card_GPS_Synchronizer_0_1.tcl
# Log file: D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/Main_Card_GPS_Synchronizer_0_1_synth_1/Main_Card_GPS_Synchronizer_0_1.vds
# Journal file: D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/Main_Card_GPS_Synchronizer_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source Main_Card_GPS_Synchronizer_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PL_Timer_Interrupt:1.0'. The one found in IP location 'd:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository/ip_repo/PL_Timer_Interrupt_1.0' will take precedence over the same IP in location d:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository/PL_Timer_Interrupt_1.0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.cache/ip 
Command: synth_design -top Main_Card_GPS_Synchronizer_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 837.336 ; gain = 180.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Card_GPS_Synchronizer_0_1' [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_GPS_Synchronizer_0_1/synth/Main_Card_GPS_Synchronizer_0_1.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'GPS_Synchronizer_v1_0' declared at 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0.vhd:5' bound to instance 'U0' of component 'GPS_Synchronizer_v1_0' [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_GPS_Synchronizer_0_1/synth/Main_Card_GPS_Synchronizer_0_1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'GPS_Synchronizer_v1_0' [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'GPS_Synchronizer_v1_0_S00_AXI' declared at 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:6' bound to instance 'GPS_Synchronizer_v1_0_S00_AXI_inst' of component 'GPS_Synchronizer_v1_0_S00_AXI' [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'GPS_Synchronizer_v1_0_S00_AXI' [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:527]
WARNING: [Synth 8-6014] Unused sequential element Counter_5us_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:522]
WARNING: [Synth 8-6014] Unused sequential element slv_reg130_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2136]
WARNING: [Synth 8-6014] Unused sequential element slv_reg131_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2137]
WARNING: [Synth 8-6014] Unused sequential element slv_reg132_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element slv_reg133_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2139]
WARNING: [Synth 8-6014] Unused sequential element slv_reg134_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2140]
WARNING: [Synth 8-6014] Unused sequential element slv_reg135_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2141]
WARNING: [Synth 8-6014] Unused sequential element slv_reg136_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2142]
WARNING: [Synth 8-6014] Unused sequential element slv_reg137_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2143]
WARNING: [Synth 8-6014] Unused sequential element slv_reg138_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2144]
WARNING: [Synth 8-6014] Unused sequential element slv_reg139_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2145]
WARNING: [Synth 8-6014] Unused sequential element slv_reg140_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2146]
WARNING: [Synth 8-6014] Unused sequential element slv_reg141_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element slv_reg142_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2148]
WARNING: [Synth 8-6014] Unused sequential element slv_reg143_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2149]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:2157]
WARNING: [Synth 8-3848] Net SPI_slv_reg130 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:403]
WARNING: [Synth 8-3848] Net SPI_slv_reg131 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:404]
WARNING: [Synth 8-3848] Net SPI_slv_reg132 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:405]
WARNING: [Synth 8-3848] Net SPI_slv_reg133 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:406]
WARNING: [Synth 8-3848] Net SPI_slv_reg134 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:407]
WARNING: [Synth 8-3848] Net SPI_slv_reg135 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:408]
WARNING: [Synth 8-3848] Net SPI_slv_reg136 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:409]
WARNING: [Synth 8-3848] Net SPI_slv_reg137 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:410]
WARNING: [Synth 8-3848] Net SPI_slv_reg138 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:411]
WARNING: [Synth 8-3848] Net SPI_slv_reg139 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:412]
WARNING: [Synth 8-3848] Net SPI_slv_reg140 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:413]
WARNING: [Synth 8-3848] Net SPI_slv_reg141 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:414]
WARNING: [Synth 8-3848] Net SPI_slv_reg142 in module/entity GPS_Synchronizer_v1_0_S00_AXI does not have driver. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'GPS_Synchronizer_v1_0_S00_AXI' (1#1) [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'GPS_Synchronizer_v1_0' (2#1) [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Main_Card_GPS_Synchronizer_0_1' (3#1) [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_GPS_Synchronizer_0_1/synth/Main_Card_GPS_Synchronizer_0_1.vhd:88]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design GPS_Synchronizer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1164.578 ; gain = 507.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.578 ; gain = 507.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.578 ; gain = 507.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1316.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1333.660 ; gain = 17.422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Counter_SPI_Timming_Temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_Data_Counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SYNC_C_Pulse_Counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_Send_Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg43" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg45" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg46" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg47" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg49" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg50" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg51" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg52" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg53" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg54" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg55" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg56" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg57" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg58" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg59" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg62" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg63" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg65" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg66" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg67" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg69" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg71" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg72" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg73" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg75" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg76" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg77" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg78" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg79" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg81" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg82" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg83" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg84" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg85" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg86" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg87" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg88" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg89" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg90" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg91" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg92" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg93" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg94" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_slv_reg95" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GPS_Synchronizer_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state1_reg' in module 'GPS_Synchronizer_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GPS_Synchronizer_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state1_reg' using encoding 'one-hot' in module 'GPS_Synchronizer_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |GPS_Synchronizer_v1_0_S00_AXI__GB0 |           1|     33506|
|2     |GPS_Synchronizer_v1_0_S00_AXI__GB1 |           1|      7823|
|3     |GPS_Synchronizer_v1_0_S00_AXI__GB2 |           1|      9950|
|4     |GPS_Synchronizer_v1_0_S00_AXI__GB3 |           1|     21543|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 268   
	               20 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                64x64  Multipliers := 1     
	                32x64  Multipliers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 138   
	 131 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	  38 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 2     
	 273 Input     20 Bit        Muxes := 2     
	  37 Input     20 Bit        Muxes := 1     
	  38 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  37 Input     16 Bit        Muxes := 1     
	 273 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 158   
	 273 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPS_Synchronizer_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 268   
	               20 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                64x64  Multipliers := 1     
	                32x64  Multipliers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 138   
	 131 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	  38 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 2     
	 273 Input     20 Bit        Muxes := 2     
	  37 Input     20 Bit        Muxes := 1     
	  38 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  37 Input     16 Bit        Muxes := 1     
	 273 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 158   
	 273 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:533]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ipshared/e3b2/hdl/GPS_Synchronizer_v1_0_S00_AXI.vhd:529]
DSP Report: Generating DSP temp20, operation Mode is: A*B2.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: PCIN+A*B2.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: Generating DSP temp20, operation Mode is: A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: PCIN+A*B2.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: Generating DSP temp20, operation Mode is: A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: PCIN+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: Generating DSP temp20, operation Mode is: A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp20, operation Mode is: PCIN+A2*B.
DSP Report: register temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: Generating DSP temp10, operation Mode is: A*B2.
DSP Report: register temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: Generating DSP temp1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
DSP Report: Generating DSP temp10, operation Mode is: A2*B.
DSP Report: register temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: Generating DSP temp10, operation Mode is: PCIN+A2*B.
DSP Report: register temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: Generating DSP temp1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
DSP Report: Generating DSP temp10, operation Mode is: A2*B.
DSP Report: register temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: Generating DSP temp10, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: operator temp10 is absorbed into DSP temp10.
DSP Report: Generating DSP temp1_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: register temp1_reg is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
DSP Report: operator temp10 is absorbed into DSP temp1_reg.
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Main_Card_GPS_Synchronizer_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_0/axi_bresp_reg[0]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_0/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_1/axi_rresp_reg[0]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_1/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[16]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[17]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[17]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[18]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[18]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[19]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[19]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[20]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[20]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[21]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[21]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[22]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[22]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[23]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[24]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[24]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[25]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[25]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[26]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[26]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[27]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[27]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[28]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[28]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[29]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[29]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[30]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[30]' (FDRE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_Rcv_Data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_Rcv_Data_reg[31] )
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg129_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg129_reg[17]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg128_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg128_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg127_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg127_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg126_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg126_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg125_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg125_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg124_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg124_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg123_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg123_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg122_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg122_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg121_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg121_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg120_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg120_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg119_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg119_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg118_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg118_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg117_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg117_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg116_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg116_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg115_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg115_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg114_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg114_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg113_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg113_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg112_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg112_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg111_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg111_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg110_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg110_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg109_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg109_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg108_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg108_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg107_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg107_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg106_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg106_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg105_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg105_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg104_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg104_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg103_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg103_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg102_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg102_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg101_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg101_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg100_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg100_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg99_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg99_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg98_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg98_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg97_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg97_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg96_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg96_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg95_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg95_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg94_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg94_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg93_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg93_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg92_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg92_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg91_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg91_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg90_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg90_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg89_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg89_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg88_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg88_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg87_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg87_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg86_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg86_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg85_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg85_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg84_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg84_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg83_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg83_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg82_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg82_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg81_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg81_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg80_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg80_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg79_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg79_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg78_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg78_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg77_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg77_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg76_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg76_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg75_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg75_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg74_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg74_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg73_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg73_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg72_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg72_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg71_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg71_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg70_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg70_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg69_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg69_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg68_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg68_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg67_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg67_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg66_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg66_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg65_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg65_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg64_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg64_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg63_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg63_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg62_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg62_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg61_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg61_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg60_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg60_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg59_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg59_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg58_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg58_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg57_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg57_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg56_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg56_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg55_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg55_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg54_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg54_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg53_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg53_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg52_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg52_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg51_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg51_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg50_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg50_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg49_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg49_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg48_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg48_reg[31]'
INFO: [Synth 8-3886] merging instance 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg47_reg[16]' (FDE) to 'GPS_Synchronizer_v1_0_S00_AXI_insti_3/SPI_slv_reg47_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg129_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg128_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg127_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg126_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg125_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg124_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg123_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg122_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg121_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg120_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg119_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg118_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg117_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg116_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg115_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg114_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg113_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg112_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg111_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg110_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg109_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg108_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg107_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg106_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg105_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg104_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg103_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg102_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg101_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg100_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg99_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg98_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg97_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg96_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg95_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg94_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg93_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg92_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg91_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg90_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg89_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg88_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg87_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg86_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg85_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg84_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg83_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg82_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg81_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg80_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg79_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg78_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg77_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg76_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg75_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg74_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg73_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg72_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg71_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg70_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg69_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg68_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg67_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg66_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg65_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg64_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg63_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg62_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg61_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg60_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg59_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg58_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg57_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg56_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg55_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg54_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg53_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg52_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg51_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg50_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg49_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg48_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg47_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg46_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg45_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg44_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg43_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg42_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg41_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg40_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg39_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg38_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg37_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg36_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg35_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg34_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPS_Synchronizer_v1_0_S00_AXI_insti_3/\SPI_slv_reg33_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------+------------+---------------+----------------+
|Module Name                    | RTL Object | Depth x Width | Implemented As | 
+-------------------------------+------------+---------------+----------------+
|Main_Card_GPS_Synchronizer_0_1 | MOSI_out   | 256x1         | LUT            | 
+-------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Main_Card_GPS_Synchronizer_0_1 | A*B2            | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | PCIN+A*B2       | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | PCIN+A*B2       | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN+A2*B)'    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN+A2*B)'    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A*B2            | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A*B2 | 16     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Main_Card_GPS_Synchronizer_0_1 | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Main_Card_GPS_Synchronizer_0_1 | (PCIN+A2*B)'    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |GPS_Synchronizer_v1_0_S00_AXI__GB0 |           1|      4477|
|2     |GPS_Synchronizer_v1_0_S00_AXI__GB1 |           1|      2565|
|3     |GPS_Synchronizer_v1_0_S00_AXI__GB2 |           1|       919|
|4     |GPS_Synchronizer_v1_0_S00_AXI__GB3 |           1|      7533|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |GPS_Synchronizer_v1_0_S00_AXI__GB0 |           1|      4477|
|2     |GPS_Synchronizer_v1_0_S00_AXI__GB1 |           1|      2565|
|3     |GPS_Synchronizer_v1_0_S00_AXI__GB2 |           1|       919|
|4     |GPS_Synchronizer_v1_0_S00_AXI__GB3 |           1|      7533|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   171|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     4|
|4     |DSP48E1_2 |     4|
|5     |DSP48E1_3 |    10|
|6     |DSP48E1_4 |     1|
|7     |DSP48E1_5 |     2|
|8     |LUT1      |     8|
|9     |LUT2      |   351|
|10    |LUT3      |   222|
|11    |LUT4      |   336|
|12    |LUT5      |   553|
|13    |LUT6      |  1757|
|14    |MUXF7     |   530|
|15    |MUXF8     |   258|
|16    |FDRE      |  5172|
|17    |FDSE      |    22|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |  9404|
|2     |  U0                                   |GPS_Synchronizer_v1_0         |  9404|
|3     |    GPS_Synchronizer_v1_0_S00_AXI_inst |GPS_Synchronizer_v1_0_S00_AXI |  9404|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:47 . Memory (MB): peak = 1333.660 ; gain = 507.539
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1333.660 ; gain = 676.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main_Card_GPS_Synchronizer_0_1' is not ideal for floorplanning, since the cellview 'GPS_Synchronizer_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
332 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1333.660 ; gain = 945.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1333.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/Main_Card_GPS_Synchronizer_0_1_synth_1/Main_Card_GPS_Synchronizer_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Main_Card_GPS_Synchronizer_0_1, cache-ID = 2ed7943bf0ad0c3f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/Main_Card_GPS_Synchronizer_0_1_synth_1/Main_Card_GPS_Synchronizer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_Card_GPS_Synchronizer_0_1_utilization_synth.rpt -pb Main_Card_GPS_Synchronizer_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 11:02:39 2021...
