Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:27:09 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (53.49,10.51)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)                        0.0323      1.0500    0.0812      0.0812 f    (53.24,10.51)     n
  n4 (net)                                                                                8      0.0070
  U300/A1 (NR2D1BWP16P90CPD)                                                                                 0.0323      1.0700    0.0008      0.0820 f    (52.51,13.44)
  U300/ZN (NR2D1BWP16P90CPD)                                                                                 0.0197      1.0500    0.0212      0.1032 r    (52.48,13.39)
  n147 (net)                                                                              2      0.0020
  U301/A1 (INR2D1BWP16P90CPD)                                                                                0.0197      1.0700    0.0002      0.1034 r    (55.56,12.78)
  U301/ZN (INR2D1BWP16P90CPD)                                                                                0.0255      1.0500    0.0285      0.1319 r    (55.70,12.82)
  n195 (net)                                                                              3      0.0024
  U302/A1 (ND2D1BWP16P90CPD)                                                                                 0.0255      1.0700    0.0002      0.1321 r    (55.30,14.02)
  U302/ZN (ND2D1BWP16P90CPD)                                                                                 0.0334      1.0500    0.0312      0.1633 f    (55.27,13.97)
  n235 (net)                                                                              5      0.0044
  U470/I (INVD1BWP16P90CPD)                                                                                  0.0334      1.0700    0.0002      0.1634 f    (55.03,14.54)
  U470/ZN (INVD1BWP16P90CPD)                                                                                 0.0131      1.0500    0.0153      0.1787 r    (54.96,14.54)
  n203 (net)                                                                              2      0.0015
  U472/A1 (NR2D1BWP16P90CPD)                                                                                 0.0131      1.0700    0.0001      0.1789 r    (54.70,13.92)
  U472/ZN (NR2D1BWP16P90CPD)                                                                                 0.0102      1.0500    0.0090      0.1879 f    (54.73,13.97)
  n202 (net)                                                                              1      0.0007
  U477/B (AOI211D1BWP16P90CPD)                                                                               0.0102      1.0700    0.0000      0.1880 f    (54.13,13.96)
  U477/ZN (AOI211D1BWP16P90CPD)                                                                              0.0190      1.0500    0.0168      0.2047 r    (54.16,13.97)
  n204 (net)                                                                              1      0.0011
  U479/A3 (AOI32D1BWP16P90CPD)                                                                               0.0190      1.0700    0.0001      0.2048 r    (54.13,11.09)
  U479/ZN (AOI32D1BWP16P90CPD)                                                                               0.0338      1.0500    0.0304      0.2353 f    (53.84,11.11)
  i_img2_jtag_tap_tdo_i (net)                                                             1      0.0013
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)                                                            0.0338      1.0700    0.0002      0.2354 f    (54.25,6.45)      n
  data arrival time                                                                                                                            0.2354

  clock clock (fall edge)                                                                                                          0.7500      0.7500
  clock network delay (ideal)                                                                                                      0.0000      0.7500
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)                                                          0.0400      0.9300    0.0000      0.7500 f    (55.92,6.48)      n
  clock uncertainty                                                                                                               -0.0300      0.7200
  duty cycle clock jitter                                                                                                         -0.0090      0.7110
  library setup time                                                                                                     1.0000   -0.0113      0.6997
  data required time                                                                                                                           0.6997
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.6997
  data arrival time                                                                                                                           -0.2354
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4643



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0053      1.0500    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                                               1      0.0011
  FTB_1__42/I (CKBD1BWP16P90CPDULVT)                                                                         0.0053      1.0700    0.0001      0.5013 f    (60.38,12.24)     s
  FTB_1__42/Z (CKBD1BWP16P90CPDULVT)                                                                         0.0053      1.0500    0.0090      0.5103 f    (60.53,12.24)     s
  aps_rename_53_ (net)                                                                    1      0.0010
  RLB_205/I (INVD1BWP16P90CPDULVT)                                                                           0.0053      1.0700    0.0001      0.5104 f    (60.43,11.09)
  RLB_205/ZN (INVD1BWP16P90CPDULVT)                                                                          0.0245      1.0500    0.0170      0.5273 r    (60.36,11.08)
  net_aps_159 (net)                                                                       2      0.0097
  RLB_206/I (INVD1BWP16P90CPDULVT)                                                                           0.0245      1.0700    0.0008      0.5281 r    (55.39,14.54)
  RLB_206/ZN (INVD1BWP16P90CPDULVT)                                                                          0.0306      1.0500    0.0254      0.5535 f    (55.32,14.54)
  net_aps_160 (net)                                                                       6      0.0097
  FTB_2__43/I (CKBD1BWP16P90CPDULVT)                                                                         0.0307      1.0700    0.0011      0.5546 f    (59.03,20.30)     s
  FTB_2__43/Z (CKBD1BWP16P90CPDULVT)                                                                         0.0144      1.0500    0.0172      0.5718 f    (59.18,20.30)     s
  net_net_143 (net)                                                                       1      0.0035
  BUFT_RR_189/I (BUFFD12BWP16P90CPDULVT)                                                                     0.0144      1.0700    0.0005      0.5723 f    (59.20,15.70)
  BUFT_RR_189/Z (BUFFD12BWP16P90CPDULVT)                                                                     0.0251      1.0500    0.0260      0.5983 f    (59.99,15.70)
  dbg_datm_si[0] (net)                                                                    1      0.1004
  dbg_datm_si[0] (out)                                                                                       0.0271      1.0700    0.0092      0.6075 f    (61.75,17.01)
  data arrival time                                                                                                                            0.6075

  clock clock (rise edge)                                                                                                          1.5000      1.5000
  clock network delay (ideal)                                                                                                      0.0000      1.5000
  clock uncertainty                                                                                                               -0.0300      1.4700
  cycle clock jitter                                                                                                              -0.0070      1.4630
  output external delay                                                                                                           -0.5000      0.9630
  data required time                                                                                                                           0.9630
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.9630
  data arrival time                                                                                                                           -0.6075
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.3555



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                        0.0056      1.0500    0.0016      0.5016 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                    1      0.0014
  U471/C2 (AOI222D1BWP16P90CPD)                                                                              0.0056      1.0700    0.0001      0.5017 f    (56.65,13.88)
  U471/ZN (AOI222D1BWP16P90CPD)                                                                              0.0269      1.0500    0.0270      0.5287 r    (56.23,13.95)
  n196 (net)                                                                              1      0.0009
  U472/A2 (NR2D1BWP16P90CPD)                                                                                 0.0269      1.0700    0.0001      0.5288 r    (54.85,13.97)
  U472/ZN (NR2D1BWP16P90CPD)                                                                                 0.0102      1.0500    0.0136      0.5424 f    (54.73,13.97)
  n202 (net)                                                                              1      0.0007
  U477/B (AOI211D1BWP16P90CPD)                                                                               0.0102      1.0700    0.0000      0.5425 f    (54.13,13.96)
  U477/ZN (AOI211D1BWP16P90CPD)                                                                              0.0190      1.0500    0.0168      0.5593 r    (54.16,13.97)
  n204 (net)                                                                              1      0.0011
  U479/A3 (AOI32D1BWP16P90CPD)                                                                               0.0190      1.0700    0.0001      0.5594 r    (54.13,11.09)
  U479/ZN (AOI32D1BWP16P90CPD)                                                                               0.0338      1.0500    0.0304      0.5898 f    (53.84,11.11)
  i_img2_jtag_tap_tdo_i (net)                                                             1      0.0013
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)                                                            0.0338      1.0700    0.0002      0.5900 f    (54.25,6.45)      n
  data arrival time                                                                                                                            0.5900

  clock clock (fall edge)                                                                                                          0.7500      0.7500
  clock network delay (ideal)                                                                                                      0.0000      0.7500
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)                                                          0.0400      0.9300    0.0000      0.7500 f    (55.92,6.48)      n
  clock uncertainty                                                                                                               -0.0300      0.7200
  duty cycle clock jitter                                                                                                         -0.0090      0.7110
  library setup time                                                                                                     1.0000   -0.0113      0.6997
  data required time                                                                                                                           0.6997
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.6997
  data arrival time                                                                                                                           -0.5900
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.1097



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                          0.7500      0.7500
  clock network delay (ideal)                                                                                                      0.0000      0.7500

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)                                                   0.0400      1.0700    0.0000      0.7500 f    (56.82,3.60)      n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD1BWP16P90CPD)                                                     0.0217      1.0500    0.0848      0.8348 r    (56.57,3.60)      n
  n396 (net)                                                                              1      0.0045
  BUFT_RR_192/I (BUFFD12BWP16P90CPDULVT)                                                                     0.0217      1.0700    0.0006      0.8355 r    (59.20,13.39)
  BUFT_RR_192/Z (BUFFD12BWP16P90CPDULVT)                                                                     0.0247      1.0500    0.0272      0.8626 r    (59.99,13.39)
  tdo_enable (net)                                                                        1      0.1002
  tdo_enable (out)                                                                                           0.0263      1.0700    0.0083      0.8709 r    (61.75,13.41)
  data arrival time                                                                                                                            0.8709

  clock clock (rise edge)                                                                                                          1.5000      1.5000
  clock network delay (ideal)                                                                                                      0.0000      1.5000
  clock uncertainty                                                                                                               -0.0300      1.4700
  duty cycle clock jitter                                                                                                         -0.0090      1.4610
  output external delay                                                                                                           -0.5000      0.9610
  data required time                                                                                                                           0.9610
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.9610
  data arrival time                                                                                                                           -0.8709
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0901


1
