

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_41_2'
================================================================
* Date:           Mon Aug 12 18:53:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.633 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_41_2  |       45|     5633|        45|         44|          1|  1 ~ 128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 44, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 44, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 48 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%select_ln38_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln38_1"   --->   Operation 49 'read' 'select_ln38_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln41_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln41"   --->   Operation 50 'read' 'zext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%numBF_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numBF"   --->   Operation 51 'read' 'numBF_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln41_cast = zext i4 %zext_ln41_read"   --->   Operation 52 'zext' 'zext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 0, i8 %j" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 53 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_3 = load i8 %j" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 55 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln41 = icmp_eq  i8 %j_3, i8 %numBF_read" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 56 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc.split, void %for.inc72.loopexit.exitStub" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %j_3" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 58 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %trunc_ln42" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 59 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.04ns)   --->   "%shl_ln42 = shl i9 %zext_ln42_1, i9 %zext_ln41_cast" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 60 'shl' 'shl_ln42' <Predicate = (!icmp_ln41)> <Delay = 3.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln46 = add i8 %j_3, i8 %numBF_read" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 61 'add' 'add_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln41 = add i8 %j_3, i8 1" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 63 'add' 'add_ln41' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %shl_ln42" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 64 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln42" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 65 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%c = load i9 %cos_coefficients_table_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 66 'load' 'c' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln42" [benchmarks/jianyicheng/fft/src/fft.cpp:43]   --->   Operation 67 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%s = load i9 %sin_coefficients_table_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:43]   --->   Operation 68 'load' 's' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln38_1_read, i1 0, i8 %add_ln46" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 69 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %add_ln" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 70 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 71 'getelementptr' 'X_R_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%X_R_0_load = load i10 %X_R_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 72 'load' 'X_R_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 73 'getelementptr' 'X_I_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%X_I_0_load = load i10 %X_I_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 74 'load' 'X_I_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln38_1_read, i1 0, i8 %j_3" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 75 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %add_ln1" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 76 'zext' 'zext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln49" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 77 'getelementptr' 'X_R_0_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load i10 %X_R_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 78 'load' 'X_R_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln49" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 79 'getelementptr' 'X_I_0_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load i10 %X_I_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 80 'load' 'X_I_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 %add_ln41, i8 %j" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 81 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 191 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%c = load i9 %cos_coefficients_table_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:42]   --->   Operation 82 'load' 'c' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%s = load i9 %sin_coefficients_table_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:43]   --->   Operation 83 'load' 's' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%X_R_0_load = load i10 %X_R_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 84 'load' 'X_R_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%X_I_0_load = load i10 %X_I_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 85 'load' 'X_I_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load i10 %X_R_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 86 'load' 'X_R_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load i10 %X_I_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 87 'load' 'X_I_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 88 [8/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 88 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [8/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 89 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [8/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 90 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [8/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 91 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 92 [7/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 92 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [7/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 93 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [7/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 94 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [7/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 95 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 96 [6/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 96 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [6/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 97 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [6/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 98 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [6/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 99 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 100 [5/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 100 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [5/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 101 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [5/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 102 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [5/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 103 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 104 [4/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 104 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [4/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 105 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 106 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 107 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 108 [3/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 108 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [3/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 109 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [3/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 110 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [3/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 111 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 112 [2/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 112 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [2/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 113 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [2/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 114 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [2/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 115 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 116 [1/8] (2.56ns)   --->   "%mul = fmul i32 %X_R_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 116 'fmul' 'mul' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/8] (2.56ns)   --->   "%mul1 = fmul i32 %X_I_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 117 'fmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/8] (2.56ns)   --->   "%mul2 = fmul i32 %X_I_0_load, i32 %c" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 118 'fmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/8] (2.56ns)   --->   "%mul3 = fmul i32 %X_R_0_load, i32 %s" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 119 'fmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 120 [10/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 120 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [10/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 121 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 122 [9/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 122 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [9/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 123 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 124 [8/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 124 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [8/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 125 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 126 [7/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 126 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [7/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 127 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 128 [6/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 128 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [6/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 129 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 130 [5/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 130 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [5/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 131 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 132 [4/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 132 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [4/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 133 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 134 [3/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 134 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [3/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 135 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 136 [2/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 136 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [2/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 137 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 138 [1/10] (3.35ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [benchmarks/jianyicheng/fft/src/fft.cpp:46]   --->   Operation 138 'fsub' 'temp_R' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/10] (3.35ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [benchmarks/jianyicheng/fft/src/fft.cpp:48]   --->   Operation 139 'fadd' 'temp_I' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 140 [10/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 140 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [10/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 141 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 142 [9/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 142 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [9/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 143 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 144 [8/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 144 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [8/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 145 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 146 [7/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 146 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [7/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 147 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 148 [6/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 148 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 149 [6/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 149 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 150 [5/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 150 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [5/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 151 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 152 [4/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 152 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [4/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 153 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 154 [3/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 154 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [3/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 155 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 156 [2/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 156 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [2/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 157 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 158 [1/10] (3.35ns)   --->   "%sub = fsub i32 %X_R_0_load_1, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 158 'fsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [1/10] (3.35ns)   --->   "%sub1 = fsub i32 %X_I_0_load_1, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 159 'fsub' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %sub, i10 %X_R_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:49]   --->   Operation 160 'store' 'store_ln49' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %sub1, i10 %X_I_0_addr" [benchmarks/jianyicheng/fft/src/fft.cpp:50]   --->   Operation 161 'store' 'store_ln50' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 162 [2/2] (3.25ns)   --->   "%X_R_0_load_2 = load i10 %X_R_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 162 'load' 'X_R_0_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 163 [2/2] (3.25ns)   --->   "%X_I_0_load_2 = load i10 %X_I_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 163 'load' 'X_I_0_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 164 [1/2] (3.25ns)   --->   "%X_R_0_load_2 = load i10 %X_R_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 164 'load' 'X_R_0_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 165 [1/2] (3.25ns)   --->   "%X_I_0_load_2 = load i10 %X_I_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 165 'load' 'X_I_0_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 166 [10/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 166 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 167 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 167 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 168 [9/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 168 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 169 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 169 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 170 [8/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 170 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 171 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 172 [7/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 172 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 173 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 174 [6/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 174 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 175 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 175 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 176 [5/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 176 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 177 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 177 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.35>
ST_41 : Operation 178 [4/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 178 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 179 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 179 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.35>
ST_42 : Operation 180 [3/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 180 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 181 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 181 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.35>
ST_43 : Operation 182 [2/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 182 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 183 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 183 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.35>
ST_44 : Operation 184 [1/10] (3.35ns)   --->   "%add = fadd i32 %X_R_0_load_2, i32 %temp_R" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 184 'fadd' 'add' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 185 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %X_I_0_load_2, i32 %temp_I" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 185 'fadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 186 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 187 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %add, i10 %X_R_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:51]   --->   Operation 188 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %add1, i10 %X_I_0_addr_1" [benchmarks/jianyicheng/fft/src/fft.cpp:52]   --->   Operation 189 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [benchmarks/jianyicheng/fft/src/fft.cpp:41]   --->   Operation 190 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numBF]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln38_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca           ) [ 0110000000000000000000000000000000000000000000]
select_ln38_1_read          (read             ) [ 0010000000000000000000000000000000000000000000]
zext_ln41_read              (read             ) [ 0000000000000000000000000000000000000000000000]
numBF_read                  (read             ) [ 0000000000000000000000000000000000000000000000]
zext_ln41_cast              (zext             ) [ 0000000000000000000000000000000000000000000000]
store_ln41                  (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000]
j_3                         (load             ) [ 0010000000000000000000000000000000000000000000]
icmp_ln41                   (icmp             ) [ 0111111111111111111111111111111111111111111110]
br_ln41                     (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln42                  (trunc            ) [ 0000000000000000000000000000000000000000000000]
zext_ln42_1                 (zext             ) [ 0000000000000000000000000000000000000000000000]
shl_ln42                    (shl              ) [ 0010000000000000000000000000000000000000000000]
add_ln46                    (add              ) [ 0010000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
add_ln41                    (add              ) [ 0000000000000000000000000000000000000000000000]
zext_ln42                   (zext             ) [ 0000000000000000000000000000000000000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 0001000000000000000000000000000000000000000000]
sin_coefficients_table_addr (getelementptr    ) [ 0001000000000000000000000000000000000000000000]
add_ln                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln46                   (zext             ) [ 0000000000000000000000000000000000000000000000]
X_R_0_addr                  (getelementptr    ) [ 0001111111111111111111111111111110000000000000]
X_I_0_addr                  (getelementptr    ) [ 0001111111111111111111111111111110000000000000]
add_ln1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln49                   (zext             ) [ 0000000000000000000000000000000000000000000000]
X_R_0_addr_1                (getelementptr    ) [ 0101111111111111111111111111111111111111111111]
X_I_0_addr_1                (getelementptr    ) [ 0101111111111111111111111111111111111111111111]
store_ln41                  (store            ) [ 0000000000000000000000000000000000000000000000]
c                           (load             ) [ 0000111111110000000000000000000000000000000000]
s                           (load             ) [ 0000111111110000000000000000000000000000000000]
X_R_0_load                  (load             ) [ 0000111111110000000000000000000000000000000000]
X_I_0_load                  (load             ) [ 0000111111110000000000000000000000000000000000]
X_R_0_load_1                (load             ) [ 0000111111111111111111111111111100000000000000]
X_I_0_load_1                (load             ) [ 0000111111111111111111111111111100000000000000]
mul                         (fmul             ) [ 0000000000001111111111000000000000000000000000]
mul1                        (fmul             ) [ 0000000000001111111111000000000000000000000000]
mul2                        (fmul             ) [ 0000000000001111111111000000000000000000000000]
mul3                        (fmul             ) [ 0000000000001111111111000000000000000000000000]
temp_R                      (fsub             ) [ 0000000000000000000000111111111111111111111110]
temp_I                      (fadd             ) [ 0000000000000000000000111111111111111111111110]
sub                         (fsub             ) [ 0000000000000000000000000000000010000000000000]
sub1                        (fsub             ) [ 0000000000000000000000000000000010000000000000]
store_ln49                  (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln50                  (store            ) [ 0000000000000000000000000000000000000000000000]
X_R_0_load_2                (load             ) [ 0000000000000000000000000000000000011111111110]
X_I_0_load_2                (load             ) [ 0000000000000000000000000000000000011111111110]
add                         (fadd             ) [ 0100000000000000000000000000000000000000000001]
add1                        (fadd             ) [ 0100000000000000000000000000000000000000000001]
specpipeline_ln41           (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
specloopname_ln41           (specloopname     ) [ 0000000000000000000000000000000000000000000000]
store_ln51                  (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln52                  (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln41                     (br               ) [ 0000000000000000000000000000000000000000000000]
ret_ln0                     (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numBF">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numBF"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln38_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln38_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="select_ln38_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln38_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln41_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln41_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="numBF_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numBF_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cos_coefficients_table_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sin_coefficients_table_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="X_R_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="1"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_0_load/2 X_R_0_load_1/2 store_ln49/32 X_R_0_load_2/33 store_ln51/45 "/>
</bind>
</comp>

<comp id="115" class="1004" name="X_I_0_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="10" slack="1"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
<pin id="130" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_0_load/2 X_I_0_load_1/2 store_ln50/32 X_I_0_load_2/33 store_ln52/45 "/>
</bind>
</comp>

<comp id="132" class="1004" name="X_R_0_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="X_I_0_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/12 sub/22 add/35 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/12 sub1/22 add1/35 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_load X_R_0_load_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_load X_I_0_load_2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R add "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I add1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln41_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln41_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_3_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln41_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln42_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln42_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln42_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln46_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln41_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln42_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="0" index="3" bw="8" slack="1"/>
<pin id="253" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln46_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="1"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="1"/>
<pin id="267" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln49_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln41_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="288" class="1005" name="select_ln38_1_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_1_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_3_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln41_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="304" class="1005" name="shl_ln42_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="1"/>
<pin id="306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln42 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln46_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="314" class="1005" name="cos_coefficients_table_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="1"/>
<pin id="316" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="sin_coefficients_table_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="1"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="X_R_0_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="X_I_0_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="X_R_0_addr_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="X_I_0_addr_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="c_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="350" class="1005" name="s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="356" class="1005" name="X_R_0_load_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="19"/>
<pin id="358" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="X_R_0_load_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="X_I_0_load_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="19"/>
<pin id="363" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="X_I_0_load_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="371" class="1005" name="mul1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="mul2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="sub_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="391" class="1005" name="sub1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="175"><net_src comp="105" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="105" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="183"><net_src comp="122" pin="7"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="186"><net_src comp="122" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="191"><net_src comp="148" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="197"><net_src comp="152" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="203"><net_src comp="60" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="66" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="200" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="209" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="66" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="280"><net_src comp="238" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="50" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="291"><net_src comp="54" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="297"><net_src comp="209" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="303"><net_src comp="212" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="226" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="312"><net_src comp="232" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="317"><net_src comp="72" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="322"><net_src comp="85" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="327"><net_src comp="98" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="332"><net_src comp="115" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="337"><net_src comp="132" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="342"><net_src comp="140" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="347"><net_src comp="79" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="353"><net_src comp="92" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="359"><net_src comp="105" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="364"><net_src comp="122" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="369"><net_src comp="156" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="374"><net_src comp="160" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="379"><net_src comp="164" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="384"><net_src comp="168" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="389"><net_src comp="148" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="394"><net_src comp="152" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="122" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R_0 | {32 45 }
	Port: X_I_0 | {32 45 }
 - Input state : 
	Port: fft_Pipeline_VITIS_LOOP_41_2 : numBF | {1 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : zext_ln41 | {1 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : select_ln38_1 | {1 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : X_R_0 | {2 3 33 34 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : X_I_0 | {2 3 33 34 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : cos_coefficients_table | {2 3 }
	Port: fft_Pipeline_VITIS_LOOP_41_2 : sin_coefficients_table | {2 3 }
  - Chain level:
	State 1
		store_ln41 : 1
		j_3 : 1
		icmp_ln41 : 2
		br_ln41 : 3
		trunc_ln42 : 2
		zext_ln42_1 : 3
		shl_ln42 : 4
		add_ln46 : 2
	State 2
		cos_coefficients_table_addr : 1
		c : 2
		sin_coefficients_table_addr : 1
		s : 2
		zext_ln46 : 1
		X_R_0_addr : 2
		X_R_0_load : 3
		X_I_0_addr : 2
		X_I_0_load : 3
		zext_ln49 : 1
		X_R_0_addr_1 : 2
		X_R_0_load_1 : 3
		X_I_0_addr_1 : 2
		X_I_0_load_1 : 3
		store_ln41 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_156          |    3    |   199   |   324   |
|   fmul   |           grp_fu_160          |    3    |   199   |   324   |
|          |           grp_fu_164          |    3    |   199   |   324   |
|          |           grp_fu_168          |    3    |   199   |   324   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_148          |    2    |   365   |   421   |
|          |           grp_fu_152          |    2    |   365   |   421   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln46_fu_232        |    0    |    0    |    15   |
|          |        add_ln41_fu_238        |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln41_fu_212       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln42_fu_226        |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          | select_ln38_1_read_read_fu_54 |    0    |    0    |    0    |
|   read   |   zext_ln41_read_read_fu_60   |    0    |    0    |    0    |
|          |     numBF_read_read_fu_66     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln41_cast_fu_200     |    0    |    0    |    0    |
|          |       zext_ln42_1_fu_222      |    0    |    0    |    0    |
|   zext   |        zext_ln42_fu_243       |    0    |    0    |    0    |
|          |        zext_ln46_fu_256       |    0    |    0    |    0    |
|          |        zext_ln49_fu_270       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln42_fu_218       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         add_ln_fu_248         |    0    |    0    |    0    |
|          |         add_ln1_fu_262        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   1526  |   2198  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        X_I_0_addr_1_reg_339       |   10   |
|         X_I_0_addr_reg_329        |   10   |
|        X_I_0_load_1_reg_361       |   32   |
|        X_R_0_addr_1_reg_334       |   10   |
|         X_R_0_addr_reg_324        |   10   |
|        X_R_0_load_1_reg_356       |   32   |
|          add_ln46_reg_309         |    8   |
|             c_reg_344             |   32   |
|cos_coefficients_table_addr_reg_314|    9   |
|         icmp_ln41_reg_300         |    1   |
|            j_3_reg_294            |    8   |
|             j_reg_281             |    8   |
|            mul1_reg_371           |   32   |
|            mul2_reg_376           |   32   |
|            mul3_reg_381           |   32   |
|            mul_reg_366            |   32   |
|              reg_172              |   32   |
|              reg_180              |   32   |
|              reg_188              |   32   |
|              reg_194              |   32   |
|             s_reg_350             |   32   |
|     select_ln38_1_read_reg_288    |    1   |
|          shl_ln42_reg_304         |    9   |
|sin_coefficients_table_addr_reg_319|    9   |
|            sub1_reg_391           |   32   |
|            sub_reg_386            |   32   |
+-----------------------------------+--------+
|               Total               |   541  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_148    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_148    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_152    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_152    |  p1  |   2  |  32  |   64   ||    9    |
|      reg_172      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_180      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   524  || 19.2946 ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1526  |  2198  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   118  |
|  Register |    -   |    -   |   541  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   19   |  2067  |  2316  |
+-----------+--------+--------+--------+--------+
