

================================================================
== Vivado HLS Report for 'fifo_dequeue'
================================================================
* Date:           Sun Mar 29 20:46:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fifo_dequeue
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      2|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      3|      2|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          3|    1|          3|
    |fifo_recv_enable  |   1|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             |   2|          6|    2|          6|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  2|   0|    2|          0|
    |fifo_recv_enable_preg  |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  |  3|   0|    3|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   fifo_dequeue   | return value |
|ap_return         | out |   32| ap_ctrl_hs |   fifo_dequeue   | return value |
|fifo_data         |  in |   32|   ap_none  |     fifo_data    |    pointer   |
|fifo_recv_enable  | out |    1|   ap_none  | fifo_recv_enable |    pointer   |
|fifo_recv_valid   |  in |    1|   ap_none  |  fifo_recv_valid |    pointer   |
+------------------+-----+-----+------------+------------------+--------------+

