{
  "Top": "distFix",
  "RtlTop": "distFix",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x1": {
      "index": "0",
      "type": {
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "x1_V"
      }
    },
    "y1": {
      "index": "1",
      "type": {
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "y1_V"
      }
    },
    "x2": {
      "index": "2",
      "type": {
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "x2_V"
      }
    },
    "y2": {
      "index": "3",
      "type": {
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "y2_V"
      }
    }
  },
  "Return": {
    "dataType": "ap_fixed",
    "dataWidth": "16",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "15",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "distFix",
    "Version": "1.0",
    "DisplayName": "Distfix",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/math.cpp"],
    "Vhdl": [
      "impl\/vhdl\/distFix_mac_muladcud.vhd",
      "impl\/vhdl\/distFix_mul_mul_1bkb.vhd",
      "impl\/vhdl\/sqrt_fixed_35_13_s.vhd",
      "impl\/vhdl\/distFix.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/distFix_mac_muladcud.v",
      "impl\/verilog\/distFix_mul_mul_1bkb.v",
      "impl\/verilog\/sqrt_fixed_35_13_s.v",
      "impl\/verilog\/distFix.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/Vivado\/Math\/Math\/solution3\/.autopilot\/db\/distFix.design.xml",
    "DebugDir": "E:\/Vivado\/Math\/Math\/solution3\/.debug",
    "ProtoInst": ["E:\/Vivado\/Math\/Math\/solution3\/.debug\/distFix.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 11",
          "Width": "16"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "x1_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 11",
          "Width": "16"
        }},
      "bundle_name": "x1_V",
      "bundle_role": "default"
    },
    "x2_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 11",
          "Width": "16"
        }},
      "bundle_name": "x2_V",
      "bundle_role": "default"
    },
    "y1_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 11",
          "Width": "16"
        }},
      "bundle_name": "y1_V",
      "bundle_role": "default"
    },
    "y2_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 11",
          "Width": "16"
        }},
      "bundle_name": "y2_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "16"
    },
    "x1_V": {
      "dir": "in",
      "width": "16"
    },
    "y1_V": {
      "dir": "in",
      "width": "16"
    },
    "x2_V": {
      "dir": "in",
      "width": "16"
    },
    "y2_V": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "distFix",
      "Instances": [{
          "ModuleName": "sqrt_fixed_35_13_s",
          "InstanceName": "grp_sqrt_fixed_35_13_s_fu_50"
        }]
    },
    "Info": {
      "sqrt_fixed_35_13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "distFix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sqrt_fixed_35_13_s": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "1",
          "PipelineDepth": "13",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.645"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1392",
          "LUT": "6651",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "distFix": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.645"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "1476",
          "LUT": "6784",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "distFix",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-19 14:40:18 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
