<!doctype html>
<html lang="zh-CN">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Hengjun Lu | Work</title>
  <link rel="stylesheet" href="assets/style.css" />
</head>
<body>
  <div class="container">
    <div class="header">
      <div class="brand">
        <h1>Experience</h1>
      </div>
      <div class="nav">
        <a href="index.html">Home</a>
        <a href="education.html">Education</a>
        <a class="active" href="experience.html">Experience</a>
        <a href="publications.html">Publications</a>
        <a href="personal.html">Personal</a>
      </div>
    </div>

    <!-- Experience 1 -->
    <div class="card">
      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          University of Southern California - EE577B Project
        </div>
        <div class="small" style="font-style:italic;">
          Aug 2025 – Dec 2025
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Los Angeles, CA
      </div>

      <div style="margin-top:14px; font-weight:600;">
        Bidirectional Mesh NoC and 64-bit Pipelined Processor SoC Design
      </div>

      <!-- 图片 + 内容 -->
      <div style="display:flex; gap:20px; margin-top:12px; align-items:flex-start;">
        <img src="assets/images/usc3.jpg"
             style="width:120px; border-radius:10px; box-shadow:0 4px 12px rgba(0,0,0,0.12);">

        <ul style="margin:0;">
          <li>
            Architected a bidirectional mesh NoC with dual virtual channels and deadlock-free arbitration,
            and designed a synthesizable 64-bit four-stage pipelined processor.
          </li>
          <li>
            Executed full backend flow including synthesis (DC), PnR, CTS, routing optimization (Innovus), DRC and LVS.
          </li>
          <li>
            Built SystemVerilog testbenches to verify router functionality and end-to-end correctness.
          </li>
        </ul>
      </div>
    </div>


    <!-- Experience 2 -->
    <div class="card">
      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          University of Southern California – Research Assistant
        </div>
        <div class="small" style="font-style:italic;">
          Jan 2025 – Present
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Los Angeles, CA
      </div>

      <div style="margin-top:14px; font-weight:600;">
        High-Voltage Electronic Control System for Flexible Metal Electrostatic Adhesion
      </div>

      <div style="display:flex; gap:20px; margin-top:12px; align-items:flex-start;">
        <img src="assets/images/usc3.jpg"
             style="width:120px; border-radius:10px; box-shadow:0 4px 12px rgba(0,0,0,0.12);">

        <ul style="margin:0;">
          <li>
            Designed PCB system with Arduino-based control for programmable high-voltage routing.
          </li>
          <li>
            Integrated AQY280S, ADG412, and MAX4664 switching architecture for reliable 320 V operation.
          </li>
          <li>
            Achieved &lt;2 ms switching latency for bidirectional adhesion control.
          </li>
        </ul>
      </div>
    </div>


    <!-- Experience 3 -->
    <div class="card">
      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          China Railway Construction Development Group – Hardware Intern
        </div>
        <div class="small" style="font-style:italic;">
          Jan 2022 – Mar 2022
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: China
      </div>

      <div style="margin-top:14px; font-weight:600;">
        FPGA-Based Real-Time License Plate Recognition System
      </div>

      <div style="display:flex; gap:20px; margin-top:12px; align-items:flex-start;">
        <img src="assets/images/zhong.jpg"
             style="width:120px; border-radius:10px; box-shadow:0 4px 12px rgba(0,0,0,0.12);">

        <ul style="margin:0;">
          <li>
            Designed Verilog RTL modules for Sobel edge detection and filtering on FPGA.
          </li>
          <li>
            Integrated YOLOv5, CRNN and ResNet for plate and color recognition.
          </li>
          <li>
            Achieved &lt;0.8 s latency with 97% overall recognition accuracy.
          </li>
        </ul>
      </div>
    </div>


    <div class="card">
      <h2>Tools & Skills</h2>
      <p class="small">
        Verilog/SystemVerilog · SDC/STA · Synopsys DC/PT · Cadence Innovus · Python · C/C++ · Linux · Git
      </p>
    </div>

    <div class="footer">© Hengjun Lu</div>
  </div>
</body>
</html>
