{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609751054965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609751054966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 18:04:14 2021 " "Processing started: Mon Jan 04 18:04:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609751054966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751054966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751054966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609751055460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609751055460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eidos/desktop/unomax_cpld_system_project_2.7_dvd/projects_hdl/ept_5m57_ap_u2_transfer_test/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609751064543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751064543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_5M57_AP_U2_Top " "Elaborating entity \"EPT_5M57_AP_U2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609751064592 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EPT_5M57_AP_U2_Top.v(191) " "Verilog HDL Case Statement information at EPT_5M57_AP_U2_Top.v(191): all case item expressions in this case statement are onehot" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609751064594 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST EPT_5M57_AP_U2_Top.v(213) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(213): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609751064595 "|EPT_5M57_AP_U2_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609751064635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "wireOR" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609751064726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609751064747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_INST" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609751064771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609751064793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609751065528 "|EPT_5M57_AP_U2_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 VCC " "Pin \"TR_OE_1\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609751065528 "|EPT_5M57_AP_U2_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 VCC " "Pin \"TR_OE_2\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609751065528 "|EPT_5M57_AP_U2_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 VCC " "Pin \"TR_OE_3\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609751065528 "|EPT_5M57_AP_U2_Top|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609751065528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609751065675 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer.vqm" 432 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065689 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1609751065689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_SER\[0\] " "No output dependent on input pin \"LB_SER\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_SER[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_SER\[1\] " "No output dependent on input pin \"LB_SER\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_SER[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[0\] " "No output dependent on input pin \"LB_AD\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[1\] " "No output dependent on input pin \"LB_AD\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[2\] " "No output dependent on input pin \"LB_AD\[2\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[3\] " "No output dependent on input pin \"LB_AD\[3\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[4\] " "No output dependent on input pin \"LB_AD\[4\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[5\] " "No output dependent on input pin \"LB_AD\[5\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_AD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[0\] " "No output dependent on input pin \"LB_IOH\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[1\] " "No output dependent on input pin \"LB_IOH\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[2\] " "No output dependent on input pin \"LB_IOH\[2\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[3\] " "No output dependent on input pin \"LB_IOH\[3\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[4\] " "No output dependent on input pin \"LB_IOH\[4\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[5\] " "No output dependent on input pin \"LB_IOH\[5\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[6\] " "No output dependent on input pin \"LB_IOH\[6\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[7\] " "No output dependent on input pin \"LB_IOH\[7\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[0\] " "No output dependent on input pin \"LB_IOL\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[1\] " "No output dependent on input pin \"LB_IOL\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[2\] " "No output dependent on input pin \"LB_IOL\[2\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[3\] " "No output dependent on input pin \"LB_IOL\[3\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[4\] " "No output dependent on input pin \"LB_IOL\[4\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[5\] " "No output dependent on input pin \"LB_IOL\[5\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[6\] " "No output dependent on input pin \"LB_IOL\[6\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOL\[7\] " "No output dependent on input pin \"LB_IOL\[7\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609751065696 "|EPT_5M57_AP_U2_Top|LB_IOL[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609751065696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "674 " "Implemented 674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609751065698 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609751065698 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609751065698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "626 " "Implemented 626 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609751065698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609751065698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609751065973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 18:04:25 2021 " "Processing ended: Mon Jan 04 18:04:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609751065973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609751065973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609751065973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609751065973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609751067767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609751067767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 18:04:26 2021 " "Processing started: Mon Jan 04 18:04:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609751067767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609751067767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609751067767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609751069075 ""}
{ "Info" "0" "" "Project  = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Project  = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1609751069076 ""}
{ "Info" "0" "" "Revision = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Revision = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1609751069076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609751069154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609751069155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_5M57_AP_U2_Top 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"EPT_5M57_AP_U2_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609751069158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609751069203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609751069203 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609751069293 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609751069303 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609751069524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609751069524 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 48 " "No exact pin location assignment(s) for 1 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609751069554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1609751069603 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609751069604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EPT_5M57_AP_U2_Top.out.sdc 68 LB_SER\[0\] port " "Ignored filter at EPT_5M57_AP_U2_Top.out.sdc(68): LB_SER\[0\] could not be matched with a port" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609751069611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 68 Argument <targets> is an empty collection " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\]" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609751069612 ""}  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609751069612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EPT_5M57_AP_U2_Top.out.sdc 69 LB_SER\[1\] port " "Ignored filter at EPT_5M57_AP_U2_Top.out.sdc(69): LB_SER\[1\] could not be matched with a port" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609751069612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\]" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609751069612 ""}  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609751069612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609751069617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609751069617 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609751069617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609751069617 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1609751069621 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609751069622 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609751069622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609751069622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150        aa\[1\] " "  15.150        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609751069622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150       CLK_66 " "  15.150       CLK_66" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609751069622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609751069622 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609751069636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609751069637 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1609751069643 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1609751069669 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] Global clock " "Automatically promoted some destinations of signal \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 333 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 334 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 101 69 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 408 67 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 99 73 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~19_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~19_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 72 80 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 408 67 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1609751069670 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 333 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 334 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[3\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[3\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[4\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[4\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~5_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~5_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 98 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~6_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~6_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 99 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~4_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~4_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 97 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1609751069670 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1609751069670 ""}  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1609751069670 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "aa\[0\] " "Pin \"aa\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1609751069671 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1609751069671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1609751069677 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1609751069709 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1609751069759 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1609751069760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1609751069760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609751069760 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1609751069768 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1609751069768 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609751069768 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 25 10 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609751069768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 22 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609751069768 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1609751069768 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609751069768 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TR_DIR_1 " "Node \"TR_DIR_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TR_DIR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609751069814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TR_DIR_2 " "Node \"TR_DIR_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TR_DIR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609751069814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TR_DIR_3 " "Node \"TR_DIR_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TR_DIR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609751069814 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1609751069814 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609751069814 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609751069845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609751070005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609751070269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609751070274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609751070599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609751070599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609751070652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609751070855 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609751070855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609751070925 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1609751070925 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609751070925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609751070926 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609751070942 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609751070950 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1609751070995 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1609751070996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg " "Generated suppressed messages file C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609751071079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5726 " "Peak virtual memory: 5726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609751071161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 18:04:31 2021 " "Processing ended: Mon Jan 04 18:04:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609751071161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609751071161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609751071161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609751071161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609751072386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609751072386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 18:04:32 2021 " "Processing started: Mon Jan 04 18:04:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609751072386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609751072386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609751072386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609751072707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609751072763 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609751072774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609751073001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 18:04:33 2021 " "Processing ended: Mon Jan 04 18:04:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609751073001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609751073001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609751073001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609751073001 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609751073622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609751074350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609751074351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 18:04:33 2021 " "Processing started: Mon Jan 04 18:04:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609751074351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609751074351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609751074351 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609751074529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609751074738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609751074738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609751074783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609751074783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609751074835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609751075452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1609751075501 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609751075545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EPT_5M57_AP_U2_Top.out.sdc 68 LB_SER\[0\] port " "Ignored filter at EPT_5M57_AP_U2_Top.out.sdc(68): LB_SER\[0\] could not be matched with a port" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609751075549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 68 Argument <targets> is an empty collection " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\]" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609751075550 ""}  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609751075550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EPT_5M57_AP_U2_Top.out.sdc 69 LB_SER\[1\] port " "Ignored filter at EPT_5M57_AP_U2_Top.out.sdc(69): LB_SER\[1\] could not be matched with a port" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609751075550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\]" {  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609751075550 ""}  } { { "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609751075550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609751075562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609751075562 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609751075562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609751075562 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1609751075564 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609751075564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075587 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1609751075595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609751075640 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1609751075641 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609751075664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609751075664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609751075749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 18:04:35 2021 " "Processing ended: Mon Jan 04 18:04:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609751075749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609751075749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609751075749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609751075749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1609751076947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609751076947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 18:04:36 2021 " "Processing started: Mon Jan 04 18:04:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609751076947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1609751076947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1609751076947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1609751077516 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "EPT_5M57_AP_U2_Top.vho EPT_5M57_AP_U2_Top_vhd.sdo C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/simulation/modelsim/ simulation " "Generated files \"EPT_5M57_AP_U2_Top.vho\" and \"EPT_5M57_AP_U2_Top_vhd.sdo\" in directory \"C:/Users/eidos/Desktop/UNOMAX_CPLD_SYSTEM_PROJECT_2.7_DVD/Projects_HDL/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1609751077920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609751077992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 18:04:37 2021 " "Processing ended: Mon Jan 04 18:04:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609751077992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609751077992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609751077992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1609751077992 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1609751078620 ""}
