//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z14vectorAdditionPKfS0_Pfi
.extern .shared .align 4 .b8 sdata[];

.visible .entry _Z14vectorAdditionPKfS0_Pfi(
	.param .u64 _Z14vectorAdditionPKfS0_Pfi_param_0,
	.param .u64 _Z14vectorAdditionPKfS0_Pfi_param_1,
	.param .u64 _Z14vectorAdditionPKfS0_Pfi_param_2,
	.param .u32 _Z14vectorAdditionPKfS0_Pfi_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionPKfS0_Pfi_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionPKfS0_Pfi_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionPKfS0_Pfi_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionPKfS0_Pfi_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	add.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

BB0_2:
	ret;
}

	// .globl	_Z20matrixMultiplicationPKfS0_Pfiii
.visible .entry _Z20matrixMultiplicationPKfS0_Pfiii(
	.param .u64 _Z20matrixMultiplicationPKfS0_Pfiii_param_0,
	.param .u64 _Z20matrixMultiplicationPKfS0_Pfiii_param_1,
	.param .u64 _Z20matrixMultiplicationPKfS0_Pfiii_param_2,
	.param .u32 _Z20matrixMultiplicationPKfS0_Pfiii_param_3,
	.param .u32 _Z20matrixMultiplicationPKfS0_Pfiii_param_4,
	.param .u32 _Z20matrixMultiplicationPKfS0_Pfiii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationPKfS0_Pfiii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationPKfS0_Pfiii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationPKfS0_Pfiii_param_2];
	ld.param.u32 	%r21, [_Z20matrixMultiplicationPKfS0_Pfiii_param_3];
	ld.param.u32 	%r19, [_Z20matrixMultiplicationPKfS0_Pfiii_param_4];
	ld.param.u32 	%r20, [_Z20matrixMultiplicationPKfS0_Pfiii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r23, %r24, %r4;
	setp.ge.s32	%p1, %r3, %r21;
	setp.ge.s32	%p2, %r5, %r20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_12;

	mov.f32 	%f35, 0f00000000;
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB1_11;

	mul.lo.s32 	%r6, %r3, %r19;
	and.b32  	%r28, %r19, 3;
	mov.f32 	%f35, 0f00000000;
	mov.u32 	%r45, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB1_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB1_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB1_6;

	mul.wide.s32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f14, [%rd13];
	ld.global.f32 	%f15, [%rd10];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	mov.u32 	%r45, 1;

BB1_6:
	add.s32 	%r30, %r45, %r6;
	mul.wide.s32 	%rd14, %r30, 4;
	add.s64 	%rd15, %rd1, %rd14;
	neg.s32 	%r31, %r45;
	and.b32  	%r32, %r31, %r20;
	add.s32 	%r33, %r32, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r33, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f16, [%rd18];
	ld.global.f32 	%f17, [%rd15];
	fma.rn.f32 	%f35, %f17, %f16, %f35;
	add.s32 	%r45, %r45, 1;

BB1_7:
	add.s32 	%r34, %r45, %r6;
	mul.wide.s32 	%rd19, %r34, 4;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r35, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r35, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f18, [%rd23];
	ld.global.f32 	%f19, [%rd20];
	fma.rn.f32 	%f35, %f19, %f18, %f35;
	add.s32 	%r45, %r45, 1;

BB1_8:
	setp.lt.u32	%p8, %r19, 4;
	@%p8 bra 	BB1_11;

	shl.b32 	%r12, %r20, 2;
	mad.lo.s32 	%r40, %r19, %r3, %r45;
	mul.wide.s32 	%rd24, %r40, 4;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r46, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB1_10:
	mul.wide.s32 	%rd25, %r46, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.f32 	%f20, [%rd26];
	ld.global.f32 	%f21, [%rd34];
	fma.rn.f32 	%f22, %f21, %f20, %f35;
	cvt.s64.s32	%rd27, %r12;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f23, [%rd28];
	ld.global.f32 	%f24, [%rd34+4];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.f32 	%f26, [%rd29];
	ld.global.f32 	%f27, [%rd34+8];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.f32 	%f29, [%rd30];
	ld.global.f32 	%f30, [%rd34+12];
	fma.rn.f32 	%f35, %f30, %f29, %f28;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r46, %r46, %r12;
	add.s32 	%r45, %r45, 4;
	setp.lt.s32	%p9, %r45, %r19;
	@%p9 bra 	BB1_10;

BB1_11:
	mad.lo.s32 	%r42, %r3, %r20, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r42, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.f32 	[%rd33], %f35;

BB1_12:
	ret;
}

	// .globl	_Z17parallelReductionPKfPfi
.visible .entry _Z17parallelReductionPKfPfi(
	.param .u64 _Z17parallelReductionPKfPfi_param_0,
	.param .u64 _Z17parallelReductionPKfPfi_param_1,
	.param .u32 _Z17parallelReductionPKfPfi_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z17parallelReductionPKfPfi_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionPKfPfi_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionPKfPfi_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f32 	%f8, 0f00000000;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB2_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f8, [%rd5];

BB2_2:
	shl.b32 	%r10, %r3, 2;
	mov.u32 	%r11, sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.f32 	[%r5], %f8;
	bar.sync 	0;
	shr.u32 	%r16, %r1, 1;
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB2_6;

BB2_3:
	setp.ge.s32	%p3, %r3, %r16;
	@%p3 bra 	BB2_5;

	add.s32 	%r12, %r16, %r3;
	shl.b32 	%r13, %r12, 2;
	add.s32 	%r15, %r11, %r13;
	ld.shared.f32 	%f4, [%r5];
	ld.shared.f32 	%f5, [%r15];
	add.f32 	%f6, %f5, %f4;
	st.shared.f32 	[%r5], %f6;

BB2_5:
	bar.sync 	0;
	shr.s32 	%r16, %r16, 1;
	setp.gt.s32	%p4, %r16, 0;
	@%p4 bra 	BB2_3;

BB2_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB2_8;

	ld.shared.f32 	%f7, [sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f7;

BB2_8:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationPKfS0_Pfi
.visible .entry _Z25elementWiseMultiplicationPKfS0_Pfi(
	.param .u64 _Z25elementWiseMultiplicationPKfS0_Pfi_param_0,
	.param .u64 _Z25elementWiseMultiplicationPKfS0_Pfi_param_1,
	.param .u64 _Z25elementWiseMultiplicationPKfS0_Pfi_param_2,
	.param .u32 _Z25elementWiseMultiplicationPKfS0_Pfi_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationPKfS0_Pfi_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationPKfS0_Pfi_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationPKfS0_Pfi_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationPKfS0_Pfi_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	mul.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

BB3_2:
	ret;
}

	// .globl	_Z12parallelScanPKfPfi
.visible .entry _Z12parallelScanPKfPfi(
	.param .u64 _Z12parallelScanPKfPfi_param_0,
	.param .u64 _Z12parallelScanPKfPfi_param_1,
	.param .u32 _Z12parallelScanPKfPfi_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z12parallelScanPKfPfi_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanPKfPfi_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanPKfPfi_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f32 	%f8, 0f00000000;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f8, [%rd5];

BB4_2:
	shl.b32 	%r9, %r3, 2;
	mov.u32 	%r10, sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.f32 	[%r11], %f8;
	bar.sync 	0;
	mov.u32 	%r23, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB4_6;

BB4_3:
	shl.b32 	%r6, %r23, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB4_5;

	add.s32 	%r13, %r7, %r23;
	shl.b32 	%r14, %r13, 2;
	add.s32 	%r16, %r14, %r10;
	add.s32 	%r17, %r7, %r6;
	shl.b32 	%r18, %r17, 2;
	add.s32 	%r19, %r18, %r10;
	ld.shared.f32 	%f4, [%r19+-4];
	ld.shared.f32 	%f5, [%r16+-4];
	add.f32 	%f6, %f5, %f4;
	st.shared.f32 	[%r19+-4], %f6;

BB4_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r23, %r6;
	@%p4 bra 	BB4_3;

BB4_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB4_8;

	shl.b32 	%r20, %r1, 2;
	add.s32 	%r22, %r20, %r10;
	ld.shared.f32 	%f7, [%r22+-4];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f7;

BB4_8:
	ret;
}

	// .globl	_Z20histogramCalculationPKiPiii
.visible .entry _Z20histogramCalculationPKiPiii(
	.param .u64 _Z20histogramCalculationPKiPiii_param_0,
	.param .u64 _Z20histogramCalculationPKiPiii_param_1,
	.param .u32 _Z20histogramCalculationPKiPiii_param_2,
	.param .u32 _Z20histogramCalculationPKiPiii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationPKiPiii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationPKiPiii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationPKiPiii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB5_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB5_2:
	ret;
}

	// .globl	_Z15matrixTransposePKfPfii
.visible .entry _Z15matrixTransposePKfPfii(
	.param .u64 _Z15matrixTransposePKfPfii_param_0,
	.param .u64 _Z15matrixTransposePKfPfii_param_1,
	.param .u32 _Z15matrixTransposePKfPfii_param_2,
	.param .u32 _Z15matrixTransposePKfPfii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposePKfPfii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposePKfPfii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposePKfPfii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposePKfPfii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

BB6_2:
	ret;
}


