<def f='llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h' l='32' ll='36'/>
<size>12</size>
<mbr r='hsa_dim3_s::x' o='0' t='uint32_t'/>
<mbr r='hsa_dim3_s::y' o='32' t='uint32_t'/>
<mbr r='hsa_dim3_s::z' o='64' t='uint32_t'/>
