\hypertarget{group___p_e___const__module}{}\doxysection{P\+E\+\_\+\+Const module documentation}
\label{group___p_e___const__module}\index{PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gaeed5dacbb9d0e07213c8840434f6cd6a}{R\+S\+T\+S\+R\+C\+\_\+\+W\+A\+K\+E\+UP}}~0x01U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gae1c2803b0eda52457ab29cb138988581}{R\+S\+T\+S\+R\+C\+\_\+\+L\+VD}}~0x02U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gabb1e7755f19390476da47c14af3c0a7d}{R\+S\+T\+S\+R\+C\+\_\+\+L\+OC}}~0x04U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga653fd4a8b1b389c8ee4f906182ac1638}{R\+S\+T\+S\+R\+C\+\_\+\+L\+OL}}~0x08U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga140be6eb76fc072ee4176e965b87b244}{R\+S\+T\+S\+R\+C\+\_\+\+C\+OP}}~0x20U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga789b8aee910293e98e3d259ced79864c}{R\+S\+T\+S\+R\+C\+\_\+\+W\+D\+OG}}~0x20U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gabdcb9366c44b44d35909bdbf2fcf3d9d}{R\+S\+T\+S\+R\+C\+\_\+\+P\+IN}}~0x40U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga3511c871d0a516c574a91e1bac210238}{R\+S\+T\+S\+R\+C\+\_\+\+P\+OR}}~0x80U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga00a839ede0e69be1bc641f907de8b5f8}{R\+S\+T\+S\+R\+C\+\_\+\+J\+T\+AG}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga46168abf3bfc8b58479ecace7641559b}{R\+S\+T\+S\+R\+C\+\_\+\+L\+O\+C\+K\+UP}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga3c4274430f181cdab8c0c705df651784}{R\+S\+T\+S\+R\+C\+\_\+\+SW}}~0x0400U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga18886b7d76fe2b7babb3c16428f6af06}{R\+S\+T\+S\+R\+C\+\_\+\+M\+D\+M\+\_\+\+AP}}~0x0800U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_ga2bdec236f4f5002701b3672613078d95}{R\+S\+T\+S\+R\+C\+\_\+\+S\+A\+C\+K\+E\+RR}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gac31efdf3ba841e59289e3c11b5bf407c}{L\+V\+D\+S\+R\+C\+\_\+\+L\+VD}}~0x01U
\item 
\#define \mbox{\hyperlink{group___p_e___const__module_gafe8ffb97db9ede1045779df7d0eac3e4}{L\+V\+D\+S\+R\+C\+\_\+\+L\+VW}}~0x02U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_e___const__module_gac31efdf3ba841e59289e3c11b5bf407c}\label{group___p_e___const__module_gac31efdf3ba841e59289e3c11b5bf407c}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!LVDSRC\_LVD@{LVDSRC\_LVD}}
\index{LVDSRC\_LVD@{LVDSRC\_LVD}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{LVDSRC\_LVD}{LVDSRC\_LVD}}
{\footnotesize\ttfamily \#define L\+V\+D\+S\+R\+C\+\_\+\+L\+VD~0x01U}

Low voltage detect ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_gafe8ffb97db9ede1045779df7d0eac3e4}\label{group___p_e___const__module_gafe8ffb97db9ede1045779df7d0eac3e4}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!LVDSRC\_LVW@{LVDSRC\_LVW}}
\index{LVDSRC\_LVW@{LVDSRC\_LVW}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{LVDSRC\_LVW}{LVDSRC\_LVW}}
{\footnotesize\ttfamily \#define L\+V\+D\+S\+R\+C\+\_\+\+L\+VW~0x02U}

Low-\/voltage warning ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga140be6eb76fc072ee4176e965b87b244}\label{group___p_e___const__module_ga140be6eb76fc072ee4176e965b87b244}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_COP@{RSTSRC\_COP}}
\index{RSTSRC\_COP@{RSTSRC\_COP}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_COP}{RSTSRC\_COP}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+C\+OP~0x20U}

Watchdog reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga00a839ede0e69be1bc641f907de8b5f8}\label{group___p_e___const__module_ga00a839ede0e69be1bc641f907de8b5f8}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_JTAG@{RSTSRC\_JTAG}}
\index{RSTSRC\_JTAG@{RSTSRC\_JTAG}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_JTAG}{RSTSRC\_JTAG}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+J\+T\+AG~0x0100U}

J\+T\+AG reset pin ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_gabb1e7755f19390476da47c14af3c0a7d}\label{group___p_e___const__module_gabb1e7755f19390476da47c14af3c0a7d}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_LOC@{RSTSRC\_LOC}}
\index{RSTSRC\_LOC@{RSTSRC\_LOC}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_LOC}{RSTSRC\_LOC}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+L\+OC~0x04U}

Loss-\/of-\/clock reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga46168abf3bfc8b58479ecace7641559b}\label{group___p_e___const__module_ga46168abf3bfc8b58479ecace7641559b}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_LOCKUP@{RSTSRC\_LOCKUP}}
\index{RSTSRC\_LOCKUP@{RSTSRC\_LOCKUP}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_LOCKUP}{RSTSRC\_LOCKUP}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+L\+O\+C\+K\+UP~0x0200U}

Core Lock-\/up reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga653fd4a8b1b389c8ee4f906182ac1638}\label{group___p_e___const__module_ga653fd4a8b1b389c8ee4f906182ac1638}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_LOL@{RSTSRC\_LOL}}
\index{RSTSRC\_LOL@{RSTSRC\_LOL}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_LOL}{RSTSRC\_LOL}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+L\+OL~0x08U}

Loss-\/of-\/lock reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_gae1c2803b0eda52457ab29cb138988581}\label{group___p_e___const__module_gae1c2803b0eda52457ab29cb138988581}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_LVD@{RSTSRC\_LVD}}
\index{RSTSRC\_LVD@{RSTSRC\_LVD}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_LVD}{RSTSRC\_LVD}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+L\+VD~0x02U}

Low-\/voltage detect reset \mbox{\Hypertarget{group___p_e___const__module_ga18886b7d76fe2b7babb3c16428f6af06}\label{group___p_e___const__module_ga18886b7d76fe2b7babb3c16428f6af06}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_MDM\_AP@{RSTSRC\_MDM\_AP}}
\index{RSTSRC\_MDM\_AP@{RSTSRC\_MDM\_AP}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_MDM\_AP}{RSTSRC\_MDM\_AP}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+M\+D\+M\+\_\+\+AP~0x0800U}

Reset caused by host debugger system ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_gabdcb9366c44b44d35909bdbf2fcf3d9d}\label{group___p_e___const__module_gabdcb9366c44b44d35909bdbf2fcf3d9d}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_PIN@{RSTSRC\_PIN}}
\index{RSTSRC\_PIN@{RSTSRC\_PIN}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_PIN}{RSTSRC\_PIN}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+P\+IN~0x40U}

External pin reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga3511c871d0a516c574a91e1bac210238}\label{group___p_e___const__module_ga3511c871d0a516c574a91e1bac210238}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_POR@{RSTSRC\_POR}}
\index{RSTSRC\_POR@{RSTSRC\_POR}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_POR}{RSTSRC\_POR}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+P\+OR~0x80U}

Power-\/on reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga2bdec236f4f5002701b3672613078d95}\label{group___p_e___const__module_ga2bdec236f4f5002701b3672613078d95}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_SACKERR@{RSTSRC\_SACKERR}}
\index{RSTSRC\_SACKERR@{RSTSRC\_SACKERR}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_SACKERR}{RSTSRC\_SACKERR}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+S\+A\+C\+K\+E\+RR~0x2000U}

Stop Mode Acknowledge Error Reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_ga3c4274430f181cdab8c0c705df651784}\label{group___p_e___const__module_ga3c4274430f181cdab8c0c705df651784}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_SW@{RSTSRC\_SW}}
\index{RSTSRC\_SW@{RSTSRC\_SW}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_SW}{RSTSRC\_SW}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+SW~0x0400U}

Software reset ~\newline
 \mbox{\Hypertarget{group___p_e___const__module_gaeed5dacbb9d0e07213c8840434f6cd6a}\label{group___p_e___const__module_gaeed5dacbb9d0e07213c8840434f6cd6a}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_WAKEUP@{RSTSRC\_WAKEUP}}
\index{RSTSRC\_WAKEUP@{RSTSRC\_WAKEUP}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_WAKEUP}{RSTSRC\_WAKEUP}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+W\+A\+K\+E\+UP~0x01U}

L\+L\+WU module wakeup reset \mbox{\Hypertarget{group___p_e___const__module_ga789b8aee910293e98e3d259ced79864c}\label{group___p_e___const__module_ga789b8aee910293e98e3d259ced79864c}} 
\index{PE\_Const module documentation@{PE\_Const module documentation}!RSTSRC\_WDOG@{RSTSRC\_WDOG}}
\index{RSTSRC\_WDOG@{RSTSRC\_WDOG}!PE\_Const module documentation@{PE\_Const module documentation}}
\doxysubsubsection{\texorpdfstring{RSTSRC\_WDOG}{RSTSRC\_WDOG}}
{\footnotesize\ttfamily \#define R\+S\+T\+S\+R\+C\+\_\+\+W\+D\+OG~0x20U}

Watchdog reset ~\newline
 