# do Sumador4Bits.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sumador4Bits
# 
# Top level modules:
# 	Sumador4Bits
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sumador4Bits_vlg_sample_tst
# -- Compiling module Sumador4Bits_vlg_check_tst
# -- Compiling module Sumador4Bits_vlg_vec_tst
# 
# Top level modules:
# 	Sumador4Bits_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Sumador4Bits_vlg_vec_tst 
# Loading work.Sumador4Bits_vlg_vec_tst
# Loading work.Sumador4Bits
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.Sumador4Bits_vlg_sample_tst
# Loading work.Sumador4Bits_vlg_check_tst
# ERROR! Vector Mismatch for output port S[0] :: @time = 50000.000 ps
#      Expected value = 00000
#      Real value = 01001
# ERROR! Vector Mismatch for output port S[3] :: @time = 50000.000 ps
#      Expected value = 00000
#      Real value = 01001
# ERROR! Vector Mismatch for output port S[1] :: @time = 55000.000 ps
#      Expected value = 00000
#      Real value = 01010
# ERROR! Vector Mismatch for output port S[2] :: @time = 65000.000 ps
#      Expected value = 00000
#      Real value = 01100
# ERROR! Vector Mismatch for output port S[4] :: @time = 160000.000 ps
#      Expected value = 00000
#      Real value = 10000
#           5 mismatched vectors : Simulation failed !
# ** Note: $finish    : Sumador4Bits.vt(226)
#    Time: 10 us  Iteration: 0  Instance: /Sumador4Bits_vlg_vec_tst/tb_out
