{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 07:55:08 2016 " "Info: Processing started: Tue Dec 13 07:55:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lap8_pre -c lap8_pre " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lap8_pre -c lap8_pre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_conv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file double_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_conv-double_conv " "Info: Found design unit 1: double_conv-double_conv" {  } { { "double_conv.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/double_conv.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_conv " "Info: Found entity 1: double_conv" {  } { { "double_conv.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/double_conv.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset_bin_to_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file offset_bin_to_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 offset_bin_to_signed-offset_bin_to_signed " "Info: Found design unit 1: offset_bin_to_signed-offset_bin_to_signed" {  } { { "offset_bin_to_signed.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/offset_bin_to_signed.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 offset_bin_to_signed " "Info: Found entity 1: offset_bin_to_signed" {  } { { "offset_bin_to_signed.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/offset_bin_to_signed.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_full_wave_rect.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file half_full_wave_rect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_full_wave_rect-half_full_wave_rect " "Info: Found design unit 1: half_full_wave_rect-half_full_wave_rect" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/half_full_wave_rect.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_full_wave_rect " "Info: Found entity 1: half_full_wave_rect" {  } { { "half_full_wave_rect.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/half_full_wave_rect.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sintabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinTableTC-arch " "Info: Found design unit 1: SinTableTC-arch" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SinTableTC " "Info: Found entity 1: SinTableTC" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SinTableTC " "Info: Elaborating entity \"SinTableTC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Info: Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Info: Implemented 105 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 07:55:12 2016 " "Info: Processing ended: Tue Dec 13 07:55:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
