module wideexpr_00678(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {s0,(s0)+(s4),-($unsigned((~|(+((ctrl[4]?(ctrl[5]?4'sb0011:s7):s5))))+($signed((6'sb010001)-((-(5'sb00100))&(s4)))))),6'sb101110};
  assign y1 = (ctrl[4]?((ctrl[2]?s0:$signed($signed((3'sb110)>(s5)))))+((((6'b100111)<<<((s4)<<(u2)))^~(2'b01))>((({u0,u1})<=(u6))+({3{~(s3)}}))):u4);
  assign y2 = 6'sb100100;
  assign y3 = (((s6)>>((ctrl[3]?(ctrl[3]?(6'b111100)^(s5):{5'sb11100}):(4'b0111)==((3'sb011)&(u7)))))&((6'sb000010)!=($unsigned((3'b111)==((5'sb00111)^~(1'b0))))))+(s2);
  assign y4 = (ctrl[3]?u2:((+($signed((ctrl[6]?s6:3'sb100))))^~(({{3{1'b0}},(2'b11)^~(5'sb00110),6'sb010100,(s0)^~(1'sb0)})<<<({1{5'sb11010}})))|(+(-((+(s1))+(s5)))));
  assign y5 = +($signed({3{((s3)^~({{4'b0011,s3}}))^~(-(((ctrl[1]?5'sb00100:4'sb0100))<((ctrl[7]?5'sb10100:s2))))}}));
  assign y6 = (s3)<<((u7)>>(($signed((ctrl[0]?s2:((($signed(5'sb10000))^((ctrl[3]?s4:5'sb11110)))<<<((6'sb110001)<<<(s6)))|(((+(s3))-(s6))>>>(|((s6)==(1'b0)))))))>=((s1)==(s5))));
  assign y7 = {4{1'sb1}};
endmodule
