; ModuleID = 'C:/EE4218/mlp_nn/HLS_Predictor3/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f80:128:128-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32-S32"
target triple = "i686-pc-mingw32"

@sigmoid_lut = internal unnamed_addr constant [8192 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\01\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\04\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\05\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\06\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\07\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\08\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\09\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0A\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0B\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0C\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0D\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0E\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\0F\10\10\10\10\10\10\10\10\10\10\10\10\10\10\10\10\10\11\11\11\11\11\11\11\11\11\11\11\11\11\11\11\11\12\12\12\12\12\12\12\12\12\12\12\12\12\12\13\13\13\13\13\13\13\13\13\13\13\13\13\13\13\14\14\14\14\14\14\14\14\14\14\14\14\14\15\15\15\15\15\15\15\15\15\15\15\15\15\16\16\16\16\16\16\16\16\16\16\16\16\16\17\17\17\17\17\17\17\17\17\17\17\17\18\18\18\18\18\18\18\18\18\18\18\19\19\19\19\19\19\19\19\19\19\19\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1B\1B\1B\1B\1B\1B\1B\1B\1B\1B\1B\1C\1C\1C\1C\1C\1C\1C\1C\1C\1C\1D\1D\1D\1D\1D\1D\1D\1D\1D\1D\1E\1E\1E\1E\1E\1E\1E\1E\1E\1F\1F\1F\1F\1F\1F\1F\1F\1F         !!!!!!!!!\22\22\22\22\22\22\22\22\22########$$$$$$$$%%%%%%%%&&&&&&&&''''''''((((((())))))))*******+++++++,,,,,,,-------.......//////0000000111111222222333333344444455555566666677777788888999999::::::;;;;;<<<<<<=====>>>>>>?????@@@@@@AAAAABBBBBCCCCCDDDDDEEEEEFFFFFGGGGGHHHHHIIIIIJJJJJKKKKKLLLLLMMMMNNNNNOOOOOPPPPQQQQQRRRRSSSSSTTTTTUUUUVVVVVWWWWXXXXYYYYYZZZZ[[[[[\5C\5C\5C\5C]]]]^^^^_____````aaaabbbbcccccddddeeeeffffgggghhhhiiiiijjjjkkkkllllmmmmnnnnooooppppqqqqrrrrssssttttuuuuvvvvwwwwxxxxyyyyzzzz{{{{||||}}}}~~~~\7F\7F\7F\7F\80\80\80\80\80\81\81\81\81\82\82\82\82\83\83\83\83\84\84\84\84\85\85\85\85\86\86\86\86\87\87\87\87\88\88\88\88\89\89\89\89\8A\8A\8A\8A\8B\8B\8B\8B\8C\8C\8C\8C\8D\8D\8D\8D\8E\8E\8E\8E\8F\8F\8F\8F\90\90\90\90\91\91\91\91\92\92\92\92\93\93\93\93\94\94\94\94\95\95\95\95\96\96\96\96\96\97\97\97\97\98\98\98\98\99\99\99\99\9A\9A\9A\9A\9B\9B\9B\9B\9C\9C\9C\9C\9C\9D\9D\9D\9D\9E\9E\9E\9E\9F\9F\9F\9F\A0\A0\A0\A0\A0\A1\A1\A1\A1\A2\A2\A2\A2\A3\A3\A3\A3\A4\A4\A4\A4\A4\A5\A5\A5\A5\A6\A6\A6\A6\A6\A7\A7\A7\A7\A8\A8\A8\A8\A9\A9\A9\A9\A9\AA\AA\AA\AA\AB\AB\AB\AB\AB\AC\AC\AC\AC\AC\AD\AD\AD\AD\AE\AE\AE\AE\AE\AF\AF\AF\AF\B0\B0\B0\B0\B0\B1\B1\B1\B1\B1\B2\B2\B2\B2\B3\B3\B3\B3\B3\B4\B4\B4\B4\B4\B5\B5\B5\B5\B5\B6\B6\B6\B6\B6\B7\B7\B7\B7\B7\B8\B8\B8\B8\B8\B9\B9\B9\B9\B9\BA\BA\BA\BA\BA\BB\BB\BB\BB\BB\BC\BC\BC\BC\BC\BD\BD\BD\BD\BD\BE\BE\BE\BE\BE\BF\BF\BF\BF\BF\BF\C0\C0\C0\C0\C0\C1\C1\C1\C1\C1\C1\C2\C2\C2\C2\C2\C3\C3\C3\C3\C3\C3\C4\C4\C4\C4\C4\C5\C5\C5\C5\C5\C5\C6\C6\C6\C6\C6\C6\C7\C7\C7\C7\C7\C8\C8\C8\C8\C8\C8\C9\C9\C9\C9\C9\C9\CA\CA\CA\CA\CA\CA\CB\CB\CB\CB\CB\CB\CC\CC\CC\CC\CC\CC\CC\CD\CD\CD\CD\CD\CD\CE\CE\CE\CE\CE\CE\CF\CF\CF\CF\CF\CF\CF\D0\D0\D0\D0\D0\D0\D1\D1\D1\D1\D1\D1\D1\D2\D2\D2\D2\D2\D2\D2\D3\D3\D3\D3\D3\D3\D3\D4\D4\D4\D4\D4\D4\D4\D5\D5\D5\D5\D5\D5\D5\D6\D6\D6\D6\D6\D6\D6\D6\D7\D7\D7\D7\D7\D7\D7\D8\D8\D8\D8\D8\D8\D8\D8\D9\D9\D9\D9\D9\D9\D9\D9\DA\DA\DA\DA\DA\DA\DA\DA\DB\DB\DB\DB\DB\DB\DB\DB\DC\DC\DC\DC\DC\DC\DC\DC\DD\DD\DD\DD\DD\DD\DD\DD\DD\DE\DE\DE\DE\DE\DE\DE\DE\DE\DF\DF\DF\DF\DF\DF\DF\DF\DF\E0\E0\E0\E0\E0\E0\E0\E0\E0\E1\E1\E1\E1\E1\E1\E1\E1\E1\E2\E2\E2\E2\E2\E2\E2\E2\E2\E2\E3\E3\E3\E3\E3\E3\E3\E3\E3\E3\E4\E4\E4\E4\E4\E4\E4\E4\E4\E4\E4\E5\E5\E5\E5\E5\E5\E5\E5\E5\E5\E5\E6\E6\E6\E6\E6\E6\E6\E6\E6\E6\E6\E7\E7\E7\E7\E7\E7\E7\E7\E7\E7\E7\E8\E8\E8\E8\E8\E8\E8\E8\E8\E8\E8\E8\E9\E9\E9\E9\E9\E9\E9\E9\E9\E9\E9\E9\E9\EA\EA\EA\EA\EA\EA\EA\EA\EA\EA\EA\EA\EA\EB\EB\EB\EB\EB\EB\EB\EB\EB\EB\EB\EB\EB\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\EC\ED\ED\ED\ED\ED\ED\ED\ED\ED\ED\ED\ED\ED\ED\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EE\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\EF\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F0\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F1\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F2\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F3\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F4\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F5\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F6\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F7\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F8\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\F9\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FA\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FB\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FC\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FD\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FE\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\FF\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00" ; [#uses=72 type=[8192 x i8]*]
@predictor3.str = internal unnamed_addr constant [11 x i8] c"predictor3\00" ; [#uses=1 type=[11 x i8]*]
@.str8 = private unnamed_addr constant [12 x i8] c"hls_label_2\00", align 1 ; [#uses=6 type=[12 x i8]*]
@.str7 = private unnamed_addr constant [12 x i8] c"hls_label_1\00", align 1 ; [#uses=6 type=[12 x i8]*]
@.str6 = private unnamed_addr constant [12 x i8] c"hls_label_3\00", align 1 ; [#uses=30 type=[12 x i8]*]
@.str5 = private unnamed_addr constant [12 x i8] c"hls_label_0\00", align 1 ; [#uses=30 type=[12 x i8]*]
@.str4 = private unnamed_addr constant [9 x i8] c"BUS_CTRL\00", align 1 ; [#uses=1 type=[9 x i8]*]
@.str3 = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1 ; [#uses=1 type=[10 x i8]*]
@.str2 = private unnamed_addr constant [5 x i8] c"bram\00", align 1 ; [#uses=5 type=[5 x i8]*]
@.str1 = private unnamed_addr constant [12 x i8] c"RAM_1P_BRAM\00", align 1 ; [#uses=5 type=[12 x i8]*]
@.str = private unnamed_addr constant [1 x i8] zeroinitializer, align 1 ; [#uses=88 type=[1 x i8]*]

; [#uses=0]
define void @predictor3([2048 x i32]* %bram1, [2048 x i32]* %bram2, [2048 x i32]* %bram3, [2048 x i32]* %bram4, [2048 x i32]* %weight) nounwind {
  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram1) nounwind, !map !29
  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram2) nounwind, !map !35
  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram3) nounwind, !map !39
  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram4) nounwind, !map !43
  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %weight) nounwind, !map !47
  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @predictor3.str) nounwind
  call void @llvm.dbg.value(metadata !{[2048 x i32]* %bram1}, i64 0, metadata !51), !dbg !55 ; [debug line = 15:22] [debug variable = bram1]
  call void @llvm.dbg.value(metadata !{[2048 x i32]* %bram2}, i64 0, metadata !56), !dbg !57 ; [debug line = 15:39] [debug variable = bram2]
  call void @llvm.dbg.value(metadata !{[2048 x i32]* %bram3}, i64 0, metadata !58), !dbg !59 ; [debug line = 15:56] [debug variable = bram3]
  call void @llvm.dbg.value(metadata !{[2048 x i32]* %bram4}, i64 0, metadata !60), !dbg !61 ; [debug line = 15:73] [debug variable = bram4]
  call void @llvm.dbg.value(metadata !{[2048 x i32]* %weight}, i64 0, metadata !62), !dbg !63 ; [debug line = 15:90] [debug variable = weight]
  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram1, [1 x i8]* @.str, [12 x i8]* @.str1, [1 x i8]* @.str, i32 -1, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram1, [5 x i8]* @.str2, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 2048, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram2, [1 x i8]* @.str, [12 x i8]* @.str1, [1 x i8]* @.str, i32 -1, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram2, [5 x i8]* @.str2, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 2048, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram3, [1 x i8]* @.str, [12 x i8]* @.str1, [1 x i8]* @.str, i32 -1, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram3, [5 x i8]* @.str2, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 2048, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram4, [1 x i8]* @.str, [12 x i8]* @.str1, [1 x i8]* @.str, i32 -1, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram4, [5 x i8]* @.str2, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 2048, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %weight, [1 x i8]* @.str, [12 x i8]* @.str1, [1 x i8]* @.str, i32 -1, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %weight, [5 x i8]* @.str2, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 2048, [1 x i8]* @.str, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @.str3, i32 0, i32 0, [1 x i8]* @.str, i32 0, i32 0, [9 x i8]* @.str4, [1 x i8]* @.str, [1 x i8]* @.str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @.str, [1 x i8]* @.str) nounwind, !dbg !64 ; [debug line = 26:1]
  br label %1, !dbg !66                           ; [debug line = 29:7]

; <label>:1                                       ; preds = %.preheader7.15_ifconv, %0
  %i = phi i4 [ 0, %0 ], [ %i.2, %.preheader7.15_ifconv ] ; [#uses=3 type=i4]
  %i.cast = zext i4 %i to i7, !dbg !66            ; [#uses=1 type=i7] [debug line = 29:7]
  %exitcond5 = icmp eq i4 %i, -8, !dbg !66        ; [#uses=1 type=i1] [debug line = 29:7]
  %2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond5, label %.preheader6.preheader, label %.preheader7.preheader, !dbg !66 ; [debug line = 29:7]

.preheader6.preheader:                            ; preds = %1
  br label %.preheader6, !dbg !68                 ; [debug line = 56:7]

.preheader7.preheader:                            ; preds = %1
  %tmp = shl i7 %i.cast, 4, !dbg !70              ; [#uses=16 type=i7] [debug line = 38:2]
  %tmp.cast = zext i7 %tmp to i11, !dbg !70       ; [#uses=16 type=i11] [debug line = 38:2]
  %tmp.3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %3, !dbg !77                           ; [debug line = 36:9]

; <label>:3                                       ; preds = %5, %.preheader7.preheader
  %k = phi i5 [ 0, %.preheader7.preheader ], [ %k.2, %5 ] ; [#uses=4 type=i5]
  %sum1 = phi i28 [ 0, %.preheader7.preheader ], [ %sum1.2, %5 ] ; [#uses=2 type=i28]
  %sum2 = phi i28 [ 0, %.preheader7.preheader ], [ %sum2.2, %5 ] ; [#uses=2 type=i28]
  %sum3 = phi i28 [ 0, %.preheader7.preheader ], [ %sum3.2, %5 ] ; [#uses=2 type=i28]
  %sum4 = phi i28 [ 0, %.preheader7.preheader ], [ %sum4.2, %5 ] ; [#uses=2 type=i28]
  %k.cast = zext i5 %k to i10, !dbg !77           ; [#uses=1 type=i10] [debug line = 36:9]
  %k.cast1 = zext i5 %k to i7, !dbg !77           ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.cast = trunc i28 %sum1 to i15, !dbg !77   ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.cast = trunc i28 %sum2 to i15, !dbg !77   ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.cast = trunc i28 %sum3 to i15, !dbg !77   ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.cast = trunc i28 %sum4 to i15, !dbg !77   ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3 = icmp eq i5 %k, -16, !dbg !77       ; [#uses=1 type=i1] [debug line = 36:9]
  %4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3, label %.preheader7.1, label %5, !dbg !77 ; [debug line = 36:9]

; <label>:5                                       ; preds = %3
  %tmp.6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum = add i7 %k.cast1, %tmp                    ; [#uses=1 type=i7]
  %sum.cast = zext i7 %sum to i32                 ; [#uses=4 type=i32]
  %bram1.addr.1 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load = load i32* %bram1.addr.1, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum6 = or i10 %k.cast, -512                    ; [#uses=1 type=i10]
  %sum5.cast = zext i10 %sum6 to i32              ; [#uses=1 type=i32]
  %weight.addr = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum5.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load = load i32* %weight.addr, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.24 = mul nsw i32 %weight.load, %bram1.load, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.7 = lshr i32 %tmp.24, 8, !dbg !70          ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.8 = trunc i32 %tmp.7 to i24, !dbg !70      ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.31.cast = sext i24 %tmp.8 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2 = add i28 %sum1, %tmp.31.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.1 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load = load i32* %bram2.addr.1, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10 = mul nsw i32 %bram2.load, %weight.load, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.9 = lshr i32 %tmp.10, 8, !dbg !80          ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.11 = trunc i32 %tmp.9 to i24, !dbg !80     ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.51.cast = sext i24 %tmp.11 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2 = add i28 %sum2, %tmp.51.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.1 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load = load i32* %bram3.addr.1, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12 = mul nsw i32 %bram3.load, %weight.load, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.13 = lshr i32 %tmp.12, 8, !dbg !81         ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.14 = trunc i32 %tmp.13 to i24, !dbg !81    ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.92.cast = sext i24 %tmp.14 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2 = add i28 %sum3, %tmp.92.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.1 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load = load i32* %bram4.addr.1, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.29 = mul nsw i32 %bram4.load, %weight.load, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.15 = lshr i32 %tmp.29, 8, !dbg !82         ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.16 = trunc i32 %tmp.15 to i24, !dbg !82    ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.131.cast = sext i24 %tmp.16 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2 = add i28 %sum4, %tmp.131.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.6) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2 = add i5 %k, 1, !dbg !84                   ; [#uses=1 type=i5] [debug line = 36:24]
  br label %3, !dbg !84                           ; [debug line = 36:24]

.preheader7.1:                                    ; preds = %3
  %sum4.cast.lcssa = phi i15 [ %sum4.cast, %3 ]   ; [#uses=1 type=i15]
  %sum3.cast.lcssa = phi i15 [ %sum3.cast, %3 ]   ; [#uses=1 type=i15]
  %sum2.cast.lcssa = phi i15 [ %sum2.cast, %3 ]   ; [#uses=1 type=i15]
  %sum1.cast.lcssa = phi i15 [ %sum1.cast, %3 ]   ; [#uses=1 type=i15]
  %tmp.17 = add i15 %sum1.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.cast = zext i15 %tmp.17 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load = load i8* %sigmoid_lut.addr, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.cast = zext i8 %sigmoid_lut.load to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum5 = or i11 %tmp.cast, -1024                 ; [#uses=1 type=i11]
  %sum7.cast = zext i11 %sum5 to i32              ; [#uses=4 type=i32]
  %bram1.addr = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.cast, i32* %bram1.addr, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20 = add i15 %sum2.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.cast = zext i15 %tmp.20 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.1 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.1 = load i8* %sigmoid_lut.addr.1, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.1.cast = zext i8 %sigmoid_lut.load.1 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.1.cast, i32* %bram2.addr, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21 = add i15 %sum3.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.cast = zext i15 %tmp.21 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.2 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.2 = load i8* %sigmoid_lut.addr.2, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.2.cast = zext i8 %sigmoid_lut.load.2 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.2.cast, i32* %bram3.addr, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22 = add i15 %sum4.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.cast = zext i15 %tmp.22 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.3 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.3 = load i8* %sigmoid_lut.addr.3, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.3.cast = zext i8 %sigmoid_lut.load.3 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.3.cast, i32* %bram4.addr, align 4, !dbg !89 ; [debug line = 52:5]
  %7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.3) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %8, !dbg !77                           ; [debug line = 36:9]

; <label>:8                                       ; preds = %10, %.preheader7.1
  %k. = phi i5 [ 0, %.preheader7.1 ], [ %k.2.1, %10 ] ; [#uses=4 type=i5]
  %sum1. = phi i28 [ 0, %.preheader7.1 ], [ %sum1.2.1, %10 ] ; [#uses=2 type=i28]
  %sum2. = phi i28 [ 0, %.preheader7.1 ], [ %sum2.2.1, %10 ] ; [#uses=2 type=i28]
  %sum3. = phi i28 [ 0, %.preheader7.1 ], [ %sum3.2.1, %10 ] ; [#uses=2 type=i28]
  %sum4. = phi i28 [ 0, %.preheader7.1 ], [ %sum4.2.1, %10 ] ; [#uses=2 type=i28]
  %k..cast = zext i5 %k. to i10, !dbg !77         ; [#uses=1 type=i10] [debug line = 36:9]
  %k..cast1 = zext i5 %k. to i7, !dbg !77         ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1..cast = trunc i28 %sum1. to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2..cast = trunc i28 %sum2. to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3..cast = trunc i28 %sum3. to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4..cast = trunc i28 %sum4. to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.1 = icmp eq i5 %k., -16, !dbg !77    ; [#uses=1 type=i1] [debug line = 36:9]
  %9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.1, label %.preheader7.2, label %10, !dbg !77 ; [debug line = 36:9]

; <label>:10                                      ; preds = %8
  %tmp.39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.1 = add i7 %k..cast1, %tmp                 ; [#uses=1 type=i7]
  %sum.1.cast = zext i7 %sum.1 to i32             ; [#uses=4 type=i32]
  %bram1.addr.5 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.1.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.15 = load i32* %bram1.addr.5, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.1 = add i10 %k..cast, -496               ; [#uses=1 type=i10]
  %sum55.1.cast = zext i10 %sum55.1 to i32        ; [#uses=1 type=i32]
  %weight.addr.2 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.1.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.15 = load i32* %weight.addr.2, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.1 = mul nsw i32 %weight.load.15, %bram1.load.15, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.43 = lshr i32 %tmp.3.1, 8, !dbg !70        ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.44 = trunc i32 %tmp.43 to i24, !dbg !70    ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.1.cast = sext i24 %tmp.44 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.1 = add i28 %sum1., %tmp.5.1.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.5 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.1.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.15 = load i32* %bram2.addr.5, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.1 = mul nsw i32 %bram2.load.15, %weight.load.15, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.45 = lshr i32 %tmp.10.1, 8, !dbg !80       ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.46 = trunc i32 %tmp.45 to i24, !dbg !80    ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.1.cast = sext i24 %tmp.46 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.1 = add i28 %sum2., %tmp.11.1.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.5 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.1.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.15 = load i32* %bram3.addr.5, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.1 = mul nsw i32 %bram3.load.15, %weight.load.15, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.47 = lshr i32 %tmp.12.1, 8, !dbg !81       ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.48 = trunc i32 %tmp.47 to i24, !dbg !81    ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.1.cast = sext i24 %tmp.48 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.1 = add i28 %sum3., %tmp.13.1.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.5 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.1.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.15 = load i32* %bram4.addr.5, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.1 = mul nsw i32 %bram4.load.15, %weight.load.15, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.49 = lshr i32 %tmp.14.1, 8, !dbg !82       ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.50 = trunc i32 %tmp.49 to i24, !dbg !82    ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.1.cast = sext i24 %tmp.50 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.1 = add i28 %sum4., %tmp.15.1.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.39) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.1 = add i5 %k., 1, !dbg !84                ; [#uses=1 type=i5] [debug line = 36:24]
  br label %8, !dbg !84                           ; [debug line = 36:24]

.preheader7.2:                                    ; preds = %8
  %sum4..cast.lcssa = phi i15 [ %sum4..cast, %8 ] ; [#uses=1 type=i15]
  %sum3..cast.lcssa = phi i15 [ %sum3..cast, %8 ] ; [#uses=1 type=i15]
  %sum2..cast.lcssa = phi i15 [ %sum2..cast, %8 ] ; [#uses=1 type=i15]
  %sum1..cast.lcssa = phi i15 [ %sum1..cast, %8 ] ; [#uses=1 type=i15]
  %tmp.17.1 = add i15 %sum1..cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.1.cast = zext i15 %tmp.17.1 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.15 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.1.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.15 = load i8* %sigmoid_lut.addr.15, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.15.cast = zext i8 %sigmoid_lut.load.15 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7. = or i11 %tmp.cast, -1023                ; [#uses=1 type=i11]
  %sum7.1.cast = zext i11 %sum7. to i32           ; [#uses=4 type=i32]
  %bram1.addr.4 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.1.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.15.cast, i32* %bram1.addr.4, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.1 = add i15 %sum2..cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.1.cast = zext i15 %tmp.20.1 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.16 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.1.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.16 = load i8* %sigmoid_lut.addr.16, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.16.cast = zext i8 %sigmoid_lut.load.16 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.4 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.1.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.16.cast, i32* %bram2.addr.4, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.1 = add i15 %sum3..cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.1.cast = zext i15 %tmp.21.1 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.17 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.1.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.17 = load i8* %sigmoid_lut.addr.17, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.17.cast = zext i8 %sigmoid_lut.load.17 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.4 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.1.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.17.cast, i32* %bram3.addr.4, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.1 = add i15 %sum4..cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.1.cast = zext i15 %tmp.22.1 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.18 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.1.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.18 = load i8* %sigmoid_lut.addr.18, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.18.cast = zext i8 %sigmoid_lut.load.18 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.4 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.1.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.18.cast, i32* %bram4.addr.4, align 4, !dbg !89 ; [debug line = 52:5]
  %12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.5) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %13, !dbg !77                          ; [debug line = 36:9]

; <label>:13                                      ; preds = %15, %.preheader7.2
  %k.15 = phi i5 [ 0, %.preheader7.2 ], [ %k.2.2, %15 ] ; [#uses=4 type=i5]
  %sum1.15 = phi i28 [ 0, %.preheader7.2 ], [ %sum1.2.2, %15 ] ; [#uses=2 type=i28]
  %sum2.15 = phi i28 [ 0, %.preheader7.2 ], [ %sum2.2.2, %15 ] ; [#uses=2 type=i28]
  %sum3.15 = phi i28 [ 0, %.preheader7.2 ], [ %sum3.2.2, %15 ] ; [#uses=2 type=i28]
  %sum4.15 = phi i28 [ 0, %.preheader7.2 ], [ %sum4.2.2, %15 ] ; [#uses=2 type=i28]
  %k.15.cast = zext i5 %k.15 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.15.cast1 = zext i5 %k.15 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.15.cast = trunc i28 %sum1.15 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.15.cast = trunc i28 %sum2.15 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.15.cast = trunc i28 %sum3.15 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.15.cast = trunc i28 %sum4.15 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.2 = icmp eq i5 %k.15, -16, !dbg !77  ; [#uses=1 type=i1] [debug line = 36:9]
  %14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.2, label %.preheader7.3, label %15, !dbg !77 ; [debug line = 36:9]

; <label>:15                                      ; preds = %13
  %tmp.62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.2 = add i7 %k.15.cast1, %tmp               ; [#uses=1 type=i7]
  %sum.2.cast = zext i7 %sum.2 to i32             ; [#uses=4 type=i32]
  %bram1.addr.9 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.2.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.2 = load i32* %bram1.addr.9, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55. = or i10 %k.15.cast, -480               ; [#uses=1 type=i10]
  %sum55.2.cast = zext i10 %sum55. to i32         ; [#uses=1 type=i32]
  %weight.addr.4 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.2.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.2 = load i32* %weight.addr.4, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.2 = mul nsw i32 %weight.load.2, %bram1.load.2, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.63 = lshr i32 %tmp.3.2, 8, !dbg !70        ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.64 = trunc i32 %tmp.63 to i24, !dbg !70    ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.2.cast = sext i24 %tmp.64 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.2 = add i28 %sum1.15, %tmp.5.2.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.9 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.2.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.2 = load i32* %bram2.addr.9, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.2 = mul nsw i32 %bram2.load.2, %weight.load.2, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.65 = lshr i32 %tmp.10.2, 8, !dbg !80       ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.66 = trunc i32 %tmp.65 to i24, !dbg !80    ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.2.cast = sext i24 %tmp.66 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.2 = add i28 %sum2.15, %tmp.11.2.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.9 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.2.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.2 = load i32* %bram3.addr.9, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.2 = mul nsw i32 %bram3.load.2, %weight.load.2, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.67 = lshr i32 %tmp.12.2, 8, !dbg !81       ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.68 = trunc i32 %tmp.67 to i24, !dbg !81    ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.2.cast = sext i24 %tmp.68 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.2 = add i28 %sum3.15, %tmp.13.2.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.9 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.2.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.2 = load i32* %bram4.addr.9, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.2 = mul nsw i32 %bram4.load.2, %weight.load.2, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.69 = lshr i32 %tmp.14.2, 8, !dbg !82       ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.70 = trunc i32 %tmp.69 to i24, !dbg !82    ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.2.cast = sext i24 %tmp.70 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.2 = add i28 %sum4.15, %tmp.15.2.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.62) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.2 = add i5 %k.15, 1, !dbg !84              ; [#uses=1 type=i5] [debug line = 36:24]
  br label %13, !dbg !84                          ; [debug line = 36:24]

.preheader7.3:                                    ; preds = %13
  %sum4.15.cast.lcssa = phi i15 [ %sum4.15.cast, %13 ] ; [#uses=1 type=i15]
  %sum3.15.cast.lcssa = phi i15 [ %sum3.15.cast, %13 ] ; [#uses=1 type=i15]
  %sum2.15.cast.lcssa = phi i15 [ %sum2.15.cast, %13 ] ; [#uses=1 type=i15]
  %sum1.15.cast.lcssa = phi i15 [ %sum1.15.cast, %13 ] ; [#uses=1 type=i15]
  %tmp.17.2 = add i15 %sum1.15.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.2.cast = zext i15 %tmp.17.2 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.23 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.2.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.23 = load i8* %sigmoid_lut.addr.23, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.23.cast = zext i8 %sigmoid_lut.load.23 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.1 = or i11 %tmp.cast, -1022               ; [#uses=1 type=i11]
  %sum7.2.cast = zext i11 %sum7.1 to i32          ; [#uses=4 type=i32]
  %bram1.addr.8 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.2.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.23.cast, i32* %bram1.addr.8, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.2 = add i15 %sum2.15.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.2.cast = zext i15 %tmp.20.2 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.24 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.2.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.24 = load i8* %sigmoid_lut.addr.24, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.24.cast = zext i8 %sigmoid_lut.load.24 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.8 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.2.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.24.cast, i32* %bram2.addr.8, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.2 = add i15 %sum3.15.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.2.cast = zext i15 %tmp.21.2 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.25 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.2.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.25 = load i8* %sigmoid_lut.addr.25, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.25.cast = zext i8 %sigmoid_lut.load.25 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.8 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.2.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.25.cast, i32* %bram3.addr.8, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.2 = add i15 %sum4.15.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.2.cast = zext i15 %tmp.22.2 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.26 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.2.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.26 = load i8* %sigmoid_lut.addr.26, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.26.cast = zext i8 %sigmoid_lut.load.26 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.8 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.2.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.26.cast, i32* %bram4.addr.8, align 4, !dbg !89 ; [debug line = 52:5]
  %17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.38) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %18, !dbg !77                          ; [debug line = 36:9]

; <label>:18                                      ; preds = %20, %.preheader7.3
  %k.16 = phi i5 [ 0, %.preheader7.3 ], [ %k.2.3, %20 ] ; [#uses=4 type=i5]
  %sum1.16 = phi i28 [ 0, %.preheader7.3 ], [ %sum1.2.3, %20 ] ; [#uses=2 type=i28]
  %sum2.16 = phi i28 [ 0, %.preheader7.3 ], [ %sum2.2.3, %20 ] ; [#uses=2 type=i28]
  %sum3.16 = phi i28 [ 0, %.preheader7.3 ], [ %sum3.2.3, %20 ] ; [#uses=2 type=i28]
  %sum4.16 = phi i28 [ 0, %.preheader7.3 ], [ %sum4.2.3, %20 ] ; [#uses=2 type=i28]
  %k.16.cast = zext i5 %k.16 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.16.cast1 = zext i5 %k.16 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.16.cast = trunc i28 %sum1.16 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.16.cast = trunc i28 %sum2.16 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.16.cast = trunc i28 %sum3.16 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.16.cast = trunc i28 %sum4.16 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.3 = icmp eq i5 %k.16, -16, !dbg !77  ; [#uses=1 type=i1] [debug line = 36:9]
  %19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.3, label %.preheader7.4, label %20, !dbg !77 ; [debug line = 36:9]

; <label>:20                                      ; preds = %18
  %tmp.81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.3 = add i7 %k.16.cast1, %tmp               ; [#uses=1 type=i7]
  %sum.3.cast = zext i7 %sum.3 to i32             ; [#uses=4 type=i32]
  %bram1.addr.13 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.3.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.3 = load i32* %bram1.addr.13, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.3 = add i10 %k.16.cast, -464             ; [#uses=1 type=i10]
  %sum55.3.cast = zext i10 %sum55.3 to i32        ; [#uses=1 type=i32]
  %weight.addr.6 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.3.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.3 = load i32* %weight.addr.6, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.3 = mul nsw i32 %weight.load.3, %bram1.load.3, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.82 = lshr i32 %tmp.3.3, 8, !dbg !70        ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.83 = trunc i32 %tmp.82 to i24, !dbg !70    ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.3.cast = sext i24 %tmp.83 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.3 = add i28 %sum1.16, %tmp.5.3.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.13 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.3.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.3 = load i32* %bram2.addr.13, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.3 = mul nsw i32 %bram2.load.3, %weight.load.3, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.84 = lshr i32 %tmp.10.3, 8, !dbg !80       ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.85 = trunc i32 %tmp.84 to i24, !dbg !80    ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.3.cast = sext i24 %tmp.85 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.3 = add i28 %sum2.16, %tmp.11.3.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.13 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.3.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.3 = load i32* %bram3.addr.13, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.3 = mul nsw i32 %bram3.load.3, %weight.load.3, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.86 = lshr i32 %tmp.12.3, 8, !dbg !81       ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.87 = trunc i32 %tmp.86 to i24, !dbg !81    ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.3.cast = sext i24 %tmp.87 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.3 = add i28 %sum3.16, %tmp.13.3.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.13 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.3.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.3 = load i32* %bram4.addr.13, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.3 = mul nsw i32 %bram4.load.3, %weight.load.3, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.88 = lshr i32 %tmp.14.3, 8, !dbg !82       ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.89 = trunc i32 %tmp.88 to i24, !dbg !82    ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.3.cast = sext i24 %tmp.89 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.3 = add i28 %sum4.16, %tmp.15.3.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.81) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.3 = add i5 %k.16, 1, !dbg !84              ; [#uses=1 type=i5] [debug line = 36:24]
  br label %18, !dbg !84                          ; [debug line = 36:24]

.preheader7.4:                                    ; preds = %18
  %sum4.16.cast.lcssa = phi i15 [ %sum4.16.cast, %18 ] ; [#uses=1 type=i15]
  %sum3.16.cast.lcssa = phi i15 [ %sum3.16.cast, %18 ] ; [#uses=1 type=i15]
  %sum2.16.cast.lcssa = phi i15 [ %sum2.16.cast, %18 ] ; [#uses=1 type=i15]
  %sum1.16.cast.lcssa = phi i15 [ %sum1.16.cast, %18 ] ; [#uses=1 type=i15]
  %tmp.17.3 = add i15 %sum1.16.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.3.cast = zext i15 %tmp.17.3 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.31 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.3.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.31 = load i8* %sigmoid_lut.addr.31, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.31.cast = zext i8 %sigmoid_lut.load.31 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.2 = or i11 %tmp.cast, -1021               ; [#uses=1 type=i11]
  %sum7.3.cast = zext i11 %sum7.2 to i32          ; [#uses=4 type=i32]
  %bram1.addr.12 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.3.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.31.cast, i32* %bram1.addr.12, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.3 = add i15 %sum2.16.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.3.cast = zext i15 %tmp.20.3 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.32 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.3.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.32 = load i8* %sigmoid_lut.addr.32, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.32.cast = zext i8 %sigmoid_lut.load.32 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.12 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.3.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.32.cast, i32* %bram2.addr.12, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.3 = add i15 %sum3.16.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.3.cast = zext i15 %tmp.21.3 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.33 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.3.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.33 = load i8* %sigmoid_lut.addr.33, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.33.cast = zext i8 %sigmoid_lut.load.33 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.12 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.3.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.33.cast, i32* %bram3.addr.12, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.3 = add i15 %sum4.16.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.3.cast = zext i15 %tmp.22.3 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.34 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.3.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.34 = load i8* %sigmoid_lut.addr.34, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.34.cast = zext i8 %sigmoid_lut.load.34 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.12 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.3.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.34.cast, i32* %bram4.addr.12, align 4, !dbg !89 ; [debug line = 52:5]
  %22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.61) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %23, !dbg !77                          ; [debug line = 36:9]

; <label>:23                                      ; preds = %25, %.preheader7.4
  %k.4 = phi i5 [ 0, %.preheader7.4 ], [ %k.2.4, %25 ] ; [#uses=4 type=i5]
  %sum1.4 = phi i28 [ 0, %.preheader7.4 ], [ %sum1.2.4, %25 ] ; [#uses=2 type=i28]
  %sum2.4 = phi i28 [ 0, %.preheader7.4 ], [ %sum2.2.4, %25 ] ; [#uses=2 type=i28]
  %sum3.4 = phi i28 [ 0, %.preheader7.4 ], [ %sum3.2.4, %25 ] ; [#uses=2 type=i28]
  %sum4.4 = phi i28 [ 0, %.preheader7.4 ], [ %sum4.2.4, %25 ] ; [#uses=2 type=i28]
  %k.4.cast = zext i5 %k.4 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.4.cast1 = zext i5 %k.4 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.4.cast = trunc i28 %sum1.4 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.4.cast = trunc i28 %sum2.4 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.4.cast = trunc i28 %sum3.4 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.4.cast = trunc i28 %sum4.4 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.4 = icmp eq i5 %k.4, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.4, label %.preheader7.5, label %25, !dbg !77 ; [debug line = 36:9]

; <label>:25                                      ; preds = %23
  %tmp.91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.4 = add i7 %k.4.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.4.cast = zext i7 %sum.4 to i32             ; [#uses=4 type=i32]
  %bram1.addr.16 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.4.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.4 = load i32* %bram1.addr.16, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.2 = or i10 %k.4.cast, -448               ; [#uses=1 type=i10]
  %sum55.4.cast = zext i10 %sum55.2 to i32        ; [#uses=1 type=i32]
  %weight.addr.7 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.4.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.4 = load i32* %weight.addr.7, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.4 = mul nsw i32 %weight.load.4, %bram1.load.4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.92 = lshr i32 %tmp.3.4, 8, !dbg !70        ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.93 = trunc i32 %tmp.92 to i24, !dbg !70    ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.4.cast = sext i24 %tmp.93 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.4 = add i28 %sum1.4, %tmp.5.4.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.16 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.4.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.4 = load i32* %bram2.addr.16, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.4 = mul nsw i32 %bram2.load.4, %weight.load.4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.94 = lshr i32 %tmp.10.4, 8, !dbg !80       ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.95 = trunc i32 %tmp.94 to i24, !dbg !80    ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.4.cast = sext i24 %tmp.95 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.4 = add i28 %sum2.4, %tmp.11.4.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.16 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.4.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.4 = load i32* %bram3.addr.16, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.4 = mul nsw i32 %bram3.load.4, %weight.load.4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.96 = lshr i32 %tmp.12.4, 8, !dbg !81       ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.97 = trunc i32 %tmp.96 to i24, !dbg !81    ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.4.cast = sext i24 %tmp.97 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.4 = add i28 %sum3.4, %tmp.13.4.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.16 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.4.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.4 = load i32* %bram4.addr.16, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.4 = mul nsw i32 %bram4.load.4, %weight.load.4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.98 = lshr i32 %tmp.14.4, 8, !dbg !82       ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.99 = trunc i32 %tmp.98 to i24, !dbg !82    ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.4.cast = sext i24 %tmp.99 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.4 = add i28 %sum4.4, %tmp.15.4.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.91) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.4 = add i5 %k.4, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %23, !dbg !84                          ; [debug line = 36:24]

.preheader7.5:                                    ; preds = %23
  %sum4.4.cast.lcssa = phi i15 [ %sum4.4.cast, %23 ] ; [#uses=1 type=i15]
  %sum3.4.cast.lcssa = phi i15 [ %sum3.4.cast, %23 ] ; [#uses=1 type=i15]
  %sum2.4.cast.lcssa = phi i15 [ %sum2.4.cast, %23 ] ; [#uses=1 type=i15]
  %sum1.4.cast.lcssa = phi i15 [ %sum1.4.cast, %23 ] ; [#uses=1 type=i15]
  %tmp.17.4 = add i15 %sum1.4.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.4.cast = zext i15 %tmp.17.4 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.35 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.4.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.35 = load i8* %sigmoid_lut.addr.35, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.35.cast = zext i8 %sigmoid_lut.load.35 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.3 = or i11 %tmp.cast, -1020               ; [#uses=1 type=i11]
  %sum7.4.cast = zext i11 %sum7.3 to i32          ; [#uses=4 type=i32]
  %bram1.addr.15 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.4.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.35.cast, i32* %bram1.addr.15, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.4 = add i15 %sum2.4.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.4.cast = zext i15 %tmp.20.4 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.36 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.4.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.36 = load i8* %sigmoid_lut.addr.36, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.36.cast = zext i8 %sigmoid_lut.load.36 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.15 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.4.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.36.cast, i32* %bram2.addr.15, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.4 = add i15 %sum3.4.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.4.cast = zext i15 %tmp.21.4 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.37 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.4.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.37 = load i8* %sigmoid_lut.addr.37, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.37.cast = zext i8 %sigmoid_lut.load.37 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.15 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.4.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.37.cast, i32* %bram3.addr.15, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.4 = add i15 %sum4.4.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.4.cast = zext i15 %tmp.22.4 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.38 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.4.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.38 = load i8* %sigmoid_lut.addr.38, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.38.cast = zext i8 %sigmoid_lut.load.38 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.15 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.4.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.38.cast, i32* %bram4.addr.15, align 4, !dbg !89 ; [debug line = 52:5]
  %27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.80) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %28, !dbg !77                          ; [debug line = 36:9]

; <label>:28                                      ; preds = %30, %.preheader7.5
  %k.5 = phi i5 [ 0, %.preheader7.5 ], [ %k.2.5, %30 ] ; [#uses=4 type=i5]
  %sum1.5 = phi i28 [ 0, %.preheader7.5 ], [ %sum1.2.5, %30 ] ; [#uses=2 type=i28]
  %sum2.5 = phi i28 [ 0, %.preheader7.5 ], [ %sum2.2.5, %30 ] ; [#uses=2 type=i28]
  %sum3.5 = phi i28 [ 0, %.preheader7.5 ], [ %sum3.2.5, %30 ] ; [#uses=2 type=i28]
  %sum4.5 = phi i28 [ 0, %.preheader7.5 ], [ %sum4.2.5, %30 ] ; [#uses=2 type=i28]
  %k.5.cast = zext i5 %k.5 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.5.cast1 = zext i5 %k.5 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.5.cast = trunc i28 %sum1.5 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.5.cast = trunc i28 %sum2.5 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.5.cast = trunc i28 %sum3.5 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.5.cast = trunc i28 %sum4.5 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.5 = icmp eq i5 %k.5, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.5, label %.preheader7.6, label %30, !dbg !77 ; [debug line = 36:9]

; <label>:30                                      ; preds = %28
  %tmp.101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.5 = add i7 %k.5.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.5.cast = zext i7 %sum.5 to i32             ; [#uses=4 type=i32]
  %bram1.addr.18 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.5.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.5 = load i32* %bram1.addr.18, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.5 = add i10 %k.5.cast, -432              ; [#uses=1 type=i10]
  %sum55.5.cast = zext i10 %sum55.5 to i32        ; [#uses=1 type=i32]
  %weight.addr.8 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.5.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.5 = load i32* %weight.addr.8, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.5 = mul nsw i32 %weight.load.5, %bram1.load.5, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.102 = lshr i32 %tmp.3.5, 8, !dbg !70       ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.103 = trunc i32 %tmp.102 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.5.cast = sext i24 %tmp.103 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.5 = add i28 %sum1.5, %tmp.5.5.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.18 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.5.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.5 = load i32* %bram2.addr.18, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.5 = mul nsw i32 %bram2.load.5, %weight.load.5, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.104 = lshr i32 %tmp.10.5, 8, !dbg !80      ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.105 = trunc i32 %tmp.104 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.5.cast = sext i24 %tmp.105 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.5 = add i28 %sum2.5, %tmp.11.5.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.18 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.5.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.5 = load i32* %bram3.addr.18, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.5 = mul nsw i32 %bram3.load.5, %weight.load.5, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.106 = lshr i32 %tmp.12.5, 8, !dbg !81      ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.107 = trunc i32 %tmp.106 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.5.cast = sext i24 %tmp.107 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.5 = add i28 %sum3.5, %tmp.13.5.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.18 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.5.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.5 = load i32* %bram4.addr.18, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.5 = mul nsw i32 %bram4.load.5, %weight.load.5, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.108 = lshr i32 %tmp.14.5, 8, !dbg !82      ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.109 = trunc i32 %tmp.108 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.5.cast = sext i24 %tmp.109 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.5 = add i28 %sum4.5, %tmp.15.5.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.101) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.5 = add i5 %k.5, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %28, !dbg !84                          ; [debug line = 36:24]

.preheader7.6:                                    ; preds = %28
  %sum4.5.cast.lcssa = phi i15 [ %sum4.5.cast, %28 ] ; [#uses=1 type=i15]
  %sum3.5.cast.lcssa = phi i15 [ %sum3.5.cast, %28 ] ; [#uses=1 type=i15]
  %sum2.5.cast.lcssa = phi i15 [ %sum2.5.cast, %28 ] ; [#uses=1 type=i15]
  %sum1.5.cast.lcssa = phi i15 [ %sum1.5.cast, %28 ] ; [#uses=1 type=i15]
  %tmp.17.5 = add i15 %sum1.5.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.5.cast = zext i15 %tmp.17.5 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.39 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.5.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.39 = load i8* %sigmoid_lut.addr.39, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.39.cast = zext i8 %sigmoid_lut.load.39 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.4 = or i11 %tmp.cast, -1019               ; [#uses=1 type=i11]
  %sum7.5.cast = zext i11 %sum7.4 to i32          ; [#uses=4 type=i32]
  %bram1.addr.17 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.5.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.39.cast, i32* %bram1.addr.17, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.5 = add i15 %sum2.5.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.5.cast = zext i15 %tmp.20.5 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.40 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.5.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.40 = load i8* %sigmoid_lut.addr.40, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.40.cast = zext i8 %sigmoid_lut.load.40 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.17 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.5.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.40.cast, i32* %bram2.addr.17, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.5 = add i15 %sum3.5.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.5.cast = zext i15 %tmp.21.5 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.41 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.5.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.41 = load i8* %sigmoid_lut.addr.41, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.41.cast = zext i8 %sigmoid_lut.load.41 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.17 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.5.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.41.cast, i32* %bram3.addr.17, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.5 = add i15 %sum4.5.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.5.cast = zext i15 %tmp.22.5 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.42 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.5.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.42 = load i8* %sigmoid_lut.addr.42, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.42.cast = zext i8 %sigmoid_lut.load.42 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.17 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.5.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.42.cast, i32* %bram4.addr.17, align 4, !dbg !89 ; [debug line = 52:5]
  %32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.90) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %33, !dbg !77                          ; [debug line = 36:9]

; <label>:33                                      ; preds = %35, %.preheader7.6
  %k.6 = phi i5 [ 0, %.preheader7.6 ], [ %k.2.6, %35 ] ; [#uses=4 type=i5]
  %sum1.6 = phi i28 [ 0, %.preheader7.6 ], [ %sum1.2.6, %35 ] ; [#uses=2 type=i28]
  %sum2.6 = phi i28 [ 0, %.preheader7.6 ], [ %sum2.2.6, %35 ] ; [#uses=2 type=i28]
  %sum3.6 = phi i28 [ 0, %.preheader7.6 ], [ %sum3.2.6, %35 ] ; [#uses=2 type=i28]
  %sum4.6 = phi i28 [ 0, %.preheader7.6 ], [ %sum4.2.6, %35 ] ; [#uses=2 type=i28]
  %k.6.cast = zext i5 %k.6 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.6.cast1 = zext i5 %k.6 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.6.cast = trunc i28 %sum1.6 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.6.cast = trunc i28 %sum2.6 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.6.cast = trunc i28 %sum3.6 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.6.cast = trunc i28 %sum4.6 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.6 = icmp eq i5 %k.6, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.6, label %.preheader7.7, label %35, !dbg !77 ; [debug line = 36:9]

; <label>:35                                      ; preds = %33
  %tmp.111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.6 = add i7 %k.6.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.6.cast = zext i7 %sum.6 to i32             ; [#uses=4 type=i32]
  %bram1.addr.20 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.6.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.6 = load i32* %bram1.addr.20, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.4 = or i10 %k.6.cast, -416               ; [#uses=1 type=i10]
  %sum55.6.cast = zext i10 %sum55.4 to i32        ; [#uses=1 type=i32]
  %weight.addr.9 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.6.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.6 = load i32* %weight.addr.9, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.6 = mul nsw i32 %weight.load.6, %bram1.load.6, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.112 = lshr i32 %tmp.3.6, 8, !dbg !70       ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.113 = trunc i32 %tmp.112 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.6.cast = sext i24 %tmp.113 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.6 = add i28 %sum1.6, %tmp.5.6.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.20 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.6.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.6 = load i32* %bram2.addr.20, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.6 = mul nsw i32 %bram2.load.6, %weight.load.6, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.114 = lshr i32 %tmp.10.6, 8, !dbg !80      ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.115 = trunc i32 %tmp.114 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.6.cast = sext i24 %tmp.115 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.6 = add i28 %sum2.6, %tmp.11.6.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.20 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.6.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.6 = load i32* %bram3.addr.20, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.6 = mul nsw i32 %bram3.load.6, %weight.load.6, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.116 = lshr i32 %tmp.12.6, 8, !dbg !81      ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.117 = trunc i32 %tmp.116 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.6.cast = sext i24 %tmp.117 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.6 = add i28 %sum3.6, %tmp.13.6.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.20 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.6.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.6 = load i32* %bram4.addr.20, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.6 = mul nsw i32 %bram4.load.6, %weight.load.6, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.118 = lshr i32 %tmp.14.6, 8, !dbg !82      ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.119 = trunc i32 %tmp.118 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.6.cast = sext i24 %tmp.119 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.6 = add i28 %sum4.6, %tmp.15.6.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.111) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.6 = add i5 %k.6, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %33, !dbg !84                          ; [debug line = 36:24]

.preheader7.7:                                    ; preds = %33
  %sum4.6.cast.lcssa = phi i15 [ %sum4.6.cast, %33 ] ; [#uses=1 type=i15]
  %sum3.6.cast.lcssa = phi i15 [ %sum3.6.cast, %33 ] ; [#uses=1 type=i15]
  %sum2.6.cast.lcssa = phi i15 [ %sum2.6.cast, %33 ] ; [#uses=1 type=i15]
  %sum1.6.cast.lcssa = phi i15 [ %sum1.6.cast, %33 ] ; [#uses=1 type=i15]
  %tmp.17.6 = add i15 %sum1.6.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.6.cast = zext i15 %tmp.17.6 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.43 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.6.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.43 = load i8* %sigmoid_lut.addr.43, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.43.cast = zext i8 %sigmoid_lut.load.43 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.5 = or i11 %tmp.cast, -1018               ; [#uses=1 type=i11]
  %sum7.6.cast = zext i11 %sum7.5 to i32          ; [#uses=4 type=i32]
  %bram1.addr.19 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.6.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.43.cast, i32* %bram1.addr.19, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.6 = add i15 %sum2.6.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.6.cast = zext i15 %tmp.20.6 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.44 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.6.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.44 = load i8* %sigmoid_lut.addr.44, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.44.cast = zext i8 %sigmoid_lut.load.44 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.19 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.6.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.44.cast, i32* %bram2.addr.19, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.6 = add i15 %sum3.6.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.6.cast = zext i15 %tmp.21.6 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.45 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.6.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.45 = load i8* %sigmoid_lut.addr.45, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.45.cast = zext i8 %sigmoid_lut.load.45 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.19 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.6.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.45.cast, i32* %bram3.addr.19, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.6 = add i15 %sum4.6.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.6.cast = zext i15 %tmp.22.6 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.46 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.6.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.46 = load i8* %sigmoid_lut.addr.46, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.46.cast = zext i8 %sigmoid_lut.load.46 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.19 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.6.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.46.cast, i32* %bram4.addr.19, align 4, !dbg !89 ; [debug line = 52:5]
  %37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.100) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %38, !dbg !77                          ; [debug line = 36:9]

; <label>:38                                      ; preds = %40, %.preheader7.7
  %k.7 = phi i5 [ 0, %.preheader7.7 ], [ %k.2.7, %40 ] ; [#uses=4 type=i5]
  %sum1.7 = phi i28 [ 0, %.preheader7.7 ], [ %sum1.2.7, %40 ] ; [#uses=2 type=i28]
  %sum2.7 = phi i28 [ 0, %.preheader7.7 ], [ %sum2.2.7, %40 ] ; [#uses=2 type=i28]
  %sum3.7 = phi i28 [ 0, %.preheader7.7 ], [ %sum3.2.7, %40 ] ; [#uses=2 type=i28]
  %sum4.7 = phi i28 [ 0, %.preheader7.7 ], [ %sum4.2.7, %40 ] ; [#uses=2 type=i28]
  %k.7.cast = zext i5 %k.7 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.7.cast1 = zext i5 %k.7 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.7.cast = trunc i28 %sum1.7 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.7.cast = trunc i28 %sum2.7 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.7.cast = trunc i28 %sum3.7 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.7.cast = trunc i28 %sum4.7 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.7 = icmp eq i5 %k.7, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.7, label %.preheader7.8, label %40, !dbg !77 ; [debug line = 36:9]

; <label>:40                                      ; preds = %38
  %tmp.121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.7 = add i7 %k.7.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.7.cast = zext i7 %sum.7 to i32             ; [#uses=4 type=i32]
  %bram1.addr.22 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.7.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.7 = load i32* %bram1.addr.22, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.7 = add i10 %k.7.cast, -400              ; [#uses=1 type=i10]
  %sum55.7.cast = zext i10 %sum55.7 to i32        ; [#uses=1 type=i32]
  %weight.addr.10 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.7.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.7 = load i32* %weight.addr.10, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.7 = mul nsw i32 %weight.load.7, %bram1.load.7, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.122 = lshr i32 %tmp.3.7, 8, !dbg !70       ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.123 = trunc i32 %tmp.122 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.7.cast = sext i24 %tmp.123 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.7 = add i28 %sum1.7, %tmp.5.7.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.22 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.7.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.7 = load i32* %bram2.addr.22, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.7 = mul nsw i32 %bram2.load.7, %weight.load.7, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.124 = lshr i32 %tmp.10.7, 8, !dbg !80      ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.125 = trunc i32 %tmp.124 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.7.cast = sext i24 %tmp.125 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.7 = add i28 %sum2.7, %tmp.11.7.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.22 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.7.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.7 = load i32* %bram3.addr.22, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.7 = mul nsw i32 %bram3.load.7, %weight.load.7, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.126 = lshr i32 %tmp.12.7, 8, !dbg !81      ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.127 = trunc i32 %tmp.126 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.7.cast = sext i24 %tmp.127 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.7 = add i28 %sum3.7, %tmp.13.7.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.22 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.7.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.7 = load i32* %bram4.addr.22, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.7 = mul nsw i32 %bram4.load.7, %weight.load.7, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.128 = lshr i32 %tmp.14.7, 8, !dbg !82      ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.129 = trunc i32 %tmp.128 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.7.cast = sext i24 %tmp.129 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.7 = add i28 %sum4.7, %tmp.15.7.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.121) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.7 = add i5 %k.7, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %38, !dbg !84                          ; [debug line = 36:24]

.preheader7.8:                                    ; preds = %38
  %sum4.7.cast.lcssa = phi i15 [ %sum4.7.cast, %38 ] ; [#uses=1 type=i15]
  %sum3.7.cast.lcssa = phi i15 [ %sum3.7.cast, %38 ] ; [#uses=1 type=i15]
  %sum2.7.cast.lcssa = phi i15 [ %sum2.7.cast, %38 ] ; [#uses=1 type=i15]
  %sum1.7.cast.lcssa = phi i15 [ %sum1.7.cast, %38 ] ; [#uses=1 type=i15]
  %tmp.17.7 = add i15 %sum1.7.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.7.cast = zext i15 %tmp.17.7 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.47 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.7.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.47 = load i8* %sigmoid_lut.addr.47, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.47.cast = zext i8 %sigmoid_lut.load.47 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.6 = or i11 %tmp.cast, -1017               ; [#uses=1 type=i11]
  %sum7.7.cast = zext i11 %sum7.6 to i32          ; [#uses=4 type=i32]
  %bram1.addr.21 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.7.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.47.cast, i32* %bram1.addr.21, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.7 = add i15 %sum2.7.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.7.cast = zext i15 %tmp.20.7 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.48 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.7.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.48 = load i8* %sigmoid_lut.addr.48, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.48.cast = zext i8 %sigmoid_lut.load.48 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.21 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.7.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.48.cast, i32* %bram2.addr.21, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.7 = add i15 %sum3.7.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.7.cast = zext i15 %tmp.21.7 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.49 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.7.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.49 = load i8* %sigmoid_lut.addr.49, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.49.cast = zext i8 %sigmoid_lut.load.49 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.21 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.7.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.49.cast, i32* %bram3.addr.21, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.7 = add i15 %sum4.7.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.7.cast = zext i15 %tmp.22.7 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.50 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.7.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.50 = load i8* %sigmoid_lut.addr.50, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.50.cast = zext i8 %sigmoid_lut.load.50 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.21 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.7.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.50.cast, i32* %bram4.addr.21, align 4, !dbg !89 ; [debug line = 52:5]
  %42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.110) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %43, !dbg !77                          ; [debug line = 36:9]

; <label>:43                                      ; preds = %45, %.preheader7.8
  %k.8 = phi i5 [ 0, %.preheader7.8 ], [ %k.2.8, %45 ] ; [#uses=4 type=i5]
  %sum1.8 = phi i28 [ 0, %.preheader7.8 ], [ %sum1.2.8, %45 ] ; [#uses=2 type=i28]
  %sum2.8 = phi i28 [ 0, %.preheader7.8 ], [ %sum2.2.8, %45 ] ; [#uses=2 type=i28]
  %sum3.8 = phi i28 [ 0, %.preheader7.8 ], [ %sum3.2.8, %45 ] ; [#uses=2 type=i28]
  %sum4.8 = phi i28 [ 0, %.preheader7.8 ], [ %sum4.2.8, %45 ] ; [#uses=2 type=i28]
  %k.8.cast = zext i5 %k.8 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.8.cast1 = zext i5 %k.8 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.8.cast = trunc i28 %sum1.8 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.8.cast = trunc i28 %sum2.8 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.8.cast = trunc i28 %sum3.8 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.8.cast = trunc i28 %sum4.8 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.8 = icmp eq i5 %k.8, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.8, label %.preheader7.9, label %45, !dbg !77 ; [debug line = 36:9]

; <label>:45                                      ; preds = %43
  %tmp.131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.8 = add i7 %k.8.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.8.cast = zext i7 %sum.8 to i32             ; [#uses=4 type=i32]
  %bram1.addr.24 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.8.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.8 = load i32* %bram1.addr.24, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.6 = or i10 %k.8.cast, -384               ; [#uses=1 type=i10]
  %sum55.8.cast = zext i10 %sum55.6 to i32        ; [#uses=1 type=i32]
  %weight.addr.11 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.8.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.8 = load i32* %weight.addr.11, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.8 = mul nsw i32 %weight.load.8, %bram1.load.8, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.132 = lshr i32 %tmp.3.8, 8, !dbg !70       ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.133 = trunc i32 %tmp.132 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.8.cast = sext i24 %tmp.133 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.8 = add i28 %sum1.8, %tmp.5.8.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.24 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.8.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.8 = load i32* %bram2.addr.24, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.8 = mul nsw i32 %bram2.load.8, %weight.load.8, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.134 = lshr i32 %tmp.10.8, 8, !dbg !80      ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.135 = trunc i32 %tmp.134 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.8.cast = sext i24 %tmp.135 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.8 = add i28 %sum2.8, %tmp.11.8.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.24 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.8.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.8 = load i32* %bram3.addr.24, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.8 = mul nsw i32 %bram3.load.8, %weight.load.8, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.136 = lshr i32 %tmp.12.8, 8, !dbg !81      ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.137 = trunc i32 %tmp.136 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.8.cast = sext i24 %tmp.137 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.8 = add i28 %sum3.8, %tmp.13.8.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.24 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.8.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.8 = load i32* %bram4.addr.24, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.8 = mul nsw i32 %bram4.load.8, %weight.load.8, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.138 = lshr i32 %tmp.14.8, 8, !dbg !82      ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.139 = trunc i32 %tmp.138 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.8.cast = sext i24 %tmp.139 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.8 = add i28 %sum4.8, %tmp.15.8.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.131) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.8 = add i5 %k.8, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %43, !dbg !84                          ; [debug line = 36:24]

.preheader7.9:                                    ; preds = %43
  %sum4.8.cast.lcssa = phi i15 [ %sum4.8.cast, %43 ] ; [#uses=1 type=i15]
  %sum3.8.cast.lcssa = phi i15 [ %sum3.8.cast, %43 ] ; [#uses=1 type=i15]
  %sum2.8.cast.lcssa = phi i15 [ %sum2.8.cast, %43 ] ; [#uses=1 type=i15]
  %sum1.8.cast.lcssa = phi i15 [ %sum1.8.cast, %43 ] ; [#uses=1 type=i15]
  %tmp.17.8 = add i15 %sum1.8.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.8.cast = zext i15 %tmp.17.8 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.8 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.8.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.8 = load i8* %sigmoid_lut.addr.8, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.8.cast = zext i8 %sigmoid_lut.load.8 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.7 = or i11 %tmp.cast, -1016               ; [#uses=1 type=i11]
  %sum7.8.cast = zext i11 %sum7.7 to i32          ; [#uses=4 type=i32]
  %bram1.addr.23 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.8.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.8.cast, i32* %bram1.addr.23, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.8 = add i15 %sum2.8.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.8.cast = zext i15 %tmp.20.8 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.51 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.8.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.51 = load i8* %sigmoid_lut.addr.51, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.51.cast = zext i8 %sigmoid_lut.load.51 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.23 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.8.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.51.cast, i32* %bram2.addr.23, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.8 = add i15 %sum3.8.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.8.cast = zext i15 %tmp.21.8 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.52 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.8.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.52 = load i8* %sigmoid_lut.addr.52, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.52.cast = zext i8 %sigmoid_lut.load.52 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.23 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.8.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.52.cast, i32* %bram3.addr.23, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.8 = add i15 %sum4.8.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.8.cast = zext i15 %tmp.22.8 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.53 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.8.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.53 = load i8* %sigmoid_lut.addr.53, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.53.cast = zext i8 %sigmoid_lut.load.53 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.23 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.8.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.53.cast, i32* %bram4.addr.23, align 4, !dbg !89 ; [debug line = 52:5]
  %47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.120) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %48, !dbg !77                          ; [debug line = 36:9]

; <label>:48                                      ; preds = %50, %.preheader7.9
  %k.9 = phi i5 [ 0, %.preheader7.9 ], [ %k.2.9, %50 ] ; [#uses=4 type=i5]
  %sum1.9 = phi i28 [ 0, %.preheader7.9 ], [ %sum1.2.9, %50 ] ; [#uses=2 type=i28]
  %sum2.9 = phi i28 [ 0, %.preheader7.9 ], [ %sum2.2.9, %50 ] ; [#uses=2 type=i28]
  %sum3.9 = phi i28 [ 0, %.preheader7.9 ], [ %sum3.2.9, %50 ] ; [#uses=2 type=i28]
  %sum4.9 = phi i28 [ 0, %.preheader7.9 ], [ %sum4.2.9, %50 ] ; [#uses=2 type=i28]
  %k.9.cast = zext i5 %k.9 to i10, !dbg !77       ; [#uses=1 type=i10] [debug line = 36:9]
  %k.9.cast1 = zext i5 %k.9 to i7, !dbg !77       ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.9.cast = trunc i28 %sum1.9 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.9.cast = trunc i28 %sum2.9 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.9.cast = trunc i28 %sum3.9 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.9.cast = trunc i28 %sum4.9 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.9 = icmp eq i5 %k.9, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.9, label %.preheader7.10, label %50, !dbg !77 ; [debug line = 36:9]

; <label>:50                                      ; preds = %48
  %tmp.141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.9 = add i7 %k.9.cast1, %tmp                ; [#uses=1 type=i7]
  %sum.9.cast = zext i7 %sum.9 to i32             ; [#uses=4 type=i32]
  %bram1.addr.26 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.9.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.9 = load i32* %bram1.addr.26, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.9 = add i10 %k.9.cast, -368              ; [#uses=1 type=i10]
  %sum55.9.cast = zext i10 %sum55.9 to i32        ; [#uses=1 type=i32]
  %weight.addr.12 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.9.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.9 = load i32* %weight.addr.12, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.9 = mul nsw i32 %weight.load.9, %bram1.load.9, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.142 = lshr i32 %tmp.3.9, 8, !dbg !70       ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.143 = trunc i32 %tmp.142 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.9.cast = sext i24 %tmp.143 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.9 = add i28 %sum1.9, %tmp.5.9.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.26 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.9.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.9 = load i32* %bram2.addr.26, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.9 = mul nsw i32 %bram2.load.9, %weight.load.9, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.144 = lshr i32 %tmp.10.9, 8, !dbg !80      ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.145 = trunc i32 %tmp.144 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.9.cast = sext i24 %tmp.145 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.9 = add i28 %sum2.9, %tmp.11.9.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.26 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.9.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.9 = load i32* %bram3.addr.26, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.9 = mul nsw i32 %bram3.load.9, %weight.load.9, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.146 = lshr i32 %tmp.12.9, 8, !dbg !81      ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.147 = trunc i32 %tmp.146 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.9.cast = sext i24 %tmp.147 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.9 = add i28 %sum3.9, %tmp.13.9.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.26 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.9.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.9 = load i32* %bram4.addr.26, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.9 = mul nsw i32 %bram4.load.9, %weight.load.9, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.148 = lshr i32 %tmp.14.9, 8, !dbg !82      ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.149 = trunc i32 %tmp.148 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.9.cast = sext i24 %tmp.149 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.9 = add i28 %sum4.9, %tmp.15.9.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.141) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.9 = add i5 %k.9, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %48, !dbg !84                          ; [debug line = 36:24]

.preheader7.10:                                   ; preds = %48
  %sum4.9.cast.lcssa = phi i15 [ %sum4.9.cast, %48 ] ; [#uses=1 type=i15]
  %sum3.9.cast.lcssa = phi i15 [ %sum3.9.cast, %48 ] ; [#uses=1 type=i15]
  %sum2.9.cast.lcssa = phi i15 [ %sum2.9.cast, %48 ] ; [#uses=1 type=i15]
  %sum1.9.cast.lcssa = phi i15 [ %sum1.9.cast, %48 ] ; [#uses=1 type=i15]
  %tmp.17.9 = add i15 %sum1.9.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.9.cast = zext i15 %tmp.17.9 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.9 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.9.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.9 = load i8* %sigmoid_lut.addr.9, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.9.cast = zext i8 %sigmoid_lut.load.9 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.8 = or i11 %tmp.cast, -1015               ; [#uses=1 type=i11]
  %sum7.9.cast = zext i11 %sum7.8 to i32          ; [#uses=4 type=i32]
  %bram1.addr.25 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.9.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.9.cast, i32* %bram1.addr.25, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.9 = add i15 %sum2.9.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.9.cast = zext i15 %tmp.20.9 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.54 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.9.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.54 = load i8* %sigmoid_lut.addr.54, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.54.cast = zext i8 %sigmoid_lut.load.54 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.25 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.9.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.54.cast, i32* %bram2.addr.25, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.9 = add i15 %sum3.9.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.9.cast = zext i15 %tmp.21.9 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.55 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.9.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.55 = load i8* %sigmoid_lut.addr.55, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.55.cast = zext i8 %sigmoid_lut.load.55 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.25 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.9.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.55.cast, i32* %bram3.addr.25, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.9 = add i15 %sum4.9.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.9.cast = zext i15 %tmp.22.9 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.56 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.9.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.56 = load i8* %sigmoid_lut.addr.56, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.56.cast = zext i8 %sigmoid_lut.load.56 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.25 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.9.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.56.cast, i32* %bram4.addr.25, align 4, !dbg !89 ; [debug line = 52:5]
  %52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.130) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %53, !dbg !77                          ; [debug line = 36:9]

; <label>:53                                      ; preds = %55, %.preheader7.10
  %k.10 = phi i5 [ 0, %.preheader7.10 ], [ %k.2., %55 ] ; [#uses=4 type=i5]
  %sum1.10 = phi i28 [ 0, %.preheader7.10 ], [ %sum1.2., %55 ] ; [#uses=2 type=i28]
  %sum2.10 = phi i28 [ 0, %.preheader7.10 ], [ %sum2.2., %55 ] ; [#uses=2 type=i28]
  %sum3.10 = phi i28 [ 0, %.preheader7.10 ], [ %sum3.2., %55 ] ; [#uses=2 type=i28]
  %sum4.10 = phi i28 [ 0, %.preheader7.10 ], [ %sum4.2., %55 ] ; [#uses=2 type=i28]
  %k.10.cast = zext i5 %k.10 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.10.cast1 = zext i5 %k.10 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.10.cast = trunc i28 %sum1.10 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.10.cast = trunc i28 %sum2.10 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.10.cast = trunc i28 %sum3.10 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.10.cast = trunc i28 %sum4.10 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3. = icmp eq i5 %k.10, -16, !dbg !77   ; [#uses=1 type=i1] [debug line = 36:9]
  %54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3., label %.preheader7.11, label %55, !dbg !77 ; [debug line = 36:9]

; <label>:55                                      ; preds = %53
  %tmp.151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum. = add i7 %k.10.cast1, %tmp                ; [#uses=1 type=i7]
  %sum..cast = zext i7 %sum. to i32               ; [#uses=4 type=i32]
  %bram1.addr.28 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum..cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.10 = load i32* %bram1.addr.28, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.8 = or i10 %k.10.cast, -352              ; [#uses=1 type=i10]
  %sum55..cast = zext i10 %sum55.8 to i32         ; [#uses=1 type=i32]
  %weight.addr.13 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55..cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.10 = load i32* %weight.addr.13, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3. = mul nsw i32 %weight.load.10, %bram1.load.10, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.152 = lshr i32 %tmp.3., 8, !dbg !70        ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.153 = trunc i32 %tmp.152 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5..cast = sext i24 %tmp.153 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2. = add i28 %sum1.10, %tmp.5..cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.28 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum..cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.10 = load i32* %bram2.addr.28, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10. = mul nsw i32 %bram2.load.10, %weight.load.10, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.154 = lshr i32 %tmp.10., 8, !dbg !80       ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.155 = trunc i32 %tmp.154 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11..cast = sext i24 %tmp.155 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2. = add i28 %sum2.10, %tmp.11..cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.28 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum..cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.10 = load i32* %bram3.addr.28, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12. = mul nsw i32 %bram3.load.10, %weight.load.10, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.156 = lshr i32 %tmp.12., 8, !dbg !81       ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.157 = trunc i32 %tmp.156 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13..cast = sext i24 %tmp.157 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2. = add i28 %sum3.10, %tmp.13..cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.28 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum..cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.10 = load i32* %bram4.addr.28, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14. = mul nsw i32 %bram4.load.10, %weight.load.10, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.158 = lshr i32 %tmp.14., 8, !dbg !82       ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.159 = trunc i32 %tmp.158 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15..cast = sext i24 %tmp.159 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2. = add i28 %sum4.10, %tmp.15..cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.151) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2. = add i5 %k.10, 1, !dbg !84               ; [#uses=1 type=i5] [debug line = 36:24]
  br label %53, !dbg !84                          ; [debug line = 36:24]

.preheader7.11:                                   ; preds = %53
  %sum4.10.cast.lcssa = phi i15 [ %sum4.10.cast, %53 ] ; [#uses=1 type=i15]
  %sum3.10.cast.lcssa = phi i15 [ %sum3.10.cast, %53 ] ; [#uses=1 type=i15]
  %sum2.10.cast.lcssa = phi i15 [ %sum2.10.cast, %53 ] ; [#uses=1 type=i15]
  %sum1.10.cast.lcssa = phi i15 [ %sum1.10.cast, %53 ] ; [#uses=1 type=i15]
  %tmp.17. = add i15 %sum1.10.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17..cast = zext i15 %tmp.17. to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.10 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17..cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.10 = load i8* %sigmoid_lut.addr.10, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.10.cast = zext i8 %sigmoid_lut.load.10 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.9 = or i11 %tmp.cast, -1014               ; [#uses=1 type=i11]
  %sum7..cast = zext i11 %sum7.9 to i32           ; [#uses=4 type=i32]
  %bram1.addr.27 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7..cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.10.cast, i32* %bram1.addr.27, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20. = add i15 %sum2.10.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20..cast = zext i15 %tmp.20. to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.57 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20..cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.57 = load i8* %sigmoid_lut.addr.57, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.57.cast = zext i8 %sigmoid_lut.load.57 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.27 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7..cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.57.cast, i32* %bram2.addr.27, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21. = add i15 %sum3.10.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21..cast = zext i15 %tmp.21. to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.58 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21..cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.58 = load i8* %sigmoid_lut.addr.58, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.58.cast = zext i8 %sigmoid_lut.load.58 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.27 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7..cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.58.cast, i32* %bram3.addr.27, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22. = add i15 %sum4.10.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22..cast = zext i15 %tmp.22. to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.59 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22..cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.59 = load i8* %sigmoid_lut.addr.59, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.59.cast = zext i8 %sigmoid_lut.load.59 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.27 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7..cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.59.cast, i32* %bram4.addr.27, align 4, !dbg !89 ; [debug line = 52:5]
  %57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.140) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %58, !dbg !77                          ; [debug line = 36:9]

; <label>:58                                      ; preds = %60, %.preheader7.11
  %k.11 = phi i5 [ 0, %.preheader7.11 ], [ %k.2.10, %60 ] ; [#uses=4 type=i5]
  %sum1.11 = phi i28 [ 0, %.preheader7.11 ], [ %sum1.2.10, %60 ] ; [#uses=2 type=i28]
  %sum2.11 = phi i28 [ 0, %.preheader7.11 ], [ %sum2.2.10, %60 ] ; [#uses=2 type=i28]
  %sum3.11 = phi i28 [ 0, %.preheader7.11 ], [ %sum3.2.10, %60 ] ; [#uses=2 type=i28]
  %sum4.11 = phi i28 [ 0, %.preheader7.11 ], [ %sum4.2.10, %60 ] ; [#uses=2 type=i28]
  %k.11.cast = zext i5 %k.11 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.11.cast1 = zext i5 %k.11 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.11.cast = trunc i28 %sum1.11 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.11.cast = trunc i28 %sum2.11 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.11.cast = trunc i28 %sum3.11 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.11.cast = trunc i28 %sum4.11 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.10 = icmp eq i5 %k.11, -16, !dbg !77 ; [#uses=1 type=i1] [debug line = 36:9]
  %59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.10, label %.preheader7.12, label %60, !dbg !77 ; [debug line = 36:9]

; <label>:60                                      ; preds = %58
  %tmp.161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.10 = add i7 %k.11.cast1, %tmp              ; [#uses=1 type=i7]
  %sum.10.cast = zext i7 %sum.10 to i32           ; [#uses=4 type=i32]
  %bram1.addr.30 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.10.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.11 = load i32* %bram1.addr.30, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.10 = add i10 %k.11.cast, -336            ; [#uses=1 type=i10]
  %sum55.10.cast = zext i10 %sum55.10 to i32      ; [#uses=1 type=i32]
  %weight.addr.14 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.10.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.11 = load i32* %weight.addr.14, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.10 = mul nsw i32 %weight.load.11, %bram1.load.11, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.162 = lshr i32 %tmp.3.10, 8, !dbg !70      ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.163 = trunc i32 %tmp.162 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.10.cast = sext i24 %tmp.163 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.10 = add i28 %sum1.11, %tmp.5.10.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.30 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.10.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.11 = load i32* %bram2.addr.30, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.10 = mul nsw i32 %bram2.load.11, %weight.load.11, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.164 = lshr i32 %tmp.10.10, 8, !dbg !80     ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.165 = trunc i32 %tmp.164 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.10.cast = sext i24 %tmp.165 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.10 = add i28 %sum2.11, %tmp.11.10.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.30 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.10.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.11 = load i32* %bram3.addr.30, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.10 = mul nsw i32 %bram3.load.11, %weight.load.11, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.166 = lshr i32 %tmp.12.10, 8, !dbg !81     ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.167 = trunc i32 %tmp.166 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.10.cast = sext i24 %tmp.167 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.10 = add i28 %sum3.11, %tmp.13.10.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.30 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.10.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.11 = load i32* %bram4.addr.30, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.10 = mul nsw i32 %bram4.load.11, %weight.load.11, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.168 = lshr i32 %tmp.14.10, 8, !dbg !82     ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.169 = trunc i32 %tmp.168 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.10.cast = sext i24 %tmp.169 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.10 = add i28 %sum4.11, %tmp.15.10.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.161) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.10 = add i5 %k.11, 1, !dbg !84             ; [#uses=1 type=i5] [debug line = 36:24]
  br label %58, !dbg !84                          ; [debug line = 36:24]

.preheader7.12:                                   ; preds = %58
  %sum4.11.cast.lcssa = phi i15 [ %sum4.11.cast, %58 ] ; [#uses=1 type=i15]
  %sum3.11.cast.lcssa = phi i15 [ %sum3.11.cast, %58 ] ; [#uses=1 type=i15]
  %sum2.11.cast.lcssa = phi i15 [ %sum2.11.cast, %58 ] ; [#uses=1 type=i15]
  %sum1.11.cast.lcssa = phi i15 [ %sum1.11.cast, %58 ] ; [#uses=1 type=i15]
  %tmp.17.10 = add i15 %sum1.11.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.10.cast = zext i15 %tmp.17.10 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.11 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.10.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.11 = load i8* %sigmoid_lut.addr.11, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.11.cast = zext i8 %sigmoid_lut.load.11 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.10 = or i11 %tmp.cast, -1013              ; [#uses=1 type=i11]
  %sum7.10.cast = zext i11 %sum7.10 to i32        ; [#uses=4 type=i32]
  %bram1.addr.29 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.10.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.11.cast, i32* %bram1.addr.29, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.10 = add i15 %sum2.11.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.10.cast = zext i15 %tmp.20.10 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.60 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.10.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.60 = load i8* %sigmoid_lut.addr.60, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.60.cast = zext i8 %sigmoid_lut.load.60 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.29 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.10.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.60.cast, i32* %bram2.addr.29, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.10 = add i15 %sum3.11.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.10.cast = zext i15 %tmp.21.10 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.61 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.10.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.61 = load i8* %sigmoid_lut.addr.61, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.61.cast = zext i8 %sigmoid_lut.load.61 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.29 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.10.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.61.cast, i32* %bram3.addr.29, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.10 = add i15 %sum4.11.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.10.cast = zext i15 %tmp.22.10 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.62 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.10.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.62 = load i8* %sigmoid_lut.addr.62, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.62.cast = zext i8 %sigmoid_lut.load.62 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.29 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.10.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.62.cast, i32* %bram4.addr.29, align 4, !dbg !89 ; [debug line = 52:5]
  %62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.150) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %63, !dbg !77                          ; [debug line = 36:9]

; <label>:63                                      ; preds = %65, %.preheader7.12
  %k.12 = phi i5 [ 0, %.preheader7.12 ], [ %k.2.11, %65 ] ; [#uses=4 type=i5]
  %sum1.12 = phi i28 [ 0, %.preheader7.12 ], [ %sum1.2.11, %65 ] ; [#uses=2 type=i28]
  %sum2.12 = phi i28 [ 0, %.preheader7.12 ], [ %sum2.2.11, %65 ] ; [#uses=2 type=i28]
  %sum3.12 = phi i28 [ 0, %.preheader7.12 ], [ %sum3.2.11, %65 ] ; [#uses=2 type=i28]
  %sum4.12 = phi i28 [ 0, %.preheader7.12 ], [ %sum4.2.11, %65 ] ; [#uses=2 type=i28]
  %k.12.cast = zext i5 %k.12 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.12.cast1 = zext i5 %k.12 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.12.cast = trunc i28 %sum1.12 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.12.cast = trunc i28 %sum2.12 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.12.cast = trunc i28 %sum3.12 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.12.cast = trunc i28 %sum4.12 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.11 = icmp eq i5 %k.12, -16, !dbg !77 ; [#uses=1 type=i1] [debug line = 36:9]
  %64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.11, label %.preheader7.13, label %65, !dbg !77 ; [debug line = 36:9]

; <label>:65                                      ; preds = %63
  %tmp.171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.11 = add i7 %k.12.cast1, %tmp              ; [#uses=1 type=i7]
  %sum.11.cast = zext i7 %sum.11 to i32           ; [#uses=4 type=i32]
  %bram1.addr.32 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.11.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.12 = load i32* %bram1.addr.32, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.11 = or i10 %k.12.cast, -320             ; [#uses=1 type=i10]
  %sum55.11.cast = zext i10 %sum55.11 to i32      ; [#uses=1 type=i32]
  %weight.addr.15 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.11.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.12 = load i32* %weight.addr.15, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.11 = mul nsw i32 %weight.load.12, %bram1.load.12, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.172 = lshr i32 %tmp.3.11, 8, !dbg !70      ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.173 = trunc i32 %tmp.172 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.11.cast = sext i24 %tmp.173 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.11 = add i28 %sum1.12, %tmp.5.11.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.32 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.11.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.12 = load i32* %bram2.addr.32, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.11 = mul nsw i32 %bram2.load.12, %weight.load.12, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.174 = lshr i32 %tmp.10.11, 8, !dbg !80     ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.175 = trunc i32 %tmp.174 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.11.cast = sext i24 %tmp.175 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.11 = add i28 %sum2.12, %tmp.11.11.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.32 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.11.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.12 = load i32* %bram3.addr.32, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.11 = mul nsw i32 %bram3.load.12, %weight.load.12, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.176 = lshr i32 %tmp.12.11, 8, !dbg !81     ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.177 = trunc i32 %tmp.176 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.11.cast = sext i24 %tmp.177 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.11 = add i28 %sum3.12, %tmp.13.11.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.32 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.11.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.12 = load i32* %bram4.addr.32, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.11 = mul nsw i32 %bram4.load.12, %weight.load.12, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.178 = lshr i32 %tmp.14.11, 8, !dbg !82     ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.179 = trunc i32 %tmp.178 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.11.cast = sext i24 %tmp.179 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.11 = add i28 %sum4.12, %tmp.15.11.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.171) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.11 = add i5 %k.12, 1, !dbg !84             ; [#uses=1 type=i5] [debug line = 36:24]
  br label %63, !dbg !84                          ; [debug line = 36:24]

.preheader7.13:                                   ; preds = %63
  %sum4.12.cast.lcssa = phi i15 [ %sum4.12.cast, %63 ] ; [#uses=1 type=i15]
  %sum3.12.cast.lcssa = phi i15 [ %sum3.12.cast, %63 ] ; [#uses=1 type=i15]
  %sum2.12.cast.lcssa = phi i15 [ %sum2.12.cast, %63 ] ; [#uses=1 type=i15]
  %sum1.12.cast.lcssa = phi i15 [ %sum1.12.cast, %63 ] ; [#uses=1 type=i15]
  %tmp.17.11 = add i15 %sum1.12.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.11.cast = zext i15 %tmp.17.11 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.12 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.11.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.12 = load i8* %sigmoid_lut.addr.12, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.12.cast = zext i8 %sigmoid_lut.load.12 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.11 = or i11 %tmp.cast, -1012              ; [#uses=1 type=i11]
  %sum7.11.cast = zext i11 %sum7.11 to i32        ; [#uses=4 type=i32]
  %bram1.addr.31 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.11.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.12.cast, i32* %bram1.addr.31, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.11 = add i15 %sum2.12.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.11.cast = zext i15 %tmp.20.11 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.63 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.11.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.63 = load i8* %sigmoid_lut.addr.63, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.63.cast = zext i8 %sigmoid_lut.load.63 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.31 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.11.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.63.cast, i32* %bram2.addr.31, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.11 = add i15 %sum3.12.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.11.cast = zext i15 %tmp.21.11 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.64 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.11.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.64 = load i8* %sigmoid_lut.addr.64, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.64.cast = zext i8 %sigmoid_lut.load.64 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.31 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.11.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.64.cast, i32* %bram3.addr.31, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.11 = add i15 %sum4.12.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.11.cast = zext i15 %tmp.22.11 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.65 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.11.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.65 = load i8* %sigmoid_lut.addr.65, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.65.cast = zext i8 %sigmoid_lut.load.65 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.31 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.11.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.65.cast, i32* %bram4.addr.31, align 4, !dbg !89 ; [debug line = 52:5]
  %67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.160) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %68, !dbg !77                          ; [debug line = 36:9]

; <label>:68                                      ; preds = %70, %.preheader7.13
  %k.13 = phi i5 [ 0, %.preheader7.13 ], [ %k.2.12, %70 ] ; [#uses=4 type=i5]
  %sum1.13 = phi i28 [ 0, %.preheader7.13 ], [ %sum1.2.12, %70 ] ; [#uses=2 type=i28]
  %sum2.13 = phi i28 [ 0, %.preheader7.13 ], [ %sum2.2.12, %70 ] ; [#uses=2 type=i28]
  %sum3.13 = phi i28 [ 0, %.preheader7.13 ], [ %sum3.2.12, %70 ] ; [#uses=2 type=i28]
  %sum4.13 = phi i28 [ 0, %.preheader7.13 ], [ %sum4.2.12, %70 ] ; [#uses=2 type=i28]
  %k.13.cast = zext i5 %k.13 to i10, !dbg !77     ; [#uses=1 type=i10] [debug line = 36:9]
  %k.13.cast1 = zext i5 %k.13 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.13.cast = trunc i28 %sum1.13 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.13.cast = trunc i28 %sum2.13 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.13.cast = trunc i28 %sum3.13 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.13.cast = trunc i28 %sum4.13 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.12 = icmp eq i5 %k.13, -16, !dbg !77 ; [#uses=1 type=i1] [debug line = 36:9]
  %69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.12, label %.preheader7.14, label %70, !dbg !77 ; [debug line = 36:9]

; <label>:70                                      ; preds = %68
  %tmp.181 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.12 = add i7 %k.13.cast1, %tmp              ; [#uses=1 type=i7]
  %sum.12.cast = zext i7 %sum.12 to i32           ; [#uses=4 type=i32]
  %bram1.addr.34 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.12.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.13 = load i32* %bram1.addr.34, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.12 = add i10 %k.13.cast, -304            ; [#uses=1 type=i10]
  %sum55.12.cast = zext i10 %sum55.12 to i32      ; [#uses=1 type=i32]
  %weight.addr.16 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.12.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.13 = load i32* %weight.addr.16, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.12 = mul nsw i32 %weight.load.13, %bram1.load.13, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.182 = lshr i32 %tmp.3.12, 8, !dbg !70      ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.183 = trunc i32 %tmp.182 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.12.cast = sext i24 %tmp.183 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.12 = add i28 %sum1.13, %tmp.5.12.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.34 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.12.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.13 = load i32* %bram2.addr.34, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.12 = mul nsw i32 %bram2.load.13, %weight.load.13, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.184 = lshr i32 %tmp.10.12, 8, !dbg !80     ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.185 = trunc i32 %tmp.184 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.12.cast = sext i24 %tmp.185 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.12 = add i28 %sum2.13, %tmp.11.12.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.34 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.12.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.13 = load i32* %bram3.addr.34, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.12 = mul nsw i32 %bram3.load.13, %weight.load.13, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.186 = lshr i32 %tmp.12.12, 8, !dbg !81     ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.187 = trunc i32 %tmp.186 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.12.cast = sext i24 %tmp.187 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.12 = add i28 %sum3.13, %tmp.13.12.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.34 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.12.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.13 = load i32* %bram4.addr.34, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.12 = mul nsw i32 %bram4.load.13, %weight.load.13, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.188 = lshr i32 %tmp.14.12, 8, !dbg !82     ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.189 = trunc i32 %tmp.188 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.12.cast = sext i24 %tmp.189 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.12 = add i28 %sum4.13, %tmp.15.12.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.181) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.12 = add i5 %k.13, 1, !dbg !84             ; [#uses=1 type=i5] [debug line = 36:24]
  br label %68, !dbg !84                          ; [debug line = 36:24]

.preheader7.14:                                   ; preds = %68
  %sum4.13.cast.lcssa = phi i15 [ %sum4.13.cast, %68 ] ; [#uses=1 type=i15]
  %sum3.13.cast.lcssa = phi i15 [ %sum3.13.cast, %68 ] ; [#uses=1 type=i15]
  %sum2.13.cast.lcssa = phi i15 [ %sum2.13.cast, %68 ] ; [#uses=1 type=i15]
  %sum1.13.cast.lcssa = phi i15 [ %sum1.13.cast, %68 ] ; [#uses=1 type=i15]
  %tmp.17.12 = add i15 %sum1.13.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.12.cast = zext i15 %tmp.17.12 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.13 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.12.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.13 = load i8* %sigmoid_lut.addr.13, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.13.cast = zext i8 %sigmoid_lut.load.13 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.12 = or i11 %tmp.cast, -1011              ; [#uses=1 type=i11]
  %sum7.12.cast = zext i11 %sum7.12 to i32        ; [#uses=4 type=i32]
  %bram1.addr.33 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.12.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.13.cast, i32* %bram1.addr.33, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.12 = add i15 %sum2.13.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.12.cast = zext i15 %tmp.20.12 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.66 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.12.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.66 = load i8* %sigmoid_lut.addr.66, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.66.cast = zext i8 %sigmoid_lut.load.66 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.33 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.12.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.66.cast, i32* %bram2.addr.33, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.12 = add i15 %sum3.13.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.12.cast = zext i15 %tmp.21.12 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.67 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.12.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.67 = load i8* %sigmoid_lut.addr.67, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.67.cast = zext i8 %sigmoid_lut.load.67 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.33 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.12.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.67.cast, i32* %bram3.addr.33, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.12 = add i15 %sum4.13.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.12.cast = zext i15 %tmp.22.12 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.68 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.12.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.68 = load i8* %sigmoid_lut.addr.68, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.68.cast = zext i8 %sigmoid_lut.load.68 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.33 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.12.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.68.cast, i32* %bram4.addr.33, align 4, !dbg !89 ; [debug line = 52:5]
  %72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.170) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %tmp.180 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str5) nounwind, !dbg !76 ; [#uses=1 type=i32] [debug line = 30:29]
  br label %73, !dbg !77                          ; [debug line = 36:9]

; <label>:73                                      ; preds = %75, %.preheader7.14
  %k.14 = phi i5 [ 0, %.preheader7.14 ], [ %k.2.13, %75 ] ; [#uses=4 type=i5]
  %sum1.14 = phi i28 [ 0, %.preheader7.14 ], [ %sum1.2.13, %75 ] ; [#uses=2 type=i28]
  %sum2.14 = phi i28 [ 0, %.preheader7.14 ], [ %sum2.2.13, %75 ] ; [#uses=2 type=i28]
  %sum3.14 = phi i28 [ 0, %.preheader7.14 ], [ %sum3.2.13, %75 ] ; [#uses=2 type=i28]
  %sum4.14 = phi i28 [ 0, %.preheader7.14 ], [ %sum4.2.13, %75 ] ; [#uses=2 type=i28]
  %k.14.cast9 = zext i5 %k.14 to i10, !dbg !77    ; [#uses=1 type=i10] [debug line = 36:9]
  %k.14.cast8 = zext i5 %k.14 to i7, !dbg !77     ; [#uses=1 type=i7] [debug line = 36:9]
  %sum1.14.cast = trunc i28 %sum1.14 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum2.14.cast = trunc i28 %sum2.14 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum3.14.cast = trunc i28 %sum3.14 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %sum4.14.cast = trunc i28 %sum4.14 to i15, !dbg !77 ; [#uses=1 type=i15] [debug line = 36:9]
  %exitcond3.13 = icmp eq i5 %k.14, -16, !dbg !77 ; [#uses=1 type=i1] [debug line = 36:9]
  %74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond3.13, label %.preheader7.15_ifconv, label %75, !dbg !77 ; [debug line = 36:9]

; <label>:75                                      ; preds = %73
  %tmp.190 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str6) nounwind, !dbg !78 ; [#uses=1 type=i32] [debug line = 36:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !79 ; [debug line = 37:1]
  %sum.13 = add i7 %k.14.cast8, %tmp              ; [#uses=1 type=i7]
  %sum.13.cast = zext i7 %sum.13 to i32           ; [#uses=4 type=i32]
  %bram1.addr.36 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum.13.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %bram1.load.14 = load i32* %bram1.addr.36, align 4, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %sum55.13 = or i10 %k.14.cast9, -288            ; [#uses=1 type=i10]
  %sum55.13.cast = zext i10 %sum55.13 to i32      ; [#uses=1 type=i32]
  %weight.addr.17 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55.13.cast, !dbg !70 ; [#uses=1 type=i32*] [debug line = 38:2]
  %weight.load.14 = load i32* %weight.addr.17, align 4, !dbg !70 ; [#uses=4 type=i32] [debug line = 38:2]
  %tmp.3.13 = mul nsw i32 %weight.load.14, %bram1.load.14, !dbg !70 ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.191 = lshr i32 %tmp.3.13, 8, !dbg !70      ; [#uses=1 type=i32] [debug line = 38:2]
  %tmp.192 = trunc i32 %tmp.191 to i24, !dbg !70  ; [#uses=1 type=i24] [debug line = 38:2]
  %tmp.5.13.cast = sext i24 %tmp.192 to i28, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %sum1.2.13 = add i28 %sum1.14, %tmp.5.13.cast, !dbg !70 ; [#uses=1 type=i28] [debug line = 38:2]
  %bram2.addr.36 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum.13.cast, !dbg !80 ; [#uses=1 type=i32*] [debug line = 39:5]
  %bram2.load.14 = load i32* %bram2.addr.36, align 4, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.10.13 = mul nsw i32 %bram2.load.14, %weight.load.14, !dbg !80 ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.193 = lshr i32 %tmp.10.13, 8, !dbg !80     ; [#uses=1 type=i32] [debug line = 39:5]
  %tmp.194 = trunc i32 %tmp.193 to i24, !dbg !80  ; [#uses=1 type=i24] [debug line = 39:5]
  %tmp.11.13.cast = sext i24 %tmp.194 to i28, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %sum2.2.13 = add i28 %sum2.14, %tmp.11.13.cast, !dbg !80 ; [#uses=1 type=i28] [debug line = 39:5]
  %bram3.addr.36 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum.13.cast, !dbg !81 ; [#uses=1 type=i32*] [debug line = 40:5]
  %bram3.load.14 = load i32* %bram3.addr.36, align 4, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.12.13 = mul nsw i32 %bram3.load.14, %weight.load.14, !dbg !81 ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.195 = lshr i32 %tmp.12.13, 8, !dbg !81     ; [#uses=1 type=i32] [debug line = 40:5]
  %tmp.196 = trunc i32 %tmp.195 to i24, !dbg !81  ; [#uses=1 type=i24] [debug line = 40:5]
  %tmp.13.13.cast = sext i24 %tmp.196 to i28, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %sum3.2.13 = add i28 %sum3.14, %tmp.13.13.cast, !dbg !81 ; [#uses=1 type=i28] [debug line = 40:5]
  %bram4.addr.36 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum.13.cast, !dbg !82 ; [#uses=1 type=i32*] [debug line = 41:5]
  %bram4.load.14 = load i32* %bram4.addr.36, align 4, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.14.13 = mul nsw i32 %bram4.load.14, %weight.load.14, !dbg !82 ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.197 = lshr i32 %tmp.14.13, 8, !dbg !82     ; [#uses=1 type=i32] [debug line = 41:5]
  %tmp.198 = trunc i32 %tmp.197 to i24, !dbg !82  ; [#uses=1 type=i24] [debug line = 41:5]
  %tmp.15.13.cast = sext i24 %tmp.198 to i28, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %sum4.2.13 = add i28 %sum4.14, %tmp.15.13.cast, !dbg !82 ; [#uses=1 type=i28] [debug line = 41:5]
  %76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str6, i32 %tmp.190) nounwind, !dbg !83 ; [#uses=0 type=i32] [debug line = 42:4]
  %k.2.13 = add i5 %k.14, 1, !dbg !84             ; [#uses=1 type=i5] [debug line = 36:24]
  br label %73, !dbg !84                          ; [debug line = 36:24]

.preheader7.15_ifconv:                            ; preds = %73
  %sum4.14.cast.lcssa = phi i15 [ %sum4.14.cast, %73 ] ; [#uses=1 type=i15]
  %sum3.14.cast.lcssa = phi i15 [ %sum3.14.cast, %73 ] ; [#uses=1 type=i15]
  %sum2.14.cast.lcssa = phi i15 [ %sum2.14.cast, %73 ] ; [#uses=1 type=i15]
  %sum1.14.cast.lcssa = phi i15 [ %sum1.14.cast, %73 ] ; [#uses=1 type=i15]
  %tmp.17.13 = add i15 %sum1.14.cast.lcssa, 4096, !dbg !85 ; [#uses=1 type=i15] [debug line = 49:5]
  %tmp.17.13.cast = zext i15 %tmp.17.13 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sigmoid_lut.addr.14 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.17.13.cast, !dbg !85 ; [#uses=1 type=i8*] [debug line = 49:5]
  %sigmoid_lut.load.14 = load i8* %sigmoid_lut.addr.14, align 1, !dbg !85 ; [#uses=1 type=i8] [debug line = 49:5]
  %sigmoid_lut.load.14.cast = zext i8 %sigmoid_lut.load.14 to i32, !dbg !85 ; [#uses=1 type=i32] [debug line = 49:5]
  %sum7.13 = or i11 %tmp.cast, -1010              ; [#uses=1 type=i11]
  %sum7.13.cast = zext i11 %sum7.13 to i32        ; [#uses=4 type=i32]
  %bram1.addr.35 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7.13.cast, !dbg !85 ; [#uses=1 type=i32*] [debug line = 49:5]
  store i32 %sigmoid_lut.load.14.cast, i32* %bram1.addr.35, align 4, !dbg !85 ; [debug line = 49:5]
  %tmp.20.13 = add i15 %sum2.14.cast.lcssa, 4096, !dbg !87 ; [#uses=1 type=i15] [debug line = 50:5]
  %tmp.20.13.cast = zext i15 %tmp.20.13 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %sigmoid_lut.addr.69 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.20.13.cast, !dbg !87 ; [#uses=1 type=i8*] [debug line = 50:5]
  %sigmoid_lut.load.69 = load i8* %sigmoid_lut.addr.69, align 1, !dbg !87 ; [#uses=1 type=i8] [debug line = 50:5]
  %sigmoid_lut.load.69.cast = zext i8 %sigmoid_lut.load.69 to i32, !dbg !87 ; [#uses=1 type=i32] [debug line = 50:5]
  %bram2.addr.35 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7.13.cast, !dbg !87 ; [#uses=1 type=i32*] [debug line = 50:5]
  store i32 %sigmoid_lut.load.69.cast, i32* %bram2.addr.35, align 4, !dbg !87 ; [debug line = 50:5]
  %tmp.21.13 = add i15 %sum3.14.cast.lcssa, 4096, !dbg !88 ; [#uses=1 type=i15] [debug line = 51:5]
  %tmp.21.13.cast = zext i15 %tmp.21.13 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %sigmoid_lut.addr.70 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.21.13.cast, !dbg !88 ; [#uses=1 type=i8*] [debug line = 51:5]
  %sigmoid_lut.load.70 = load i8* %sigmoid_lut.addr.70, align 1, !dbg !88 ; [#uses=1 type=i8] [debug line = 51:5]
  %sigmoid_lut.load.70.cast = zext i8 %sigmoid_lut.load.70 to i32, !dbg !88 ; [#uses=1 type=i32] [debug line = 51:5]
  %bram3.addr.35 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7.13.cast, !dbg !88 ; [#uses=1 type=i32*] [debug line = 51:5]
  store i32 %sigmoid_lut.load.70.cast, i32* %bram3.addr.35, align 4, !dbg !88 ; [debug line = 51:5]
  %tmp.22.13 = add i15 %sum4.14.cast.lcssa, 4096, !dbg !89 ; [#uses=1 type=i15] [debug line = 52:5]
  %tmp.22.13.cast = zext i15 %tmp.22.13 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %sigmoid_lut.addr.71 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.22.13.cast, !dbg !89 ; [#uses=1 type=i8*] [debug line = 52:5]
  %sigmoid_lut.load.71 = load i8* %sigmoid_lut.addr.71, align 1, !dbg !89 ; [#uses=1 type=i8] [debug line = 52:5]
  %sigmoid_lut.load.71.cast = zext i8 %sigmoid_lut.load.71 to i32, !dbg !89 ; [#uses=1 type=i32] [debug line = 52:5]
  %bram4.addr.35 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7.13.cast, !dbg !89 ; [#uses=1 type=i32*] [debug line = 52:5]
  store i32 %sigmoid_lut.load.71.cast, i32* %bram4.addr.35, align 4, !dbg !89 ; [debug line = 52:5]
  %77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str5, i32 %tmp.180) nounwind, !dbg !90 ; [#uses=0 type=i32] [debug line = 54:3]
  %sum5. = or i11 %tmp.cast, -1009                ; [#uses=1 type=i11]
  %sum5..cast = zext i11 %sum5. to i32            ; [#uses=4 type=i32]
  %bram1.addr.37 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum5..cast, !dbg !91 ; [#uses=1 type=i32*] [debug line = 44:5]
  store i32 256, i32* %bram1.addr.37, align 4, !dbg !91 ; [debug line = 44:5]
  %bram2.addr.37 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum5..cast, !dbg !93 ; [#uses=1 type=i32*] [debug line = 45:5]
  store i32 256, i32* %bram2.addr.37, align 4, !dbg !93 ; [debug line = 45:5]
  %bram3.addr.37 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum5..cast, !dbg !94 ; [#uses=1 type=i32*] [debug line = 46:5]
  store i32 256, i32* %bram3.addr.37, align 4, !dbg !94 ; [debug line = 46:5]
  %bram4.addr.37 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum5..cast, !dbg !95 ; [#uses=1 type=i32*] [debug line = 47:5]
  store i32 256, i32* %bram4.addr.37, align 4, !dbg !95 ; [debug line = 47:5]
  %i.2 = add i4 %i, 1, !dbg !96                   ; [#uses=1 type=i4] [debug line = 29:21]
  call void @llvm.dbg.value(metadata !{i4 %i.2}, i64 0, metadata !97), !dbg !96 ; [debug line = 29:21] [debug variable = i]
  br label %1, !dbg !96                           ; [debug line = 29:21]

.preheader6:                                      ; preds = %.preheader.3_ifconv, %.preheader6.preheader
  %i.1 = phi i4 [ %i.3, %.preheader.3_ifconv ], [ 0, %.preheader6.preheader ] ; [#uses=4 type=i4]
  %i.1.cast7 = zext i4 %i.1 to i7, !dbg !68       ; [#uses=1 type=i7] [debug line = 56:7]
  %i.1.cast = zext i4 %i.1 to i5, !dbg !68        ; [#uses=1 type=i5] [debug line = 56:7]
  %exitcond2 = icmp eq i4 %i.1, -8, !dbg !68      ; [#uses=1 type=i1] [debug line = 56:7]
  %78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond2, label %94, label %.preheader.preheader, !dbg !68 ; [debug line = 56:7]

.preheader.preheader:                             ; preds = %.preheader6
  %tmp.1 = shl i7 %i.1.cast7, 4, !dbg !98         ; [#uses=1 type=i7] [debug line = 65:2]
  %tmp.1.cast = zext i7 %tmp.1 to i11, !dbg !98   ; [#uses=1 type=i11] [debug line = 65:2]
  %tmp.2 = shl i5 %i.1.cast, 2, !dbg !104         ; [#uses=1 type=i5] [debug line = 71:5]
  %tmp.2.cast.cast = zext i5 %tmp.2 to i10, !dbg !106 ; [#uses=4 type=i10] [debug line = 57:28]
  %tmp.4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str7) nounwind, !dbg !106 ; [#uses=1 type=i32] [debug line = 57:28]
  %tmp. = or i11 %tmp.1.cast, -1024, !dbg !98     ; [#uses=3 type=i11] [debug line = 65:2]
  br label %79, !dbg !107                         ; [debug line = 63:9]

; <label>:79                                      ; preds = %81, %.preheader.preheader
  %k.1 = phi i5 [ 0, %.preheader.preheader ], [ %k.3, %81 ] ; [#uses=4 type=i5]
  %sum1.1 = phi i28 [ 0, %.preheader.preheader ], [ %sum1.3, %81 ] ; [#uses=2 type=i28]
  %sum2.1 = phi i28 [ 0, %.preheader.preheader ], [ %sum2.3, %81 ] ; [#uses=2 type=i28]
  %sum3.1 = phi i28 [ 0, %.preheader.preheader ], [ %sum3.3, %81 ] ; [#uses=2 type=i28]
  %sum4.1 = phi i28 [ 0, %.preheader.preheader ], [ %sum4.3, %81 ] ; [#uses=2 type=i28]
  %k.1.cast6.cast = zext i5 %k.1 to i9, !dbg !107 ; [#uses=1 type=i9] [debug line = 63:9]
  %k.1.cast5 = zext i5 %k.1 to i11, !dbg !107     ; [#uses=1 type=i11] [debug line = 63:9]
  %sum1.1.cast = trunc i28 %sum1.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum2.1.cast = trunc i28 %sum2.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum3.1.cast = trunc i28 %sum3.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum4.1.cast = trunc i28 %sum4.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %exitcond = icmp eq i5 %k.1, -16, !dbg !107     ; [#uses=1 type=i1] [debug line = 63:9]
  %80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond, label %.preheader.1, label %81, !dbg !107 ; [debug line = 63:9]

; <label>:81                                      ; preds = %79
  %tmp.19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str8) nounwind, !dbg !108 ; [#uses=1 type=i32] [debug line = 63:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !109 ; [debug line = 64:1]
  %sum9 = add i11 %tmp., %k.1.cast5               ; [#uses=1 type=i11]
  %sum9.cast = zext i11 %sum9 to i32              ; [#uses=4 type=i32]
  %bram1.addr.3 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %bram1.load.1 = load i32* %bram1.addr.3, align 4, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %sum8 = or i9 %k.1.cast6.cast, -256             ; [#uses=1 type=i9]
  %sum8.cast1 = sext i9 %sum8 to i10              ; [#uses=1 type=i10]
  %sum8.cast = zext i10 %sum8.cast1 to i32        ; [#uses=1 type=i32]
  %weight.addr.1 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum8.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %weight.load.1 = load i32* %weight.addr.1, align 4, !dbg !98 ; [#uses=4 type=i32] [debug line = 65:2]
  %tmp.28 = mul nsw i32 %weight.load.1, %bram1.load.1, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.23 = lshr i32 %tmp.28, 8, !dbg !98         ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.25 = trunc i32 %tmp.23 to i24, !dbg !98    ; [#uses=1 type=i24] [debug line = 65:2]
  %tmp.29.cast = sext i24 %tmp.25 to i28, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %sum1.3 = add i28 %sum1.1, %tmp.29.cast, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %bram2.addr.3 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9.cast, !dbg !110 ; [#uses=1 type=i32*] [debug line = 66:5]
  %bram2.load.1 = load i32* %bram2.addr.3, align 4, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.30 = mul nsw i32 %bram2.load.1, %weight.load.1, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.26 = lshr i32 %tmp.30, 8, !dbg !110        ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.27 = trunc i32 %tmp.26 to i24, !dbg !110   ; [#uses=1 type=i24] [debug line = 66:5]
  %tmp.141.cast = sext i24 %tmp.27 to i28, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %sum2.3 = add i28 %sum2.1, %tmp.141.cast, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %bram3.addr.3 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9.cast, !dbg !111 ; [#uses=1 type=i32*] [debug line = 67:5]
  %bram3.load.1 = load i32* %bram3.addr.3, align 4, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.32 = mul nsw i32 %bram3.load.1, %weight.load.1, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.33 = lshr i32 %tmp.32, 8, !dbg !111        ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.34 = trunc i32 %tmp.33 to i24, !dbg !111   ; [#uses=1 type=i24] [debug line = 67:5]
  %tmp.151.cast = sext i24 %tmp.34 to i28, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %sum3.3 = add i28 %sum3.1, %tmp.151.cast, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %bram4.addr.3 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9.cast, !dbg !112 ; [#uses=1 type=i32*] [debug line = 68:5]
  %bram4.load.1 = load i32* %bram4.addr.3, align 4, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.42 = mul nsw i32 %bram4.load.1, %weight.load.1, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.35 = lshr i32 %tmp.42, 8, !dbg !112        ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.36 = trunc i32 %tmp.35 to i24, !dbg !112   ; [#uses=1 type=i24] [debug line = 68:5]
  %tmp.208.cast = sext i24 %tmp.36 to i28, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %sum4.3 = add i28 %sum4.1, %tmp.208.cast, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str8, i32 %tmp.19) nounwind, !dbg !113 ; [#uses=0 type=i32] [debug line = 69:4]
  %k.3 = add i5 %k.1, 1, !dbg !114                ; [#uses=1 type=i5] [debug line = 63:24]
  br label %79, !dbg !114                         ; [debug line = 63:24]

.preheader.1:                                     ; preds = %79
  %sum4.1.cast.lcssa = phi i15 [ %sum4.1.cast, %79 ] ; [#uses=1 type=i15]
  %sum3.1.cast.lcssa = phi i15 [ %sum3.1.cast, %79 ] ; [#uses=1 type=i15]
  %sum2.1.cast.lcssa = phi i15 [ %sum2.1.cast, %79 ] ; [#uses=1 type=i15]
  %sum1.1.cast.lcssa = phi i15 [ %sum1.1.cast, %79 ] ; [#uses=1 type=i15]
  %tmp.31 = add i15 %sum1.1.cast.lcssa, 4096, !dbg !115 ; [#uses=1 type=i15] [debug line = 76:5]
  %tmp.37.cast = zext i15 %tmp.31 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sigmoid_lut.addr.4 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.37.cast, !dbg !115 ; [#uses=1 type=i8*] [debug line = 76:5]
  %sigmoid_lut.load.4 = load i8* %sigmoid_lut.addr.4, align 1, !dbg !115 ; [#uses=1 type=i8] [debug line = 76:5]
  %sigmoid_lut.load.4.cast = zext i8 %sigmoid_lut.load.4 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sum7 = or i10 %tmp.2.cast.cast, -512           ; [#uses=1 type=i10]
  %sum6.cast1 = sext i10 %sum7 to i11             ; [#uses=1 type=i11]
  %sum6.cast = zext i11 %sum6.cast1 to i32        ; [#uses=4 type=i32]
  %bram1.addr.2 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum6.cast, !dbg !115 ; [#uses=1 type=i32*] [debug line = 76:5]
  store i32 %sigmoid_lut.load.4.cast, i32* %bram1.addr.2, align 4, !dbg !115 ; [debug line = 76:5]
  %tmp.37 = add i15 %sum2.1.cast.lcssa, 4096, !dbg !117 ; [#uses=1 type=i15] [debug line = 77:5]
  %tmp.40.cast = zext i15 %tmp.37 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %sigmoid_lut.addr.5 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.40.cast, !dbg !117 ; [#uses=1 type=i8*] [debug line = 77:5]
  %sigmoid_lut.load.5 = load i8* %sigmoid_lut.addr.5, align 1, !dbg !117 ; [#uses=1 type=i8] [debug line = 77:5]
  %sigmoid_lut.load.5.cast = zext i8 %sigmoid_lut.load.5 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %bram2.addr.2 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum6.cast, !dbg !117 ; [#uses=1 type=i32*] [debug line = 77:5]
  store i32 %sigmoid_lut.load.5.cast, i32* %bram2.addr.2, align 4, !dbg !117 ; [debug line = 77:5]
  %tmp.40 = add i15 %sum3.1.cast.lcssa, 4096, !dbg !118 ; [#uses=1 type=i15] [debug line = 78:5]
  %tmp.41.cast = zext i15 %tmp.40 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %sigmoid_lut.addr.6 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.41.cast, !dbg !118 ; [#uses=1 type=i8*] [debug line = 78:5]
  %sigmoid_lut.load.6 = load i8* %sigmoid_lut.addr.6, align 1, !dbg !118 ; [#uses=1 type=i8] [debug line = 78:5]
  %sigmoid_lut.load.6.cast = zext i8 %sigmoid_lut.load.6 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %bram3.addr.2 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum6.cast, !dbg !118 ; [#uses=1 type=i32*] [debug line = 78:5]
  store i32 %sigmoid_lut.load.6.cast, i32* %bram3.addr.2, align 4, !dbg !118 ; [debug line = 78:5]
  %tmp.41 = add i15 %sum4.1.cast.lcssa, 4096, !dbg !119 ; [#uses=1 type=i15] [debug line = 79:5]
  %tmp.42.cast = zext i15 %tmp.41 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %sigmoid_lut.addr.7 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.42.cast, !dbg !119 ; [#uses=1 type=i8*] [debug line = 79:5]
  %sigmoid_lut.load.7 = load i8* %sigmoid_lut.addr.7, align 1, !dbg !119 ; [#uses=1 type=i8] [debug line = 79:5]
  %sigmoid_lut.load.7.cast = zext i8 %sigmoid_lut.load.7 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %bram4.addr.2 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum6.cast, !dbg !119 ; [#uses=1 type=i32*] [debug line = 79:5]
  store i32 %sigmoid_lut.load.7.cast, i32* %bram4.addr.2, align 4, !dbg !119 ; [debug line = 79:5]
  %83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str7, i32 %tmp.4) nounwind, !dbg !120 ; [#uses=0 type=i32] [debug line = 81:3]
  %tmp.18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str7) nounwind, !dbg !106 ; [#uses=1 type=i32] [debug line = 57:28]
  br label %84, !dbg !107                         ; [debug line = 63:9]

; <label>:84                                      ; preds = %86, %.preheader.1
  %k.1.1 = phi i5 [ 0, %.preheader.1 ], [ %k.3.1, %86 ] ; [#uses=4 type=i5]
  %sum1.1.1 = phi i28 [ 0, %.preheader.1 ], [ %sum1.3.1, %86 ] ; [#uses=2 type=i28]
  %sum2.1.1 = phi i28 [ 0, %.preheader.1 ], [ %sum2.3.1, %86 ] ; [#uses=2 type=i28]
  %sum3.1.1 = phi i28 [ 0, %.preheader.1 ], [ %sum3.3.1, %86 ] ; [#uses=2 type=i28]
  %sum4.1.1 = phi i28 [ 0, %.preheader.1 ], [ %sum4.3.1, %86 ] ; [#uses=2 type=i28]
  %k.1.1.cast4.cast = zext i5 %k.1.1 to i9, !dbg !107 ; [#uses=1 type=i9] [debug line = 63:9]
  %k.1.1.cast3 = zext i5 %k.1.1 to i11, !dbg !107 ; [#uses=1 type=i11] [debug line = 63:9]
  %sum1.1.1.cast = trunc i28 %sum1.1.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum2.1.1.cast = trunc i28 %sum2.1.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum3.1.1.cast = trunc i28 %sum3.1.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum4.1.1.cast = trunc i28 %sum4.1.1 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %exitcond.1 = icmp eq i5 %k.1.1, -16, !dbg !107 ; [#uses=1 type=i1] [debug line = 63:9]
  %85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond.1, label %.preheader.2, label %86, !dbg !107 ; [debug line = 63:9]

; <label>:86                                      ; preds = %84
  %tmp.52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str8) nounwind, !dbg !108 ; [#uses=1 type=i32] [debug line = 63:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !109 ; [debug line = 64:1]
  %sum9.1 = add i11 %tmp., %k.1.1.cast3           ; [#uses=1 type=i11]
  %sum9.1.cast = zext i11 %sum9.1 to i32          ; [#uses=4 type=i32]
  %bram1.addr.7 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9.1.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %bram1.load.16 = load i32* %bram1.addr.7, align 4, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %sum57.1 = add i9 %k.1.1.cast4.cast, -240       ; [#uses=1 type=i9]
  %sum57.1.cast1 = sext i9 %sum57.1 to i10        ; [#uses=1 type=i10]
  %sum57.1.cast = zext i10 %sum57.1.cast1 to i32  ; [#uses=1 type=i32]
  %weight.addr.3 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum57.1.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %weight.load.16 = load i32* %weight.addr.3, align 4, !dbg !98 ; [#uses=4 type=i32] [debug line = 65:2]
  %tmp.28.1 = mul nsw i32 %weight.load.16, %bram1.load.16, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.53 = lshr i32 %tmp.28.1, 8, !dbg !98       ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.54 = trunc i32 %tmp.53 to i24, !dbg !98    ; [#uses=1 type=i24] [debug line = 65:2]
  %tmp.29.1.cast = sext i24 %tmp.54 to i28, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %sum1.3.1 = add i28 %sum1.1.1, %tmp.29.1.cast, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %bram2.addr.7 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9.1.cast, !dbg !110 ; [#uses=1 type=i32*] [debug line = 66:5]
  %bram2.load.16 = load i32* %bram2.addr.7, align 4, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.30.1 = mul nsw i32 %bram2.load.16, %weight.load.16, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.55 = lshr i32 %tmp.30.1, 8, !dbg !110      ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.56 = trunc i32 %tmp.55 to i24, !dbg !110   ; [#uses=1 type=i24] [debug line = 66:5]
  %tmp.31.1.cast = sext i24 %tmp.56 to i28, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %sum2.3.1 = add i28 %sum2.1.1, %tmp.31.1.cast, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %bram3.addr.7 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9.1.cast, !dbg !111 ; [#uses=1 type=i32*] [debug line = 67:5]
  %bram3.load.16 = load i32* %bram3.addr.7, align 4, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.32.1 = mul nsw i32 %bram3.load.16, %weight.load.16, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.57 = lshr i32 %tmp.32.1, 8, !dbg !111      ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.58 = trunc i32 %tmp.57 to i24, !dbg !111   ; [#uses=1 type=i24] [debug line = 67:5]
  %tmp.33.1.cast = sext i24 %tmp.58 to i28, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %sum3.3.1 = add i28 %sum3.1.1, %tmp.33.1.cast, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %bram4.addr.7 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9.1.cast, !dbg !112 ; [#uses=1 type=i32*] [debug line = 68:5]
  %bram4.load.16 = load i32* %bram4.addr.7, align 4, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.34.1 = mul nsw i32 %bram4.load.16, %weight.load.16, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.59 = lshr i32 %tmp.34.1, 8, !dbg !112      ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.60 = trunc i32 %tmp.59 to i24, !dbg !112   ; [#uses=1 type=i24] [debug line = 68:5]
  %tmp.35.1.cast = sext i24 %tmp.60 to i28, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %sum4.3.1 = add i28 %sum4.1.1, %tmp.35.1.cast, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str8, i32 %tmp.52) nounwind, !dbg !113 ; [#uses=0 type=i32] [debug line = 69:4]
  %k.3.1 = add i5 %k.1.1, 1, !dbg !114            ; [#uses=1 type=i5] [debug line = 63:24]
  br label %84, !dbg !114                         ; [debug line = 63:24]

.preheader.2:                                     ; preds = %84
  %sum4.1.1.cast.lcssa = phi i15 [ %sum4.1.1.cast, %84 ] ; [#uses=1 type=i15]
  %sum3.1.1.cast.lcssa = phi i15 [ %sum3.1.1.cast, %84 ] ; [#uses=1 type=i15]
  %sum2.1.1.cast.lcssa = phi i15 [ %sum2.1.1.cast, %84 ] ; [#uses=1 type=i15]
  %sum1.1.1.cast.lcssa = phi i15 [ %sum1.1.1.cast, %84 ] ; [#uses=1 type=i15]
  %tmp.37.1 = add i15 %sum1.1.1.cast.lcssa, 4096, !dbg !115 ; [#uses=1 type=i15] [debug line = 76:5]
  %tmp.37.1.cast = zext i15 %tmp.37.1 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sigmoid_lut.addr.19 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.37.1.cast, !dbg !115 ; [#uses=1 type=i8*] [debug line = 76:5]
  %sigmoid_lut.load.19 = load i8* %sigmoid_lut.addr.19, align 1, !dbg !115 ; [#uses=1 type=i8] [debug line = 76:5]
  %sigmoid_lut.load.19.cast = zext i8 %sigmoid_lut.load.19 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sum13. = or i10 %tmp.2.cast.cast, -511         ; [#uses=1 type=i10]
  %sum13.1.cast1 = sext i10 %sum13. to i11        ; [#uses=1 type=i11]
  %sum13.1.cast = zext i11 %sum13.1.cast1 to i32  ; [#uses=4 type=i32]
  %bram1.addr.6 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum13.1.cast, !dbg !115 ; [#uses=1 type=i32*] [debug line = 76:5]
  store i32 %sigmoid_lut.load.19.cast, i32* %bram1.addr.6, align 4, !dbg !115 ; [debug line = 76:5]
  %tmp.40.1 = add i15 %sum2.1.1.cast.lcssa, 4096, !dbg !117 ; [#uses=1 type=i15] [debug line = 77:5]
  %tmp.40.1.cast = zext i15 %tmp.40.1 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %sigmoid_lut.addr.20 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.40.1.cast, !dbg !117 ; [#uses=1 type=i8*] [debug line = 77:5]
  %sigmoid_lut.load.20 = load i8* %sigmoid_lut.addr.20, align 1, !dbg !117 ; [#uses=1 type=i8] [debug line = 77:5]
  %sigmoid_lut.load.20.cast = zext i8 %sigmoid_lut.load.20 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %bram2.addr.6 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum13.1.cast, !dbg !117 ; [#uses=1 type=i32*] [debug line = 77:5]
  store i32 %sigmoid_lut.load.20.cast, i32* %bram2.addr.6, align 4, !dbg !117 ; [debug line = 77:5]
  %tmp.41.1 = add i15 %sum3.1.1.cast.lcssa, 4096, !dbg !118 ; [#uses=1 type=i15] [debug line = 78:5]
  %tmp.41.1.cast = zext i15 %tmp.41.1 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %sigmoid_lut.addr.21 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.41.1.cast, !dbg !118 ; [#uses=1 type=i8*] [debug line = 78:5]
  %sigmoid_lut.load.21 = load i8* %sigmoid_lut.addr.21, align 1, !dbg !118 ; [#uses=1 type=i8] [debug line = 78:5]
  %sigmoid_lut.load.21.cast = zext i8 %sigmoid_lut.load.21 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %bram3.addr.6 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum13.1.cast, !dbg !118 ; [#uses=1 type=i32*] [debug line = 78:5]
  store i32 %sigmoid_lut.load.21.cast, i32* %bram3.addr.6, align 4, !dbg !118 ; [debug line = 78:5]
  %tmp.42.1 = add i15 %sum4.1.1.cast.lcssa, 4096, !dbg !119 ; [#uses=1 type=i15] [debug line = 79:5]
  %tmp.42.1.cast = zext i15 %tmp.42.1 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %sigmoid_lut.addr.22 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.42.1.cast, !dbg !119 ; [#uses=1 type=i8*] [debug line = 79:5]
  %sigmoid_lut.load.22 = load i8* %sigmoid_lut.addr.22, align 1, !dbg !119 ; [#uses=1 type=i8] [debug line = 79:5]
  %sigmoid_lut.load.22.cast = zext i8 %sigmoid_lut.load.22 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %bram4.addr.6 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum13.1.cast, !dbg !119 ; [#uses=1 type=i32*] [debug line = 79:5]
  store i32 %sigmoid_lut.load.22.cast, i32* %bram4.addr.6, align 4, !dbg !119 ; [debug line = 79:5]
  %88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str7, i32 %tmp.18) nounwind, !dbg !120 ; [#uses=0 type=i32] [debug line = 81:3]
  %tmp.51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str7) nounwind, !dbg !106 ; [#uses=1 type=i32] [debug line = 57:28]
  br label %89, !dbg !107                         ; [debug line = 63:9]

; <label>:89                                      ; preds = %91, %.preheader.2
  %k.1.2 = phi i5 [ 0, %.preheader.2 ], [ %k.3.2, %91 ] ; [#uses=4 type=i5]
  %sum1.1.2 = phi i28 [ 0, %.preheader.2 ], [ %sum1.3.2, %91 ] ; [#uses=2 type=i28]
  %sum2.1.2 = phi i28 [ 0, %.preheader.2 ], [ %sum2.3.2, %91 ] ; [#uses=2 type=i28]
  %sum3.1.2 = phi i28 [ 0, %.preheader.2 ], [ %sum3.3.2, %91 ] ; [#uses=2 type=i28]
  %sum4.1.2 = phi i28 [ 0, %.preheader.2 ], [ %sum4.3.2, %91 ] ; [#uses=2 type=i28]
  %k.1.2.cast2.cast = zext i5 %k.1.2 to i9, !dbg !107 ; [#uses=1 type=i9] [debug line = 63:9]
  %k.1.2.cast1 = zext i5 %k.1.2 to i11, !dbg !107 ; [#uses=1 type=i11] [debug line = 63:9]
  %sum1.1.2.cast = trunc i28 %sum1.1.2 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum2.1.2.cast = trunc i28 %sum2.1.2 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum3.1.2.cast = trunc i28 %sum3.1.2 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %sum4.1.2.cast = trunc i28 %sum4.1.2 to i15, !dbg !107 ; [#uses=1 type=i15] [debug line = 63:9]
  %exitcond.2 = icmp eq i5 %k.1.2, -16, !dbg !107 ; [#uses=1 type=i1] [debug line = 63:9]
  %90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; [#uses=0 type=i32]
  br i1 %exitcond.2, label %.preheader.3_ifconv, label %91, !dbg !107 ; [debug line = 63:9]

; <label>:91                                      ; preds = %89
  %tmp.71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @.str8) nounwind, !dbg !108 ; [#uses=1 type=i32] [debug line = 63:30]
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @.str) nounwind, !dbg !109 ; [debug line = 64:1]
  %sum9.2 = add i11 %tmp., %k.1.2.cast1           ; [#uses=1 type=i11]
  %sum9.2.cast = zext i11 %sum9.2 to i32          ; [#uses=4 type=i32]
  %bram1.addr.11 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9.2.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %bram1.load.17 = load i32* %bram1.addr.11, align 4, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %sum57. = or i9 %k.1.2.cast2.cast, -224         ; [#uses=1 type=i9]
  %sum57.2.cast1 = sext i9 %sum57. to i10         ; [#uses=1 type=i10]
  %sum57.2.cast = zext i10 %sum57.2.cast1 to i32  ; [#uses=1 type=i32]
  %weight.addr.5 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum57.2.cast, !dbg !98 ; [#uses=1 type=i32*] [debug line = 65:2]
  %weight.load.17 = load i32* %weight.addr.5, align 4, !dbg !98 ; [#uses=4 type=i32] [debug line = 65:2]
  %tmp.28.2 = mul nsw i32 %weight.load.17, %bram1.load.17, !dbg !98 ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.72 = lshr i32 %tmp.28.2, 8, !dbg !98       ; [#uses=1 type=i32] [debug line = 65:2]
  %tmp.73 = trunc i32 %tmp.72 to i24, !dbg !98    ; [#uses=1 type=i24] [debug line = 65:2]
  %tmp.29.2.cast = sext i24 %tmp.73 to i28, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %sum1.3.2 = add i28 %sum1.1.2, %tmp.29.2.cast, !dbg !98 ; [#uses=1 type=i28] [debug line = 65:2]
  %bram2.addr.11 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9.2.cast, !dbg !110 ; [#uses=1 type=i32*] [debug line = 66:5]
  %bram2.load.17 = load i32* %bram2.addr.11, align 4, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.30.2 = mul nsw i32 %bram2.load.17, %weight.load.17, !dbg !110 ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.74 = lshr i32 %tmp.30.2, 8, !dbg !110      ; [#uses=1 type=i32] [debug line = 66:5]
  %tmp.75 = trunc i32 %tmp.74 to i24, !dbg !110   ; [#uses=1 type=i24] [debug line = 66:5]
  %tmp.31.2.cast = sext i24 %tmp.75 to i28, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %sum2.3.2 = add i28 %sum2.1.2, %tmp.31.2.cast, !dbg !110 ; [#uses=1 type=i28] [debug line = 66:5]
  %bram3.addr.11 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9.2.cast, !dbg !111 ; [#uses=1 type=i32*] [debug line = 67:5]
  %bram3.load.17 = load i32* %bram3.addr.11, align 4, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.32.2 = mul nsw i32 %bram3.load.17, %weight.load.17, !dbg !111 ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.76 = lshr i32 %tmp.32.2, 8, !dbg !111      ; [#uses=1 type=i32] [debug line = 67:5]
  %tmp.77 = trunc i32 %tmp.76 to i24, !dbg !111   ; [#uses=1 type=i24] [debug line = 67:5]
  %tmp.33.2.cast = sext i24 %tmp.77 to i28, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %sum3.3.2 = add i28 %sum3.1.2, %tmp.33.2.cast, !dbg !111 ; [#uses=1 type=i28] [debug line = 67:5]
  %bram4.addr.11 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9.2.cast, !dbg !112 ; [#uses=1 type=i32*] [debug line = 68:5]
  %bram4.load.17 = load i32* %bram4.addr.11, align 4, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.34.2 = mul nsw i32 %bram4.load.17, %weight.load.17, !dbg !112 ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.78 = lshr i32 %tmp.34.2, 8, !dbg !112      ; [#uses=1 type=i32] [debug line = 68:5]
  %tmp.79 = trunc i32 %tmp.78 to i24, !dbg !112   ; [#uses=1 type=i24] [debug line = 68:5]
  %tmp.35.2.cast = sext i24 %tmp.79 to i28, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %sum4.3.2 = add i28 %sum4.1.2, %tmp.35.2.cast, !dbg !112 ; [#uses=1 type=i28] [debug line = 68:5]
  %92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str8, i32 %tmp.71) nounwind, !dbg !113 ; [#uses=0 type=i32] [debug line = 69:4]
  %k.3.2 = add i5 %k.1.2, 1, !dbg !114            ; [#uses=1 type=i5] [debug line = 63:24]
  br label %89, !dbg !114                         ; [debug line = 63:24]

.preheader.3_ifconv:                              ; preds = %89
  %sum4.1.2.cast.lcssa = phi i15 [ %sum4.1.2.cast, %89 ] ; [#uses=1 type=i15]
  %sum3.1.2.cast.lcssa = phi i15 [ %sum3.1.2.cast, %89 ] ; [#uses=1 type=i15]
  %sum2.1.2.cast.lcssa = phi i15 [ %sum2.1.2.cast, %89 ] ; [#uses=1 type=i15]
  %sum1.1.2.cast.lcssa = phi i15 [ %sum1.1.2.cast, %89 ] ; [#uses=1 type=i15]
  %tmp.37.2 = add i15 %sum1.1.2.cast.lcssa, 4096, !dbg !115 ; [#uses=1 type=i15] [debug line = 76:5]
  %tmp.37.2.cast = zext i15 %tmp.37.2 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sigmoid_lut.addr.27 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.37.2.cast, !dbg !115 ; [#uses=1 type=i8*] [debug line = 76:5]
  %sigmoid_lut.load.27 = load i8* %sigmoid_lut.addr.27, align 1, !dbg !115 ; [#uses=1 type=i8] [debug line = 76:5]
  %sigmoid_lut.load.27.cast = zext i8 %sigmoid_lut.load.27 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 76:5]
  %sum13.1 = or i10 %tmp.2.cast.cast, -510        ; [#uses=1 type=i10]
  %sum13.2.cast1 = sext i10 %sum13.1 to i11       ; [#uses=1 type=i11]
  %sum13.2.cast = zext i11 %sum13.2.cast1 to i32  ; [#uses=4 type=i32]
  %bram1.addr.10 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum13.2.cast, !dbg !115 ; [#uses=1 type=i32*] [debug line = 76:5]
  store i32 %sigmoid_lut.load.27.cast, i32* %bram1.addr.10, align 4, !dbg !115 ; [debug line = 76:5]
  %tmp.40.2 = add i15 %sum2.1.2.cast.lcssa, 4096, !dbg !117 ; [#uses=1 type=i15] [debug line = 77:5]
  %tmp.40.2.cast = zext i15 %tmp.40.2 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %sigmoid_lut.addr.28 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.40.2.cast, !dbg !117 ; [#uses=1 type=i8*] [debug line = 77:5]
  %sigmoid_lut.load.28 = load i8* %sigmoid_lut.addr.28, align 1, !dbg !117 ; [#uses=1 type=i8] [debug line = 77:5]
  %sigmoid_lut.load.28.cast = zext i8 %sigmoid_lut.load.28 to i32, !dbg !117 ; [#uses=1 type=i32] [debug line = 77:5]
  %bram2.addr.10 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum13.2.cast, !dbg !117 ; [#uses=1 type=i32*] [debug line = 77:5]
  store i32 %sigmoid_lut.load.28.cast, i32* %bram2.addr.10, align 4, !dbg !117 ; [debug line = 77:5]
  %tmp.41.2 = add i15 %sum3.1.2.cast.lcssa, 4096, !dbg !118 ; [#uses=1 type=i15] [debug line = 78:5]
  %tmp.41.2.cast = zext i15 %tmp.41.2 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %sigmoid_lut.addr.29 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.41.2.cast, !dbg !118 ; [#uses=1 type=i8*] [debug line = 78:5]
  %sigmoid_lut.load.29 = load i8* %sigmoid_lut.addr.29, align 1, !dbg !118 ; [#uses=1 type=i8] [debug line = 78:5]
  %sigmoid_lut.load.29.cast = zext i8 %sigmoid_lut.load.29 to i32, !dbg !118 ; [#uses=1 type=i32] [debug line = 78:5]
  %bram3.addr.10 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum13.2.cast, !dbg !118 ; [#uses=1 type=i32*] [debug line = 78:5]
  store i32 %sigmoid_lut.load.29.cast, i32* %bram3.addr.10, align 4, !dbg !118 ; [debug line = 78:5]
  %tmp.42.2 = add i15 %sum4.1.2.cast.lcssa, 4096, !dbg !119 ; [#uses=1 type=i15] [debug line = 79:5]
  %tmp.42.2.cast = zext i15 %tmp.42.2 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %sigmoid_lut.addr.30 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp.42.2.cast, !dbg !119 ; [#uses=1 type=i8*] [debug line = 79:5]
  %sigmoid_lut.load.30 = load i8* %sigmoid_lut.addr.30, align 1, !dbg !119 ; [#uses=1 type=i8] [debug line = 79:5]
  %sigmoid_lut.load.30.cast = zext i8 %sigmoid_lut.load.30 to i32, !dbg !119 ; [#uses=1 type=i32] [debug line = 79:5]
  %bram4.addr.10 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum13.2.cast, !dbg !119 ; [#uses=1 type=i32*] [debug line = 79:5]
  store i32 %sigmoid_lut.load.30.cast, i32* %bram4.addr.10, align 4, !dbg !119 ; [debug line = 79:5]
  %93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @.str7, i32 %tmp.51) nounwind, !dbg !120 ; [#uses=0 type=i32] [debug line = 81:3]
  %sum11. = or i10 %tmp.2.cast.cast, -509         ; [#uses=1 type=i10]
  %sum11.3.cast1 = sext i10 %sum11. to i11        ; [#uses=1 type=i11]
  %sum11.3.cast = zext i11 %sum11.3.cast1 to i32  ; [#uses=4 type=i32]
  %bram1.addr.14 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum11.3.cast, !dbg !104 ; [#uses=1 type=i32*] [debug line = 71:5]
  store i32 0, i32* %bram1.addr.14, align 4, !dbg !104 ; [debug line = 71:5]
  %bram2.addr.14 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum11.3.cast, !dbg !121 ; [#uses=1 type=i32*] [debug line = 72:5]
  store i32 0, i32* %bram2.addr.14, align 4, !dbg !121 ; [debug line = 72:5]
  %bram3.addr.14 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum11.3.cast, !dbg !122 ; [#uses=1 type=i32*] [debug line = 73:5]
  store i32 0, i32* %bram3.addr.14, align 4, !dbg !122 ; [debug line = 73:5]
  %bram4.addr.14 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum11.3.cast, !dbg !123 ; [#uses=1 type=i32*] [debug line = 74:5]
  store i32 0, i32* %bram4.addr.14, align 4, !dbg !123 ; [debug line = 74:5]
  %i.3 = add i4 %i.1, 1, !dbg !124                ; [#uses=1 type=i4] [debug line = 56:21]
  call void @llvm.dbg.value(metadata !{i4 %i.3}, i64 0, metadata !97), !dbg !124 ; [debug line = 56:21] [debug variable = i]
  br label %.preheader6, !dbg !124                ; [debug line = 56:21]

; <label>:94                                      ; preds = %.preheader6
  ret void, !dbg !125                             ; [debug line = 83:2]
}

; [#uses=7]
declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

; [#uses=1]
declare void @_ssdm_op_SpecTopModule(...)

; [#uses=36]
declare i32 @_ssdm_op_SpecRegionEnd(...)

; [#uses=36]
declare i32 @_ssdm_op_SpecRegionBegin(...)

; [#uses=18]
declare void @_ssdm_op_SpecPipeline(...) nounwind

; [#uses=5]
declare void @_ssdm_op_SpecMemCore(...)

; [#uses=20]
declare i32 @_ssdm_op_SpecLoopTripCount(...)

; [#uses=6]
declare void @_ssdm_op_SpecInterface(...) nounwind

; [#uses=5]
declare void @_ssdm_op_SpecBitsMap(...)

!opencl.kernels = !{!0}
!hls.encrypted.func = !{}
!llvm.map.gv = !{}
!llvm.dbg.cu = !{!7}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1, i32 1, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"int*", metadata !"int*", metadata !"int*", metadata !"int*", metadata !"int*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"bram1", metadata !"bram2", metadata !"bram3", metadata !"bram4", metadata !"weight"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{i32 786449, i32 0, i32 4, metadata !"C:/EE4218/mlp_nn/HLS_Predictor3/solution1/.autopilot/db/core.pragma.2.cpp", metadata !"C:\5CEE4218\5Cmlp_nn", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, null, null, null, metadata !8} ; [ DW_TAG_compile_unit ]
!8 = metadata !{metadata !9}
!9 = metadata !{metadata !10, metadata !16, metadata !23, metadata !25, metadata !26, metadata !27, metadata !28}
!10 = metadata !{i32 786484, i32 0, null, metadata !"sigmoid_lut", metadata !"sigmoid_lut", metadata !"sigmoid_lut", metadata !11, i32 27, metadata !12, i32 1, i32 1, [8192 x i8]* @sigmoid_lut} ; [ DW_TAG_variable ]
!11 = metadata !{i32 786473, metadata !"HLS_Predictor3/core.cpp", metadata !"C:\5CEE4218\5Cmlp_nn", null} ; [ DW_TAG_file_type ]
!12 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 262144, i64 32, i32 0, i32 0, metadata !13, metadata !14, i32 0, i32 0} ; [ DW_TAG_array_type ]
!13 = metadata !{i32 786468, null, metadata !"int", null, i32 0, i64 32, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!14 = metadata !{metadata !15}
!15 = metadata !{i32 786465, i64 0, i64 8191}     ; [ DW_TAG_subrange_type ]
!16 = metadata !{i32 786484, i32 0, metadata !17, metadata !"sigmoid_lut", metadata !"sigmoid_lut", metadata !"", metadata !11, i32 27, metadata !12, i32 1, i32 1, null} ; [ DW_TAG_variable ]
!17 = metadata !{i32 786478, i32 0, metadata !11, metadata !"predictor3", metadata !"predictor3", metadata !"_Z10predictor3PiS_S_S_S_", metadata !11, i32 15, metadata !18, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !21, i32 15} ; [ DW_TAG_subprogram ]
!18 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !19, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!19 = metadata !{null, metadata !20, metadata !20, metadata !20, metadata !20, metadata !20}
!20 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 32, i64 32, i64 0, i32 0, metadata !13} ; [ DW_TAG_pointer_type ]
!21 = metadata !{metadata !22}
!22 = metadata !{i32 786468}                      ; [ DW_TAG_base_type ]
!23 = metadata !{i32 786484, i32 0, null, metadata !"_imp____mb_cur_max", metadata !"_imp____mb_cur_max", metadata !"", metadata !24, i32 100, metadata !20, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!24 = metadata !{i32 786473, metadata !"C:/Xilinx/Vivado_HLS/2016.3/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\5Cstdlib.h", metadata !"C:\5CEE4218\5Cmlp_nn", null} ; [ DW_TAG_file_type ]
!25 = metadata !{i32 786484, i32 0, null, metadata !"_imp____mbcur_max", metadata !"_imp____mbcur_max", metadata !"", metadata !24, i32 108, metadata !20, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!26 = metadata !{i32 786484, i32 0, null, metadata !"_sys_nerr", metadata !"_sys_nerr", metadata !"", metadata !24, i32 157, metadata !13, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!27 = metadata !{i32 786484, i32 0, null, metadata !"_imp____argc", metadata !"_imp____argc", metadata !"", metadata !24, i32 172, metadata !20, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!28 = metadata !{i32 786484, i32 0, null, metadata !"_imp___fmode", metadata !"_imp___fmode", metadata !"", metadata !24, i32 237, metadata !20, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!29 = metadata !{metadata !30}
!30 = metadata !{i32 0, i32 31, metadata !31}
!31 = metadata !{metadata !32}
!32 = metadata !{metadata !"bram1", metadata !33, metadata !"int", i32 0, i32 31}
!33 = metadata !{metadata !34}
!34 = metadata !{i32 0, i32 2047, i32 1}
!35 = metadata !{metadata !36}
!36 = metadata !{i32 0, i32 31, metadata !37}
!37 = metadata !{metadata !38}
!38 = metadata !{metadata !"bram2", metadata !33, metadata !"int", i32 0, i32 31}
!39 = metadata !{metadata !40}
!40 = metadata !{i32 0, i32 31, metadata !41}
!41 = metadata !{metadata !42}
!42 = metadata !{metadata !"bram3", metadata !33, metadata !"int", i32 0, i32 31}
!43 = metadata !{metadata !44}
!44 = metadata !{i32 0, i32 31, metadata !45}
!45 = metadata !{metadata !46}
!46 = metadata !{metadata !"bram4", metadata !33, metadata !"int", i32 0, i32 31}
!47 = metadata !{metadata !48}
!48 = metadata !{i32 0, i32 31, metadata !49}
!49 = metadata !{metadata !50}
!50 = metadata !{metadata !"weight", metadata !33, metadata !"int", i32 0, i32 31}
!51 = metadata !{i32 786689, metadata !17, metadata !"bram1", null, i32 15, metadata !52, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!52 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 65536, i64 32, i32 0, i32 0, metadata !13, metadata !53, i32 0, i32 0} ; [ DW_TAG_array_type ]
!53 = metadata !{metadata !54}
!54 = metadata !{i32 786465, i64 0, i64 2047}     ; [ DW_TAG_subrange_type ]
!55 = metadata !{i32 15, i32 22, metadata !17, null}
!56 = metadata !{i32 786689, metadata !17, metadata !"bram2", null, i32 15, metadata !52, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!57 = metadata !{i32 15, i32 39, metadata !17, null}
!58 = metadata !{i32 786689, metadata !17, metadata !"bram3", null, i32 15, metadata !52, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!59 = metadata !{i32 15, i32 56, metadata !17, null}
!60 = metadata !{i32 786689, metadata !17, metadata !"bram4", null, i32 15, metadata !52, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!61 = metadata !{i32 15, i32 73, metadata !17, null}
!62 = metadata !{i32 786689, metadata !17, metadata !"weight", null, i32 15, metadata !52, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!63 = metadata !{i32 15, i32 90, metadata !17, null}
!64 = metadata !{i32 26, i32 1, metadata !65, null}
!65 = metadata !{i32 786443, metadata !17, i32 15, i32 104, metadata !11, i32 0} ; [ DW_TAG_lexical_block ]
!66 = metadata !{i32 29, i32 7, metadata !67, null}
!67 = metadata !{i32 786443, metadata !65, i32 29, i32 2, metadata !11, i32 1} ; [ DW_TAG_lexical_block ]
!68 = metadata !{i32 56, i32 7, metadata !69, null}
!69 = metadata !{i32 786443, metadata !65, i32 56, i32 2, metadata !11, i32 9} ; [ DW_TAG_lexical_block ]
!70 = metadata !{i32 38, i32 2, metadata !71, null}
!71 = metadata !{i32 786443, metadata !72, i32 36, i32 29, metadata !11, i32 6} ; [ DW_TAG_lexical_block ]
!72 = metadata !{i32 786443, metadata !73, i32 36, i32 4, metadata !11, i32 5} ; [ DW_TAG_lexical_block ]
!73 = metadata !{i32 786443, metadata !74, i32 30, i32 28, metadata !11, i32 4} ; [ DW_TAG_lexical_block ]
!74 = metadata !{i32 786443, metadata !75, i32 30, i32 3, metadata !11, i32 3} ; [ DW_TAG_lexical_block ]
!75 = metadata !{i32 786443, metadata !67, i32 29, i32 26, metadata !11, i32 2} ; [ DW_TAG_lexical_block ]
!76 = metadata !{i32 30, i32 29, metadata !73, null}
!77 = metadata !{i32 36, i32 9, metadata !72, null}
!78 = metadata !{i32 36, i32 30, metadata !71, null}
!79 = metadata !{i32 37, i32 1, metadata !71, null}
!80 = metadata !{i32 39, i32 5, metadata !71, null}
!81 = metadata !{i32 40, i32 5, metadata !71, null}
!82 = metadata !{i32 41, i32 5, metadata !71, null}
!83 = metadata !{i32 42, i32 4, metadata !71, null}
!84 = metadata !{i32 36, i32 24, metadata !72, null}
!85 = metadata !{i32 49, i32 5, metadata !86, null}
!86 = metadata !{i32 786443, metadata !73, i32 48, i32 11, metadata !11, i32 8} ; [ DW_TAG_lexical_block ]
!87 = metadata !{i32 50, i32 5, metadata !86, null}
!88 = metadata !{i32 51, i32 5, metadata !86, null}
!89 = metadata !{i32 52, i32 5, metadata !86, null}
!90 = metadata !{i32 54, i32 3, metadata !73, null}
!91 = metadata !{i32 44, i32 5, metadata !92, null}
!92 = metadata !{i32 786443, metadata !73, i32 43, i32 21, metadata !11, i32 7} ; [ DW_TAG_lexical_block ]
!93 = metadata !{i32 45, i32 5, metadata !92, null}
!94 = metadata !{i32 46, i32 5, metadata !92, null}
!95 = metadata !{i32 47, i32 5, metadata !92, null}
!96 = metadata !{i32 29, i32 21, metadata !67, null}
!97 = metadata !{i32 786688, metadata !65, metadata !"i", metadata !11, i32 28, metadata !13, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!98 = metadata !{i32 65, i32 2, metadata !99, null}
!99 = metadata !{i32 786443, metadata !100, i32 63, i32 29, metadata !11, i32 14} ; [ DW_TAG_lexical_block ]
!100 = metadata !{i32 786443, metadata !101, i32 63, i32 4, metadata !11, i32 13} ; [ DW_TAG_lexical_block ]
!101 = metadata !{i32 786443, metadata !102, i32 57, i32 27, metadata !11, i32 12} ; [ DW_TAG_lexical_block ]
!102 = metadata !{i32 786443, metadata !103, i32 57, i32 3, metadata !11, i32 11} ; [ DW_TAG_lexical_block ]
!103 = metadata !{i32 786443, metadata !69, i32 56, i32 26, metadata !11, i32 10} ; [ DW_TAG_lexical_block ]
!104 = metadata !{i32 71, i32 5, metadata !105, null}
!105 = metadata !{i32 786443, metadata !101, i32 70, i32 20, metadata !11, i32 15} ; [ DW_TAG_lexical_block ]
!106 = metadata !{i32 57, i32 28, metadata !101, null}
!107 = metadata !{i32 63, i32 9, metadata !100, null}
!108 = metadata !{i32 63, i32 30, metadata !99, null}
!109 = metadata !{i32 64, i32 1, metadata !99, null}
!110 = metadata !{i32 66, i32 5, metadata !99, null}
!111 = metadata !{i32 67, i32 5, metadata !99, null}
!112 = metadata !{i32 68, i32 5, metadata !99, null}
!113 = metadata !{i32 69, i32 4, metadata !99, null}
!114 = metadata !{i32 63, i32 24, metadata !100, null}
!115 = metadata !{i32 76, i32 5, metadata !116, null}
!116 = metadata !{i32 786443, metadata !101, i32 75, i32 11, metadata !11, i32 16} ; [ DW_TAG_lexical_block ]
!117 = metadata !{i32 77, i32 5, metadata !116, null}
!118 = metadata !{i32 78, i32 5, metadata !116, null}
!119 = metadata !{i32 79, i32 5, metadata !116, null}
!120 = metadata !{i32 81, i32 3, metadata !101, null}
!121 = metadata !{i32 72, i32 5, metadata !105, null}
!122 = metadata !{i32 73, i32 5, metadata !105, null}
!123 = metadata !{i32 74, i32 5, metadata !105, null}
!124 = metadata !{i32 56, i32 21, metadata !69, null}
!125 = metadata !{i32 83, i32 2, metadata !65, null}
