0.7
2020.2
Oct 14 2022
05:20:55
D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.sim/sim_1/synth/func/xsim/ad7606c_tb_func_synth.v,1683899619,verilog,,D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sim_1/imports/AD7606/AD7606_tb.v,,glbl;laser_receiver_block;laser_receiver_block_ad7606c_0_0;laser_receiver_block_auto_pc_0;laser_receiver_block_axi_gpio_0_1;laser_receiver_block_axi_gpio_1_1;laser_receiver_block_axi_gpio_4_0;laser_receiver_block_axi_gpio_6_0;laser_receiver_block_axi_uartlite_0_0;laser_receiver_block_low_pass_filter_0_0;laser_receiver_block_low_pass_filter_1_0;laser_receiver_block_low_pass_filter_2_0;laser_receiver_block_low_pass_filter_3_0;laser_receiver_block_processing_system7_0_0;laser_receiver_block_ps7_0_axi_periph_0;laser_receiver_block_rst_ps7_0_100M_0;laser_receiver_block_wrapper;laser_receiver_block_xbar_0;laser_receiver_block_xlconcat_0_0;s00_couplers_imp_1D2IPA0,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../../laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ipshared/ec67/hdl;../../../../../laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ipshared/ee60/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sim_1/imports/AD7606/AD7606_tb.v,1680011797,verilog,,,,ad7606c_tb,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../../laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ipshared/ec67/hdl;../../../../../laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ipshared/ee60/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
