
---------- Begin Simulation Statistics ----------
final_tick                                 9391890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    279                       # Simulator instruction rate (inst/s)
host_mem_usage                                7305544                       # Number of bytes of host memory used
host_op_rate                                      286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25079.40                       # Real time elapsed on the host
host_tick_rate                                 165569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6996581                       # Number of instructions simulated
sim_ops                                       7173921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004152                       # Number of seconds simulated
sim_ticks                                  4152360625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.938570                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30560                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                39720                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3692                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5089                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              884                       # Number of indirect misses.
system.cpu.branchPred.lookups                   69851                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10966                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          730                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      410898                       # Number of instructions committed
system.cpu.committedOps                        439589                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.551587                       # CPI: cycles per instruction
system.cpu.discardedOps                          9952                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             291131                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71501                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32845                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          539824                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.391913                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      300                       # number of quiesce instructions executed
system.cpu.numCycles                          1048442                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       300                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  317433     72.21%     72.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                    772      0.18%     72.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73932     16.82%     89.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47452     10.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   439589                       # Class of committed instruction
system.cpu.quiesceCycles                      5595335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          508618                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              119358                       # Transaction distribution
system.membus.trans_dist::ReadResp             119919                       # Transaction distribution
system.membus.trans_dist::WriteReq              49157                       # Transaction distribution
system.membus.trans_dist::WriteResp             49157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          105                       # Transaction distribution
system.membus.trans_dist::CleanEvict              182                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           220                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 338677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        37560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10644136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169395                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169357     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              169395                       # Request fanout histogram
system.membus.reqLayer6.occupancy           394900595                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6351875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              730718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1212375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5350580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          708277609                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1717000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       254445                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       254445                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       721882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11476192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224549750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.5                       # Network utilization (%)
system.acctest.local_bus.numRequests           782255                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          664                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1012587341                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    574701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15782830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11837122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27619952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15782830                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11837122                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27619952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15782830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27619952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11837122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     55239903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11837122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27619952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39457074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11837122                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4069974                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      15907096                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11837122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39457074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4069974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      55364170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       323584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       330778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       197496                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       197496    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       197496                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    425706720                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    641595000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1336693149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47348489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31565659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1415607297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47348489                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15824252                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63172740                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1384041638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63172740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31565659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1478780037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17498112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3743744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     31565659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3519570991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    662878841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4214015491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1972853695                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1862373888                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3835227582                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     31565659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5492424686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2525252729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8049243074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     46859128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3945707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     50804836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     19728537                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     15782830                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     35511367                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     66587665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     19728537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86316202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     61173877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     15782830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     76956707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     15782830                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     31565659                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     47348489                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     76956707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     31565659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     15782830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    124305196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          341                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          370                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5255806                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       446975                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5702780                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5255806                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5255806                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5255806                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       446975                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5702780                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7639088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2972224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       118784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1830808229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4069974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4778005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1839697630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1618357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47348489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3945707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    662878841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            715791394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1618357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47389911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3945707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2493687070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4069974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4778005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2555489024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    161659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001366916250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46441                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3953605715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  596125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7083261965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33160.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59410.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       193                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43228                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  104694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    568                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.908208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.857655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.355459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          288      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          302      2.67%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      1.23%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          177      1.56%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      2.41%     10.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          171      1.51%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.20%     13.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          196      1.73%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9648     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     800.187919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1576.828447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           104     69.80%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.34%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     11.41%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.67%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.67%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.67%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      4.70%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      5.37%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.67%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      4.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     311.704698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.499466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.366307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     62.42%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.68%     65.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.34%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.67%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.67%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.01%     69.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.67%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.67%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.67%     72.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.67%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.03%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           34     22.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7630400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2972416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7639088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2972224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1837.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       715.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1839.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    715.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4152250000                       # Total gap between requests
system.mem_ctrls.avgGap                      25043.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7593664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41422.221125122058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1828758310.220225811005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4069974.052410248201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4700940.443967340514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1911202.016563771060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47348488.668418586254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3699100.677220202051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 662878841.357860207558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       118784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          105                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       219680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7039602895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28816970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14622420                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12524578735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2776413280                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45172875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  73155332280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54920.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59263.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    108743.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47169.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119281702.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    903780.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    176456.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1700970.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5593465.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3903774.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        216893212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64567785                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39765159.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     60242234.024999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     36519353.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       427484984.025002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        102.949869                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1888044410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    224700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2042099590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 600                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11657357.916667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24988399.310557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       108500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    389354750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5894682625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3497207375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       138888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           138888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       138888                       # number of overall hits
system.cpu.icache.overall_hits::total          138888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.icache.overall_misses::total           341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14813750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14813750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14813750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14813750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.082111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.082111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.082111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.082111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14278625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14278625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14278625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14278625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41872.800587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41872.800587                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       138888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          138888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.082111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.082111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14278625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14278625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41872.800587                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.922627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              526536                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5062.846154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.922627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            278799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           278799                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118943                       # number of overall hits
system.cpu.dcache.overall_hits::total          118943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          441                       # number of overall misses
system.cpu.dcache.overall_misses::total           441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34718375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34718375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34718375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34718375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119384                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78726.473923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78726.473923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78726.473923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78726.473923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          105                       # number of writebacks
system.cpu.dcache.writebacks::total               105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25939750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25939750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25939750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25939750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76518.436578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76518.436578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76518.436578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76518.436578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.440179                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.440179                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    183                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75090.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75090.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16185125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16185125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21773.770492                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21773.770492                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18198375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18198375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82345.588235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82345.588235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9754625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9754625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81971.638655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81971.638655                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.975608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              136057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               183                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            743.480874                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.975608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.851515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.851515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            477875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           477875                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9391890000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9391976250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    279                       # Simulator instruction rate (inst/s)
host_mem_usage                                7305544                       # Number of bytes of host memory used
host_op_rate                                      286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25079.57                       # Real time elapsed on the host
host_tick_rate                                 165571                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6996590                       # Number of instructions simulated
sim_ops                                       7173936                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004152                       # Number of seconds simulated
sim_ticks                                  4152446875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.933340                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30561                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                39724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3694                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              885                       # Number of indirect misses.
system.cpu.branchPred.lookups                   69857                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10968                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          730                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      410907                       # Number of instructions committed
system.cpu.committedOps                        439604                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.551867                       # CPI: cycles per instruction
system.cpu.discardedOps                          9957                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             291145                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32847                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          539918                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.391870                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      300                       # number of quiesce instructions executed
system.cpu.numCycles                          1048580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       300                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  317441     72.21%     72.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                    772      0.18%     72.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73938     16.82%     89.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47452     10.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   439604                       # Class of committed instruction
system.cpu.quiesceCycles                      5595335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          508662                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              119358                       # Transaction distribution
system.membus.trans_dist::ReadResp             119920                       # Transaction distribution
system.membus.trans_dist::WriteReq              49157                       # Transaction distribution
system.membus.trans_dist::WriteResp             49157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          105                       # Transaction distribution
system.membus.trans_dist::CleanEvict              183                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           221                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 338680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        37624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10644200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169396                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169358     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              169396                       # Request fanout histogram
system.membus.reqLayer6.occupancy           394903970                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6351875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              730718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1212375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5356330                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          708277609                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1717000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       254445                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       254445                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       721882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11476192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224549750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.5                       # Network utilization (%)
system.acctest.local_bus.numRequests           782255                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          664                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1012587341                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    574701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15782502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11836876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27619378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15782502                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11836876                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27619378                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15782502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27619378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11836876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     55238756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11836876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27619378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39456254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11836876                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4069890                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      15906766                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11836876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39456254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4069890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      55363020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       323584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       330778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       197496                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       197496    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       197496                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    425706720                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    641595000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1336665385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47347505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31565003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1415577893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47347505                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15823923                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63171428                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1384012890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63171428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31565003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1478749322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17498112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3743744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     31565003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3519497886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    662865073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4213927963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1972812717                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1862335204                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3835147921                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     31565003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5492310603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2525200277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8049075884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     46858155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3945625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     50803781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     19728127                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     15782502                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     35510629                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     66586282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     19728127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86314410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     61172607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     15782502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     76955109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     15782502                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     31565003                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     47347505                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     76955109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     31565003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     15782502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    124302614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          341                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          370                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5255696                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       446965                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5702662                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5255696                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5255696                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5255696                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       446965                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5702662                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7639152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2972224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       118784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1830770201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4069890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4793318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1839674830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1618323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47347505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3945625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    662865073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            715776526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1618323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47388927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3945625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2493635274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4069890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4793318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2555451357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    161659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001366916250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46441                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3953605715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  596130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7083288215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33160.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59410.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       193                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43228                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  104694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    568                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.908208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.857655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.355459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          288      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          302      2.67%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      1.23%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          177      1.56%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      2.41%     10.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          171      1.51%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.20%     13.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          196      1.73%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9648     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     800.187919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1576.828447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           104     69.80%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.34%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     11.41%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.67%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.67%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.67%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      4.70%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      5.37%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.67%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      4.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     311.704698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.499466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.366307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     62.42%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.68%     65.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.34%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.67%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.67%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.01%     69.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.67%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.67%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.67%     72.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.67%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.03%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           34     22.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7630464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2972416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7639152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2972224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1837.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       715.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1839.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    715.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4152445625                       # Total gap between requests
system.mem_ctrls.avgGap                      25044.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7593664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41421.360748895793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1828720325.290133953094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4069889.515443830751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4716255.400618460029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1911162.319204866420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47347505.198365718126                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3699023.843622321729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 662865072.777120113373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       118784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          105                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       219680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7039602895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28816970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14648670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12524578735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2776413280                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45172875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  73155332280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54920.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59263.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    108743.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47101.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119281702.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    903780.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    176456.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1700970.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5593465.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3903774.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        216895031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64567785                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39765159.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     60244565.362499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     36519353.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       427489134.112502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        102.948730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1888044410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    224700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2042185840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 600                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11657357.916667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24988399.310557                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       108500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    389354750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5894768875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3497207375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       138899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           138899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       138899                       # number of overall hits
system.cpu.icache.overall_hits::total          138899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.icache.overall_misses::total           341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14813750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14813750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14813750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14813750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.082111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.082111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.082111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.082111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14278625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14278625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14278625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14278625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41872.800587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41872.800587                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       138899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          138899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.082111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.082111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14278625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14278625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41872.800587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41872.800587                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.923086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2053323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3740.114754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.923086                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            278821                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           278821                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118948                       # number of overall hits
system.cpu.dcache.overall_hits::total          118948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            442                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          442                       # number of overall misses
system.cpu.dcache.overall_misses::total           442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34779000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34779000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78685.520362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78685.520362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78685.520362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78685.520362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          105                       # number of writebacks
system.cpu.dcache.writebacks::total               105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25998875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25998875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25998875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25998875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76467.279412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76467.279412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76467.279412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76467.279412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.440179                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.440179                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    184                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16580625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16580625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75025.452489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75025.452489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16244250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16244250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73503.393665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73503.393665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21773.770492                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21773.770492                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18198375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18198375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82345.588235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82345.588235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9754625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9754625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81971.638655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81971.638655                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.976501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              252842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            381.360483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.976501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.851517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.851517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            477900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           477900                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9391976250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
