
Cueing-Laser-IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08008280  08008280  00018280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800860c  0800860c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800860c  0800860c  0001860c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008614  08008614  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008614  08008614  00018614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008618  08008618  00018618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800861c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  200001d4  080087f0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  080087f0  0002050c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ffe5  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002921  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f10  00000000  00000000  00032b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b8f  00000000  00000000  00033a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024316  00000000  00000000  000345ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f2f  00000000  00000000  00058905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0c0f  00000000  00000000  0006b834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004e04  00000000  00000000  0014c444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00151248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008268 	.word	0x08008268

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008268 	.word	0x08008268

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <Vibrator_Control>:
 * @brief Controls the brightness of LED1.
 *
 * @param[in] brightness The brightness level of LED1.
 */
void Vibrator_Control(PWM_signal pwm)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
    TIM3->CCR1 = pwm;
 8000eee:	4a05      	ldr	r2, [pc, #20]	; (8000f04 <Vibrator_Control+0x20>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4804      	ldr	r0, [pc, #16]	; (8000f08 <Vibrator_Control+0x24>)
 8000ef8:	f003 ff10 	bl	8004d1c <HAL_TIM_PWM_Start>
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40000400 	.word	0x40000400
 8000f08:	200002f0 	.word	0x200002f0

08000f0c <LED_Brightness>:
 * @brief Controls the brightness of LED2.
 *
 * @param[in] brightness The brightness level of LED2.
 */
void LED_Brightness(PWM_signal brightness)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
    TIM3->CCR2 = brightness;
 8000f16:	4a05      	ldr	r2, [pc, #20]	; (8000f2c <LED_Brightness+0x20>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000f1c:	2104      	movs	r1, #4
 8000f1e:	4804      	ldr	r0, [pc, #16]	; (8000f30 <LED_Brightness+0x24>)
 8000f20:	f003 fefc 	bl	8004d1c <HAL_TIM_PWM_Start>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40000400 	.word	0x40000400
 8000f30:	200002f0 	.word	0x200002f0

08000f34 <SPI_WriteRegisters>:
*/
#include "LSM9DS1.h"
#include "main.h"

void SPI_WriteRegisters(SPI_HandleTypeDef *SPIx, uint8_t csPin, uint8_t Register, uint8_t* pData, uint8_t Data_length)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	72fb      	strb	r3, [r7, #11]
 8000f42:	4613      	mov	r3, r2
 8000f44:	72bb      	strb	r3, [r7, #10]
  HAL_GPIO_WritePin(GPIOA, csPin, RESET);
 8000f46:	7afb      	ldrb	r3, [r7, #11]
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	480f      	ldr	r0, [pc, #60]	; (8000f8c <SPI_WriteRegisters+0x58>)
 8000f50:	f002 fa4a 	bl	80033e8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(SPIx, &Register, sizeof(Register), SPI_TIMEOUT);
 8000f54:	f107 010a 	add.w	r1, r7, #10
 8000f58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f003 f8e7 	bl	8004132 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(SPIx, pData, Data_length, SPI_TIMEOUT);
 8000f64:	7e3b      	ldrb	r3, [r7, #24]
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6c:	6879      	ldr	r1, [r7, #4]
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f003 f8df 	bl	8004132 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOA, csPin, SET);
 8000f74:	7afb      	ldrb	r3, [r7, #11]
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	2201      	movs	r2, #1
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <SPI_WriteRegisters+0x58>)
 8000f7e:	f002 fa33 	bl	80033e8 <HAL_GPIO_WritePin>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40020000 	.word	0x40020000

08000f90 <SPI_ReadRegisters>:
void SPI_ReadRegisters(SPI_HandleTypeDef *SPIx, uint8_t csPin, uint8_t reg, uint8_t* pData, uint8_t Data_length)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	72fb      	strb	r3, [r7, #11]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	72bb      	strb	r3, [r7, #10]
  reg = 0x80 | (reg & 0x3F);
 8000fa2:	7abb      	ldrb	r3, [r7, #10]
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000faa:	b25b      	sxtb	r3, r3
 8000fac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	72bb      	strb	r3, [r7, #10]
  HAL_GPIO_WritePin(GPIOA, csPin, RESET);
 8000fb6:	7afb      	ldrb	r3, [r7, #11]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	2200      	movs	r2, #0
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480f      	ldr	r0, [pc, #60]	; (8000ffc <SPI_ReadRegisters+0x6c>)
 8000fc0:	f002 fa12 	bl	80033e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPIx, &reg, sizeof(reg), SPI_TIMEOUT);
 8000fc4:	f107 010a 	add.w	r1, r7, #10
 8000fc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fcc:	2201      	movs	r2, #1
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f003 f8af 	bl	8004132 <HAL_SPI_Transmit>
  HAL_SPI_Receive(SPIx, pData, Data_length , SPI_TIMEOUT);
 8000fd4:	7e3b      	ldrb	r3, [r7, #24]
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f003 f9ea 	bl	80043b8 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOA, csPin, SET);
 8000fe4:	7afb      	ldrb	r3, [r7, #11]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4619      	mov	r1, r3
 8000fec:	4803      	ldr	r0, [pc, #12]	; (8000ffc <SPI_ReadRegisters+0x6c>)
 8000fee:	f002 f9fb 	bl	80033e8 <HAL_GPIO_WritePin>
}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40020000 	.word	0x40020000

08001000 <IsWhoAmI>:
void IsWhoAmI(SPI_HandleTypeDef *SPIx, uint8_t* who_am_i)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af02      	add	r7, sp, #8
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  SPI_ReadRegisters(SPIx, IMU_AG_CS_Pin, WHO_AM_I, who_am_i, sizeof(who_am_i));
 800100a:	2304      	movs	r3, #4
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	220f      	movs	r2, #15
 8001012:	2110      	movs	r1, #16
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ffbb 	bl	8000f90 <SPI_ReadRegisters>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <LSM9DS1_Read>:
void LSM9DS1_Read(SPI_HandleTypeDef *SPIx, data_t *pData)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af02      	add	r7, sp, #8
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  uint8_t gData[6];
  SPI_ReadRegisters(SPIx, IMU_AG_CS_Pin, OUT_X_H_G, gData, 6);
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	2206      	movs	r2, #6
 8001034:	9200      	str	r2, [sp, #0]
 8001036:	2219      	movs	r2, #25
 8001038:	2110      	movs	r1, #16
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffa8 	bl	8000f90 <SPI_ReadRegisters>
  pData->RawData_t.Gx_RAW  = (int16_t)((gData[0] << 8) | gData[1]);
 8001040:	7c3b      	ldrb	r3, [r7, #16]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	7c7b      	ldrb	r3, [r7, #17]
 8001048:	b21b      	sxth	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b21a      	sxth	r2, r3
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	801a      	strh	r2, [r3, #0]
  pData->RawData_t.Gx_RAW  = (int16_t)((gData[2] << 8) | gData[3]);
 8001052:	7cbb      	ldrb	r3, [r7, #18]
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b21a      	sxth	r2, r3
 8001058:	7cfb      	ldrb	r3, [r7, #19]
 800105a:	b21b      	sxth	r3, r3
 800105c:	4313      	orrs	r3, r2
 800105e:	b21a      	sxth	r2, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	801a      	strh	r2, [r3, #0]
  pData->RawData_t.Gx_RAW  = (int16_t)((gData[4] << 8) | gData[5]);
 8001064:	7d3b      	ldrb	r3, [r7, #20]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	7d7b      	ldrb	r3, [r7, #21]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21a      	sxth	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	801a      	strh	r2, [r3, #0]

  pData->Data_t.Gx = pData->RawData_t.Gx_RAW/2000;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800107c:	4a33      	ldr	r2, [pc, #204]	; (800114c <LSM9DS1_Read+0x128>)
 800107e:	fb82 1203 	smull	r1, r2, r2, r3
 8001082:	11d2      	asrs	r2, r2, #7
 8001084:	17db      	asrs	r3, r3, #31
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	b21a      	sxth	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	825a      	strh	r2, [r3, #18]
  pData->Data_t.Gy = pData->RawData_t.Gy_RAW/2000;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001094:	4a2d      	ldr	r2, [pc, #180]	; (800114c <LSM9DS1_Read+0x128>)
 8001096:	fb82 1203 	smull	r1, r2, r2, r3
 800109a:	11d2      	asrs	r2, r2, #7
 800109c:	17db      	asrs	r3, r3, #31
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	829a      	strh	r2, [r3, #20]
  pData->Data_t.Gz = pData->RawData_t.Gz_RAW/2000;
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010ac:	4a27      	ldr	r2, [pc, #156]	; (800114c <LSM9DS1_Read+0x128>)
 80010ae:	fb82 1203 	smull	r1, r2, r2, r3
 80010b2:	11d2      	asrs	r2, r2, #7
 80010b4:	17db      	asrs	r3, r3, #31
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	82da      	strh	r2, [r3, #22]

  uint8_t xlData[6];
  SPI_ReadRegisters(SPIx, IMU_AG_CS_Pin, OUT_X_H_XL, xlData, 6);
 80010be:	f107 0308 	add.w	r3, r7, #8
 80010c2:	2206      	movs	r2, #6
 80010c4:	9200      	str	r2, [sp, #0]
 80010c6:	2229      	movs	r2, #41	; 0x29
 80010c8:	2110      	movs	r1, #16
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ff60 	bl	8000f90 <SPI_ReadRegisters>
  pData->RawData_t.Ax_RAW  = (int16_t)((xlData[0] << 8) | xlData[1]);
 80010d0:	7a3b      	ldrb	r3, [r7, #8]
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	7a7b      	ldrb	r3, [r7, #9]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	4313      	orrs	r3, r2
 80010dc:	b21a      	sxth	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	80da      	strh	r2, [r3, #6]
  pData->RawData_t.Ay_RAW  = (int16_t)((xlData[2] << 8) | xlData[3]);
 80010e2:	7abb      	ldrb	r3, [r7, #10]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	7afb      	ldrb	r3, [r7, #11]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	811a      	strh	r2, [r3, #8]
  pData->RawData_t.Az_RAW  = (int16_t)((xlData[4] << 8) | xlData[5]);
 80010f4:	7b3b      	ldrb	r3, [r7, #12]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	7b7b      	ldrb	r3, [r7, #13]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21a      	sxth	r2, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	815a      	strh	r2, [r3, #10]

  pData->Data_t.Ax = pData->RawData_t.Ax_RAW/4;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800110c:	2b00      	cmp	r3, #0
 800110e:	da00      	bge.n	8001112 <LSM9DS1_Read+0xee>
 8001110:	3303      	adds	r3, #3
 8001112:	109b      	asrs	r3, r3, #2
 8001114:	b21a      	sxth	r2, r3
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	831a      	strh	r2, [r3, #24]
  pData->Data_t.Ay = pData->RawData_t.Ay_RAW/4;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001120:	2b00      	cmp	r3, #0
 8001122:	da00      	bge.n	8001126 <LSM9DS1_Read+0x102>
 8001124:	3303      	adds	r3, #3
 8001126:	109b      	asrs	r3, r3, #2
 8001128:	b21a      	sxth	r2, r3
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	835a      	strh	r2, [r3, #26]
  pData->Data_t.Az = pData->RawData_t.Az_RAW/4;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001134:	2b00      	cmp	r3, #0
 8001136:	da00      	bge.n	800113a <LSM9DS1_Read+0x116>
 8001138:	3303      	adds	r3, #3
 800113a:	109b      	asrs	r3, r3, #2
 800113c:	b21a      	sxth	r2, r3
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	839a      	strh	r2, [r3, #28]
}
 8001142:	bf00      	nop
 8001144:	3718      	adds	r7, #24
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	10624dd3 	.word	0x10624dd3

08001150 <LSM9DS1_Init>:
void LSM9DS1_Init(SPI_HandleTypeDef* SPIx)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af02      	add	r7, sp, #8
 8001156:	6078      	str	r0, [r7, #4]
	uint8_t who_am_i, temp;
  IsWhoAmI(SPIx,&who_am_i);
 8001158:	f107 030f 	add.w	r3, r7, #15
 800115c:	4619      	mov	r1, r3
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ff4e 	bl	8001000 <IsWhoAmI>
   //
   temp = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	73bb      	strb	r3, [r7, #14]
   temp = 0x78;
 8001168:	2378      	movs	r3, #120	; 0x78
 800116a:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG1_G, &temp, sizeof(temp));
 800116c:	f107 030e 	add.w	r3, r7, #14
 8001170:	2201      	movs	r2, #1
 8001172:	9200      	str	r2, [sp, #0]
 8001174:	2210      	movs	r2, #16
 8001176:	2110      	movs	r1, #16
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff fedb 	bl	8000f34 <SPI_WriteRegisters>
   //
   temp = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	73bb      	strb	r3, [r7, #14]
   temp = 0x00;
 8001182:	2300      	movs	r3, #0
 8001184:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG2_G, &temp, sizeof(temp));
 8001186:	f107 030e 	add.w	r3, r7, #14
 800118a:	2201      	movs	r2, #1
 800118c:	9200      	str	r2, [sp, #0]
 800118e:	2211      	movs	r2, #17
 8001190:	2110      	movs	r1, #16
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fece 	bl	8000f34 <SPI_WriteRegisters>
   // HIGH PASS FILTER
   temp = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	73bb      	strb	r3, [r7, #14]
   temp = 0x48u;
 800119c:	2348      	movs	r3, #72	; 0x48
 800119e:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG3_G, &temp, sizeof(temp));
 80011a0:	f107 030e 	add.w	r3, r7, #14
 80011a4:	2201      	movs	r2, #1
 80011a6:	9200      	str	r2, [sp, #0]
 80011a8:	2212      	movs	r2, #18
 80011aa:	2110      	movs	r1, #16
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff fec1 	bl	8000f34 <SPI_WriteRegisters>
   // ORIENT
   temp = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	73bb      	strb	r3, [r7, #14]
   temp = 0x00u;
 80011b6:	2300      	movs	r3, #0
 80011b8:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, ORIENT_CFG_G, &temp, sizeof(temp));
 80011ba:	f107 030e 	add.w	r3, r7, #14
 80011be:	2201      	movs	r2, #1
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	2213      	movs	r2, #19
 80011c4:	2110      	movs	r1, #16
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff feb4 	bl	8000f34 <SPI_WriteRegisters>
   // interrupts
   temp = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	73bb      	strb	r3, [r7, #14]
   temp = 0x00u;
 80011d0:	2300      	movs	r3, #0
 80011d2:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, INT_GEN_SRC_G, &temp, sizeof(temp));
 80011d4:	f107 030e 	add.w	r3, r7, #14
 80011d8:	2201      	movs	r2, #1
 80011da:	9200      	str	r2, [sp, #0]
 80011dc:	2214      	movs	r2, #20
 80011de:	2110      	movs	r1, #16
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff fea7 	bl	8000f34 <SPI_WriteRegisters>
   //Gyro Output enable
   temp = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	73bb      	strb	r3, [r7, #14]
   temp = 0x38u;
 80011ea:	2338      	movs	r3, #56	; 0x38
 80011ec:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG4, &temp, sizeof(temp));
 80011ee:	f107 030e 	add.w	r3, r7, #14
 80011f2:	2201      	movs	r2, #1
 80011f4:	9200      	str	r2, [sp, #0]
 80011f6:	221e      	movs	r2, #30
 80011f8:	2110      	movs	r1, #16
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff fe9a 	bl	8000f34 <SPI_WriteRegisters>
   // Accelerometer output enable
   temp = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	73bb      	strb	r3, [r7, #14]
   temp = 0x78u;
 8001204:	2378      	movs	r3, #120	; 0x78
 8001206:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG5_XL, &temp, sizeof(temp));
 8001208:	f107 030e 	add.w	r3, r7, #14
 800120c:	2201      	movs	r2, #1
 800120e:	9200      	str	r2, [sp, #0]
 8001210:	221f      	movs	r2, #31
 8001212:	2110      	movs	r1, #16
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff fe8d 	bl	8000f34 <SPI_WriteRegisters>
   // BW and ODR
   temp = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	73bb      	strb	r3, [r7, #14]
   temp = 0x16u;
 800121e:	2316      	movs	r3, #22
 8001220:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG6_XL, &temp, sizeof(temp));
 8001222:	f107 030e 	add.w	r3, r7, #14
 8001226:	2201      	movs	r2, #1
 8001228:	9200      	str	r2, [sp, #0]
 800122a:	2220      	movs	r2, #32
 800122c:	2110      	movs	r1, #16
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff fe80 	bl	8000f34 <SPI_WriteRegisters>
   // cut off frequency = 16Hz and Output data rate = 59.5Hz
   temp = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	73bb      	strb	r3, [r7, #14]
   temp = 0x02u;
 8001238:	2302      	movs	r3, #2
 800123a:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG7_XL, &temp, sizeof(temp));
 800123c:	f107 030e 	add.w	r3, r7, #14
 8001240:	2201      	movs	r2, #1
 8001242:	9200      	str	r2, [sp, #0]
 8001244:	2221      	movs	r2, #33	; 0x21
 8001246:	2110      	movs	r1, #16
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fe73 	bl	8000f34 <SPI_WriteRegisters>
   //
   temp = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	73bb      	strb	r3, [r7, #14]
   temp = 0x40u;
 8001252:	2340      	movs	r3, #64	; 0x40
 8001254:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG8, &temp, sizeof(temp));
 8001256:	f107 030e 	add.w	r3, r7, #14
 800125a:	2201      	movs	r2, #1
 800125c:	9200      	str	r2, [sp, #0]
 800125e:	2222      	movs	r2, #34	; 0x22
 8001260:	2110      	movs	r1, #16
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fe66 	bl	8000f34 <SPI_WriteRegisters>
   //
   temp = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	73bb      	strb	r3, [r7, #14]
   temp = 0x07u;
 800126c:	2307      	movs	r3, #7
 800126e:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, CTRL_REG9, &temp, sizeof(temp));
 8001270:	f107 030e 	add.w	r3, r7, #14
 8001274:	2201      	movs	r2, #1
 8001276:	9200      	str	r2, [sp, #0]
 8001278:	2223      	movs	r2, #35	; 0x23
 800127a:	2110      	movs	r1, #16
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff fe59 	bl	8000f34 <SPI_WriteRegisters>
   //
   temp = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	73bb      	strb	r3, [r7, #14]
   temp = 0x00u;
 8001286:	2300      	movs	r3, #0
 8001288:	73bb      	strb	r3, [r7, #14]
   SPI_WriteRegisters(SPIx, IMU_AG_CS_Pin, FIFO_CTRL, &temp, sizeof(temp));
 800128a:	f107 030e 	add.w	r3, r7, #14
 800128e:	2201      	movs	r2, #1
 8001290:	9200      	str	r2, [sp, #0]
 8001292:	222e      	movs	r2, #46	; 0x2e
 8001294:	2110      	movs	r1, #16
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe4c 	bl	8000f34 <SPI_WriteRegisters>

}
 800129c:	bf00      	nop
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <Servo_setAngle>:
 *
 * This function sets the angle for Servo 1 by calculating the corresponding PWM value and writing it to the TIM4 CCR1 register.
 *
 * @param angle The desired angle for Servo 1 in degrees.
 */
void Servo_setAngle(angle_t angle) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
    uint8_t pwm;
    pwm = ((angle*10)/90)+5;
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	4a09      	ldr	r2, [pc, #36]	; (80012d8 <Servo_setAngle+0x34>)
 80012b2:	fb82 1203 	smull	r1, r2, r2, r3
 80012b6:	1052      	asrs	r2, r2, #1
 80012b8:	17db      	asrs	r3, r3, #31
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	3305      	adds	r3, #5
 80012c0:	73fb      	strb	r3, [r7, #15]
    TIM4->CCR1 = pwm;
 80012c2:	4a06      	ldr	r2, [pc, #24]	; (80012dc <Servo_setAngle+0x38>)
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80012c8:	2100      	movs	r1, #0
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <Servo_setAngle+0x3c>)
 80012cc:	f003 fd26 	bl	8004d1c <HAL_TIM_PWM_Start>
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	38e38e39 	.word	0x38e38e39
 80012dc:	40000800 	.word	0x40000800
 80012e0:	20000338 	.word	0x20000338

080012e4 <HAL_ADC_ConvCpltCallback>:
  .Q_theta_dot = 0.001f,
  .R = 0.000001f
};

 void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	 LSM9DS1_Read(&hspi1, &pData);
 80012ec:	4915      	ldr	r1, [pc, #84]	; (8001344 <HAL_ADC_ConvCpltCallback+0x60>)
 80012ee:	4816      	ldr	r0, [pc, #88]	; (8001348 <HAL_ADC_ConvCpltCallback+0x64>)
 80012f0:	f7ff fe98 	bl	8001024 <LSM9DS1_Read>
	 MotionCapture[0] = pData.Data_t.Ax;
 80012f4:	4b13      	ldr	r3, [pc, #76]	; (8001344 <HAL_ADC_ConvCpltCallback+0x60>)
 80012f6:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_ADC_ConvCpltCallback+0x68>)
 8001304:	edc3 7a00 	vstr	s15, [r3]
	 MotionCapture[1] = pData.Data_t.Ay;
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <HAL_ADC_ConvCpltCallback+0x60>)
 800130a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <HAL_ADC_ConvCpltCallback+0x68>)
 8001318:	edc3 7a01 	vstr	s15, [r3, #4]
	 MotionCapture[2] = pData.Data_t.Az;
 800131c:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_ADC_ConvCpltCallback+0x60>)
 800131e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <HAL_ADC_ConvCpltCallback+0x68>)
 800132c:	edc3 7a02 	vstr	s15, [r3, #8]
	 LED_Brightness(100);
 8001330:	2064      	movs	r0, #100	; 0x64
 8001332:	f7ff fdeb 	bl	8000f0c <LED_Brightness>
	 Vibrator_Control(100);
 8001336:	2064      	movs	r0, #100	; 0x64
 8001338:	f7ff fdd4 	bl	8000ee4 <Vibrator_Control>
 }
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000388 	.word	0x20000388
 8001348:	20000298 	.word	0x20000298
 800134c:	200003ac 	.word	0x200003ac

08001350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001354:	f000 fda8 	bl	8001ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001358:	f000 f81e 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800135c:	f000 fa50 	bl	8001800 <MX_GPIO_Init>
  MX_DMA_Init();
 8001360:	f000 fa2e 	bl	80017c0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001364:	f000 f8ea 	bl	800153c <MX_SPI1_Init>
  MX_TIM3_Init();
 8001368:	f000 f91e 	bl	80015a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800136c:	f000 f9b2 	bl	80016d4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001370:	f000 f884 	bl	800147c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  

  LSM9DS1_Init(&hspi1);
 8001374:	4805      	ldr	r0, [pc, #20]	; (800138c <main+0x3c>)
 8001376:	f7ff feeb 	bl	8001150 <LSM9DS1_Init>
// NRF24_Init(&hspi1, 76, RF_PWR_MIN);
// NRF24_Tx_Mode(&hspi1, &Tx_Address);
 Servo_setAngle(180);
 800137a:	20b4      	movs	r0, #180	; 0xb4
 800137c:	f7ff ff92 	bl	80012a4 <Servo_setAngle>
//  Servo_setAngle(_0_DEGREE);
  HAL_ADC_Start_DMA(&hadc1,analog,2);
 8001380:	2202      	movs	r2, #2
 8001382:	4903      	ldr	r1, [pc, #12]	; (8001390 <main+0x40>)
 8001384:	4803      	ldr	r0, [pc, #12]	; (8001394 <main+0x44>)
 8001386:	f000 fe45 	bl	8002014 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800138a:	e7fe      	b.n	800138a <main+0x3a>
 800138c:	20000298 	.word	0x20000298
 8001390:	20000380 	.word	0x20000380
 8001394:	200001f0 	.word	0x200001f0

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b094      	sub	sp, #80	; 0x50
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	2234      	movs	r2, #52	; 0x34
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f005 f80d 	bl	80063c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	4b2c      	ldr	r3, [pc, #176]	; (8001474 <SystemClock_Config+0xdc>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c4:	4a2b      	ldr	r2, [pc, #172]	; (8001474 <SystemClock_Config+0xdc>)
 80013c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ca:	6413      	str	r3, [r2, #64]	; 0x40
 80013cc:	4b29      	ldr	r3, [pc, #164]	; (8001474 <SystemClock_Config+0xdc>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013d8:	2300      	movs	r3, #0
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	4b26      	ldr	r3, [pc, #152]	; (8001478 <SystemClock_Config+0xe0>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a25      	ldr	r2, [pc, #148]	; (8001478 <SystemClock_Config+0xe0>)
 80013e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	4b23      	ldr	r3, [pc, #140]	; (8001478 <SystemClock_Config+0xe0>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f4:	2301      	movs	r3, #1
 80013f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013fe:	2302      	movs	r3, #2
 8001400:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001402:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001406:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001408:	2308      	movs	r3, #8
 800140a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800140c:	23b4      	movs	r3, #180	; 0xb4
 800140e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001410:	2302      	movs	r3, #2
 8001412:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001414:	2303      	movs	r3, #3
 8001416:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001418:	2302      	movs	r3, #2
 800141a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141c:	f107 031c 	add.w	r3, r7, #28
 8001420:	4618      	mov	r0, r3
 8001422:	f002 fb5f 	bl	8003ae4 <HAL_RCC_OscConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800142c:	f000 fa7e 	bl	800192c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001430:	f001 fff4 	bl	800341c <HAL_PWREx_EnableOverDrive>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800143a:	f000 fa77 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800143e:	230f      	movs	r3, #15
 8001440:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001442:	2302      	movs	r3, #2
 8001444:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800144a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800144e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001450:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001454:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	2105      	movs	r1, #5
 800145c:	4618      	mov	r0, r3
 800145e:	f002 f82d 	bl	80034bc <HAL_RCC_ClockConfig>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001468:	f000 fa60 	bl	800192c <Error_Handler>
  }
}
 800146c:	bf00      	nop
 800146e:	3750      	adds	r7, #80	; 0x50
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	40007000 	.word	0x40007000

0800147c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <MX_ADC1_Init+0xb4>)
 8001490:	4a28      	ldr	r2, [pc, #160]	; (8001534 <MX_ADC1_Init+0xb8>)
 8001492:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001494:	4b26      	ldr	r3, [pc, #152]	; (8001530 <MX_ADC1_Init+0xb4>)
 8001496:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800149a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800149c:	4b24      	ldr	r3, [pc, #144]	; (8001530 <MX_ADC1_Init+0xb4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80014a2:	4b23      	ldr	r3, [pc, #140]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014a8:	4b21      	ldr	r3, [pc, #132]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014b6:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014bc:	4b1c      	ldr	r3, [pc, #112]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014be:	4a1e      	ldr	r2, [pc, #120]	; (8001538 <MX_ADC1_Init+0xbc>)
 80014c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014ca:	2202      	movs	r2, #2
 80014cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80014ce:	4b18      	ldr	r3, [pc, #96]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014d6:	4b16      	ldr	r3, [pc, #88]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014d8:	2201      	movs	r2, #1
 80014da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014dc:	4814      	ldr	r0, [pc, #80]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014de:	f000 fd55 	bl	8001f8c <HAL_ADC_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014e8:	f000 fa20 	bl	800192c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80014ec:	230c      	movs	r3, #12
 80014ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014f0:	2301      	movs	r3, #1
 80014f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f8:	463b      	mov	r3, r7
 80014fa:	4619      	mov	r1, r3
 80014fc:	480c      	ldr	r0, [pc, #48]	; (8001530 <MX_ADC1_Init+0xb4>)
 80014fe:	f000 fead 	bl	800225c <HAL_ADC_ConfigChannel>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001508:	f000 fa10 	bl	800192c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800150c:	230d      	movs	r3, #13
 800150e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001510:	2302      	movs	r3, #2
 8001512:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001514:	463b      	mov	r3, r7
 8001516:	4619      	mov	r1, r3
 8001518:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_ADC1_Init+0xb4>)
 800151a:	f000 fe9f 	bl	800225c <HAL_ADC_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001524:	f000 fa02 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200001f0 	.word	0x200001f0
 8001534:	40012000 	.word	0x40012000
 8001538:	0f000001 	.word	0x0f000001

0800153c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <MX_SPI1_Init+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001548:	f44f 7282 	mov.w	r2, #260	; 0x104
 800154c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_SPI1_Init+0x64>)
 800155c:	2202      	movs	r2, #2
 800155e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001562:	2201      	movs	r2, #1
 8001564:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001570:	2210      	movs	r2, #16
 8001572:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001574:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <MX_SPI1_Init+0x64>)
 800157c:	2200      	movs	r2, #0
 800157e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001582:	2200      	movs	r2, #0
 8001584:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001588:	220a      	movs	r2, #10
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800158c:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_SPI1_Init+0x64>)
 800158e:	f002 fd47 	bl	8004020 <HAL_SPI_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001598:	f000 f9c8 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000298 	.word	0x20000298
 80015a4:	40013000 	.word	0x40013000

080015a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08e      	sub	sp, #56	; 0x38
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015bc:	f107 0320 	add.w	r3, r7, #32
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
 80015d4:	615a      	str	r2, [r3, #20]
 80015d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015d8:	4b3c      	ldr	r3, [pc, #240]	; (80016cc <MX_TIM3_Init+0x124>)
 80015da:	4a3d      	ldr	r2, [pc, #244]	; (80016d0 <MX_TIM3_Init+0x128>)
 80015dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80015de:	4b3b      	ldr	r3, [pc, #236]	; (80016cc <MX_TIM3_Init+0x124>)
 80015e0:	2259      	movs	r2, #89	; 0x59
 80015e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e4:	4b39      	ldr	r3, [pc, #228]	; (80016cc <MX_TIM3_Init+0x124>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80015ea:	4b38      	ldr	r3, [pc, #224]	; (80016cc <MX_TIM3_Init+0x124>)
 80015ec:	2263      	movs	r2, #99	; 0x63
 80015ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f0:	4b36      	ldr	r3, [pc, #216]	; (80016cc <MX_TIM3_Init+0x124>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f6:	4b35      	ldr	r3, [pc, #212]	; (80016cc <MX_TIM3_Init+0x124>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015fc:	4833      	ldr	r0, [pc, #204]	; (80016cc <MX_TIM3_Init+0x124>)
 80015fe:	f003 fae5 	bl	8004bcc <HAL_TIM_Base_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001608:	f000 f990 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800160c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001612:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001616:	4619      	mov	r1, r3
 8001618:	482c      	ldr	r0, [pc, #176]	; (80016cc <MX_TIM3_Init+0x124>)
 800161a:	f003 fd09 	bl	8005030 <HAL_TIM_ConfigClockSource>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001624:	f000 f982 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001628:	4828      	ldr	r0, [pc, #160]	; (80016cc <MX_TIM3_Init+0x124>)
 800162a:	f003 fb1e 	bl	8004c6a <HAL_TIM_PWM_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001634:	f000 f97a 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001638:	2300      	movs	r3, #0
 800163a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001640:	f107 0320 	add.w	r3, r7, #32
 8001644:	4619      	mov	r1, r3
 8001646:	4821      	ldr	r0, [pc, #132]	; (80016cc <MX_TIM3_Init+0x124>)
 8001648:	f004 f8d6 	bl	80057f8 <HAL_TIMEx_MasterConfigSynchronization>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001652:	f000 f96b 	bl	800192c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001656:	2360      	movs	r3, #96	; 0x60
 8001658:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800165e:	2300      	movs	r3, #0
 8001660:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2200      	movs	r2, #0
 800166a:	4619      	mov	r1, r3
 800166c:	4817      	ldr	r0, [pc, #92]	; (80016cc <MX_TIM3_Init+0x124>)
 800166e:	f003 fc1d 	bl	8004eac <HAL_TIM_PWM_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001678:	f000 f958 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	2204      	movs	r2, #4
 8001680:	4619      	mov	r1, r3
 8001682:	4812      	ldr	r0, [pc, #72]	; (80016cc <MX_TIM3_Init+0x124>)
 8001684:	f003 fc12 	bl	8004eac <HAL_TIM_PWM_ConfigChannel>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800168e:	f000 f94d 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	2208      	movs	r2, #8
 8001696:	4619      	mov	r1, r3
 8001698:	480c      	ldr	r0, [pc, #48]	; (80016cc <MX_TIM3_Init+0x124>)
 800169a:	f003 fc07 	bl	8004eac <HAL_TIM_PWM_ConfigChannel>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 80016a4:	f000 f942 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	220c      	movs	r2, #12
 80016ac:	4619      	mov	r1, r3
 80016ae:	4807      	ldr	r0, [pc, #28]	; (80016cc <MX_TIM3_Init+0x124>)
 80016b0:	f003 fbfc 	bl	8004eac <HAL_TIM_PWM_ConfigChannel>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 80016ba:	f000 f937 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016be:	4803      	ldr	r0, [pc, #12]	; (80016cc <MX_TIM3_Init+0x124>)
 80016c0:	f000 fa5a 	bl	8001b78 <HAL_TIM_MspPostInit>

}
 80016c4:	bf00      	nop
 80016c6:	3738      	adds	r7, #56	; 0x38
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200002f0 	.word	0x200002f0
 80016d0:	40000400 	.word	0x40000400

080016d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08e      	sub	sp, #56	; 0x38
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	f107 0320 	add.w	r3, r7, #32
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
 8001700:	615a      	str	r2, [r3, #20]
 8001702:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001706:	4a2d      	ldr	r2, [pc, #180]	; (80017bc <MX_TIM4_Init+0xe8>)
 8001708:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9000-1;
 800170a:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <MX_TIM4_Init+0xe4>)
 800170c:	f242 3227 	movw	r2, #8999	; 0x2327
 8001710:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001712:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 8001718:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <MX_TIM4_Init+0xe4>)
 800171a:	22c7      	movs	r2, #199	; 0xc7
 800171c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171e:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001724:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001726:	2200      	movs	r2, #0
 8001728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800172a:	4823      	ldr	r0, [pc, #140]	; (80017b8 <MX_TIM4_Init+0xe4>)
 800172c:	f003 fa4e 	bl	8004bcc <HAL_TIM_Base_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001736:	f000 f8f9 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001740:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001744:	4619      	mov	r1, r3
 8001746:	481c      	ldr	r0, [pc, #112]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001748:	f003 fc72 	bl	8005030 <HAL_TIM_ConfigClockSource>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001752:	f000 f8eb 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001756:	4818      	ldr	r0, [pc, #96]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001758:	f003 fa87 	bl	8004c6a <HAL_TIM_PWM_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001762:	f000 f8e3 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800176e:	f107 0320 	add.w	r3, r7, #32
 8001772:	4619      	mov	r1, r3
 8001774:	4810      	ldr	r0, [pc, #64]	; (80017b8 <MX_TIM4_Init+0xe4>)
 8001776:	f004 f83f 	bl	80057f8 <HAL_TIMEx_MasterConfigSynchronization>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001780:	f000 f8d4 	bl	800192c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001784:	2360      	movs	r3, #96	; 0x60
 8001786:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800178c:	2300      	movs	r3, #0
 800178e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2200      	movs	r2, #0
 8001798:	4619      	mov	r1, r3
 800179a:	4807      	ldr	r0, [pc, #28]	; (80017b8 <MX_TIM4_Init+0xe4>)
 800179c:	f003 fb86 	bl	8004eac <HAL_TIM_PWM_ConfigChannel>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80017a6:	f000 f8c1 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017aa:	4803      	ldr	r0, [pc, #12]	; (80017b8 <MX_TIM4_Init+0xe4>)
 80017ac:	f000 f9e4 	bl	8001b78 <HAL_TIM_MspPostInit>

}
 80017b0:	bf00      	nop
 80017b2:	3738      	adds	r7, #56	; 0x38
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000338 	.word	0x20000338
 80017bc:	40000800 	.word	0x40000800

080017c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_DMA_Init+0x3c>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <MX_DMA_Init+0x3c>)
 80017d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_DMA_Init+0x3c>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2100      	movs	r1, #0
 80017e6:	2038      	movs	r0, #56	; 0x38
 80017e8:	f001 f8c3 	bl	8002972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80017ec:	2038      	movs	r0, #56	; 0x38
 80017ee:	f001 f8dc 	bl	80029aa <HAL_NVIC_EnableIRQ>

}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40023800 	.word	0x40023800

08001800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	4b40      	ldr	r3, [pc, #256]	; (800191c <MX_GPIO_Init+0x11c>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a3f      	ldr	r2, [pc, #252]	; (800191c <MX_GPIO_Init+0x11c>)
 8001820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b3d      	ldr	r3, [pc, #244]	; (800191c <MX_GPIO_Init+0x11c>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	4b39      	ldr	r3, [pc, #228]	; (800191c <MX_GPIO_Init+0x11c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a38      	ldr	r2, [pc, #224]	; (800191c <MX_GPIO_Init+0x11c>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b36      	ldr	r3, [pc, #216]	; (800191c <MX_GPIO_Init+0x11c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	4b32      	ldr	r3, [pc, #200]	; (800191c <MX_GPIO_Init+0x11c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a31      	ldr	r2, [pc, #196]	; (800191c <MX_GPIO_Init+0x11c>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b2f      	ldr	r3, [pc, #188]	; (800191c <MX_GPIO_Init+0x11c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	4b2b      	ldr	r3, [pc, #172]	; (800191c <MX_GPIO_Init+0x11c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a2a      	ldr	r2, [pc, #168]	; (800191c <MX_GPIO_Init+0x11c>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b28      	ldr	r3, [pc, #160]	; (800191c <MX_GPIO_Init+0x11c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|IMU_M_CS_Pin|IMU_AG_CS_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	211c      	movs	r1, #28
 800188a:	4825      	ldr	r0, [pc, #148]	; (8001920 <MX_GPIO_Init+0x120>)
 800188c:	f001 fdac 	bl	80033e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CS_GPIO_Port, NRF24_CS_Pin, GPIO_PIN_RESET);
 8001890:	2200      	movs	r2, #0
 8001892:	2120      	movs	r1, #32
 8001894:	4823      	ldr	r0, [pc, #140]	; (8001924 <MX_GPIO_Init+0x124>)
 8001896:	f001 fda7 	bl	80033e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	2101      	movs	r1, #1
 800189e:	4822      	ldr	r0, [pc, #136]	; (8001928 <MX_GPIO_Init+0x128>)
 80018a0:	f001 fda2 	bl	80033e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 IMU_M_CS_Pin IMU_AG_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|IMU_M_CS_Pin|IMU_AG_CS_Pin;
 80018a4:	231c      	movs	r3, #28
 80018a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	4819      	ldr	r0, [pc, #100]	; (8001920 <MX_GPIO_Init+0x120>)
 80018bc:	f001 fc00 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_INT_Pin */
  GPIO_InitStruct.Pin = NRF24_INT_Pin;
 80018c0:	2310      	movs	r3, #16
 80018c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_INT_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4813      	ldr	r0, [pc, #76]	; (8001924 <MX_GPIO_Init+0x124>)
 80018d6:	f001 fbf3 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CS_Pin */
  GPIO_InitStruct.Pin = NRF24_CS_Pin;
 80018da:	2320      	movs	r3, #32
 80018dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF24_CS_GPIO_Port, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	; (8001924 <MX_GPIO_Init+0x124>)
 80018f2:	f001 fbe5 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 80018f6:	2301      	movs	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fe:	2301      	movs	r3, #1
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	4806      	ldr	r0, [pc, #24]	; (8001928 <MX_GPIO_Init+0x128>)
 800190e:	f001 fbd7 	bl	80030c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001912:	bf00      	nop
 8001914:	3728      	adds	r7, #40	; 0x28
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	40020000 	.word	0x40020000
 8001924:	40020800 	.word	0x40020800
 8001928:	40020400 	.word	0x40020400

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	e7fe      	b.n	8001934 <Error_Handler+0x8>
	...

08001938 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <HAL_MspInit+0x4c>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <HAL_MspInit+0x4c>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
 800194e:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	603b      	str	r3, [r7, #0]
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <HAL_MspInit+0x4c>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	4a08      	ldr	r2, [pc, #32]	; (8001984 <HAL_MspInit+0x4c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001968:	6413      	str	r3, [r2, #64]	; 0x40
 800196a:	4b06      	ldr	r3, [pc, #24]	; (8001984 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001976:	2007      	movs	r0, #7
 8001978:	f000 fff0 	bl	800295c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40023800 	.word	0x40023800

08001988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <HAL_ADC_MspInit+0xdc>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d157      	bne.n	8001a5a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b2:	4a2d      	ldr	r2, [pc, #180]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ba:	4b2b      	ldr	r3, [pc, #172]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a26      	ldr	r2, [pc, #152]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019e2:	230c      	movs	r3, #12
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e6:	2303      	movs	r3, #3
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	481d      	ldr	r0, [pc, #116]	; (8001a6c <HAL_ADC_MspInit+0xe4>)
 80019f6:	f001 fb63 	bl	80030c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019fa:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019fc:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <HAL_ADC_MspInit+0xec>)
 80019fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a0c:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a38:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a3e:	480c      	ldr	r0, [pc, #48]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a40:	f000 ffce 	bl	80029e0 <HAL_DMA_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001a4a:	f7ff ff6f 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a52:	639a      	str	r2, [r3, #56]	; 0x38
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	; 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40012000 	.word	0x40012000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	20000238 	.word	0x20000238
 8001a74:	40026410 	.word	0x40026410

08001a78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a19      	ldr	r2, [pc, #100]	; (8001afc <HAL_SPI_MspInit+0x84>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d12b      	bne.n	8001af2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	4a17      	ldr	r2, [pc, #92]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001aa4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <HAL_SPI_MspInit+0x88>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ad2:	23e0      	movs	r3, #224	; 0xe0
 8001ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	; (8001b04 <HAL_SPI_MspInit+0x8c>)
 8001aee:	f001 fae7 	bl	80030c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	; 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40013000 	.word	0x40013000
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020000 	.word	0x40020000

08001b08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <HAL_TIM_Base_MspInit+0x64>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d10e      	bne.n	8001b38 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	4a13      	ldr	r2, [pc, #76]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b36:	e012      	b.n	8001b5e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	; (8001b74 <HAL_TIM_Base_MspInit+0x6c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d10d      	bne.n	8001b5e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a09      	ldr	r2, [pc, #36]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b4c:	f043 0304 	orr.w	r3, r3, #4
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <HAL_TIM_Base_MspInit+0x68>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
}
 8001b5e:	bf00      	nop
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40000400 	.word	0x40000400
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40000800 	.word	0x40000800

08001b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	; 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a24      	ldr	r2, [pc, #144]	; (8001c28 <HAL_TIM_MspPostInit+0xb0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d11f      	bne.n	8001bda <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b23      	ldr	r3, [pc, #140]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a22      	ldr	r2, [pc, #136]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001ba4:	f043 0304 	orr.w	r3, r3, #4
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b20      	ldr	r3, [pc, #128]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0304 	and.w	r3, r3, #4
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001bb6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4817      	ldr	r0, [pc, #92]	; (8001c30 <HAL_TIM_MspPostInit+0xb8>)
 8001bd4:	f001 fa74 	bl	80030c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001bd8:	e022      	b.n	8001c20 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a15      	ldr	r2, [pc, #84]	; (8001c34 <HAL_TIM_MspPostInit+0xbc>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d11d      	bne.n	8001c20 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bec:	4a0f      	ldr	r2, [pc, #60]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001bee:	f043 0302 	orr.w	r3, r3, #2
 8001bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf4:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_TIM_MspPostInit+0xb4>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c00:	2340      	movs	r3, #64	; 0x40
 8001c02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c10:	2302      	movs	r3, #2
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4807      	ldr	r0, [pc, #28]	; (8001c38 <HAL_TIM_MspPostInit+0xc0>)
 8001c1c:	f001 fa50 	bl	80030c0 <HAL_GPIO_Init>
}
 8001c20:	bf00      	nop
 8001c22:	3728      	adds	r7, #40	; 0x28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40000400 	.word	0x40000400
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020800 	.word	0x40020800
 8001c34:	40000800 	.word	0x40000800
 8001c38:	40020400 	.word	0x40020400

08001c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c40:	e7fe      	b.n	8001c40 <NMI_Handler+0x4>

08001c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c46:	e7fe      	b.n	8001c46 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c4c:	e7fe      	b.n	8001c4c <MemManage_Handler+0x4>

08001c4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c52:	e7fe      	b.n	8001c52 <BusFault_Handler+0x4>

08001c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <UsageFault_Handler+0x4>

08001c5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c88:	f000 f960 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c94:	4802      	ldr	r0, [pc, #8]	; (8001ca0 <DMA2_Stream0_IRQHandler+0x10>)
 8001c96:	f000 ffa9 	bl	8002bec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000238 	.word	0x20000238

08001ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return 1;
 8001ca8:	2301      	movs	r3, #1
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_kill>:

int _kill(int pid, int sig)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cbe:	f004 fbd5 	bl	800646c <__errno>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2216      	movs	r2, #22
 8001cc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001cc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <_exit>:

void _exit (int status)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff ffe7 	bl	8001cb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ce6:	e7fe      	b.n	8001ce6 <_exit+0x12>

08001ce8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e00a      	b.n	8001d10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cfa:	f3af 8000 	nop.w
 8001cfe:	4601      	mov	r1, r0
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	60ba      	str	r2, [r7, #8]
 8001d06:	b2ca      	uxtb	r2, r1
 8001d08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	dbf0      	blt.n	8001cfa <_read+0x12>
  }

  return len;
 8001d18:	687b      	ldr	r3, [r7, #4]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e009      	b.n	8001d48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	60ba      	str	r2, [r7, #8]
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	3301      	adds	r3, #1
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	dbf1      	blt.n	8001d34 <_write+0x12>
  }
  return len;
 8001d50:	687b      	ldr	r3, [r7, #4]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <_close>:

int _close(int file)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d82:	605a      	str	r2, [r3, #4]
  return 0;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <_isatty>:

int _isatty(int file)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d9a:	2301      	movs	r3, #1
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
	...

08001dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dcc:	4a14      	ldr	r2, [pc, #80]	; (8001e20 <_sbrk+0x5c>)
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <_sbrk+0x60>)
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd8:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <_sbrk+0x64>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d102      	bne.n	8001de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <_sbrk+0x64>)
 8001de2:	4a12      	ldr	r2, [pc, #72]	; (8001e2c <_sbrk+0x68>)
 8001de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d207      	bcs.n	8001e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df4:	f004 fb3a 	bl	800646c <__errno>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001e02:	e009      	b.n	8001e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e04:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <_sbrk+0x64>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <_sbrk+0x64>)
 8001e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e16:	68fb      	ldr	r3, [r7, #12]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20020000 	.word	0x20020000
 8001e24:	00000400 	.word	0x00000400
 8001e28:	200003b8 	.word	0x200003b8
 8001e2c:	20000510 	.word	0x20000510

08001e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <SystemInit+0x20>)
 8001e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3a:	4a05      	ldr	r2, [pc, #20]	; (8001e50 <SystemInit+0x20>)
 8001e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e58:	f7ff ffea 	bl	8001e30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e5c:	480c      	ldr	r0, [pc, #48]	; (8001e90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5e:	490d      	ldr	r1, [pc, #52]	; (8001e94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e60:	4a0d      	ldr	r2, [pc, #52]	; (8001e98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e64:	e002      	b.n	8001e6c <LoopCopyDataInit>

08001e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6a:	3304      	adds	r3, #4

08001e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e70:	d3f9      	bcc.n	8001e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e74:	4c0a      	ldr	r4, [pc, #40]	; (8001ea0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e78:	e001      	b.n	8001e7e <LoopFillZerobss>

08001e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e7c:	3204      	adds	r2, #4

08001e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e80:	d3fb      	bcc.n	8001e7a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e82:	f004 faf9 	bl	8006478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e86:	f7ff fa63 	bl	8001350 <main>
  bx  lr    
 8001e8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e94:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e98:	0800861c 	.word	0x0800861c
  ldr r2, =_sbss
 8001e9c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ea0:	2000050c 	.word	0x2000050c

08001ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea4:	e7fe      	b.n	8001ea4 <ADC_IRQHandler>
	...

08001ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eac:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <HAL_Init+0x40>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	; (8001ee8 <HAL_Init+0x40>)
 8001eb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <HAL_Init+0x40>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <HAL_Init+0x40>)
 8001ebe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_Init+0x40>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_Init+0x40>)
 8001eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f000 fd43 	bl	800295c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f000 f808 	bl	8001eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fd2c 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40023c00 	.word	0x40023c00

08001eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_InitTick+0x54>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_InitTick+0x58>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 fd5b 	bl	80029c6 <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f000 fd23 	bl	8002972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <HAL_InitTick+0x5c>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000000 	.word	0x20000000
 8001f44:	20000008 	.word	0x20000008
 8001f48:	20000004 	.word	0x20000004

08001f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_IncTick+0x20>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_IncTick+0x24>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <HAL_IncTick+0x24>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	20000008 	.word	0x20000008
 8001f70:	200003bc 	.word	0x200003bc

08001f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return uwTick;
 8001f78:	4b03      	ldr	r3, [pc, #12]	; (8001f88 <HAL_GetTick+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	200003bc 	.word	0x200003bc

08001f8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e033      	b.n	800200a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d109      	bne.n	8001fbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff fcec 	bl	8001988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d118      	bne.n	8001ffc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fd2:	f023 0302 	bic.w	r3, r3, #2
 8001fd6:	f043 0202 	orr.w	r2, r3, #2
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fa6e 	bl	80024c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	f023 0303 	bic.w	r3, r3, #3
 8001ff2:	f043 0201 	orr.w	r2, r3, #1
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	641a      	str	r2, [r3, #64]	; 0x40
 8001ffa:	e001      	b.n	8002000 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002008:	7bfb      	ldrb	r3, [r7, #15]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Start_DMA+0x1e>
 800202e:	2302      	movs	r3, #2
 8002030:	e0e9      	b.n	8002206 <HAL_ADC_Start_DMA+0x1f2>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b01      	cmp	r3, #1
 8002046:	d018      	beq.n	800207a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0201 	orr.w	r2, r2, #1
 8002056:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002058:	4b6d      	ldr	r3, [pc, #436]	; (8002210 <HAL_ADC_Start_DMA+0x1fc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a6d      	ldr	r2, [pc, #436]	; (8002214 <HAL_ADC_Start_DMA+0x200>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0c9a      	lsrs	r2, r3, #18
 8002064:	4613      	mov	r3, r2
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4413      	add	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800206c:	e002      	b.n	8002074 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3b01      	subs	r3, #1
 8002072:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f9      	bne.n	800206e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002088:	d107      	bne.n	800209a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002098:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	f040 80a1 	bne.w	80021ec <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80020b2:	f023 0301 	bic.w	r3, r3, #1
 80020b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d007      	beq.n	80020dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020e8:	d106      	bne.n	80020f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	f023 0206 	bic.w	r2, r3, #6
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	645a      	str	r2, [r3, #68]	; 0x44
 80020f6:	e002      	b.n	80020fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002106:	4b44      	ldr	r3, [pc, #272]	; (8002218 <HAL_ADC_Start_DMA+0x204>)
 8002108:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800210e:	4a43      	ldr	r2, [pc, #268]	; (800221c <HAL_ADC_Start_DMA+0x208>)
 8002110:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002116:	4a42      	ldr	r2, [pc, #264]	; (8002220 <HAL_ADC_Start_DMA+0x20c>)
 8002118:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800211e:	4a41      	ldr	r2, [pc, #260]	; (8002224 <HAL_ADC_Start_DMA+0x210>)
 8002120:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800212a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800213a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800214a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	334c      	adds	r3, #76	; 0x4c
 8002156:	4619      	mov	r1, r3
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f000 fcee 	bl	8002b3c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	2b00      	cmp	r3, #0
 800216a:	d12a      	bne.n	80021c2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a2d      	ldr	r2, [pc, #180]	; (8002228 <HAL_ADC_Start_DMA+0x214>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d015      	beq.n	80021a2 <HAL_ADC_Start_DMA+0x18e>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a2c      	ldr	r2, [pc, #176]	; (800222c <HAL_ADC_Start_DMA+0x218>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d105      	bne.n	800218c <HAL_ADC_Start_DMA+0x178>
 8002180:	4b25      	ldr	r3, [pc, #148]	; (8002218 <HAL_ADC_Start_DMA+0x204>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00a      	beq.n	80021a2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a27      	ldr	r2, [pc, #156]	; (8002230 <HAL_ADC_Start_DMA+0x21c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d136      	bne.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
 8002196:	4b20      	ldr	r3, [pc, #128]	; (8002218 <HAL_ADC_Start_DMA+0x204>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d130      	bne.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d129      	bne.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	e020      	b.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a18      	ldr	r2, [pc, #96]	; (8002228 <HAL_ADC_Start_DMA+0x214>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d11b      	bne.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d114      	bne.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	e00b      	b.n	8002204 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	f043 0210 	orr.w	r2, r3, #16
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000000 	.word	0x20000000
 8002214:	431bde83 	.word	0x431bde83
 8002218:	40012300 	.word	0x40012300
 800221c:	080026b9 	.word	0x080026b9
 8002220:	08002773 	.word	0x08002773
 8002224:	0800278f 	.word	0x0800278f
 8002228:	40012000 	.word	0x40012000
 800222c:	40012100 	.word	0x40012100
 8002230:	40012200 	.word	0x40012200

08002234 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002270:	2b01      	cmp	r3, #1
 8002272:	d101      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x1c>
 8002274:	2302      	movs	r3, #2
 8002276:	e113      	b.n	80024a0 <HAL_ADC_ConfigChannel+0x244>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b09      	cmp	r3, #9
 8002286:	d925      	bls.n	80022d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68d9      	ldr	r1, [r3, #12]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	b29b      	uxth	r3, r3
 8002294:	461a      	mov	r2, r3
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	3b1e      	subs	r3, #30
 800229e:	2207      	movs	r2, #7
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43da      	mvns	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	400a      	ands	r2, r1
 80022ac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68d9      	ldr	r1, [r3, #12]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	b29b      	uxth	r3, r3
 80022be:	4618      	mov	r0, r3
 80022c0:	4603      	mov	r3, r0
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4403      	add	r3, r0
 80022c6:	3b1e      	subs	r3, #30
 80022c8:	409a      	lsls	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	e022      	b.n	800231a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6919      	ldr	r1, [r3, #16]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	b29b      	uxth	r3, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	4613      	mov	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	2207      	movs	r2, #7
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43da      	mvns	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	400a      	ands	r2, r1
 80022f6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6919      	ldr	r1, [r3, #16]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	b29b      	uxth	r3, r3
 8002308:	4618      	mov	r0, r3
 800230a:	4603      	mov	r3, r0
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	4403      	add	r3, r0
 8002310:	409a      	lsls	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	430a      	orrs	r2, r1
 8002318:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b06      	cmp	r3, #6
 8002320:	d824      	bhi.n	800236c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	3b05      	subs	r3, #5
 8002334:	221f      	movs	r2, #31
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43da      	mvns	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	400a      	ands	r2, r1
 8002342:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	b29b      	uxth	r3, r3
 8002350:	4618      	mov	r0, r3
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	3b05      	subs	r3, #5
 800235e:	fa00 f203 	lsl.w	r2, r0, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	635a      	str	r2, [r3, #52]	; 0x34
 800236a:	e04c      	b.n	8002406 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2b0c      	cmp	r3, #12
 8002372:	d824      	bhi.n	80023be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	3b23      	subs	r3, #35	; 0x23
 8002386:	221f      	movs	r2, #31
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43da      	mvns	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	400a      	ands	r2, r1
 8002394:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	4618      	mov	r0, r3
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	3b23      	subs	r3, #35	; 0x23
 80023b0:	fa00 f203 	lsl.w	r2, r0, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	631a      	str	r2, [r3, #48]	; 0x30
 80023bc:	e023      	b.n	8002406 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	3b41      	subs	r3, #65	; 0x41
 80023d0:	221f      	movs	r2, #31
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	43da      	mvns	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	400a      	ands	r2, r1
 80023de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	4618      	mov	r0, r3
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4413      	add	r3, r2
 80023f8:	3b41      	subs	r3, #65	; 0x41
 80023fa:	fa00 f203 	lsl.w	r2, r0, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002406:	4b29      	ldr	r3, [pc, #164]	; (80024ac <HAL_ADC_ConfigChannel+0x250>)
 8002408:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a28      	ldr	r2, [pc, #160]	; (80024b0 <HAL_ADC_ConfigChannel+0x254>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10f      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1d8>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b12      	cmp	r3, #18
 800241a:	d10b      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <HAL_ADC_ConfigChannel+0x254>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d12b      	bne.n	8002496 <HAL_ADC_ConfigChannel+0x23a>
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a1c      	ldr	r2, [pc, #112]	; (80024b4 <HAL_ADC_ConfigChannel+0x258>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d003      	beq.n	8002450 <HAL_ADC_ConfigChannel+0x1f4>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b11      	cmp	r3, #17
 800244e:	d122      	bne.n	8002496 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a11      	ldr	r2, [pc, #68]	; (80024b4 <HAL_ADC_ConfigChannel+0x258>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d111      	bne.n	8002496 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002472:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <HAL_ADC_ConfigChannel+0x25c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a11      	ldr	r2, [pc, #68]	; (80024bc <HAL_ADC_ConfigChannel+0x260>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	0c9a      	lsrs	r2, r3, #18
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002488:	e002      	b.n	8002490 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	3b01      	subs	r3, #1
 800248e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f9      	bne.n	800248a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	40012300 	.word	0x40012300
 80024b0:	40012000 	.word	0x40012000
 80024b4:	10000012 	.word	0x10000012
 80024b8:	20000000 	.word	0x20000000
 80024bc:	431bde83 	.word	0x431bde83

080024c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024c8:	4b79      	ldr	r3, [pc, #484]	; (80026b0 <ADC_Init+0x1f0>)
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	431a      	orrs	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	685a      	ldr	r2, [r3, #4]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6859      	ldr	r1, [r3, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	021a      	lsls	r2, r3, #8
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002518:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6859      	ldr	r1, [r3, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800253a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6899      	ldr	r1, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <ADC_Init+0x1f4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d022      	beq.n	800259e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002566:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6899      	ldr	r1, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002588:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6899      	ldr	r1, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	609a      	str	r2, [r3, #8]
 800259c:	e00f      	b.n	80025be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0202 	bic.w	r2, r2, #2
 80025cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6899      	ldr	r1, [r3, #8]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	7e1b      	ldrb	r3, [r3, #24]
 80025d8:	005a      	lsls	r2, r3, #1
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d01b      	beq.n	8002624 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800260a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6859      	ldr	r1, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	3b01      	subs	r3, #1
 8002618:	035a      	lsls	r2, r3, #13
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	e007      	b.n	8002634 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002632:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002642:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	3b01      	subs	r3, #1
 8002650:	051a      	lsls	r2, r3, #20
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002668:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6899      	ldr	r1, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002676:	025a      	lsls	r2, r3, #9
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800268e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6899      	ldr	r1, [r3, #8]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	029a      	lsls	r2, r3, #10
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	609a      	str	r2, [r3, #8]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	40012300 	.word	0x40012300
 80026b4:	0f000001 	.word	0x0f000001

080026b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d13c      	bne.n	800274c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d12b      	bne.n	8002744 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d127      	bne.n	8002744 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d006      	beq.n	8002710 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800270c:	2b00      	cmp	r3, #0
 800270e:	d119      	bne.n	8002744 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0220 	bic.w	r2, r2, #32
 800271e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002724:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d105      	bne.n	8002744 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	f043 0201 	orr.w	r2, r3, #1
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7fe fdcd 	bl	80012e4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800274a:	e00e      	b.n	800276a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f7ff fd75 	bl	8002248 <HAL_ADC_ErrorCallback>
}
 800275e:	e004      	b.n	800276a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	4798      	blx	r3
}
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b084      	sub	sp, #16
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f7ff fd57 	bl	8002234 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b084      	sub	sp, #16
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2240      	movs	r2, #64	; 0x40
 80027a0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a6:	f043 0204 	orr.w	r2, r3, #4
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f7ff fd4a 	bl	8002248 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <__NVIC_SetPriorityGrouping+0x44>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027d8:	4013      	ands	r3, r2
 80027da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ee:	4a04      	ldr	r2, [pc, #16]	; (8002800 <__NVIC_SetPriorityGrouping+0x44>)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	60d3      	str	r3, [r2, #12]
}
 80027f4:	bf00      	nop
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002808:	4b04      	ldr	r3, [pc, #16]	; (800281c <__NVIC_GetPriorityGrouping+0x18>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	0a1b      	lsrs	r3, r3, #8
 800280e:	f003 0307 	and.w	r3, r3, #7
}
 8002812:	4618      	mov	r0, r3
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	2b00      	cmp	r3, #0
 8002830:	db0b      	blt.n	800284a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	f003 021f 	and.w	r2, r3, #31
 8002838:	4907      	ldr	r1, [pc, #28]	; (8002858 <__NVIC_EnableIRQ+0x38>)
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	2001      	movs	r0, #1
 8002842:	fa00 f202 	lsl.w	r2, r0, r2
 8002846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	e000e100 	.word	0xe000e100

0800285c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	6039      	str	r1, [r7, #0]
 8002866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286c:	2b00      	cmp	r3, #0
 800286e:	db0a      	blt.n	8002886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	b2da      	uxtb	r2, r3
 8002874:	490c      	ldr	r1, [pc, #48]	; (80028a8 <__NVIC_SetPriority+0x4c>)
 8002876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287a:	0112      	lsls	r2, r2, #4
 800287c:	b2d2      	uxtb	r2, r2
 800287e:	440b      	add	r3, r1
 8002880:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002884:	e00a      	b.n	800289c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	b2da      	uxtb	r2, r3
 800288a:	4908      	ldr	r1, [pc, #32]	; (80028ac <__NVIC_SetPriority+0x50>)
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	3b04      	subs	r3, #4
 8002894:	0112      	lsls	r2, r2, #4
 8002896:	b2d2      	uxtb	r2, r2
 8002898:	440b      	add	r3, r1
 800289a:	761a      	strb	r2, [r3, #24]
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000e100 	.word	0xe000e100
 80028ac:	e000ed00 	.word	0xe000ed00

080028b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b089      	sub	sp, #36	; 0x24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f1c3 0307 	rsb	r3, r3, #7
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	bf28      	it	cs
 80028ce:	2304      	movcs	r3, #4
 80028d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3304      	adds	r3, #4
 80028d6:	2b06      	cmp	r3, #6
 80028d8:	d902      	bls.n	80028e0 <NVIC_EncodePriority+0x30>
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	3b03      	subs	r3, #3
 80028de:	e000      	b.n	80028e2 <NVIC_EncodePriority+0x32>
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e4:	f04f 32ff 	mov.w	r2, #4294967295
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43da      	mvns	r2, r3
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	401a      	ands	r2, r3
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028f8:	f04f 31ff 	mov.w	r1, #4294967295
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002902:	43d9      	mvns	r1, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002908:	4313      	orrs	r3, r2
         );
}
 800290a:	4618      	mov	r0, r3
 800290c:	3724      	adds	r7, #36	; 0x24
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
	...

08002918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3b01      	subs	r3, #1
 8002924:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002928:	d301      	bcc.n	800292e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800292a:	2301      	movs	r3, #1
 800292c:	e00f      	b.n	800294e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800292e:	4a0a      	ldr	r2, [pc, #40]	; (8002958 <SysTick_Config+0x40>)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3b01      	subs	r3, #1
 8002934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002936:	210f      	movs	r1, #15
 8002938:	f04f 30ff 	mov.w	r0, #4294967295
 800293c:	f7ff ff8e 	bl	800285c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002940:	4b05      	ldr	r3, [pc, #20]	; (8002958 <SysTick_Config+0x40>)
 8002942:	2200      	movs	r2, #0
 8002944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002946:	4b04      	ldr	r3, [pc, #16]	; (8002958 <SysTick_Config+0x40>)
 8002948:	2207      	movs	r2, #7
 800294a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	e000e010 	.word	0xe000e010

0800295c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff ff29 	bl	80027bc <__NVIC_SetPriorityGrouping>
}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002972:	b580      	push	{r7, lr}
 8002974:	b086      	sub	sp, #24
 8002976:	af00      	add	r7, sp, #0
 8002978:	4603      	mov	r3, r0
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002984:	f7ff ff3e 	bl	8002804 <__NVIC_GetPriorityGrouping>
 8002988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	6978      	ldr	r0, [r7, #20]
 8002990:	f7ff ff8e 	bl	80028b0 <NVIC_EncodePriority>
 8002994:	4602      	mov	r2, r0
 8002996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299a:	4611      	mov	r1, r2
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff5d 	bl	800285c <__NVIC_SetPriority>
}
 80029a2:	bf00      	nop
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	4603      	mov	r3, r0
 80029b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff31 	bl	8002820 <__NVIC_EnableIRQ>
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff ffa2 	bl	8002918 <SysTick_Config>
 80029d4:	4603      	mov	r3, r0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029ec:	f7ff fac2 	bl	8001f74 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e099      	b.n	8002b30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1c:	e00f      	b.n	8002a3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a1e:	f7ff faa9 	bl	8001f74 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d908      	bls.n	8002a3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2203      	movs	r2, #3
 8002a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e078      	b.n	8002b30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e8      	bne.n	8002a1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	4b38      	ldr	r3, [pc, #224]	; (8002b38 <HAL_DMA_Init+0x158>)
 8002a58:	4013      	ands	r3, r2
 8002a5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d107      	bne.n	8002aa8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f023 0307 	bic.w	r3, r3, #7
 8002abe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d117      	bne.n	8002b02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad6:	697a      	ldr	r2, [r7, #20]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00e      	beq.n	8002b02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 fa6f 	bl	8002fc8 <DMA_CheckFifoParam>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d008      	beq.n	8002b02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2240      	movs	r2, #64	; 0x40
 8002af4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002afe:	2301      	movs	r3, #1
 8002b00:	e016      	b.n	8002b30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 fa26 	bl	8002f5c <DMA_CalcBaseAndBitshift>
 8002b10:	4603      	mov	r3, r0
 8002b12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b18:	223f      	movs	r2, #63	; 0x3f
 8002b1a:	409a      	lsls	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	f010803f 	.word	0xf010803f

08002b3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
 8002b48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_DMA_Start_IT+0x26>
 8002b5e:	2302      	movs	r3, #2
 8002b60:	e040      	b.n	8002be4 <HAL_DMA_Start_IT+0xa8>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d12f      	bne.n	8002bd6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68b9      	ldr	r1, [r7, #8]
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f9b8 	bl	8002f00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b94:	223f      	movs	r2, #63	; 0x3f
 8002b96:	409a      	lsls	r2, r3
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 0216 	orr.w	r2, r2, #22
 8002baa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d007      	beq.n	8002bc4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0208 	orr.w	r2, r2, #8
 8002bc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	e005      	b.n	8002be2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bde:	2302      	movs	r3, #2
 8002be0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bf8:	4b8e      	ldr	r3, [pc, #568]	; (8002e34 <HAL_DMA_IRQHandler+0x248>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a8e      	ldr	r2, [pc, #568]	; (8002e38 <HAL_DMA_IRQHandler+0x24c>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	0a9b      	lsrs	r3, r3, #10
 8002c04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c16:	2208      	movs	r2, #8
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d01a      	beq.n	8002c58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d013      	beq.n	8002c58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0204 	bic.w	r2, r2, #4
 8002c3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c44:	2208      	movs	r2, #8
 8002c46:	409a      	lsls	r2, r3
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c50:	f043 0201 	orr.w	r2, r3, #1
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d012      	beq.n	8002c8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00b      	beq.n	8002c8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	409a      	lsls	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c86:	f043 0202 	orr.w	r2, r3, #2
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c92:	2204      	movs	r2, #4
 8002c94:	409a      	lsls	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d012      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00b      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb0:	2204      	movs	r2, #4
 8002cb2:	409a      	lsls	r2, r3
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbc:	f043 0204 	orr.w	r2, r3, #4
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc8:	2210      	movs	r2, #16
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d043      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d03c      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce6:	2210      	movs	r2, #16
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d018      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d108      	bne.n	8002d1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d024      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	4798      	blx	r3
 8002d1a:	e01f      	b.n	8002d5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01b      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	4798      	blx	r3
 8002d2c:	e016      	b.n	8002d5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d107      	bne.n	8002d4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0208 	bic.w	r2, r2, #8
 8002d4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d60:	2220      	movs	r2, #32
 8002d62:	409a      	lsls	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 808f 	beq.w	8002e8c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 8087 	beq.w	8002e8c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d82:	2220      	movs	r2, #32
 8002d84:	409a      	lsls	r2, r3
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b05      	cmp	r3, #5
 8002d94:	d136      	bne.n	8002e04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0216 	bic.w	r2, r2, #22
 8002da4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695a      	ldr	r2, [r3, #20]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d103      	bne.n	8002dc6 <HAL_DMA_IRQHandler+0x1da>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d007      	beq.n	8002dd6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0208 	bic.w	r2, r2, #8
 8002dd4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dda:	223f      	movs	r2, #63	; 0x3f
 8002ddc:	409a      	lsls	r2, r3
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d07e      	beq.n	8002ef8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	4798      	blx	r3
        }
        return;
 8002e02:	e079      	b.n	8002ef8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d01d      	beq.n	8002e4e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10d      	bne.n	8002e3c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d031      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	4798      	blx	r3
 8002e30:	e02c      	b.n	8002e8c <HAL_DMA_IRQHandler+0x2a0>
 8002e32:	bf00      	nop
 8002e34:	20000000 	.word	0x20000000
 8002e38:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d023      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	4798      	blx	r3
 8002e4c:	e01e      	b.n	8002e8c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10f      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0210 	bic.w	r2, r2, #16
 8002e6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d032      	beq.n	8002efa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d022      	beq.n	8002ee6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2205      	movs	r2, #5
 8002ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0201 	bic.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d307      	bcc.n	8002ed4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f2      	bne.n	8002eb8 <HAL_DMA_IRQHandler+0x2cc>
 8002ed2:	e000      	b.n	8002ed6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ed4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d005      	beq.n	8002efa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	4798      	blx	r3
 8002ef6:	e000      	b.n	8002efa <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ef8:	bf00      	nop
    }
  }
}
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
 8002f0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	2b40      	cmp	r3, #64	; 0x40
 8002f2c:	d108      	bne.n	8002f40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f3e:	e007      	b.n	8002f50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	60da      	str	r2, [r3, #12]
}
 8002f50:	bf00      	nop
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	3b10      	subs	r3, #16
 8002f6c:	4a14      	ldr	r2, [pc, #80]	; (8002fc0 <DMA_CalcBaseAndBitshift+0x64>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	091b      	lsrs	r3, r3, #4
 8002f74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f76:	4a13      	ldr	r2, [pc, #76]	; (8002fc4 <DMA_CalcBaseAndBitshift+0x68>)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d909      	bls.n	8002f9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f92:	f023 0303 	bic.w	r3, r3, #3
 8002f96:	1d1a      	adds	r2, r3, #4
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	659a      	str	r2, [r3, #88]	; 0x58
 8002f9c:	e007      	b.n	8002fae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fa6:	f023 0303 	bic.w	r3, r3, #3
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	aaaaaaab 	.word	0xaaaaaaab
 8002fc4:	08008290 	.word	0x08008290

08002fc8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d11f      	bne.n	8003022 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d856      	bhi.n	8003096 <DMA_CheckFifoParam+0xce>
 8002fe8:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <DMA_CheckFifoParam+0x28>)
 8002fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fee:	bf00      	nop
 8002ff0:	08003001 	.word	0x08003001
 8002ff4:	08003013 	.word	0x08003013
 8002ff8:	08003001 	.word	0x08003001
 8002ffc:	08003097 	.word	0x08003097
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d046      	beq.n	800309a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003010:	e043      	b.n	800309a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003016:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800301a:	d140      	bne.n	800309e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003020:	e03d      	b.n	800309e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800302a:	d121      	bne.n	8003070 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b03      	cmp	r3, #3
 8003030:	d837      	bhi.n	80030a2 <DMA_CheckFifoParam+0xda>
 8003032:	a201      	add	r2, pc, #4	; (adr r2, 8003038 <DMA_CheckFifoParam+0x70>)
 8003034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003038:	08003049 	.word	0x08003049
 800303c:	0800304f 	.word	0x0800304f
 8003040:	08003049 	.word	0x08003049
 8003044:	08003061 	.word	0x08003061
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
      break;
 800304c:	e030      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003052:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d025      	beq.n	80030a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800305e:	e022      	b.n	80030a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003064:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003068:	d11f      	bne.n	80030aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800306e:	e01c      	b.n	80030aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b02      	cmp	r3, #2
 8003074:	d903      	bls.n	800307e <DMA_CheckFifoParam+0xb6>
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d003      	beq.n	8003084 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800307c:	e018      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
      break;
 8003082:	e015      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00e      	beq.n	80030ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
      break;
 8003094:	e00b      	b.n	80030ae <DMA_CheckFifoParam+0xe6>
      break;
 8003096:	bf00      	nop
 8003098:	e00a      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;
 800309a:	bf00      	nop
 800309c:	e008      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;
 800309e:	bf00      	nop
 80030a0:	e006      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;
 80030a2:	bf00      	nop
 80030a4:	e004      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;
 80030a6:	bf00      	nop
 80030a8:	e002      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80030aa:	bf00      	nop
 80030ac:	e000      	b.n	80030b0 <DMA_CheckFifoParam+0xe8>
      break;
 80030ae:	bf00      	nop
    }
  } 
  
  return status; 
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop

080030c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b089      	sub	sp, #36	; 0x24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
 80030da:	e165      	b.n	80033a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030dc:	2201      	movs	r2, #1
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	f040 8154 	bne.w	80033a2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	2b01      	cmp	r3, #1
 8003104:	d005      	beq.n	8003112 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800310e:	2b02      	cmp	r3, #2
 8003110:	d130      	bne.n	8003174 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	2203      	movs	r2, #3
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003148:	2201      	movs	r2, #1
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	091b      	lsrs	r3, r3, #4
 800315e:	f003 0201 	and.w	r2, r3, #1
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b03      	cmp	r3, #3
 800317e:	d017      	beq.n	80031b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	2203      	movs	r2, #3
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0303 	and.w	r3, r3, #3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d123      	bne.n	8003204 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	08da      	lsrs	r2, r3, #3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3208      	adds	r2, #8
 80031c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	220f      	movs	r2, #15
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	08da      	lsrs	r2, r3, #3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3208      	adds	r2, #8
 80031fe:	69b9      	ldr	r1, [r7, #24]
 8003200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	2203      	movs	r2, #3
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 0203 	and.w	r2, r3, #3
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80ae 	beq.w	80033a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003246:	2300      	movs	r3, #0
 8003248:	60fb      	str	r3, [r7, #12]
 800324a:	4b5d      	ldr	r3, [pc, #372]	; (80033c0 <HAL_GPIO_Init+0x300>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	4a5c      	ldr	r2, [pc, #368]	; (80033c0 <HAL_GPIO_Init+0x300>)
 8003250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003254:	6453      	str	r3, [r2, #68]	; 0x44
 8003256:	4b5a      	ldr	r3, [pc, #360]	; (80033c0 <HAL_GPIO_Init+0x300>)
 8003258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003262:	4a58      	ldr	r2, [pc, #352]	; (80033c4 <HAL_GPIO_Init+0x304>)
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	3302      	adds	r3, #2
 800326a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	220f      	movs	r2, #15
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43db      	mvns	r3, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4013      	ands	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4f      	ldr	r2, [pc, #316]	; (80033c8 <HAL_GPIO_Init+0x308>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d025      	beq.n	80032da <HAL_GPIO_Init+0x21a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4e      	ldr	r2, [pc, #312]	; (80033cc <HAL_GPIO_Init+0x30c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d01f      	beq.n	80032d6 <HAL_GPIO_Init+0x216>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a4d      	ldr	r2, [pc, #308]	; (80033d0 <HAL_GPIO_Init+0x310>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d019      	beq.n	80032d2 <HAL_GPIO_Init+0x212>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a4c      	ldr	r2, [pc, #304]	; (80033d4 <HAL_GPIO_Init+0x314>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d013      	beq.n	80032ce <HAL_GPIO_Init+0x20e>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a4b      	ldr	r2, [pc, #300]	; (80033d8 <HAL_GPIO_Init+0x318>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d00d      	beq.n	80032ca <HAL_GPIO_Init+0x20a>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a4a      	ldr	r2, [pc, #296]	; (80033dc <HAL_GPIO_Init+0x31c>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d007      	beq.n	80032c6 <HAL_GPIO_Init+0x206>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a49      	ldr	r2, [pc, #292]	; (80033e0 <HAL_GPIO_Init+0x320>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d101      	bne.n	80032c2 <HAL_GPIO_Init+0x202>
 80032be:	2306      	movs	r3, #6
 80032c0:	e00c      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032c2:	2307      	movs	r3, #7
 80032c4:	e00a      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032c6:	2305      	movs	r3, #5
 80032c8:	e008      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032ca:	2304      	movs	r3, #4
 80032cc:	e006      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032ce:	2303      	movs	r3, #3
 80032d0:	e004      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032d2:	2302      	movs	r3, #2
 80032d4:	e002      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_GPIO_Init+0x21c>
 80032da:	2300      	movs	r3, #0
 80032dc:	69fa      	ldr	r2, [r7, #28]
 80032de:	f002 0203 	and.w	r2, r2, #3
 80032e2:	0092      	lsls	r2, r2, #2
 80032e4:	4093      	lsls	r3, r2
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032ec:	4935      	ldr	r1, [pc, #212]	; (80033c4 <HAL_GPIO_Init+0x304>)
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032fa:	4b3a      	ldr	r3, [pc, #232]	; (80033e4 <HAL_GPIO_Init+0x324>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800331e:	4a31      	ldr	r2, [pc, #196]	; (80033e4 <HAL_GPIO_Init+0x324>)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003324:	4b2f      	ldr	r3, [pc, #188]	; (80033e4 <HAL_GPIO_Init+0x324>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003348:	4a26      	ldr	r2, [pc, #152]	; (80033e4 <HAL_GPIO_Init+0x324>)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800334e:	4b25      	ldr	r3, [pc, #148]	; (80033e4 <HAL_GPIO_Init+0x324>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003372:	4a1c      	ldr	r2, [pc, #112]	; (80033e4 <HAL_GPIO_Init+0x324>)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003378:	4b1a      	ldr	r3, [pc, #104]	; (80033e4 <HAL_GPIO_Init+0x324>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d003      	beq.n	800339c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800339c:	4a11      	ldr	r2, [pc, #68]	; (80033e4 <HAL_GPIO_Init+0x324>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3301      	adds	r3, #1
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	2b0f      	cmp	r3, #15
 80033ac:	f67f ae96 	bls.w	80030dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3724      	adds	r7, #36	; 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40023800 	.word	0x40023800
 80033c4:	40013800 	.word	0x40013800
 80033c8:	40020000 	.word	0x40020000
 80033cc:	40020400 	.word	0x40020400
 80033d0:	40020800 	.word	0x40020800
 80033d4:	40020c00 	.word	0x40020c00
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40021400 	.word	0x40021400
 80033e0:	40021800 	.word	0x40021800
 80033e4:	40013c00 	.word	0x40013c00

080033e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	807b      	strh	r3, [r7, #2]
 80033f4:	4613      	mov	r3, r2
 80033f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033f8:	787b      	ldrb	r3, [r7, #1]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033fe:	887a      	ldrh	r2, [r7, #2]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003404:	e003      	b.n	800340e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003406:	887b      	ldrh	r3, [r7, #2]
 8003408:	041a      	lsls	r2, r3, #16
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	619a      	str	r2, [r3, #24]
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
	...

0800341c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	603b      	str	r3, [r7, #0]
 800342a:	4b20      	ldr	r3, [pc, #128]	; (80034ac <HAL_PWREx_EnableOverDrive+0x90>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_PWREx_EnableOverDrive+0x90>)
 8003430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003434:	6413      	str	r3, [r2, #64]	; 0x40
 8003436:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <HAL_PWREx_EnableOverDrive+0x90>)
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003442:	4b1b      	ldr	r3, [pc, #108]	; (80034b0 <HAL_PWREx_EnableOverDrive+0x94>)
 8003444:	2201      	movs	r2, #1
 8003446:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003448:	f7fe fd94 	bl	8001f74 <HAL_GetTick>
 800344c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800344e:	e009      	b.n	8003464 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003450:	f7fe fd90 	bl	8001f74 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800345e:	d901      	bls.n	8003464 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e01f      	b.n	80034a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003464:	4b13      	ldr	r3, [pc, #76]	; (80034b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800346c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003470:	d1ee      	bne.n	8003450 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003472:	4b11      	ldr	r3, [pc, #68]	; (80034b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003474:	2201      	movs	r2, #1
 8003476:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003478:	f7fe fd7c 	bl	8001f74 <HAL_GetTick>
 800347c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800347e:	e009      	b.n	8003494 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003480:	f7fe fd78 	bl	8001f74 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800348e:	d901      	bls.n	8003494 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e007      	b.n	80034a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003494:	4b07      	ldr	r3, [pc, #28]	; (80034b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034a0:	d1ee      	bne.n	8003480 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	420e0040 	.word	0x420e0040
 80034b4:	40007000 	.word	0x40007000
 80034b8:	420e0044 	.word	0x420e0044

080034bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0cc      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034d0:	4b68      	ldr	r3, [pc, #416]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 030f 	and.w	r3, r3, #15
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d90c      	bls.n	80034f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034de:	4b65      	ldr	r3, [pc, #404]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e6:	4b63      	ldr	r3, [pc, #396]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0b8      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d020      	beq.n	8003546 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b00      	cmp	r3, #0
 800350e:	d005      	beq.n	800351c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003510:	4b59      	ldr	r3, [pc, #356]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	4a58      	ldr	r2, [pc, #352]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800351a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003528:	4b53      	ldr	r3, [pc, #332]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	4a52      	ldr	r2, [pc, #328]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003532:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003534:	4b50      	ldr	r3, [pc, #320]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	494d      	ldr	r1, [pc, #308]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	4313      	orrs	r3, r2
 8003544:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d044      	beq.n	80035dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d107      	bne.n	800356a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4b47      	ldr	r3, [pc, #284]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d119      	bne.n	800359a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e07f      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d003      	beq.n	800357a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003576:	2b03      	cmp	r3, #3
 8003578:	d107      	bne.n	800358a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800357a:	4b3f      	ldr	r3, [pc, #252]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06f      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800358a:	4b3b      	ldr	r3, [pc, #236]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e067      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800359a:	4b37      	ldr	r3, [pc, #220]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f023 0203 	bic.w	r2, r3, #3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4934      	ldr	r1, [pc, #208]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035ac:	f7fe fce2 	bl	8001f74 <HAL_GetTick>
 80035b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b4:	f7fe fcde 	bl	8001f74 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e04f      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ca:	4b2b      	ldr	r3, [pc, #172]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 020c 	and.w	r2, r3, #12
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	429a      	cmp	r2, r3
 80035da:	d1eb      	bne.n	80035b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035dc:	4b25      	ldr	r3, [pc, #148]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d20c      	bcs.n	8003604 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ea:	4b22      	ldr	r3, [pc, #136]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <HAL_RCC_ClockConfig+0x1b8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 030f 	and.w	r3, r3, #15
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e032      	b.n	800366a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003610:	4b19      	ldr	r3, [pc, #100]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4916      	ldr	r1, [pc, #88]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	4313      	orrs	r3, r2
 8003620:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d009      	beq.n	8003642 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800362e:	4b12      	ldr	r3, [pc, #72]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	490e      	ldr	r1, [pc, #56]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800363e:	4313      	orrs	r3, r2
 8003640:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003642:	f000 f821 	bl	8003688 <HAL_RCC_GetSysClockFreq>
 8003646:	4602      	mov	r2, r0
 8003648:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	490a      	ldr	r1, [pc, #40]	; (800367c <HAL_RCC_ClockConfig+0x1c0>)
 8003654:	5ccb      	ldrb	r3, [r1, r3]
 8003656:	fa22 f303 	lsr.w	r3, r2, r3
 800365a:	4a09      	ldr	r2, [pc, #36]	; (8003680 <HAL_RCC_ClockConfig+0x1c4>)
 800365c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800365e:	4b09      	ldr	r3, [pc, #36]	; (8003684 <HAL_RCC_ClockConfig+0x1c8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4618      	mov	r0, r3
 8003664:	f7fe fc42 	bl	8001eec <HAL_InitTick>

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40023c00 	.word	0x40023c00
 8003678:	40023800 	.word	0x40023800
 800367c:	08008280 	.word	0x08008280
 8003680:	20000000 	.word	0x20000000
 8003684:	20000004 	.word	0x20000004

08003688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800368c:	b0ae      	sub	sp, #184	; 0xb8
 800368e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ae:	4bcb      	ldr	r3, [pc, #812]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b0c      	cmp	r3, #12
 80036b8:	f200 8204 	bhi.w	8003ac4 <HAL_RCC_GetSysClockFreq+0x43c>
 80036bc:	a201      	add	r2, pc, #4	; (adr r2, 80036c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80036be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c2:	bf00      	nop
 80036c4:	080036f9 	.word	0x080036f9
 80036c8:	08003ac5 	.word	0x08003ac5
 80036cc:	08003ac5 	.word	0x08003ac5
 80036d0:	08003ac5 	.word	0x08003ac5
 80036d4:	08003701 	.word	0x08003701
 80036d8:	08003ac5 	.word	0x08003ac5
 80036dc:	08003ac5 	.word	0x08003ac5
 80036e0:	08003ac5 	.word	0x08003ac5
 80036e4:	08003709 	.word	0x08003709
 80036e8:	08003ac5 	.word	0x08003ac5
 80036ec:	08003ac5 	.word	0x08003ac5
 80036f0:	08003ac5 	.word	0x08003ac5
 80036f4:	080038f9 	.word	0x080038f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036f8:	4bb9      	ldr	r3, [pc, #740]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80036fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80036fe:	e1e5      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003700:	4bb7      	ldr	r3, [pc, #732]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003706:	e1e1      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003708:	4bb4      	ldr	r3, [pc, #720]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003710:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003714:	4bb1      	ldr	r3, [pc, #708]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d071      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003720:	4bae      	ldr	r3, [pc, #696]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	099b      	lsrs	r3, r3, #6
 8003726:	2200      	movs	r2, #0
 8003728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800372c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003730:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003738:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800373c:	2300      	movs	r3, #0
 800373e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003742:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003746:	4622      	mov	r2, r4
 8003748:	462b      	mov	r3, r5
 800374a:	f04f 0000 	mov.w	r0, #0
 800374e:	f04f 0100 	mov.w	r1, #0
 8003752:	0159      	lsls	r1, r3, #5
 8003754:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003758:	0150      	lsls	r0, r2, #5
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4621      	mov	r1, r4
 8003760:	1a51      	subs	r1, r2, r1
 8003762:	6439      	str	r1, [r7, #64]	; 0x40
 8003764:	4629      	mov	r1, r5
 8003766:	eb63 0301 	sbc.w	r3, r3, r1
 800376a:	647b      	str	r3, [r7, #68]	; 0x44
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	f04f 0300 	mov.w	r3, #0
 8003774:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003778:	4649      	mov	r1, r9
 800377a:	018b      	lsls	r3, r1, #6
 800377c:	4641      	mov	r1, r8
 800377e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003782:	4641      	mov	r1, r8
 8003784:	018a      	lsls	r2, r1, #6
 8003786:	4641      	mov	r1, r8
 8003788:	1a51      	subs	r1, r2, r1
 800378a:	63b9      	str	r1, [r7, #56]	; 0x38
 800378c:	4649      	mov	r1, r9
 800378e:	eb63 0301 	sbc.w	r3, r3, r1
 8003792:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80037a0:	4649      	mov	r1, r9
 80037a2:	00cb      	lsls	r3, r1, #3
 80037a4:	4641      	mov	r1, r8
 80037a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037aa:	4641      	mov	r1, r8
 80037ac:	00ca      	lsls	r2, r1, #3
 80037ae:	4610      	mov	r0, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	4622      	mov	r2, r4
 80037b6:	189b      	adds	r3, r3, r2
 80037b8:	633b      	str	r3, [r7, #48]	; 0x30
 80037ba:	462b      	mov	r3, r5
 80037bc:	460a      	mov	r2, r1
 80037be:	eb42 0303 	adc.w	r3, r2, r3
 80037c2:	637b      	str	r3, [r7, #52]	; 0x34
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037d0:	4629      	mov	r1, r5
 80037d2:	028b      	lsls	r3, r1, #10
 80037d4:	4621      	mov	r1, r4
 80037d6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037da:	4621      	mov	r1, r4
 80037dc:	028a      	lsls	r2, r1, #10
 80037de:	4610      	mov	r0, r2
 80037e0:	4619      	mov	r1, r3
 80037e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80037f4:	f7fd f9f8 	bl	8000be8 <__aeabi_uldivmod>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	4613      	mov	r3, r2
 80037fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003802:	e067      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003804:	4b75      	ldr	r3, [pc, #468]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	099b      	lsrs	r3, r3, #6
 800380a:	2200      	movs	r2, #0
 800380c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003810:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003814:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381c:	67bb      	str	r3, [r7, #120]	; 0x78
 800381e:	2300      	movs	r3, #0
 8003820:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003822:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003826:	4622      	mov	r2, r4
 8003828:	462b      	mov	r3, r5
 800382a:	f04f 0000 	mov.w	r0, #0
 800382e:	f04f 0100 	mov.w	r1, #0
 8003832:	0159      	lsls	r1, r3, #5
 8003834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003838:	0150      	lsls	r0, r2, #5
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4621      	mov	r1, r4
 8003840:	1a51      	subs	r1, r2, r1
 8003842:	62b9      	str	r1, [r7, #40]	; 0x28
 8003844:	4629      	mov	r1, r5
 8003846:	eb63 0301 	sbc.w	r3, r3, r1
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003858:	4649      	mov	r1, r9
 800385a:	018b      	lsls	r3, r1, #6
 800385c:	4641      	mov	r1, r8
 800385e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003862:	4641      	mov	r1, r8
 8003864:	018a      	lsls	r2, r1, #6
 8003866:	4641      	mov	r1, r8
 8003868:	ebb2 0a01 	subs.w	sl, r2, r1
 800386c:	4649      	mov	r1, r9
 800386e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800387e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003882:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003886:	4692      	mov	sl, r2
 8003888:	469b      	mov	fp, r3
 800388a:	4623      	mov	r3, r4
 800388c:	eb1a 0303 	adds.w	r3, sl, r3
 8003890:	623b      	str	r3, [r7, #32]
 8003892:	462b      	mov	r3, r5
 8003894:	eb4b 0303 	adc.w	r3, fp, r3
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80038a6:	4629      	mov	r1, r5
 80038a8:	028b      	lsls	r3, r1, #10
 80038aa:	4621      	mov	r1, r4
 80038ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038b0:	4621      	mov	r1, r4
 80038b2:	028a      	lsls	r2, r1, #10
 80038b4:	4610      	mov	r0, r2
 80038b6:	4619      	mov	r1, r3
 80038b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038bc:	2200      	movs	r2, #0
 80038be:	673b      	str	r3, [r7, #112]	; 0x70
 80038c0:	677a      	str	r2, [r7, #116]	; 0x74
 80038c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80038c6:	f7fd f98f 	bl	8000be8 <__aeabi_uldivmod>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	4613      	mov	r3, r2
 80038d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038d4:	4b41      	ldr	r3, [pc, #260]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	0c1b      	lsrs	r3, r3, #16
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	3301      	adds	r3, #1
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80038e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80038f6:	e0e9      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038f8:	4b38      	ldr	r3, [pc, #224]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003900:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003904:	4b35      	ldr	r3, [pc, #212]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d069      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003910:	4b32      	ldr	r3, [pc, #200]	; (80039dc <HAL_RCC_GetSysClockFreq+0x354>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	099b      	lsrs	r3, r3, #6
 8003916:	2200      	movs	r2, #0
 8003918:	66bb      	str	r3, [r7, #104]	; 0x68
 800391a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800391c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800391e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003922:	663b      	str	r3, [r7, #96]	; 0x60
 8003924:	2300      	movs	r3, #0
 8003926:	667b      	str	r3, [r7, #100]	; 0x64
 8003928:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800392c:	4622      	mov	r2, r4
 800392e:	462b      	mov	r3, r5
 8003930:	f04f 0000 	mov.w	r0, #0
 8003934:	f04f 0100 	mov.w	r1, #0
 8003938:	0159      	lsls	r1, r3, #5
 800393a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800393e:	0150      	lsls	r0, r2, #5
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4621      	mov	r1, r4
 8003946:	1a51      	subs	r1, r2, r1
 8003948:	61b9      	str	r1, [r7, #24]
 800394a:	4629      	mov	r1, r5
 800394c:	eb63 0301 	sbc.w	r3, r3, r1
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	f04f 0300 	mov.w	r3, #0
 800395a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800395e:	4659      	mov	r1, fp
 8003960:	018b      	lsls	r3, r1, #6
 8003962:	4651      	mov	r1, sl
 8003964:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003968:	4651      	mov	r1, sl
 800396a:	018a      	lsls	r2, r1, #6
 800396c:	4651      	mov	r1, sl
 800396e:	ebb2 0801 	subs.w	r8, r2, r1
 8003972:	4659      	mov	r1, fp
 8003974:	eb63 0901 	sbc.w	r9, r3, r1
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003984:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003988:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800398c:	4690      	mov	r8, r2
 800398e:	4699      	mov	r9, r3
 8003990:	4623      	mov	r3, r4
 8003992:	eb18 0303 	adds.w	r3, r8, r3
 8003996:	613b      	str	r3, [r7, #16]
 8003998:	462b      	mov	r3, r5
 800399a:	eb49 0303 	adc.w	r3, r9, r3
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80039ac:	4629      	mov	r1, r5
 80039ae:	028b      	lsls	r3, r1, #10
 80039b0:	4621      	mov	r1, r4
 80039b2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039b6:	4621      	mov	r1, r4
 80039b8:	028a      	lsls	r2, r1, #10
 80039ba:	4610      	mov	r0, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039c2:	2200      	movs	r2, #0
 80039c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80039c6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039cc:	f7fd f90c 	bl	8000be8 <__aeabi_uldivmod>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4613      	mov	r3, r2
 80039d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039da:	e063      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x41c>
 80039dc:	40023800 	.word	0x40023800
 80039e0:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e4:	4b3d      	ldr	r3, [pc, #244]	; (8003adc <HAL_RCC_GetSysClockFreq+0x454>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	099b      	lsrs	r3, r3, #6
 80039ea:	2200      	movs	r2, #0
 80039ec:	4618      	mov	r0, r3
 80039ee:	4611      	mov	r1, r2
 80039f0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039f4:	653b      	str	r3, [r7, #80]	; 0x50
 80039f6:	2300      	movs	r3, #0
 80039f8:	657b      	str	r3, [r7, #84]	; 0x54
 80039fa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80039fe:	4642      	mov	r2, r8
 8003a00:	464b      	mov	r3, r9
 8003a02:	f04f 0000 	mov.w	r0, #0
 8003a06:	f04f 0100 	mov.w	r1, #0
 8003a0a:	0159      	lsls	r1, r3, #5
 8003a0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a10:	0150      	lsls	r0, r2, #5
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4641      	mov	r1, r8
 8003a18:	1a51      	subs	r1, r2, r1
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	4649      	mov	r1, r9
 8003a1e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a30:	4659      	mov	r1, fp
 8003a32:	018b      	lsls	r3, r1, #6
 8003a34:	4651      	mov	r1, sl
 8003a36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a3a:	4651      	mov	r1, sl
 8003a3c:	018a      	lsls	r2, r1, #6
 8003a3e:	4651      	mov	r1, sl
 8003a40:	1a54      	subs	r4, r2, r1
 8003a42:	4659      	mov	r1, fp
 8003a44:	eb63 0501 	sbc.w	r5, r3, r1
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	f04f 0300 	mov.w	r3, #0
 8003a50:	00eb      	lsls	r3, r5, #3
 8003a52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a56:	00e2      	lsls	r2, r4, #3
 8003a58:	4614      	mov	r4, r2
 8003a5a:	461d      	mov	r5, r3
 8003a5c:	4643      	mov	r3, r8
 8003a5e:	18e3      	adds	r3, r4, r3
 8003a60:	603b      	str	r3, [r7, #0]
 8003a62:	464b      	mov	r3, r9
 8003a64:	eb45 0303 	adc.w	r3, r5, r3
 8003a68:	607b      	str	r3, [r7, #4]
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	f04f 0300 	mov.w	r3, #0
 8003a72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a76:	4629      	mov	r1, r5
 8003a78:	028b      	lsls	r3, r1, #10
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a80:	4621      	mov	r1, r4
 8003a82:	028a      	lsls	r2, r1, #10
 8003a84:	4610      	mov	r0, r2
 8003a86:	4619      	mov	r1, r3
 8003a88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a90:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a92:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a96:	f7fd f8a7 	bl	8000be8 <__aeabi_uldivmod>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003aa4:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <HAL_RCC_GetSysClockFreq+0x454>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	0f1b      	lsrs	r3, r3, #28
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003ab2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ab6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003ac2:	e003      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ac4:	4b06      	ldr	r3, [pc, #24]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003ac6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003aca:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003acc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	37b8      	adds	r7, #184	; 0xb8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ada:	bf00      	nop
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	00f42400 	.word	0x00f42400

08003ae4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e28d      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 8083 	beq.w	8003c0a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b04:	4b94      	ldr	r3, [pc, #592]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 030c 	and.w	r3, r3, #12
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d019      	beq.n	8003b44 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b10:	4b91      	ldr	r3, [pc, #580]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d106      	bne.n	8003b2a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b1c:	4b8e      	ldr	r3, [pc, #568]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b28:	d00c      	beq.n	8003b44 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2a:	4b8b      	ldr	r3, [pc, #556]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d112      	bne.n	8003b5c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b36:	4b88      	ldr	r3, [pc, #544]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b42:	d10b      	bne.n	8003b5c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b44:	4b84      	ldr	r3, [pc, #528]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d05b      	beq.n	8003c08 <HAL_RCC_OscConfig+0x124>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d157      	bne.n	8003c08 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e25a      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b64:	d106      	bne.n	8003b74 <HAL_RCC_OscConfig+0x90>
 8003b66:	4b7c      	ldr	r3, [pc, #496]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a7b      	ldr	r2, [pc, #492]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	e01d      	b.n	8003bb0 <HAL_RCC_OscConfig+0xcc>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b7c:	d10c      	bne.n	8003b98 <HAL_RCC_OscConfig+0xb4>
 8003b7e:	4b76      	ldr	r3, [pc, #472]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a75      	ldr	r2, [pc, #468]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	4b73      	ldr	r3, [pc, #460]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a72      	ldr	r2, [pc, #456]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	e00b      	b.n	8003bb0 <HAL_RCC_OscConfig+0xcc>
 8003b98:	4b6f      	ldr	r3, [pc, #444]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6e      	ldr	r2, [pc, #440]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	4b6c      	ldr	r3, [pc, #432]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a6b      	ldr	r2, [pc, #428]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003baa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d013      	beq.n	8003be0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fe f9dc 	bl	8001f74 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bc0:	f7fe f9d8 	bl	8001f74 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e21f      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd2:	4b61      	ldr	r3, [pc, #388]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCC_OscConfig+0xdc>
 8003bde:	e014      	b.n	8003c0a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be0:	f7fe f9c8 	bl	8001f74 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003be8:	f7fe f9c4 	bl	8001f74 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	; 0x64
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e20b      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfa:	4b57      	ldr	r3, [pc, #348]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x104>
 8003c06:	e000      	b.n	8003c0a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d06f      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c16:	4b50      	ldr	r3, [pc, #320]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d017      	beq.n	8003c52 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c22:	4b4d      	ldr	r3, [pc, #308]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d105      	bne.n	8003c3a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c2e:	4b4a      	ldr	r3, [pc, #296]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00b      	beq.n	8003c52 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c3a:	4b47      	ldr	r3, [pc, #284]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c42:	2b0c      	cmp	r3, #12
 8003c44:	d11c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c46:	4b44      	ldr	r3, [pc, #272]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d116      	bne.n	8003c80 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c52:	4b41      	ldr	r3, [pc, #260]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <HAL_RCC_OscConfig+0x186>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d001      	beq.n	8003c6a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e1d3      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c6a:	4b3b      	ldr	r3, [pc, #236]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	4937      	ldr	r1, [pc, #220]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	e03a      	b.n	8003cf6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d020      	beq.n	8003cca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c88:	4b34      	ldr	r3, [pc, #208]	; (8003d5c <HAL_RCC_OscConfig+0x278>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8e:	f7fe f971 	bl	8001f74 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c96:	f7fe f96d 	bl	8001f74 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e1b4      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca8:	4b2b      	ldr	r3, [pc, #172]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb4:	4b28      	ldr	r3, [pc, #160]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	4925      	ldr	r1, [pc, #148]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	600b      	str	r3, [r1, #0]
 8003cc8:	e015      	b.n	8003cf6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cca:	4b24      	ldr	r3, [pc, #144]	; (8003d5c <HAL_RCC_OscConfig+0x278>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fe f950 	bl	8001f74 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cd8:	f7fe f94c 	bl	8001f74 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e193      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cea:	4b1b      	ldr	r3, [pc, #108]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d036      	beq.n	8003d70 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d016      	beq.n	8003d38 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <HAL_RCC_OscConfig+0x27c>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d10:	f7fe f930 	bl	8001f74 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d18:	f7fe f92c 	bl	8001f74 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e173      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d2a:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x234>
 8003d36:	e01b      	b.n	8003d70 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d38:	4b09      	ldr	r3, [pc, #36]	; (8003d60 <HAL_RCC_OscConfig+0x27c>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d3e:	f7fe f919 	bl	8001f74 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d44:	e00e      	b.n	8003d64 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d46:	f7fe f915 	bl	8001f74 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d907      	bls.n	8003d64 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e15c      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	42470000 	.word	0x42470000
 8003d60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d64:	4b8a      	ldr	r3, [pc, #552]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1ea      	bne.n	8003d46 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 8097 	beq.w	8003eac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d82:	4b83      	ldr	r3, [pc, #524]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10f      	bne.n	8003dae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60bb      	str	r3, [r7, #8]
 8003d92:	4b7f      	ldr	r3, [pc, #508]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	4a7e      	ldr	r2, [pc, #504]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d9e:	4b7c      	ldr	r3, [pc, #496]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da6:	60bb      	str	r3, [r7, #8]
 8003da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003daa:	2301      	movs	r3, #1
 8003dac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dae:	4b79      	ldr	r3, [pc, #484]	; (8003f94 <HAL_RCC_OscConfig+0x4b0>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d118      	bne.n	8003dec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dba:	4b76      	ldr	r3, [pc, #472]	; (8003f94 <HAL_RCC_OscConfig+0x4b0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a75      	ldr	r2, [pc, #468]	; (8003f94 <HAL_RCC_OscConfig+0x4b0>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dc6:	f7fe f8d5 	bl	8001f74 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dce:	f7fe f8d1 	bl	8001f74 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e118      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	4b6c      	ldr	r3, [pc, #432]	; (8003f94 <HAL_RCC_OscConfig+0x4b0>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d106      	bne.n	8003e02 <HAL_RCC_OscConfig+0x31e>
 8003df4:	4b66      	ldr	r3, [pc, #408]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df8:	4a65      	ldr	r2, [pc, #404]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	6713      	str	r3, [r2, #112]	; 0x70
 8003e00:	e01c      	b.n	8003e3c <HAL_RCC_OscConfig+0x358>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b05      	cmp	r3, #5
 8003e08:	d10c      	bne.n	8003e24 <HAL_RCC_OscConfig+0x340>
 8003e0a:	4b61      	ldr	r3, [pc, #388]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0e:	4a60      	ldr	r2, [pc, #384]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e10:	f043 0304 	orr.w	r3, r3, #4
 8003e14:	6713      	str	r3, [r2, #112]	; 0x70
 8003e16:	4b5e      	ldr	r3, [pc, #376]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1a:	4a5d      	ldr	r2, [pc, #372]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
 8003e20:	6713      	str	r3, [r2, #112]	; 0x70
 8003e22:	e00b      	b.n	8003e3c <HAL_RCC_OscConfig+0x358>
 8003e24:	4b5a      	ldr	r3, [pc, #360]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e28:	4a59      	ldr	r2, [pc, #356]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	f023 0301 	bic.w	r3, r3, #1
 8003e2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e30:	4b57      	ldr	r3, [pc, #348]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e34:	4a56      	ldr	r2, [pc, #344]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e36:	f023 0304 	bic.w	r3, r3, #4
 8003e3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d015      	beq.n	8003e70 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e44:	f7fe f896 	bl	8001f74 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4a:	e00a      	b.n	8003e62 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e4c:	f7fe f892 	bl	8001f74 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e0d7      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e62:	4b4b      	ldr	r3, [pc, #300]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0ee      	beq.n	8003e4c <HAL_RCC_OscConfig+0x368>
 8003e6e:	e014      	b.n	8003e9a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e70:	f7fe f880 	bl	8001f74 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e76:	e00a      	b.n	8003e8e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e78:	f7fe f87c 	bl	8001f74 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e0c1      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e8e:	4b40      	ldr	r3, [pc, #256]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1ee      	bne.n	8003e78 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e9a:	7dfb      	ldrb	r3, [r7, #23]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d105      	bne.n	8003eac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ea0:	4b3b      	ldr	r3, [pc, #236]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	4a3a      	ldr	r2, [pc, #232]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eaa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 80ad 	beq.w	8004010 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eb6:	4b36      	ldr	r3, [pc, #216]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 030c 	and.w	r3, r3, #12
 8003ebe:	2b08      	cmp	r3, #8
 8003ec0:	d060      	beq.n	8003f84 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d145      	bne.n	8003f56 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eca:	4b33      	ldr	r3, [pc, #204]	; (8003f98 <HAL_RCC_OscConfig+0x4b4>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fe f850 	bl	8001f74 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ed8:	f7fe f84c 	bl	8001f74 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e093      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eea:	4b29      	ldr	r3, [pc, #164]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f0      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	69da      	ldr	r2, [r3, #28]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	019b      	lsls	r3, r3, #6
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0c:	085b      	lsrs	r3, r3, #1
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	041b      	lsls	r3, r3, #16
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	061b      	lsls	r3, r3, #24
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f20:	071b      	lsls	r3, r3, #28
 8003f22:	491b      	ldr	r1, [pc, #108]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f28:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <HAL_RCC_OscConfig+0x4b4>)
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2e:	f7fe f821 	bl	8001f74 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f34:	e008      	b.n	8003f48 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f36:	f7fe f81d 	bl	8001f74 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e064      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f48:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0f0      	beq.n	8003f36 <HAL_RCC_OscConfig+0x452>
 8003f54:	e05c      	b.n	8004010 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f56:	4b10      	ldr	r3, [pc, #64]	; (8003f98 <HAL_RCC_OscConfig+0x4b4>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5c:	f7fe f80a 	bl	8001f74 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f64:	f7fe f806 	bl	8001f74 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e04d      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <HAL_RCC_OscConfig+0x4ac>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f0      	bne.n	8003f64 <HAL_RCC_OscConfig+0x480>
 8003f82:	e045      	b.n	8004010 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d107      	bne.n	8003f9c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e040      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40007000 	.word	0x40007000
 8003f98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f9c:	4b1f      	ldr	r3, [pc, #124]	; (800401c <HAL_RCC_OscConfig+0x538>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d030      	beq.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d129      	bne.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d122      	bne.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fcc:	4013      	ands	r3, r2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d119      	bne.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe2:	085b      	lsrs	r3, r3, #1
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d10f      	bne.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d107      	bne.n	800400c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004006:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004008:	429a      	cmp	r2, r3
 800400a:	d001      	beq.n	8004010 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40023800 	.word	0x40023800

08004020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e07b      	b.n	800412a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	2b00      	cmp	r3, #0
 8004038:	d108      	bne.n	800404c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004042:	d009      	beq.n	8004058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	61da      	str	r2, [r3, #28]
 800404a:	e005      	b.n	8004058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d106      	bne.n	8004078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7fd fd00 	bl	8001a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800408e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80040a0:	431a      	orrs	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	431a      	orrs	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040dc:	ea42 0103 	orr.w	r1, r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	0c1b      	lsrs	r3, r3, #16
 80040f6:	f003 0104 	and.w	r1, r3, #4
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	f003 0210 	and.w	r2, r3, #16
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	69da      	ldr	r2, [r3, #28]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004118:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b088      	sub	sp, #32
 8004136:	af00      	add	r7, sp, #0
 8004138:	60f8      	str	r0, [r7, #12]
 800413a:	60b9      	str	r1, [r7, #8]
 800413c:	603b      	str	r3, [r7, #0]
 800413e:	4613      	mov	r3, r2
 8004140:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_SPI_Transmit+0x22>
 8004150:	2302      	movs	r3, #2
 8004152:	e12d      	b.n	80043b0 <HAL_SPI_Transmit+0x27e>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800415c:	f7fd ff0a 	bl	8001f74 <HAL_GetTick>
 8004160:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004162:	88fb      	ldrh	r3, [r7, #6]
 8004164:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b01      	cmp	r3, #1
 8004170:	d002      	beq.n	8004178 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004176:	e116      	b.n	80043a6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <HAL_SPI_Transmit+0x52>
 800417e:	88fb      	ldrh	r3, [r7, #6]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d102      	bne.n	800418a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004188:	e10d      	b.n	80043a6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2203      	movs	r2, #3
 800418e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	88fa      	ldrh	r2, [r7, #6]
 80041a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	88fa      	ldrh	r2, [r7, #6]
 80041a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041d0:	d10f      	bne.n	80041f2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fc:	2b40      	cmp	r3, #64	; 0x40
 80041fe:	d007      	beq.n	8004210 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800420e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004218:	d14f      	bne.n	80042ba <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d002      	beq.n	8004228 <HAL_SPI_Transmit+0xf6>
 8004222:	8afb      	ldrh	r3, [r7, #22]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d142      	bne.n	80042ae <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422c:	881a      	ldrh	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	1c9a      	adds	r2, r3, #2
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800424c:	e02f      	b.n	80042ae <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b02      	cmp	r3, #2
 800425a:	d112      	bne.n	8004282 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004260:	881a      	ldrh	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	1c9a      	adds	r2, r3, #2
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004280:	e015      	b.n	80042ae <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004282:	f7fd fe77 	bl	8001f74 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d803      	bhi.n	800429a <HAL_SPI_Transmit+0x168>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d102      	bne.n	80042a0 <HAL_SPI_Transmit+0x16e>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80042ac:	e07b      	b.n	80043a6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1ca      	bne.n	800424e <HAL_SPI_Transmit+0x11c>
 80042b8:	e050      	b.n	800435c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <HAL_SPI_Transmit+0x196>
 80042c2:	8afb      	ldrh	r3, [r7, #22]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d144      	bne.n	8004352 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	330c      	adds	r3, #12
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042ee:	e030      	b.n	8004352 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d113      	bne.n	8004326 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	330c      	adds	r3, #12
 8004308:	7812      	ldrb	r2, [r2, #0]
 800430a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004310:	1c5a      	adds	r2, r3, #1
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800431a:	b29b      	uxth	r3, r3
 800431c:	3b01      	subs	r3, #1
 800431e:	b29a      	uxth	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	86da      	strh	r2, [r3, #54]	; 0x36
 8004324:	e015      	b.n	8004352 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004326:	f7fd fe25 	bl	8001f74 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d803      	bhi.n	800433e <HAL_SPI_Transmit+0x20c>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433c:	d102      	bne.n	8004344 <HAL_SPI_Transmit+0x212>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d106      	bne.n	8004352 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004350:	e029      	b.n	80043a6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004356:	b29b      	uxth	r3, r3
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1c9      	bne.n	80042f0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	6839      	ldr	r1, [r7, #0]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 fbdf 	bl	8004b24 <SPI_EndRxTxTransaction>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10a      	bne.n	8004390 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800437a:	2300      	movs	r3, #0
 800437c:	613b      	str	r3, [r7, #16]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	613b      	str	r3, [r7, #16]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004394:	2b00      	cmp	r3, #0
 8004396:	d002      	beq.n	800439e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	77fb      	strb	r3, [r7, #31]
 800439c:	e003      	b.n	80043a6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b088      	sub	sp, #32
 80043bc:	af02      	add	r7, sp, #8
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043c8:	2300      	movs	r3, #0
 80043ca:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d002      	beq.n	80043de <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80043d8:	2302      	movs	r3, #2
 80043da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80043dc:	e0fb      	b.n	80045d6 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043e6:	d112      	bne.n	800440e <HAL_SPI_Receive+0x56>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10e      	bne.n	800440e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2204      	movs	r2, #4
 80043f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	68b9      	ldr	r1, [r7, #8]
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 f8ef 	bl	80045e8 <HAL_SPI_TransmitReceive>
 800440a:	4603      	mov	r3, r0
 800440c:	e0e8      	b.n	80045e0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004414:	2b01      	cmp	r3, #1
 8004416:	d101      	bne.n	800441c <HAL_SPI_Receive+0x64>
 8004418:	2302      	movs	r3, #2
 800441a:	e0e1      	b.n	80045e0 <HAL_SPI_Receive+0x228>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004424:	f7fd fda6 	bl	8001f74 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d002      	beq.n	8004436 <HAL_SPI_Receive+0x7e>
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d102      	bne.n	800443c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	75fb      	strb	r3, [r7, #23]
    goto error;
 800443a:	e0cc      	b.n	80045d6 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2204      	movs	r2, #4
 8004440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	88fa      	ldrh	r2, [r7, #6]
 8004454:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	88fa      	ldrh	r2, [r7, #6]
 800445a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004482:	d10f      	bne.n	80044a4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004492:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ae:	2b40      	cmp	r3, #64	; 0x40
 80044b0:	d007      	beq.n	80044c2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d16a      	bne.n	80045a0 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80044ca:	e032      	b.n	8004532 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d115      	bne.n	8004506 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f103 020c 	add.w	r2, r3, #12
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004504:	e015      	b.n	8004532 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004506:	f7fd fd35 	bl	8001f74 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d803      	bhi.n	800451e <HAL_SPI_Receive+0x166>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d102      	bne.n	8004524 <HAL_SPI_Receive+0x16c>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d106      	bne.n	8004532 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004530:	e051      	b.n	80045d6 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1c7      	bne.n	80044cc <HAL_SPI_Receive+0x114>
 800453c:	e035      	b.n	80045aa <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b01      	cmp	r3, #1
 800454a:	d113      	bne.n	8004574 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004556:	b292      	uxth	r2, r2
 8004558:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455e:	1c9a      	adds	r2, r3, #2
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004568:	b29b      	uxth	r3, r3
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004572:	e015      	b.n	80045a0 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004574:	f7fd fcfe 	bl	8001f74 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d803      	bhi.n	800458c <HAL_SPI_Receive+0x1d4>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458a:	d102      	bne.n	8004592 <HAL_SPI_Receive+0x1da>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800459e:	e01a      	b.n	80045d6 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1c9      	bne.n	800453e <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	6839      	ldr	r1, [r7, #0]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 fa52 	bl	8004a58 <SPI_EndRxTransaction>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	75fb      	strb	r3, [r7, #23]
 80045cc:	e003      	b.n	80045d6 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045de:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08c      	sub	sp, #48	; 0x30
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
 80045f4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045f6:	2301      	movs	r3, #1
 80045f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004606:	2b01      	cmp	r3, #1
 8004608:	d101      	bne.n	800460e <HAL_SPI_TransmitReceive+0x26>
 800460a:	2302      	movs	r3, #2
 800460c:	e198      	b.n	8004940 <HAL_SPI_TransmitReceive+0x358>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004616:	f7fd fcad 	bl	8001f74 <HAL_GetTick>
 800461a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800462c:	887b      	ldrh	r3, [r7, #2]
 800462e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004630:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004634:	2b01      	cmp	r3, #1
 8004636:	d00f      	beq.n	8004658 <HAL_SPI_TransmitReceive+0x70>
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800463e:	d107      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d103      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x68>
 8004648:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800464c:	2b04      	cmp	r3, #4
 800464e:	d003      	beq.n	8004658 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004650:	2302      	movs	r3, #2
 8004652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004656:	e16d      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <HAL_SPI_TransmitReceive+0x82>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <HAL_SPI_TransmitReceive+0x82>
 8004664:	887b      	ldrh	r3, [r7, #2]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d103      	bne.n	8004672 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004670:	e160      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b04      	cmp	r3, #4
 800467c:	d003      	beq.n	8004686 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2205      	movs	r2, #5
 8004682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	887a      	ldrh	r2, [r7, #2]
 8004696:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	887a      	ldrh	r2, [r7, #2]
 800469c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	887a      	ldrh	r2, [r7, #2]
 80046a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	887a      	ldrh	r2, [r7, #2]
 80046ae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c6:	2b40      	cmp	r3, #64	; 0x40
 80046c8:	d007      	beq.n	80046da <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046e2:	d17c      	bne.n	80047de <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <HAL_SPI_TransmitReceive+0x10a>
 80046ec:	8b7b      	ldrh	r3, [r7, #26]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d16a      	bne.n	80047c8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	881a      	ldrh	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	1c9a      	adds	r2, r3, #2
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29a      	uxth	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004716:	e057      	b.n	80047c8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b02      	cmp	r3, #2
 8004724:	d11b      	bne.n	800475e <HAL_SPI_TransmitReceive+0x176>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800472a:	b29b      	uxth	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	d016      	beq.n	800475e <HAL_SPI_TransmitReceive+0x176>
 8004730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d113      	bne.n	800475e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	881a      	ldrh	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	1c9a      	adds	r2, r3, #2
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	2b01      	cmp	r3, #1
 800476a:	d119      	bne.n	80047a0 <HAL_SPI_TransmitReceive+0x1b8>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004770:	b29b      	uxth	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d014      	beq.n	80047a0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004780:	b292      	uxth	r2, r2
 8004782:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004788:	1c9a      	adds	r2, r3, #2
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800479c:	2301      	movs	r3, #1
 800479e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047a0:	f7fd fbe8 	bl	8001f74 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d80b      	bhi.n	80047c8 <HAL_SPI_TransmitReceive+0x1e0>
 80047b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b6:	d007      	beq.n	80047c8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80047c6:	e0b5      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1a2      	bne.n	8004718 <HAL_SPI_TransmitReceive+0x130>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d19d      	bne.n	8004718 <HAL_SPI_TransmitReceive+0x130>
 80047dc:	e080      	b.n	80048e0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_SPI_TransmitReceive+0x204>
 80047e6:	8b7b      	ldrh	r3, [r7, #26]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d16f      	bne.n	80048cc <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	330c      	adds	r3, #12
 80047f6:	7812      	ldrb	r2, [r2, #0]
 80047f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004808:	b29b      	uxth	r3, r3
 800480a:	3b01      	subs	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004812:	e05b      	b.n	80048cc <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 0302 	and.w	r3, r3, #2
 800481e:	2b02      	cmp	r3, #2
 8004820:	d11c      	bne.n	800485c <HAL_SPI_TransmitReceive+0x274>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004826:	b29b      	uxth	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d017      	beq.n	800485c <HAL_SPI_TransmitReceive+0x274>
 800482c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482e:	2b01      	cmp	r3, #1
 8004830:	d114      	bne.n	800485c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	330c      	adds	r3, #12
 800483c:	7812      	ldrb	r2, [r2, #0]
 800483e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b01      	cmp	r3, #1
 8004868:	d119      	bne.n	800489e <HAL_SPI_TransmitReceive+0x2b6>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800486e:	b29b      	uxth	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d014      	beq.n	800489e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487e:	b2d2      	uxtb	r2, r2
 8004880:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800489a:	2301      	movs	r3, #1
 800489c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800489e:	f7fd fb69 	bl	8001f74 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d803      	bhi.n	80048b6 <HAL_SPI_TransmitReceive+0x2ce>
 80048ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b4:	d102      	bne.n	80048bc <HAL_SPI_TransmitReceive+0x2d4>
 80048b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d107      	bne.n	80048cc <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80048ca:	e033      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d19e      	bne.n	8004814 <HAL_SPI_TransmitReceive+0x22c>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048da:	b29b      	uxth	r3, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d199      	bne.n	8004814 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 f91d 	bl	8004b24 <SPI_EndRxTxTransaction>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d006      	beq.n	80048fe <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2220      	movs	r2, #32
 80048fa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80048fc:	e01a      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10a      	bne.n	800491c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	617b      	str	r3, [r7, #20]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800492a:	e003      	b.n	8004934 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800493c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004940:	4618      	mov	r0, r3
 8004942:	3730      	adds	r7, #48	; 0x30
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	603b      	str	r3, [r7, #0]
 8004954:	4613      	mov	r3, r2
 8004956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004958:	f7fd fb0c 	bl	8001f74 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004960:	1a9b      	subs	r3, r3, r2
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	4413      	add	r3, r2
 8004966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004968:	f7fd fb04 	bl	8001f74 <HAL_GetTick>
 800496c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800496e:	4b39      	ldr	r3, [pc, #228]	; (8004a54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	015b      	lsls	r3, r3, #5
 8004974:	0d1b      	lsrs	r3, r3, #20
 8004976:	69fa      	ldr	r2, [r7, #28]
 8004978:	fb02 f303 	mul.w	r3, r2, r3
 800497c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800497e:	e054      	b.n	8004a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004986:	d050      	beq.n	8004a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004988:	f7fd faf4 	bl	8001f74 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	69fa      	ldr	r2, [r7, #28]
 8004994:	429a      	cmp	r2, r3
 8004996:	d902      	bls.n	800499e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d13d      	bne.n	8004a1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049b6:	d111      	bne.n	80049dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049c0:	d004      	beq.n	80049cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ca:	d107      	bne.n	80049dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e4:	d10f      	bne.n	8004a06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049f4:	601a      	str	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e017      	b.n	8004a4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a20:	2300      	movs	r3, #0
 8004a22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	4013      	ands	r3, r2
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	bf0c      	ite	eq
 8004a3a:	2301      	moveq	r3, #1
 8004a3c:	2300      	movne	r3, #0
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	461a      	mov	r2, r3
 8004a42:	79fb      	ldrb	r3, [r7, #7]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d19b      	bne.n	8004980 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3720      	adds	r7, #32
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	20000000 	.word	0x20000000

08004a58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af02      	add	r7, sp, #8
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a6c:	d111      	bne.n	8004a92 <SPI_EndRxTransaction+0x3a>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a76:	d004      	beq.n	8004a82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a80:	d107      	bne.n	8004a92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a90:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a9a:	d12a      	bne.n	8004af2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aa4:	d012      	beq.n	8004acc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2200      	movs	r2, #0
 8004aae:	2180      	movs	r1, #128	; 0x80
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f7ff ff49 	bl	8004948 <SPI_WaitFlagStateUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d02d      	beq.n	8004b18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac0:	f043 0220 	orr.w	r2, r3, #32
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e026      	b.n	8004b1a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f7ff ff36 	bl	8004948 <SPI_WaitFlagStateUntilTimeout>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d01a      	beq.n	8004b18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae6:	f043 0220 	orr.w	r2, r3, #32
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e013      	b.n	8004b1a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2101      	movs	r1, #1
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f7ff ff23 	bl	8004948 <SPI_WaitFlagStateUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b0c:	f043 0220 	orr.w	r2, r3, #32
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e000      	b.n	8004b1a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b088      	sub	sp, #32
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2201      	movs	r2, #1
 8004b38:	2102      	movs	r1, #2
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f7ff ff04 	bl	8004948 <SPI_WaitFlagStateUntilTimeout>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d007      	beq.n	8004b56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4a:	f043 0220 	orr.w	r2, r3, #32
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e032      	b.n	8004bbc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b56:	4b1b      	ldr	r3, [pc, #108]	; (8004bc4 <SPI_EndRxTxTransaction+0xa0>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a1b      	ldr	r2, [pc, #108]	; (8004bc8 <SPI_EndRxTxTransaction+0xa4>)
 8004b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b60:	0d5b      	lsrs	r3, r3, #21
 8004b62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b66:	fb02 f303 	mul.w	r3, r2, r3
 8004b6a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b74:	d112      	bne.n	8004b9c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2180      	movs	r1, #128	; 0x80
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f7ff fee1 	bl	8004948 <SPI_WaitFlagStateUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d016      	beq.n	8004bba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b90:	f043 0220 	orr.w	r2, r3, #32
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e00f      	b.n	8004bbc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb2:	2b80      	cmp	r3, #128	; 0x80
 8004bb4:	d0f2      	beq.n	8004b9c <SPI_EndRxTxTransaction+0x78>
 8004bb6:	e000      	b.n	8004bba <SPI_EndRxTxTransaction+0x96>
        break;
 8004bb8:	bf00      	nop
  }

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3718      	adds	r7, #24
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	20000000 	.word	0x20000000
 8004bc8:	165e9f81 	.word	0x165e9f81

08004bcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e041      	b.n	8004c62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d106      	bne.n	8004bf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fc ff88 	bl	8001b08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	3304      	adds	r3, #4
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4610      	mov	r0, r2
 8004c0c:	f000 fad8 	bl	80051c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b082      	sub	sp, #8
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d101      	bne.n	8004c7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e041      	b.n	8004d00 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f839 	bl	8004d08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4610      	mov	r0, r2
 8004caa:	f000 fa89 	bl	80051c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3708      	adds	r7, #8
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d109      	bne.n	8004d40 <HAL_TIM_PWM_Start+0x24>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	bf14      	ite	ne
 8004d38:	2301      	movne	r3, #1
 8004d3a:	2300      	moveq	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	e022      	b.n	8004d86 <HAL_TIM_PWM_Start+0x6a>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	d109      	bne.n	8004d5a <HAL_TIM_PWM_Start+0x3e>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	bf14      	ite	ne
 8004d52:	2301      	movne	r3, #1
 8004d54:	2300      	moveq	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	e015      	b.n	8004d86 <HAL_TIM_PWM_Start+0x6a>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d109      	bne.n	8004d74 <HAL_TIM_PWM_Start+0x58>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	e008      	b.n	8004d86 <HAL_TIM_PWM_Start+0x6a>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	bf14      	ite	ne
 8004d80:	2301      	movne	r3, #1
 8004d82:	2300      	moveq	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e07c      	b.n	8004e88 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d104      	bne.n	8004d9e <HAL_TIM_PWM_Start+0x82>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d9c:	e013      	b.n	8004dc6 <HAL_TIM_PWM_Start+0xaa>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d104      	bne.n	8004dae <HAL_TIM_PWM_Start+0x92>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2202      	movs	r2, #2
 8004da8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dac:	e00b      	b.n	8004dc6 <HAL_TIM_PWM_Start+0xaa>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d104      	bne.n	8004dbe <HAL_TIM_PWM_Start+0xa2>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dbc:	e003      	b.n	8004dc6 <HAL_TIM_PWM_Start+0xaa>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	6839      	ldr	r1, [r7, #0]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 fcec 	bl	80057ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a2d      	ldr	r2, [pc, #180]	; (8004e90 <HAL_TIM_PWM_Start+0x174>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d004      	beq.n	8004de8 <HAL_TIM_PWM_Start+0xcc>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a2c      	ldr	r2, [pc, #176]	; (8004e94 <HAL_TIM_PWM_Start+0x178>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d101      	bne.n	8004dec <HAL_TIM_PWM_Start+0xd0>
 8004de8:	2301      	movs	r3, #1
 8004dea:	e000      	b.n	8004dee <HAL_TIM_PWM_Start+0xd2>
 8004dec:	2300      	movs	r3, #0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d007      	beq.n	8004e02 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a22      	ldr	r2, [pc, #136]	; (8004e90 <HAL_TIM_PWM_Start+0x174>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d022      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e14:	d01d      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1f      	ldr	r2, [pc, #124]	; (8004e98 <HAL_TIM_PWM_Start+0x17c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d018      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a1d      	ldr	r2, [pc, #116]	; (8004e9c <HAL_TIM_PWM_Start+0x180>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d013      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a1c      	ldr	r2, [pc, #112]	; (8004ea0 <HAL_TIM_PWM_Start+0x184>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d00e      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <HAL_TIM_PWM_Start+0x178>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d009      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a18      	ldr	r2, [pc, #96]	; (8004ea4 <HAL_TIM_PWM_Start+0x188>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d004      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x136>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a16      	ldr	r2, [pc, #88]	; (8004ea8 <HAL_TIM_PWM_Start+0x18c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d111      	bne.n	8004e76 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2b06      	cmp	r3, #6
 8004e62:	d010      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0201 	orr.w	r2, r2, #1
 8004e72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e74:	e007      	b.n	8004e86 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0201 	orr.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40010000 	.word	0x40010000
 8004e94:	40010400 	.word	0x40010400
 8004e98:	40000400 	.word	0x40000400
 8004e9c:	40000800 	.word	0x40000800
 8004ea0:	40000c00 	.word	0x40000c00
 8004ea4:	40014000 	.word	0x40014000
 8004ea8:	40001800 	.word	0x40001800

08004eac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d101      	bne.n	8004eca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e0ae      	b.n	8005028 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b0c      	cmp	r3, #12
 8004ed6:	f200 809f 	bhi.w	8005018 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004eda:	a201      	add	r2, pc, #4	; (adr r2, 8004ee0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee0:	08004f15 	.word	0x08004f15
 8004ee4:	08005019 	.word	0x08005019
 8004ee8:	08005019 	.word	0x08005019
 8004eec:	08005019 	.word	0x08005019
 8004ef0:	08004f55 	.word	0x08004f55
 8004ef4:	08005019 	.word	0x08005019
 8004ef8:	08005019 	.word	0x08005019
 8004efc:	08005019 	.word	0x08005019
 8004f00:	08004f97 	.word	0x08004f97
 8004f04:	08005019 	.word	0x08005019
 8004f08:	08005019 	.word	0x08005019
 8004f0c:	08005019 	.word	0x08005019
 8004f10:	08004fd7 	.word	0x08004fd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f9fc 	bl	8005318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699a      	ldr	r2, [r3, #24]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f042 0208 	orr.w	r2, r2, #8
 8004f2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699a      	ldr	r2, [r3, #24]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0204 	bic.w	r2, r2, #4
 8004f3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6999      	ldr	r1, [r3, #24]
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	691a      	ldr	r2, [r3, #16]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	619a      	str	r2, [r3, #24]
      break;
 8004f52:	e064      	b.n	800501e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 fa4c 	bl	80053f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699a      	ldr	r2, [r3, #24]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6999      	ldr	r1, [r3, #24]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	021a      	lsls	r2, r3, #8
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	619a      	str	r2, [r3, #24]
      break;
 8004f94:	e043      	b.n	800501e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68b9      	ldr	r1, [r7, #8]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f000 faa1 	bl	80054e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69da      	ldr	r2, [r3, #28]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0208 	orr.w	r2, r2, #8
 8004fb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	69da      	ldr	r2, [r3, #28]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 0204 	bic.w	r2, r2, #4
 8004fc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	69d9      	ldr	r1, [r3, #28]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	691a      	ldr	r2, [r3, #16]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	61da      	str	r2, [r3, #28]
      break;
 8004fd4:	e023      	b.n	800501e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68b9      	ldr	r1, [r7, #8]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 faf5 	bl	80055cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69da      	ldr	r2, [r3, #28]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ff0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	69da      	ldr	r2, [r3, #28]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69d9      	ldr	r1, [r3, #28]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	021a      	lsls	r2, r3, #8
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	61da      	str	r2, [r3, #28]
      break;
 8005016:	e002      	b.n	800501e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	75fb      	strb	r3, [r7, #23]
      break;
 800501c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005026:	7dfb      	ldrb	r3, [r7, #23]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_TIM_ConfigClockSource+0x1c>
 8005048:	2302      	movs	r3, #2
 800504a:	e0b4      	b.n	80051b6 <HAL_TIM_ConfigClockSource+0x186>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800506a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005084:	d03e      	beq.n	8005104 <HAL_TIM_ConfigClockSource+0xd4>
 8005086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800508a:	f200 8087 	bhi.w	800519c <HAL_TIM_ConfigClockSource+0x16c>
 800508e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005092:	f000 8086 	beq.w	80051a2 <HAL_TIM_ConfigClockSource+0x172>
 8005096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800509a:	d87f      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 800509c:	2b70      	cmp	r3, #112	; 0x70
 800509e:	d01a      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0xa6>
 80050a0:	2b70      	cmp	r3, #112	; 0x70
 80050a2:	d87b      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050a4:	2b60      	cmp	r3, #96	; 0x60
 80050a6:	d050      	beq.n	800514a <HAL_TIM_ConfigClockSource+0x11a>
 80050a8:	2b60      	cmp	r3, #96	; 0x60
 80050aa:	d877      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050ac:	2b50      	cmp	r3, #80	; 0x50
 80050ae:	d03c      	beq.n	800512a <HAL_TIM_ConfigClockSource+0xfa>
 80050b0:	2b50      	cmp	r3, #80	; 0x50
 80050b2:	d873      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050b4:	2b40      	cmp	r3, #64	; 0x40
 80050b6:	d058      	beq.n	800516a <HAL_TIM_ConfigClockSource+0x13a>
 80050b8:	2b40      	cmp	r3, #64	; 0x40
 80050ba:	d86f      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050bc:	2b30      	cmp	r3, #48	; 0x30
 80050be:	d064      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x15a>
 80050c0:	2b30      	cmp	r3, #48	; 0x30
 80050c2:	d86b      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050c4:	2b20      	cmp	r3, #32
 80050c6:	d060      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x15a>
 80050c8:	2b20      	cmp	r3, #32
 80050ca:	d867      	bhi.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d05c      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x15a>
 80050d0:	2b10      	cmp	r3, #16
 80050d2:	d05a      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x15a>
 80050d4:	e062      	b.n	800519c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050e6:	f000 fb41 	bl	800576c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	609a      	str	r2, [r3, #8]
      break;
 8005102:	e04f      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005114:	f000 fb2a 	bl	800576c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005126:	609a      	str	r2, [r3, #8]
      break;
 8005128:	e03c      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005136:	461a      	mov	r2, r3
 8005138:	f000 fa9e 	bl	8005678 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2150      	movs	r1, #80	; 0x50
 8005142:	4618      	mov	r0, r3
 8005144:	f000 faf7 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 8005148:	e02c      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005156:	461a      	mov	r2, r3
 8005158:	f000 fabd 	bl	80056d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2160      	movs	r1, #96	; 0x60
 8005162:	4618      	mov	r0, r3
 8005164:	f000 fae7 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 8005168:	e01c      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005176:	461a      	mov	r2, r3
 8005178:	f000 fa7e 	bl	8005678 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2140      	movs	r1, #64	; 0x40
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fad7 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 8005188:	e00c      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4619      	mov	r1, r3
 8005194:	4610      	mov	r0, r2
 8005196:	f000 face 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 800519a:	e003      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	73fb      	strb	r3, [r7, #15]
      break;
 80051a0:	e000      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
	...

080051c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a46      	ldr	r2, [pc, #280]	; (80052ec <TIM_Base_SetConfig+0x12c>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d013      	beq.n	8005200 <TIM_Base_SetConfig+0x40>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051de:	d00f      	beq.n	8005200 <TIM_Base_SetConfig+0x40>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a43      	ldr	r2, [pc, #268]	; (80052f0 <TIM_Base_SetConfig+0x130>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d00b      	beq.n	8005200 <TIM_Base_SetConfig+0x40>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a42      	ldr	r2, [pc, #264]	; (80052f4 <TIM_Base_SetConfig+0x134>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d007      	beq.n	8005200 <TIM_Base_SetConfig+0x40>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a41      	ldr	r2, [pc, #260]	; (80052f8 <TIM_Base_SetConfig+0x138>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d003      	beq.n	8005200 <TIM_Base_SetConfig+0x40>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a40      	ldr	r2, [pc, #256]	; (80052fc <TIM_Base_SetConfig+0x13c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d108      	bne.n	8005212 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	4313      	orrs	r3, r2
 8005210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a35      	ldr	r2, [pc, #212]	; (80052ec <TIM_Base_SetConfig+0x12c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d02b      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005220:	d027      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a32      	ldr	r2, [pc, #200]	; (80052f0 <TIM_Base_SetConfig+0x130>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d023      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a31      	ldr	r2, [pc, #196]	; (80052f4 <TIM_Base_SetConfig+0x134>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d01f      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a30      	ldr	r2, [pc, #192]	; (80052f8 <TIM_Base_SetConfig+0x138>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d01b      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a2f      	ldr	r2, [pc, #188]	; (80052fc <TIM_Base_SetConfig+0x13c>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d017      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a2e      	ldr	r2, [pc, #184]	; (8005300 <TIM_Base_SetConfig+0x140>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d013      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a2d      	ldr	r2, [pc, #180]	; (8005304 <TIM_Base_SetConfig+0x144>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d00f      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a2c      	ldr	r2, [pc, #176]	; (8005308 <TIM_Base_SetConfig+0x148>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00b      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a2b      	ldr	r2, [pc, #172]	; (800530c <TIM_Base_SetConfig+0x14c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d007      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a2a      	ldr	r2, [pc, #168]	; (8005310 <TIM_Base_SetConfig+0x150>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d003      	beq.n	8005272 <TIM_Base_SetConfig+0xb2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a29      	ldr	r2, [pc, #164]	; (8005314 <TIM_Base_SetConfig+0x154>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d108      	bne.n	8005284 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a10      	ldr	r2, [pc, #64]	; (80052ec <TIM_Base_SetConfig+0x12c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d003      	beq.n	80052b8 <TIM_Base_SetConfig+0xf8>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a12      	ldr	r2, [pc, #72]	; (80052fc <TIM_Base_SetConfig+0x13c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d103      	bne.n	80052c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d105      	bne.n	80052de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f023 0201 	bic.w	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	611a      	str	r2, [r3, #16]
  }
}
 80052de:	bf00      	nop
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	40010000 	.word	0x40010000
 80052f0:	40000400 	.word	0x40000400
 80052f4:	40000800 	.word	0x40000800
 80052f8:	40000c00 	.word	0x40000c00
 80052fc:	40010400 	.word	0x40010400
 8005300:	40014000 	.word	0x40014000
 8005304:	40014400 	.word	0x40014400
 8005308:	40014800 	.word	0x40014800
 800530c:	40001800 	.word	0x40001800
 8005310:	40001c00 	.word	0x40001c00
 8005314:	40002000 	.word	0x40002000

08005318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	f023 0201 	bic.w	r2, r3, #1
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	4313      	orrs	r3, r2
 8005358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f023 0302 	bic.w	r3, r3, #2
 8005360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	4313      	orrs	r3, r2
 800536a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a20      	ldr	r2, [pc, #128]	; (80053f0 <TIM_OC1_SetConfig+0xd8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d003      	beq.n	800537c <TIM_OC1_SetConfig+0x64>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a1f      	ldr	r2, [pc, #124]	; (80053f4 <TIM_OC1_SetConfig+0xdc>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d10c      	bne.n	8005396 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f023 0308 	bic.w	r3, r3, #8
 8005382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f023 0304 	bic.w	r3, r3, #4
 8005394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a15      	ldr	r2, [pc, #84]	; (80053f0 <TIM_OC1_SetConfig+0xd8>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d003      	beq.n	80053a6 <TIM_OC1_SetConfig+0x8e>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a14      	ldr	r2, [pc, #80]	; (80053f4 <TIM_OC1_SetConfig+0xdc>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d111      	bne.n	80053ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	685a      	ldr	r2, [r3, #4]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	621a      	str	r2, [r3, #32]
}
 80053e4:	bf00      	nop
 80053e6:	371c      	adds	r7, #28
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	40010000 	.word	0x40010000
 80053f4:	40010400 	.word	0x40010400

080053f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	f023 0210 	bic.w	r2, r3, #16
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800542e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	021b      	lsls	r3, r3, #8
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4313      	orrs	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f023 0320 	bic.w	r3, r3, #32
 8005442:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a22      	ldr	r2, [pc, #136]	; (80054dc <TIM_OC2_SetConfig+0xe4>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d003      	beq.n	8005460 <TIM_OC2_SetConfig+0x68>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a21      	ldr	r2, [pc, #132]	; (80054e0 <TIM_OC2_SetConfig+0xe8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d10d      	bne.n	800547c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	4313      	orrs	r3, r2
 8005472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800547a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a17      	ldr	r2, [pc, #92]	; (80054dc <TIM_OC2_SetConfig+0xe4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d003      	beq.n	800548c <TIM_OC2_SetConfig+0x94>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a16      	ldr	r2, [pc, #88]	; (80054e0 <TIM_OC2_SetConfig+0xe8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d113      	bne.n	80054b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005492:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800549a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	621a      	str	r2, [r3, #32]
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	40010000 	.word	0x40010000
 80054e0:	40010400 	.word	0x40010400

080054e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a1b      	ldr	r3, [r3, #32]
 80054f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0303 	bic.w	r3, r3, #3
 800551a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4313      	orrs	r3, r2
 8005524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800552c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a21      	ldr	r2, [pc, #132]	; (80055c4 <TIM_OC3_SetConfig+0xe0>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d003      	beq.n	800554a <TIM_OC3_SetConfig+0x66>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a20      	ldr	r2, [pc, #128]	; (80055c8 <TIM_OC3_SetConfig+0xe4>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d10d      	bne.n	8005566 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	021b      	lsls	r3, r3, #8
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a16      	ldr	r2, [pc, #88]	; (80055c4 <TIM_OC3_SetConfig+0xe0>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d003      	beq.n	8005576 <TIM_OC3_SetConfig+0x92>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a15      	ldr	r2, [pc, #84]	; (80055c8 <TIM_OC3_SetConfig+0xe4>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d113      	bne.n	800559e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800557c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	4313      	orrs	r3, r2
 800559c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	693a      	ldr	r2, [r7, #16]
 80055a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	621a      	str	r2, [r3, #32]
}
 80055b8:	bf00      	nop
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40010400 	.word	0x40010400

080055cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	021b      	lsls	r3, r3, #8
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005616:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	031b      	lsls	r3, r3, #12
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a12      	ldr	r2, [pc, #72]	; (8005670 <TIM_OC4_SetConfig+0xa4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_OC4_SetConfig+0x68>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a11      	ldr	r2, [pc, #68]	; (8005674 <TIM_OC4_SetConfig+0xa8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d109      	bne.n	8005648 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800563a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	019b      	lsls	r3, r3, #6
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	4313      	orrs	r3, r2
 8005646:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	693a      	ldr	r2, [r7, #16]
 8005660:	621a      	str	r2, [r3, #32]
}
 8005662:	bf00      	nop
 8005664:	371c      	adds	r7, #28
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40010000 	.word	0x40010000
 8005674:	40010400 	.word	0x40010400

08005678 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005678:	b480      	push	{r7}
 800567a:	b087      	sub	sp, #28
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	f023 0201 	bic.w	r2, r3, #1
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	f023 030a 	bic.w	r3, r3, #10
 80056b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	621a      	str	r2, [r3, #32]
}
 80056ca:	bf00      	nop
 80056cc:	371c      	adds	r7, #28
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b087      	sub	sp, #28
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	f023 0210 	bic.w	r2, r3, #16
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005700:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	031b      	lsls	r3, r3, #12
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005712:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	621a      	str	r2, [r3, #32]
}
 800572a:	bf00      	nop
 800572c:	371c      	adds	r7, #28
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005736:	b480      	push	{r7}
 8005738:	b085      	sub	sp, #20
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	f043 0307 	orr.w	r3, r3, #7
 8005758:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	609a      	str	r2, [r3, #8]
}
 8005760:	bf00      	nop
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800576c:	b480      	push	{r7}
 800576e:	b087      	sub	sp, #28
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005786:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	021a      	lsls	r2, r3, #8
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	431a      	orrs	r2, r3
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	4313      	orrs	r3, r2
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	4313      	orrs	r3, r2
 8005798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	609a      	str	r2, [r3, #8]
}
 80057a0:	bf00      	nop
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b087      	sub	sp, #28
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	f003 031f 	and.w	r3, r3, #31
 80057be:	2201      	movs	r2, #1
 80057c0:	fa02 f303 	lsl.w	r3, r2, r3
 80057c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6a1a      	ldr	r2, [r3, #32]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	43db      	mvns	r3, r3
 80057ce:	401a      	ands	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6a1a      	ldr	r2, [r3, #32]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	f003 031f 	and.w	r3, r3, #31
 80057de:	6879      	ldr	r1, [r7, #4]
 80057e0:	fa01 f303 	lsl.w	r3, r1, r3
 80057e4:	431a      	orrs	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	621a      	str	r2, [r3, #32]
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
	...

080057f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005808:	2b01      	cmp	r3, #1
 800580a:	d101      	bne.n	8005810 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800580c:	2302      	movs	r3, #2
 800580e:	e05a      	b.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2202      	movs	r2, #2
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005836:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	4313      	orrs	r3, r2
 8005840:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a21      	ldr	r2, [pc, #132]	; (80058d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d022      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800585c:	d01d      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a1d      	ldr	r2, [pc, #116]	; (80058d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d018      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1b      	ldr	r2, [pc, #108]	; (80058dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1a      	ldr	r2, [pc, #104]	; (80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00e      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a18      	ldr	r2, [pc, #96]	; (80058e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d009      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a17      	ldr	r2, [pc, #92]	; (80058e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d004      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a15      	ldr	r2, [pc, #84]	; (80058ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d10c      	bne.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40010000 	.word	0x40010000
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40010400 	.word	0x40010400
 80058e8:	40014000 	.word	0x40014000
 80058ec:	40001800 	.word	0x40001800

080058f0 <__cvt>:
 80058f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058f4:	ec55 4b10 	vmov	r4, r5, d0
 80058f8:	2d00      	cmp	r5, #0
 80058fa:	460e      	mov	r6, r1
 80058fc:	4619      	mov	r1, r3
 80058fe:	462b      	mov	r3, r5
 8005900:	bfbb      	ittet	lt
 8005902:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005906:	461d      	movlt	r5, r3
 8005908:	2300      	movge	r3, #0
 800590a:	232d      	movlt	r3, #45	; 0x2d
 800590c:	700b      	strb	r3, [r1, #0]
 800590e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005910:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005914:	4691      	mov	r9, r2
 8005916:	f023 0820 	bic.w	r8, r3, #32
 800591a:	bfbc      	itt	lt
 800591c:	4622      	movlt	r2, r4
 800591e:	4614      	movlt	r4, r2
 8005920:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005924:	d005      	beq.n	8005932 <__cvt+0x42>
 8005926:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800592a:	d100      	bne.n	800592e <__cvt+0x3e>
 800592c:	3601      	adds	r6, #1
 800592e:	2102      	movs	r1, #2
 8005930:	e000      	b.n	8005934 <__cvt+0x44>
 8005932:	2103      	movs	r1, #3
 8005934:	ab03      	add	r3, sp, #12
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	ab02      	add	r3, sp, #8
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	ec45 4b10 	vmov	d0, r4, r5
 8005940:	4653      	mov	r3, sl
 8005942:	4632      	mov	r2, r6
 8005944:	f000 fe48 	bl	80065d8 <_dtoa_r>
 8005948:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800594c:	4607      	mov	r7, r0
 800594e:	d102      	bne.n	8005956 <__cvt+0x66>
 8005950:	f019 0f01 	tst.w	r9, #1
 8005954:	d022      	beq.n	800599c <__cvt+0xac>
 8005956:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800595a:	eb07 0906 	add.w	r9, r7, r6
 800595e:	d110      	bne.n	8005982 <__cvt+0x92>
 8005960:	783b      	ldrb	r3, [r7, #0]
 8005962:	2b30      	cmp	r3, #48	; 0x30
 8005964:	d10a      	bne.n	800597c <__cvt+0x8c>
 8005966:	2200      	movs	r2, #0
 8005968:	2300      	movs	r3, #0
 800596a:	4620      	mov	r0, r4
 800596c:	4629      	mov	r1, r5
 800596e:	f7fb f8cb 	bl	8000b08 <__aeabi_dcmpeq>
 8005972:	b918      	cbnz	r0, 800597c <__cvt+0x8c>
 8005974:	f1c6 0601 	rsb	r6, r6, #1
 8005978:	f8ca 6000 	str.w	r6, [sl]
 800597c:	f8da 3000 	ldr.w	r3, [sl]
 8005980:	4499      	add	r9, r3
 8005982:	2200      	movs	r2, #0
 8005984:	2300      	movs	r3, #0
 8005986:	4620      	mov	r0, r4
 8005988:	4629      	mov	r1, r5
 800598a:	f7fb f8bd 	bl	8000b08 <__aeabi_dcmpeq>
 800598e:	b108      	cbz	r0, 8005994 <__cvt+0xa4>
 8005990:	f8cd 900c 	str.w	r9, [sp, #12]
 8005994:	2230      	movs	r2, #48	; 0x30
 8005996:	9b03      	ldr	r3, [sp, #12]
 8005998:	454b      	cmp	r3, r9
 800599a:	d307      	bcc.n	80059ac <__cvt+0xbc>
 800599c:	9b03      	ldr	r3, [sp, #12]
 800599e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059a0:	1bdb      	subs	r3, r3, r7
 80059a2:	4638      	mov	r0, r7
 80059a4:	6013      	str	r3, [r2, #0]
 80059a6:	b004      	add	sp, #16
 80059a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ac:	1c59      	adds	r1, r3, #1
 80059ae:	9103      	str	r1, [sp, #12]
 80059b0:	701a      	strb	r2, [r3, #0]
 80059b2:	e7f0      	b.n	8005996 <__cvt+0xa6>

080059b4 <__exponent>:
 80059b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059b6:	4603      	mov	r3, r0
 80059b8:	2900      	cmp	r1, #0
 80059ba:	bfb8      	it	lt
 80059bc:	4249      	neglt	r1, r1
 80059be:	f803 2b02 	strb.w	r2, [r3], #2
 80059c2:	bfb4      	ite	lt
 80059c4:	222d      	movlt	r2, #45	; 0x2d
 80059c6:	222b      	movge	r2, #43	; 0x2b
 80059c8:	2909      	cmp	r1, #9
 80059ca:	7042      	strb	r2, [r0, #1]
 80059cc:	dd2a      	ble.n	8005a24 <__exponent+0x70>
 80059ce:	f10d 0207 	add.w	r2, sp, #7
 80059d2:	4617      	mov	r7, r2
 80059d4:	260a      	movs	r6, #10
 80059d6:	4694      	mov	ip, r2
 80059d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80059dc:	fb06 1415 	mls	r4, r6, r5, r1
 80059e0:	3430      	adds	r4, #48	; 0x30
 80059e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80059e6:	460c      	mov	r4, r1
 80059e8:	2c63      	cmp	r4, #99	; 0x63
 80059ea:	f102 32ff 	add.w	r2, r2, #4294967295
 80059ee:	4629      	mov	r1, r5
 80059f0:	dcf1      	bgt.n	80059d6 <__exponent+0x22>
 80059f2:	3130      	adds	r1, #48	; 0x30
 80059f4:	f1ac 0402 	sub.w	r4, ip, #2
 80059f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80059fc:	1c41      	adds	r1, r0, #1
 80059fe:	4622      	mov	r2, r4
 8005a00:	42ba      	cmp	r2, r7
 8005a02:	d30a      	bcc.n	8005a1a <__exponent+0x66>
 8005a04:	f10d 0209 	add.w	r2, sp, #9
 8005a08:	eba2 020c 	sub.w	r2, r2, ip
 8005a0c:	42bc      	cmp	r4, r7
 8005a0e:	bf88      	it	hi
 8005a10:	2200      	movhi	r2, #0
 8005a12:	4413      	add	r3, r2
 8005a14:	1a18      	subs	r0, r3, r0
 8005a16:	b003      	add	sp, #12
 8005a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a1a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005a1e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005a22:	e7ed      	b.n	8005a00 <__exponent+0x4c>
 8005a24:	2330      	movs	r3, #48	; 0x30
 8005a26:	3130      	adds	r1, #48	; 0x30
 8005a28:	7083      	strb	r3, [r0, #2]
 8005a2a:	70c1      	strb	r1, [r0, #3]
 8005a2c:	1d03      	adds	r3, r0, #4
 8005a2e:	e7f1      	b.n	8005a14 <__exponent+0x60>

08005a30 <_printf_float>:
 8005a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a34:	ed2d 8b02 	vpush	{d8}
 8005a38:	b08d      	sub	sp, #52	; 0x34
 8005a3a:	460c      	mov	r4, r1
 8005a3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a40:	4616      	mov	r6, r2
 8005a42:	461f      	mov	r7, r3
 8005a44:	4605      	mov	r5, r0
 8005a46:	f000 fcc7 	bl	80063d8 <_localeconv_r>
 8005a4a:	f8d0 a000 	ldr.w	sl, [r0]
 8005a4e:	4650      	mov	r0, sl
 8005a50:	f7fa fc2e 	bl	80002b0 <strlen>
 8005a54:	2300      	movs	r3, #0
 8005a56:	930a      	str	r3, [sp, #40]	; 0x28
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	9305      	str	r3, [sp, #20]
 8005a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a64:	3307      	adds	r3, #7
 8005a66:	f023 0307 	bic.w	r3, r3, #7
 8005a6a:	f103 0208 	add.w	r2, r3, #8
 8005a6e:	f8c8 2000 	str.w	r2, [r8]
 8005a72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a7a:	9307      	str	r3, [sp, #28]
 8005a7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a80:	ee08 0a10 	vmov	s16, r0
 8005a84:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a8c:	4b9e      	ldr	r3, [pc, #632]	; (8005d08 <_printf_float+0x2d8>)
 8005a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a92:	f7fb f86b 	bl	8000b6c <__aeabi_dcmpun>
 8005a96:	bb88      	cbnz	r0, 8005afc <_printf_float+0xcc>
 8005a98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a9c:	4b9a      	ldr	r3, [pc, #616]	; (8005d08 <_printf_float+0x2d8>)
 8005a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa2:	f7fb f845 	bl	8000b30 <__aeabi_dcmple>
 8005aa6:	bb48      	cbnz	r0, 8005afc <_printf_float+0xcc>
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2300      	movs	r3, #0
 8005aac:	4640      	mov	r0, r8
 8005aae:	4649      	mov	r1, r9
 8005ab0:	f7fb f834 	bl	8000b1c <__aeabi_dcmplt>
 8005ab4:	b110      	cbz	r0, 8005abc <_printf_float+0x8c>
 8005ab6:	232d      	movs	r3, #45	; 0x2d
 8005ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005abc:	4a93      	ldr	r2, [pc, #588]	; (8005d0c <_printf_float+0x2dc>)
 8005abe:	4b94      	ldr	r3, [pc, #592]	; (8005d10 <_printf_float+0x2e0>)
 8005ac0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ac4:	bf94      	ite	ls
 8005ac6:	4690      	movls	r8, r2
 8005ac8:	4698      	movhi	r8, r3
 8005aca:	2303      	movs	r3, #3
 8005acc:	6123      	str	r3, [r4, #16]
 8005ace:	9b05      	ldr	r3, [sp, #20]
 8005ad0:	f023 0304 	bic.w	r3, r3, #4
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	f04f 0900 	mov.w	r9, #0
 8005ada:	9700      	str	r7, [sp, #0]
 8005adc:	4633      	mov	r3, r6
 8005ade:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ae0:	4621      	mov	r1, r4
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	f000 f9da 	bl	8005e9c <_printf_common>
 8005ae8:	3001      	adds	r0, #1
 8005aea:	f040 8090 	bne.w	8005c0e <_printf_float+0x1de>
 8005aee:	f04f 30ff 	mov.w	r0, #4294967295
 8005af2:	b00d      	add	sp, #52	; 0x34
 8005af4:	ecbd 8b02 	vpop	{d8}
 8005af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005afc:	4642      	mov	r2, r8
 8005afe:	464b      	mov	r3, r9
 8005b00:	4640      	mov	r0, r8
 8005b02:	4649      	mov	r1, r9
 8005b04:	f7fb f832 	bl	8000b6c <__aeabi_dcmpun>
 8005b08:	b140      	cbz	r0, 8005b1c <_printf_float+0xec>
 8005b0a:	464b      	mov	r3, r9
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	bfbc      	itt	lt
 8005b10:	232d      	movlt	r3, #45	; 0x2d
 8005b12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b16:	4a7f      	ldr	r2, [pc, #508]	; (8005d14 <_printf_float+0x2e4>)
 8005b18:	4b7f      	ldr	r3, [pc, #508]	; (8005d18 <_printf_float+0x2e8>)
 8005b1a:	e7d1      	b.n	8005ac0 <_printf_float+0x90>
 8005b1c:	6863      	ldr	r3, [r4, #4]
 8005b1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b22:	9206      	str	r2, [sp, #24]
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	d13f      	bne.n	8005ba8 <_printf_float+0x178>
 8005b28:	2306      	movs	r3, #6
 8005b2a:	6063      	str	r3, [r4, #4]
 8005b2c:	9b05      	ldr	r3, [sp, #20]
 8005b2e:	6861      	ldr	r1, [r4, #4]
 8005b30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b34:	2300      	movs	r3, #0
 8005b36:	9303      	str	r3, [sp, #12]
 8005b38:	ab0a      	add	r3, sp, #40	; 0x28
 8005b3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b3e:	ab09      	add	r3, sp, #36	; 0x24
 8005b40:	ec49 8b10 	vmov	d0, r8, r9
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	6022      	str	r2, [r4, #0]
 8005b48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f7ff fecf 	bl	80058f0 <__cvt>
 8005b52:	9b06      	ldr	r3, [sp, #24]
 8005b54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b56:	2b47      	cmp	r3, #71	; 0x47
 8005b58:	4680      	mov	r8, r0
 8005b5a:	d108      	bne.n	8005b6e <_printf_float+0x13e>
 8005b5c:	1cc8      	adds	r0, r1, #3
 8005b5e:	db02      	blt.n	8005b66 <_printf_float+0x136>
 8005b60:	6863      	ldr	r3, [r4, #4]
 8005b62:	4299      	cmp	r1, r3
 8005b64:	dd41      	ble.n	8005bea <_printf_float+0x1ba>
 8005b66:	f1ab 0302 	sub.w	r3, fp, #2
 8005b6a:	fa5f fb83 	uxtb.w	fp, r3
 8005b6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b72:	d820      	bhi.n	8005bb6 <_printf_float+0x186>
 8005b74:	3901      	subs	r1, #1
 8005b76:	465a      	mov	r2, fp
 8005b78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b7c:	9109      	str	r1, [sp, #36]	; 0x24
 8005b7e:	f7ff ff19 	bl	80059b4 <__exponent>
 8005b82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b84:	1813      	adds	r3, r2, r0
 8005b86:	2a01      	cmp	r2, #1
 8005b88:	4681      	mov	r9, r0
 8005b8a:	6123      	str	r3, [r4, #16]
 8005b8c:	dc02      	bgt.n	8005b94 <_printf_float+0x164>
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	07d2      	lsls	r2, r2, #31
 8005b92:	d501      	bpl.n	8005b98 <_printf_float+0x168>
 8005b94:	3301      	adds	r3, #1
 8005b96:	6123      	str	r3, [r4, #16]
 8005b98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d09c      	beq.n	8005ada <_printf_float+0xaa>
 8005ba0:	232d      	movs	r3, #45	; 0x2d
 8005ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ba6:	e798      	b.n	8005ada <_printf_float+0xaa>
 8005ba8:	9a06      	ldr	r2, [sp, #24]
 8005baa:	2a47      	cmp	r2, #71	; 0x47
 8005bac:	d1be      	bne.n	8005b2c <_printf_float+0xfc>
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1bc      	bne.n	8005b2c <_printf_float+0xfc>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e7b9      	b.n	8005b2a <_printf_float+0xfa>
 8005bb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005bba:	d118      	bne.n	8005bee <_printf_float+0x1be>
 8005bbc:	2900      	cmp	r1, #0
 8005bbe:	6863      	ldr	r3, [r4, #4]
 8005bc0:	dd0b      	ble.n	8005bda <_printf_float+0x1aa>
 8005bc2:	6121      	str	r1, [r4, #16]
 8005bc4:	b913      	cbnz	r3, 8005bcc <_printf_float+0x19c>
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	07d0      	lsls	r0, r2, #31
 8005bca:	d502      	bpl.n	8005bd2 <_printf_float+0x1a2>
 8005bcc:	3301      	adds	r3, #1
 8005bce:	440b      	add	r3, r1
 8005bd0:	6123      	str	r3, [r4, #16]
 8005bd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8005bd4:	f04f 0900 	mov.w	r9, #0
 8005bd8:	e7de      	b.n	8005b98 <_printf_float+0x168>
 8005bda:	b913      	cbnz	r3, 8005be2 <_printf_float+0x1b2>
 8005bdc:	6822      	ldr	r2, [r4, #0]
 8005bde:	07d2      	lsls	r2, r2, #31
 8005be0:	d501      	bpl.n	8005be6 <_printf_float+0x1b6>
 8005be2:	3302      	adds	r3, #2
 8005be4:	e7f4      	b.n	8005bd0 <_printf_float+0x1a0>
 8005be6:	2301      	movs	r3, #1
 8005be8:	e7f2      	b.n	8005bd0 <_printf_float+0x1a0>
 8005bea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bf0:	4299      	cmp	r1, r3
 8005bf2:	db05      	blt.n	8005c00 <_printf_float+0x1d0>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	6121      	str	r1, [r4, #16]
 8005bf8:	07d8      	lsls	r0, r3, #31
 8005bfa:	d5ea      	bpl.n	8005bd2 <_printf_float+0x1a2>
 8005bfc:	1c4b      	adds	r3, r1, #1
 8005bfe:	e7e7      	b.n	8005bd0 <_printf_float+0x1a0>
 8005c00:	2900      	cmp	r1, #0
 8005c02:	bfd4      	ite	le
 8005c04:	f1c1 0202 	rsble	r2, r1, #2
 8005c08:	2201      	movgt	r2, #1
 8005c0a:	4413      	add	r3, r2
 8005c0c:	e7e0      	b.n	8005bd0 <_printf_float+0x1a0>
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	055a      	lsls	r2, r3, #21
 8005c12:	d407      	bmi.n	8005c24 <_printf_float+0x1f4>
 8005c14:	6923      	ldr	r3, [r4, #16]
 8005c16:	4642      	mov	r2, r8
 8005c18:	4631      	mov	r1, r6
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	47b8      	blx	r7
 8005c1e:	3001      	adds	r0, #1
 8005c20:	d12c      	bne.n	8005c7c <_printf_float+0x24c>
 8005c22:	e764      	b.n	8005aee <_printf_float+0xbe>
 8005c24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c28:	f240 80e0 	bls.w	8005dec <_printf_float+0x3bc>
 8005c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c30:	2200      	movs	r2, #0
 8005c32:	2300      	movs	r3, #0
 8005c34:	f7fa ff68 	bl	8000b08 <__aeabi_dcmpeq>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	d034      	beq.n	8005ca6 <_printf_float+0x276>
 8005c3c:	4a37      	ldr	r2, [pc, #220]	; (8005d1c <_printf_float+0x2ec>)
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4631      	mov	r1, r6
 8005c42:	4628      	mov	r0, r5
 8005c44:	47b8      	blx	r7
 8005c46:	3001      	adds	r0, #1
 8005c48:	f43f af51 	beq.w	8005aee <_printf_float+0xbe>
 8005c4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c50:	429a      	cmp	r2, r3
 8005c52:	db02      	blt.n	8005c5a <_printf_float+0x22a>
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	07d8      	lsls	r0, r3, #31
 8005c58:	d510      	bpl.n	8005c7c <_printf_float+0x24c>
 8005c5a:	ee18 3a10 	vmov	r3, s16
 8005c5e:	4652      	mov	r2, sl
 8005c60:	4631      	mov	r1, r6
 8005c62:	4628      	mov	r0, r5
 8005c64:	47b8      	blx	r7
 8005c66:	3001      	adds	r0, #1
 8005c68:	f43f af41 	beq.w	8005aee <_printf_float+0xbe>
 8005c6c:	f04f 0800 	mov.w	r8, #0
 8005c70:	f104 091a 	add.w	r9, r4, #26
 8005c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c76:	3b01      	subs	r3, #1
 8005c78:	4543      	cmp	r3, r8
 8005c7a:	dc09      	bgt.n	8005c90 <_printf_float+0x260>
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	079b      	lsls	r3, r3, #30
 8005c80:	f100 8107 	bmi.w	8005e92 <_printf_float+0x462>
 8005c84:	68e0      	ldr	r0, [r4, #12]
 8005c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c88:	4298      	cmp	r0, r3
 8005c8a:	bfb8      	it	lt
 8005c8c:	4618      	movlt	r0, r3
 8005c8e:	e730      	b.n	8005af2 <_printf_float+0xc2>
 8005c90:	2301      	movs	r3, #1
 8005c92:	464a      	mov	r2, r9
 8005c94:	4631      	mov	r1, r6
 8005c96:	4628      	mov	r0, r5
 8005c98:	47b8      	blx	r7
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	f43f af27 	beq.w	8005aee <_printf_float+0xbe>
 8005ca0:	f108 0801 	add.w	r8, r8, #1
 8005ca4:	e7e6      	b.n	8005c74 <_printf_float+0x244>
 8005ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	dc39      	bgt.n	8005d20 <_printf_float+0x2f0>
 8005cac:	4a1b      	ldr	r2, [pc, #108]	; (8005d1c <_printf_float+0x2ec>)
 8005cae:	2301      	movs	r3, #1
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	47b8      	blx	r7
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	f43f af19 	beq.w	8005aee <_printf_float+0xbe>
 8005cbc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	d102      	bne.n	8005cca <_printf_float+0x29a>
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	07d9      	lsls	r1, r3, #31
 8005cc8:	d5d8      	bpl.n	8005c7c <_printf_float+0x24c>
 8005cca:	ee18 3a10 	vmov	r3, s16
 8005cce:	4652      	mov	r2, sl
 8005cd0:	4631      	mov	r1, r6
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	47b8      	blx	r7
 8005cd6:	3001      	adds	r0, #1
 8005cd8:	f43f af09 	beq.w	8005aee <_printf_float+0xbe>
 8005cdc:	f04f 0900 	mov.w	r9, #0
 8005ce0:	f104 0a1a 	add.w	sl, r4, #26
 8005ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce6:	425b      	negs	r3, r3
 8005ce8:	454b      	cmp	r3, r9
 8005cea:	dc01      	bgt.n	8005cf0 <_printf_float+0x2c0>
 8005cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cee:	e792      	b.n	8005c16 <_printf_float+0x1e6>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	4652      	mov	r2, sl
 8005cf4:	4631      	mov	r1, r6
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	47b8      	blx	r7
 8005cfa:	3001      	adds	r0, #1
 8005cfc:	f43f aef7 	beq.w	8005aee <_printf_float+0xbe>
 8005d00:	f109 0901 	add.w	r9, r9, #1
 8005d04:	e7ee      	b.n	8005ce4 <_printf_float+0x2b4>
 8005d06:	bf00      	nop
 8005d08:	7fefffff 	.word	0x7fefffff
 8005d0c:	08008298 	.word	0x08008298
 8005d10:	0800829c 	.word	0x0800829c
 8005d14:	080082a0 	.word	0x080082a0
 8005d18:	080082a4 	.word	0x080082a4
 8005d1c:	080082a8 	.word	0x080082a8
 8005d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d24:	429a      	cmp	r2, r3
 8005d26:	bfa8      	it	ge
 8005d28:	461a      	movge	r2, r3
 8005d2a:	2a00      	cmp	r2, #0
 8005d2c:	4691      	mov	r9, r2
 8005d2e:	dc37      	bgt.n	8005da0 <_printf_float+0x370>
 8005d30:	f04f 0b00 	mov.w	fp, #0
 8005d34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d38:	f104 021a 	add.w	r2, r4, #26
 8005d3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d3e:	9305      	str	r3, [sp, #20]
 8005d40:	eba3 0309 	sub.w	r3, r3, r9
 8005d44:	455b      	cmp	r3, fp
 8005d46:	dc33      	bgt.n	8005db0 <_printf_float+0x380>
 8005d48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	db3b      	blt.n	8005dc8 <_printf_float+0x398>
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	07da      	lsls	r2, r3, #31
 8005d54:	d438      	bmi.n	8005dc8 <_printf_float+0x398>
 8005d56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d5a:	eba2 0903 	sub.w	r9, r2, r3
 8005d5e:	9b05      	ldr	r3, [sp, #20]
 8005d60:	1ad2      	subs	r2, r2, r3
 8005d62:	4591      	cmp	r9, r2
 8005d64:	bfa8      	it	ge
 8005d66:	4691      	movge	r9, r2
 8005d68:	f1b9 0f00 	cmp.w	r9, #0
 8005d6c:	dc35      	bgt.n	8005dda <_printf_float+0x3aa>
 8005d6e:	f04f 0800 	mov.w	r8, #0
 8005d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d76:	f104 0a1a 	add.w	sl, r4, #26
 8005d7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d7e:	1a9b      	subs	r3, r3, r2
 8005d80:	eba3 0309 	sub.w	r3, r3, r9
 8005d84:	4543      	cmp	r3, r8
 8005d86:	f77f af79 	ble.w	8005c7c <_printf_float+0x24c>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	4652      	mov	r2, sl
 8005d8e:	4631      	mov	r1, r6
 8005d90:	4628      	mov	r0, r5
 8005d92:	47b8      	blx	r7
 8005d94:	3001      	adds	r0, #1
 8005d96:	f43f aeaa 	beq.w	8005aee <_printf_float+0xbe>
 8005d9a:	f108 0801 	add.w	r8, r8, #1
 8005d9e:	e7ec      	b.n	8005d7a <_printf_float+0x34a>
 8005da0:	4613      	mov	r3, r2
 8005da2:	4631      	mov	r1, r6
 8005da4:	4642      	mov	r2, r8
 8005da6:	4628      	mov	r0, r5
 8005da8:	47b8      	blx	r7
 8005daa:	3001      	adds	r0, #1
 8005dac:	d1c0      	bne.n	8005d30 <_printf_float+0x300>
 8005dae:	e69e      	b.n	8005aee <_printf_float+0xbe>
 8005db0:	2301      	movs	r3, #1
 8005db2:	4631      	mov	r1, r6
 8005db4:	4628      	mov	r0, r5
 8005db6:	9205      	str	r2, [sp, #20]
 8005db8:	47b8      	blx	r7
 8005dba:	3001      	adds	r0, #1
 8005dbc:	f43f ae97 	beq.w	8005aee <_printf_float+0xbe>
 8005dc0:	9a05      	ldr	r2, [sp, #20]
 8005dc2:	f10b 0b01 	add.w	fp, fp, #1
 8005dc6:	e7b9      	b.n	8005d3c <_printf_float+0x30c>
 8005dc8:	ee18 3a10 	vmov	r3, s16
 8005dcc:	4652      	mov	r2, sl
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	47b8      	blx	r7
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	d1be      	bne.n	8005d56 <_printf_float+0x326>
 8005dd8:	e689      	b.n	8005aee <_printf_float+0xbe>
 8005dda:	9a05      	ldr	r2, [sp, #20]
 8005ddc:	464b      	mov	r3, r9
 8005dde:	4442      	add	r2, r8
 8005de0:	4631      	mov	r1, r6
 8005de2:	4628      	mov	r0, r5
 8005de4:	47b8      	blx	r7
 8005de6:	3001      	adds	r0, #1
 8005de8:	d1c1      	bne.n	8005d6e <_printf_float+0x33e>
 8005dea:	e680      	b.n	8005aee <_printf_float+0xbe>
 8005dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dee:	2a01      	cmp	r2, #1
 8005df0:	dc01      	bgt.n	8005df6 <_printf_float+0x3c6>
 8005df2:	07db      	lsls	r3, r3, #31
 8005df4:	d53a      	bpl.n	8005e6c <_printf_float+0x43c>
 8005df6:	2301      	movs	r3, #1
 8005df8:	4642      	mov	r2, r8
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	f43f ae74 	beq.w	8005aee <_printf_float+0xbe>
 8005e06:	ee18 3a10 	vmov	r3, s16
 8005e0a:	4652      	mov	r2, sl
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4628      	mov	r0, r5
 8005e10:	47b8      	blx	r7
 8005e12:	3001      	adds	r0, #1
 8005e14:	f43f ae6b 	beq.w	8005aee <_printf_float+0xbe>
 8005e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005e24:	f7fa fe70 	bl	8000b08 <__aeabi_dcmpeq>
 8005e28:	b9d8      	cbnz	r0, 8005e62 <_printf_float+0x432>
 8005e2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e2e:	f108 0201 	add.w	r2, r8, #1
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d10e      	bne.n	8005e5a <_printf_float+0x42a>
 8005e3c:	e657      	b.n	8005aee <_printf_float+0xbe>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	4652      	mov	r2, sl
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f ae50 	beq.w	8005aee <_printf_float+0xbe>
 8005e4e:	f108 0801 	add.w	r8, r8, #1
 8005e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e54:	3b01      	subs	r3, #1
 8005e56:	4543      	cmp	r3, r8
 8005e58:	dcf1      	bgt.n	8005e3e <_printf_float+0x40e>
 8005e5a:	464b      	mov	r3, r9
 8005e5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e60:	e6da      	b.n	8005c18 <_printf_float+0x1e8>
 8005e62:	f04f 0800 	mov.w	r8, #0
 8005e66:	f104 0a1a 	add.w	sl, r4, #26
 8005e6a:	e7f2      	b.n	8005e52 <_printf_float+0x422>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	4642      	mov	r2, r8
 8005e70:	e7df      	b.n	8005e32 <_printf_float+0x402>
 8005e72:	2301      	movs	r3, #1
 8005e74:	464a      	mov	r2, r9
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	f43f ae36 	beq.w	8005aee <_printf_float+0xbe>
 8005e82:	f108 0801 	add.w	r8, r8, #1
 8005e86:	68e3      	ldr	r3, [r4, #12]
 8005e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e8a:	1a5b      	subs	r3, r3, r1
 8005e8c:	4543      	cmp	r3, r8
 8005e8e:	dcf0      	bgt.n	8005e72 <_printf_float+0x442>
 8005e90:	e6f8      	b.n	8005c84 <_printf_float+0x254>
 8005e92:	f04f 0800 	mov.w	r8, #0
 8005e96:	f104 0919 	add.w	r9, r4, #25
 8005e9a:	e7f4      	b.n	8005e86 <_printf_float+0x456>

08005e9c <_printf_common>:
 8005e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	4616      	mov	r6, r2
 8005ea2:	4699      	mov	r9, r3
 8005ea4:	688a      	ldr	r2, [r1, #8]
 8005ea6:	690b      	ldr	r3, [r1, #16]
 8005ea8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005eac:	4293      	cmp	r3, r2
 8005eae:	bfb8      	it	lt
 8005eb0:	4613      	movlt	r3, r2
 8005eb2:	6033      	str	r3, [r6, #0]
 8005eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eb8:	4607      	mov	r7, r0
 8005eba:	460c      	mov	r4, r1
 8005ebc:	b10a      	cbz	r2, 8005ec2 <_printf_common+0x26>
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	6033      	str	r3, [r6, #0]
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	0699      	lsls	r1, r3, #26
 8005ec6:	bf42      	ittt	mi
 8005ec8:	6833      	ldrmi	r3, [r6, #0]
 8005eca:	3302      	addmi	r3, #2
 8005ecc:	6033      	strmi	r3, [r6, #0]
 8005ece:	6825      	ldr	r5, [r4, #0]
 8005ed0:	f015 0506 	ands.w	r5, r5, #6
 8005ed4:	d106      	bne.n	8005ee4 <_printf_common+0x48>
 8005ed6:	f104 0a19 	add.w	sl, r4, #25
 8005eda:	68e3      	ldr	r3, [r4, #12]
 8005edc:	6832      	ldr	r2, [r6, #0]
 8005ede:	1a9b      	subs	r3, r3, r2
 8005ee0:	42ab      	cmp	r3, r5
 8005ee2:	dc26      	bgt.n	8005f32 <_printf_common+0x96>
 8005ee4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ee8:	1e13      	subs	r3, r2, #0
 8005eea:	6822      	ldr	r2, [r4, #0]
 8005eec:	bf18      	it	ne
 8005eee:	2301      	movne	r3, #1
 8005ef0:	0692      	lsls	r2, r2, #26
 8005ef2:	d42b      	bmi.n	8005f4c <_printf_common+0xb0>
 8005ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ef8:	4649      	mov	r1, r9
 8005efa:	4638      	mov	r0, r7
 8005efc:	47c0      	blx	r8
 8005efe:	3001      	adds	r0, #1
 8005f00:	d01e      	beq.n	8005f40 <_printf_common+0xa4>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	6922      	ldr	r2, [r4, #16]
 8005f06:	f003 0306 	and.w	r3, r3, #6
 8005f0a:	2b04      	cmp	r3, #4
 8005f0c:	bf02      	ittt	eq
 8005f0e:	68e5      	ldreq	r5, [r4, #12]
 8005f10:	6833      	ldreq	r3, [r6, #0]
 8005f12:	1aed      	subeq	r5, r5, r3
 8005f14:	68a3      	ldr	r3, [r4, #8]
 8005f16:	bf0c      	ite	eq
 8005f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f1c:	2500      	movne	r5, #0
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	bfc4      	itt	gt
 8005f22:	1a9b      	subgt	r3, r3, r2
 8005f24:	18ed      	addgt	r5, r5, r3
 8005f26:	2600      	movs	r6, #0
 8005f28:	341a      	adds	r4, #26
 8005f2a:	42b5      	cmp	r5, r6
 8005f2c:	d11a      	bne.n	8005f64 <_printf_common+0xc8>
 8005f2e:	2000      	movs	r0, #0
 8005f30:	e008      	b.n	8005f44 <_printf_common+0xa8>
 8005f32:	2301      	movs	r3, #1
 8005f34:	4652      	mov	r2, sl
 8005f36:	4649      	mov	r1, r9
 8005f38:	4638      	mov	r0, r7
 8005f3a:	47c0      	blx	r8
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d103      	bne.n	8005f48 <_printf_common+0xac>
 8005f40:	f04f 30ff 	mov.w	r0, #4294967295
 8005f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f48:	3501      	adds	r5, #1
 8005f4a:	e7c6      	b.n	8005eda <_printf_common+0x3e>
 8005f4c:	18e1      	adds	r1, r4, r3
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	2030      	movs	r0, #48	; 0x30
 8005f52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f56:	4422      	add	r2, r4
 8005f58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f60:	3302      	adds	r3, #2
 8005f62:	e7c7      	b.n	8005ef4 <_printf_common+0x58>
 8005f64:	2301      	movs	r3, #1
 8005f66:	4622      	mov	r2, r4
 8005f68:	4649      	mov	r1, r9
 8005f6a:	4638      	mov	r0, r7
 8005f6c:	47c0      	blx	r8
 8005f6e:	3001      	adds	r0, #1
 8005f70:	d0e6      	beq.n	8005f40 <_printf_common+0xa4>
 8005f72:	3601      	adds	r6, #1
 8005f74:	e7d9      	b.n	8005f2a <_printf_common+0x8e>
	...

08005f78 <_printf_i>:
 8005f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7c:	7e0f      	ldrb	r7, [r1, #24]
 8005f7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f80:	2f78      	cmp	r7, #120	; 0x78
 8005f82:	4691      	mov	r9, r2
 8005f84:	4680      	mov	r8, r0
 8005f86:	460c      	mov	r4, r1
 8005f88:	469a      	mov	sl, r3
 8005f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f8e:	d807      	bhi.n	8005fa0 <_printf_i+0x28>
 8005f90:	2f62      	cmp	r7, #98	; 0x62
 8005f92:	d80a      	bhi.n	8005faa <_printf_i+0x32>
 8005f94:	2f00      	cmp	r7, #0
 8005f96:	f000 80d4 	beq.w	8006142 <_printf_i+0x1ca>
 8005f9a:	2f58      	cmp	r7, #88	; 0x58
 8005f9c:	f000 80c0 	beq.w	8006120 <_printf_i+0x1a8>
 8005fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fa8:	e03a      	b.n	8006020 <_printf_i+0xa8>
 8005faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fae:	2b15      	cmp	r3, #21
 8005fb0:	d8f6      	bhi.n	8005fa0 <_printf_i+0x28>
 8005fb2:	a101      	add	r1, pc, #4	; (adr r1, 8005fb8 <_printf_i+0x40>)
 8005fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fb8:	08006011 	.word	0x08006011
 8005fbc:	08006025 	.word	0x08006025
 8005fc0:	08005fa1 	.word	0x08005fa1
 8005fc4:	08005fa1 	.word	0x08005fa1
 8005fc8:	08005fa1 	.word	0x08005fa1
 8005fcc:	08005fa1 	.word	0x08005fa1
 8005fd0:	08006025 	.word	0x08006025
 8005fd4:	08005fa1 	.word	0x08005fa1
 8005fd8:	08005fa1 	.word	0x08005fa1
 8005fdc:	08005fa1 	.word	0x08005fa1
 8005fe0:	08005fa1 	.word	0x08005fa1
 8005fe4:	08006129 	.word	0x08006129
 8005fe8:	08006051 	.word	0x08006051
 8005fec:	080060e3 	.word	0x080060e3
 8005ff0:	08005fa1 	.word	0x08005fa1
 8005ff4:	08005fa1 	.word	0x08005fa1
 8005ff8:	0800614b 	.word	0x0800614b
 8005ffc:	08005fa1 	.word	0x08005fa1
 8006000:	08006051 	.word	0x08006051
 8006004:	08005fa1 	.word	0x08005fa1
 8006008:	08005fa1 	.word	0x08005fa1
 800600c:	080060eb 	.word	0x080060eb
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	1d1a      	adds	r2, r3, #4
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	602a      	str	r2, [r5, #0]
 8006018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800601c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006020:	2301      	movs	r3, #1
 8006022:	e09f      	b.n	8006164 <_printf_i+0x1ec>
 8006024:	6820      	ldr	r0, [r4, #0]
 8006026:	682b      	ldr	r3, [r5, #0]
 8006028:	0607      	lsls	r7, r0, #24
 800602a:	f103 0104 	add.w	r1, r3, #4
 800602e:	6029      	str	r1, [r5, #0]
 8006030:	d501      	bpl.n	8006036 <_printf_i+0xbe>
 8006032:	681e      	ldr	r6, [r3, #0]
 8006034:	e003      	b.n	800603e <_printf_i+0xc6>
 8006036:	0646      	lsls	r6, r0, #25
 8006038:	d5fb      	bpl.n	8006032 <_printf_i+0xba>
 800603a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800603e:	2e00      	cmp	r6, #0
 8006040:	da03      	bge.n	800604a <_printf_i+0xd2>
 8006042:	232d      	movs	r3, #45	; 0x2d
 8006044:	4276      	negs	r6, r6
 8006046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800604a:	485a      	ldr	r0, [pc, #360]	; (80061b4 <_printf_i+0x23c>)
 800604c:	230a      	movs	r3, #10
 800604e:	e012      	b.n	8006076 <_printf_i+0xfe>
 8006050:	682b      	ldr	r3, [r5, #0]
 8006052:	6820      	ldr	r0, [r4, #0]
 8006054:	1d19      	adds	r1, r3, #4
 8006056:	6029      	str	r1, [r5, #0]
 8006058:	0605      	lsls	r5, r0, #24
 800605a:	d501      	bpl.n	8006060 <_printf_i+0xe8>
 800605c:	681e      	ldr	r6, [r3, #0]
 800605e:	e002      	b.n	8006066 <_printf_i+0xee>
 8006060:	0641      	lsls	r1, r0, #25
 8006062:	d5fb      	bpl.n	800605c <_printf_i+0xe4>
 8006064:	881e      	ldrh	r6, [r3, #0]
 8006066:	4853      	ldr	r0, [pc, #332]	; (80061b4 <_printf_i+0x23c>)
 8006068:	2f6f      	cmp	r7, #111	; 0x6f
 800606a:	bf0c      	ite	eq
 800606c:	2308      	moveq	r3, #8
 800606e:	230a      	movne	r3, #10
 8006070:	2100      	movs	r1, #0
 8006072:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006076:	6865      	ldr	r5, [r4, #4]
 8006078:	60a5      	str	r5, [r4, #8]
 800607a:	2d00      	cmp	r5, #0
 800607c:	bfa2      	ittt	ge
 800607e:	6821      	ldrge	r1, [r4, #0]
 8006080:	f021 0104 	bicge.w	r1, r1, #4
 8006084:	6021      	strge	r1, [r4, #0]
 8006086:	b90e      	cbnz	r6, 800608c <_printf_i+0x114>
 8006088:	2d00      	cmp	r5, #0
 800608a:	d04b      	beq.n	8006124 <_printf_i+0x1ac>
 800608c:	4615      	mov	r5, r2
 800608e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006092:	fb03 6711 	mls	r7, r3, r1, r6
 8006096:	5dc7      	ldrb	r7, [r0, r7]
 8006098:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800609c:	4637      	mov	r7, r6
 800609e:	42bb      	cmp	r3, r7
 80060a0:	460e      	mov	r6, r1
 80060a2:	d9f4      	bls.n	800608e <_printf_i+0x116>
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d10b      	bne.n	80060c0 <_printf_i+0x148>
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	07de      	lsls	r6, r3, #31
 80060ac:	d508      	bpl.n	80060c0 <_printf_i+0x148>
 80060ae:	6923      	ldr	r3, [r4, #16]
 80060b0:	6861      	ldr	r1, [r4, #4]
 80060b2:	4299      	cmp	r1, r3
 80060b4:	bfde      	ittt	le
 80060b6:	2330      	movle	r3, #48	; 0x30
 80060b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060c0:	1b52      	subs	r2, r2, r5
 80060c2:	6122      	str	r2, [r4, #16]
 80060c4:	f8cd a000 	str.w	sl, [sp]
 80060c8:	464b      	mov	r3, r9
 80060ca:	aa03      	add	r2, sp, #12
 80060cc:	4621      	mov	r1, r4
 80060ce:	4640      	mov	r0, r8
 80060d0:	f7ff fee4 	bl	8005e9c <_printf_common>
 80060d4:	3001      	adds	r0, #1
 80060d6:	d14a      	bne.n	800616e <_printf_i+0x1f6>
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	b004      	add	sp, #16
 80060de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	f043 0320 	orr.w	r3, r3, #32
 80060e8:	6023      	str	r3, [r4, #0]
 80060ea:	4833      	ldr	r0, [pc, #204]	; (80061b8 <_printf_i+0x240>)
 80060ec:	2778      	movs	r7, #120	; 0x78
 80060ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	6829      	ldr	r1, [r5, #0]
 80060f6:	061f      	lsls	r7, r3, #24
 80060f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80060fc:	d402      	bmi.n	8006104 <_printf_i+0x18c>
 80060fe:	065f      	lsls	r7, r3, #25
 8006100:	bf48      	it	mi
 8006102:	b2b6      	uxthmi	r6, r6
 8006104:	07df      	lsls	r7, r3, #31
 8006106:	bf48      	it	mi
 8006108:	f043 0320 	orrmi.w	r3, r3, #32
 800610c:	6029      	str	r1, [r5, #0]
 800610e:	bf48      	it	mi
 8006110:	6023      	strmi	r3, [r4, #0]
 8006112:	b91e      	cbnz	r6, 800611c <_printf_i+0x1a4>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	f023 0320 	bic.w	r3, r3, #32
 800611a:	6023      	str	r3, [r4, #0]
 800611c:	2310      	movs	r3, #16
 800611e:	e7a7      	b.n	8006070 <_printf_i+0xf8>
 8006120:	4824      	ldr	r0, [pc, #144]	; (80061b4 <_printf_i+0x23c>)
 8006122:	e7e4      	b.n	80060ee <_printf_i+0x176>
 8006124:	4615      	mov	r5, r2
 8006126:	e7bd      	b.n	80060a4 <_printf_i+0x12c>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	6826      	ldr	r6, [r4, #0]
 800612c:	6961      	ldr	r1, [r4, #20]
 800612e:	1d18      	adds	r0, r3, #4
 8006130:	6028      	str	r0, [r5, #0]
 8006132:	0635      	lsls	r5, r6, #24
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	d501      	bpl.n	800613c <_printf_i+0x1c4>
 8006138:	6019      	str	r1, [r3, #0]
 800613a:	e002      	b.n	8006142 <_printf_i+0x1ca>
 800613c:	0670      	lsls	r0, r6, #25
 800613e:	d5fb      	bpl.n	8006138 <_printf_i+0x1c0>
 8006140:	8019      	strh	r1, [r3, #0]
 8006142:	2300      	movs	r3, #0
 8006144:	6123      	str	r3, [r4, #16]
 8006146:	4615      	mov	r5, r2
 8006148:	e7bc      	b.n	80060c4 <_printf_i+0x14c>
 800614a:	682b      	ldr	r3, [r5, #0]
 800614c:	1d1a      	adds	r2, r3, #4
 800614e:	602a      	str	r2, [r5, #0]
 8006150:	681d      	ldr	r5, [r3, #0]
 8006152:	6862      	ldr	r2, [r4, #4]
 8006154:	2100      	movs	r1, #0
 8006156:	4628      	mov	r0, r5
 8006158:	f7fa f85a 	bl	8000210 <memchr>
 800615c:	b108      	cbz	r0, 8006162 <_printf_i+0x1ea>
 800615e:	1b40      	subs	r0, r0, r5
 8006160:	6060      	str	r0, [r4, #4]
 8006162:	6863      	ldr	r3, [r4, #4]
 8006164:	6123      	str	r3, [r4, #16]
 8006166:	2300      	movs	r3, #0
 8006168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800616c:	e7aa      	b.n	80060c4 <_printf_i+0x14c>
 800616e:	6923      	ldr	r3, [r4, #16]
 8006170:	462a      	mov	r2, r5
 8006172:	4649      	mov	r1, r9
 8006174:	4640      	mov	r0, r8
 8006176:	47d0      	blx	sl
 8006178:	3001      	adds	r0, #1
 800617a:	d0ad      	beq.n	80060d8 <_printf_i+0x160>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	079b      	lsls	r3, r3, #30
 8006180:	d413      	bmi.n	80061aa <_printf_i+0x232>
 8006182:	68e0      	ldr	r0, [r4, #12]
 8006184:	9b03      	ldr	r3, [sp, #12]
 8006186:	4298      	cmp	r0, r3
 8006188:	bfb8      	it	lt
 800618a:	4618      	movlt	r0, r3
 800618c:	e7a6      	b.n	80060dc <_printf_i+0x164>
 800618e:	2301      	movs	r3, #1
 8006190:	4632      	mov	r2, r6
 8006192:	4649      	mov	r1, r9
 8006194:	4640      	mov	r0, r8
 8006196:	47d0      	blx	sl
 8006198:	3001      	adds	r0, #1
 800619a:	d09d      	beq.n	80060d8 <_printf_i+0x160>
 800619c:	3501      	adds	r5, #1
 800619e:	68e3      	ldr	r3, [r4, #12]
 80061a0:	9903      	ldr	r1, [sp, #12]
 80061a2:	1a5b      	subs	r3, r3, r1
 80061a4:	42ab      	cmp	r3, r5
 80061a6:	dcf2      	bgt.n	800618e <_printf_i+0x216>
 80061a8:	e7eb      	b.n	8006182 <_printf_i+0x20a>
 80061aa:	2500      	movs	r5, #0
 80061ac:	f104 0619 	add.w	r6, r4, #25
 80061b0:	e7f5      	b.n	800619e <_printf_i+0x226>
 80061b2:	bf00      	nop
 80061b4:	080082aa 	.word	0x080082aa
 80061b8:	080082bb 	.word	0x080082bb

080061bc <std>:
 80061bc:	2300      	movs	r3, #0
 80061be:	b510      	push	{r4, lr}
 80061c0:	4604      	mov	r4, r0
 80061c2:	e9c0 3300 	strd	r3, r3, [r0]
 80061c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ca:	6083      	str	r3, [r0, #8]
 80061cc:	8181      	strh	r1, [r0, #12]
 80061ce:	6643      	str	r3, [r0, #100]	; 0x64
 80061d0:	81c2      	strh	r2, [r0, #14]
 80061d2:	6183      	str	r3, [r0, #24]
 80061d4:	4619      	mov	r1, r3
 80061d6:	2208      	movs	r2, #8
 80061d8:	305c      	adds	r0, #92	; 0x5c
 80061da:	f000 f8f4 	bl	80063c6 <memset>
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <std+0x58>)
 80061e0:	6263      	str	r3, [r4, #36]	; 0x24
 80061e2:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <std+0x5c>)
 80061e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <std+0x60>)
 80061e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061ea:	4b0d      	ldr	r3, [pc, #52]	; (8006220 <std+0x64>)
 80061ec:	6323      	str	r3, [r4, #48]	; 0x30
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <std+0x68>)
 80061f0:	6224      	str	r4, [r4, #32]
 80061f2:	429c      	cmp	r4, r3
 80061f4:	d006      	beq.n	8006204 <std+0x48>
 80061f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061fa:	4294      	cmp	r4, r2
 80061fc:	d002      	beq.n	8006204 <std+0x48>
 80061fe:	33d0      	adds	r3, #208	; 0xd0
 8006200:	429c      	cmp	r4, r3
 8006202:	d105      	bne.n	8006210 <std+0x54>
 8006204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800620c:	f000 b958 	b.w	80064c0 <__retarget_lock_init_recursive>
 8006210:	bd10      	pop	{r4, pc}
 8006212:	bf00      	nop
 8006214:	08006341 	.word	0x08006341
 8006218:	08006363 	.word	0x08006363
 800621c:	0800639b 	.word	0x0800639b
 8006220:	080063bf 	.word	0x080063bf
 8006224:	200003c0 	.word	0x200003c0

08006228 <stdio_exit_handler>:
 8006228:	4a02      	ldr	r2, [pc, #8]	; (8006234 <stdio_exit_handler+0xc>)
 800622a:	4903      	ldr	r1, [pc, #12]	; (8006238 <stdio_exit_handler+0x10>)
 800622c:	4803      	ldr	r0, [pc, #12]	; (800623c <stdio_exit_handler+0x14>)
 800622e:	f000 b869 	b.w	8006304 <_fwalk_sglue>
 8006232:	bf00      	nop
 8006234:	2000000c 	.word	0x2000000c
 8006238:	08007bc1 	.word	0x08007bc1
 800623c:	20000018 	.word	0x20000018

08006240 <cleanup_stdio>:
 8006240:	6841      	ldr	r1, [r0, #4]
 8006242:	4b0c      	ldr	r3, [pc, #48]	; (8006274 <cleanup_stdio+0x34>)
 8006244:	4299      	cmp	r1, r3
 8006246:	b510      	push	{r4, lr}
 8006248:	4604      	mov	r4, r0
 800624a:	d001      	beq.n	8006250 <cleanup_stdio+0x10>
 800624c:	f001 fcb8 	bl	8007bc0 <_fflush_r>
 8006250:	68a1      	ldr	r1, [r4, #8]
 8006252:	4b09      	ldr	r3, [pc, #36]	; (8006278 <cleanup_stdio+0x38>)
 8006254:	4299      	cmp	r1, r3
 8006256:	d002      	beq.n	800625e <cleanup_stdio+0x1e>
 8006258:	4620      	mov	r0, r4
 800625a:	f001 fcb1 	bl	8007bc0 <_fflush_r>
 800625e:	68e1      	ldr	r1, [r4, #12]
 8006260:	4b06      	ldr	r3, [pc, #24]	; (800627c <cleanup_stdio+0x3c>)
 8006262:	4299      	cmp	r1, r3
 8006264:	d004      	beq.n	8006270 <cleanup_stdio+0x30>
 8006266:	4620      	mov	r0, r4
 8006268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800626c:	f001 bca8 	b.w	8007bc0 <_fflush_r>
 8006270:	bd10      	pop	{r4, pc}
 8006272:	bf00      	nop
 8006274:	200003c0 	.word	0x200003c0
 8006278:	20000428 	.word	0x20000428
 800627c:	20000490 	.word	0x20000490

08006280 <global_stdio_init.part.0>:
 8006280:	b510      	push	{r4, lr}
 8006282:	4b0b      	ldr	r3, [pc, #44]	; (80062b0 <global_stdio_init.part.0+0x30>)
 8006284:	4c0b      	ldr	r4, [pc, #44]	; (80062b4 <global_stdio_init.part.0+0x34>)
 8006286:	4a0c      	ldr	r2, [pc, #48]	; (80062b8 <global_stdio_init.part.0+0x38>)
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	4620      	mov	r0, r4
 800628c:	2200      	movs	r2, #0
 800628e:	2104      	movs	r1, #4
 8006290:	f7ff ff94 	bl	80061bc <std>
 8006294:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006298:	2201      	movs	r2, #1
 800629a:	2109      	movs	r1, #9
 800629c:	f7ff ff8e 	bl	80061bc <std>
 80062a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80062a4:	2202      	movs	r2, #2
 80062a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062aa:	2112      	movs	r1, #18
 80062ac:	f7ff bf86 	b.w	80061bc <std>
 80062b0:	200004f8 	.word	0x200004f8
 80062b4:	200003c0 	.word	0x200003c0
 80062b8:	08006229 	.word	0x08006229

080062bc <__sfp_lock_acquire>:
 80062bc:	4801      	ldr	r0, [pc, #4]	; (80062c4 <__sfp_lock_acquire+0x8>)
 80062be:	f000 b900 	b.w	80064c2 <__retarget_lock_acquire_recursive>
 80062c2:	bf00      	nop
 80062c4:	20000501 	.word	0x20000501

080062c8 <__sfp_lock_release>:
 80062c8:	4801      	ldr	r0, [pc, #4]	; (80062d0 <__sfp_lock_release+0x8>)
 80062ca:	f000 b8fb 	b.w	80064c4 <__retarget_lock_release_recursive>
 80062ce:	bf00      	nop
 80062d0:	20000501 	.word	0x20000501

080062d4 <__sinit>:
 80062d4:	b510      	push	{r4, lr}
 80062d6:	4604      	mov	r4, r0
 80062d8:	f7ff fff0 	bl	80062bc <__sfp_lock_acquire>
 80062dc:	6a23      	ldr	r3, [r4, #32]
 80062de:	b11b      	cbz	r3, 80062e8 <__sinit+0x14>
 80062e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062e4:	f7ff bff0 	b.w	80062c8 <__sfp_lock_release>
 80062e8:	4b04      	ldr	r3, [pc, #16]	; (80062fc <__sinit+0x28>)
 80062ea:	6223      	str	r3, [r4, #32]
 80062ec:	4b04      	ldr	r3, [pc, #16]	; (8006300 <__sinit+0x2c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1f5      	bne.n	80062e0 <__sinit+0xc>
 80062f4:	f7ff ffc4 	bl	8006280 <global_stdio_init.part.0>
 80062f8:	e7f2      	b.n	80062e0 <__sinit+0xc>
 80062fa:	bf00      	nop
 80062fc:	08006241 	.word	0x08006241
 8006300:	200004f8 	.word	0x200004f8

08006304 <_fwalk_sglue>:
 8006304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006308:	4607      	mov	r7, r0
 800630a:	4688      	mov	r8, r1
 800630c:	4614      	mov	r4, r2
 800630e:	2600      	movs	r6, #0
 8006310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006314:	f1b9 0901 	subs.w	r9, r9, #1
 8006318:	d505      	bpl.n	8006326 <_fwalk_sglue+0x22>
 800631a:	6824      	ldr	r4, [r4, #0]
 800631c:	2c00      	cmp	r4, #0
 800631e:	d1f7      	bne.n	8006310 <_fwalk_sglue+0xc>
 8006320:	4630      	mov	r0, r6
 8006322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006326:	89ab      	ldrh	r3, [r5, #12]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d907      	bls.n	800633c <_fwalk_sglue+0x38>
 800632c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006330:	3301      	adds	r3, #1
 8006332:	d003      	beq.n	800633c <_fwalk_sglue+0x38>
 8006334:	4629      	mov	r1, r5
 8006336:	4638      	mov	r0, r7
 8006338:	47c0      	blx	r8
 800633a:	4306      	orrs	r6, r0
 800633c:	3568      	adds	r5, #104	; 0x68
 800633e:	e7e9      	b.n	8006314 <_fwalk_sglue+0x10>

08006340 <__sread>:
 8006340:	b510      	push	{r4, lr}
 8006342:	460c      	mov	r4, r1
 8006344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006348:	f000 f86c 	bl	8006424 <_read_r>
 800634c:	2800      	cmp	r0, #0
 800634e:	bfab      	itete	ge
 8006350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006352:	89a3      	ldrhlt	r3, [r4, #12]
 8006354:	181b      	addge	r3, r3, r0
 8006356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800635a:	bfac      	ite	ge
 800635c:	6563      	strge	r3, [r4, #84]	; 0x54
 800635e:	81a3      	strhlt	r3, [r4, #12]
 8006360:	bd10      	pop	{r4, pc}

08006362 <__swrite>:
 8006362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006366:	461f      	mov	r7, r3
 8006368:	898b      	ldrh	r3, [r1, #12]
 800636a:	05db      	lsls	r3, r3, #23
 800636c:	4605      	mov	r5, r0
 800636e:	460c      	mov	r4, r1
 8006370:	4616      	mov	r6, r2
 8006372:	d505      	bpl.n	8006380 <__swrite+0x1e>
 8006374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006378:	2302      	movs	r3, #2
 800637a:	2200      	movs	r2, #0
 800637c:	f000 f840 	bl	8006400 <_lseek_r>
 8006380:	89a3      	ldrh	r3, [r4, #12]
 8006382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800638a:	81a3      	strh	r3, [r4, #12]
 800638c:	4632      	mov	r2, r6
 800638e:	463b      	mov	r3, r7
 8006390:	4628      	mov	r0, r5
 8006392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006396:	f000 b857 	b.w	8006448 <_write_r>

0800639a <__sseek>:
 800639a:	b510      	push	{r4, lr}
 800639c:	460c      	mov	r4, r1
 800639e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a2:	f000 f82d 	bl	8006400 <_lseek_r>
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	bf15      	itete	ne
 80063ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063b6:	81a3      	strheq	r3, [r4, #12]
 80063b8:	bf18      	it	ne
 80063ba:	81a3      	strhne	r3, [r4, #12]
 80063bc:	bd10      	pop	{r4, pc}

080063be <__sclose>:
 80063be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c2:	f000 b80d 	b.w	80063e0 <_close_r>

080063c6 <memset>:
 80063c6:	4402      	add	r2, r0
 80063c8:	4603      	mov	r3, r0
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d100      	bne.n	80063d0 <memset+0xa>
 80063ce:	4770      	bx	lr
 80063d0:	f803 1b01 	strb.w	r1, [r3], #1
 80063d4:	e7f9      	b.n	80063ca <memset+0x4>
	...

080063d8 <_localeconv_r>:
 80063d8:	4800      	ldr	r0, [pc, #0]	; (80063dc <_localeconv_r+0x4>)
 80063da:	4770      	bx	lr
 80063dc:	20000158 	.word	0x20000158

080063e0 <_close_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	; (80063fc <_close_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fb fcb5 	bl	8001d5a <_close>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_close_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_close_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200004fc 	.word	0x200004fc

08006400 <_lseek_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d07      	ldr	r5, [pc, #28]	; (8006420 <_lseek_r+0x20>)
 8006404:	4604      	mov	r4, r0
 8006406:	4608      	mov	r0, r1
 8006408:	4611      	mov	r1, r2
 800640a:	2200      	movs	r2, #0
 800640c:	602a      	str	r2, [r5, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	f7fb fcca 	bl	8001da8 <_lseek>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_lseek_r+0x1e>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_lseek_r+0x1e>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	200004fc 	.word	0x200004fc

08006424 <_read_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d07      	ldr	r5, [pc, #28]	; (8006444 <_read_r+0x20>)
 8006428:	4604      	mov	r4, r0
 800642a:	4608      	mov	r0, r1
 800642c:	4611      	mov	r1, r2
 800642e:	2200      	movs	r2, #0
 8006430:	602a      	str	r2, [r5, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	f7fb fc58 	bl	8001ce8 <_read>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d102      	bne.n	8006442 <_read_r+0x1e>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	b103      	cbz	r3, 8006442 <_read_r+0x1e>
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	bd38      	pop	{r3, r4, r5, pc}
 8006444:	200004fc 	.word	0x200004fc

08006448 <_write_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d07      	ldr	r5, [pc, #28]	; (8006468 <_write_r+0x20>)
 800644c:	4604      	mov	r4, r0
 800644e:	4608      	mov	r0, r1
 8006450:	4611      	mov	r1, r2
 8006452:	2200      	movs	r2, #0
 8006454:	602a      	str	r2, [r5, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	f7fb fc63 	bl	8001d22 <_write>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_write_r+0x1e>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_write_r+0x1e>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	200004fc 	.word	0x200004fc

0800646c <__errno>:
 800646c:	4b01      	ldr	r3, [pc, #4]	; (8006474 <__errno+0x8>)
 800646e:	6818      	ldr	r0, [r3, #0]
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	20000064 	.word	0x20000064

08006478 <__libc_init_array>:
 8006478:	b570      	push	{r4, r5, r6, lr}
 800647a:	4d0d      	ldr	r5, [pc, #52]	; (80064b0 <__libc_init_array+0x38>)
 800647c:	4c0d      	ldr	r4, [pc, #52]	; (80064b4 <__libc_init_array+0x3c>)
 800647e:	1b64      	subs	r4, r4, r5
 8006480:	10a4      	asrs	r4, r4, #2
 8006482:	2600      	movs	r6, #0
 8006484:	42a6      	cmp	r6, r4
 8006486:	d109      	bne.n	800649c <__libc_init_array+0x24>
 8006488:	4d0b      	ldr	r5, [pc, #44]	; (80064b8 <__libc_init_array+0x40>)
 800648a:	4c0c      	ldr	r4, [pc, #48]	; (80064bc <__libc_init_array+0x44>)
 800648c:	f001 feec 	bl	8008268 <_init>
 8006490:	1b64      	subs	r4, r4, r5
 8006492:	10a4      	asrs	r4, r4, #2
 8006494:	2600      	movs	r6, #0
 8006496:	42a6      	cmp	r6, r4
 8006498:	d105      	bne.n	80064a6 <__libc_init_array+0x2e>
 800649a:	bd70      	pop	{r4, r5, r6, pc}
 800649c:	f855 3b04 	ldr.w	r3, [r5], #4
 80064a0:	4798      	blx	r3
 80064a2:	3601      	adds	r6, #1
 80064a4:	e7ee      	b.n	8006484 <__libc_init_array+0xc>
 80064a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064aa:	4798      	blx	r3
 80064ac:	3601      	adds	r6, #1
 80064ae:	e7f2      	b.n	8006496 <__libc_init_array+0x1e>
 80064b0:	08008614 	.word	0x08008614
 80064b4:	08008614 	.word	0x08008614
 80064b8:	08008614 	.word	0x08008614
 80064bc:	08008618 	.word	0x08008618

080064c0 <__retarget_lock_init_recursive>:
 80064c0:	4770      	bx	lr

080064c2 <__retarget_lock_acquire_recursive>:
 80064c2:	4770      	bx	lr

080064c4 <__retarget_lock_release_recursive>:
 80064c4:	4770      	bx	lr

080064c6 <quorem>:
 80064c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ca:	6903      	ldr	r3, [r0, #16]
 80064cc:	690c      	ldr	r4, [r1, #16]
 80064ce:	42a3      	cmp	r3, r4
 80064d0:	4607      	mov	r7, r0
 80064d2:	db7e      	blt.n	80065d2 <quorem+0x10c>
 80064d4:	3c01      	subs	r4, #1
 80064d6:	f101 0814 	add.w	r8, r1, #20
 80064da:	f100 0514 	add.w	r5, r0, #20
 80064de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064e2:	9301      	str	r3, [sp, #4]
 80064e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064ec:	3301      	adds	r3, #1
 80064ee:	429a      	cmp	r2, r3
 80064f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80064f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80064fc:	d331      	bcc.n	8006562 <quorem+0x9c>
 80064fe:	f04f 0e00 	mov.w	lr, #0
 8006502:	4640      	mov	r0, r8
 8006504:	46ac      	mov	ip, r5
 8006506:	46f2      	mov	sl, lr
 8006508:	f850 2b04 	ldr.w	r2, [r0], #4
 800650c:	b293      	uxth	r3, r2
 800650e:	fb06 e303 	mla	r3, r6, r3, lr
 8006512:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006516:	0c1a      	lsrs	r2, r3, #16
 8006518:	b29b      	uxth	r3, r3
 800651a:	ebaa 0303 	sub.w	r3, sl, r3
 800651e:	f8dc a000 	ldr.w	sl, [ip]
 8006522:	fa13 f38a 	uxtah	r3, r3, sl
 8006526:	fb06 220e 	mla	r2, r6, lr, r2
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	9b00      	ldr	r3, [sp, #0]
 800652e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006532:	b292      	uxth	r2, r2
 8006534:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006538:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800653c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006540:	4581      	cmp	r9, r0
 8006542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006546:	f84c 3b04 	str.w	r3, [ip], #4
 800654a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800654e:	d2db      	bcs.n	8006508 <quorem+0x42>
 8006550:	f855 300b 	ldr.w	r3, [r5, fp]
 8006554:	b92b      	cbnz	r3, 8006562 <quorem+0x9c>
 8006556:	9b01      	ldr	r3, [sp, #4]
 8006558:	3b04      	subs	r3, #4
 800655a:	429d      	cmp	r5, r3
 800655c:	461a      	mov	r2, r3
 800655e:	d32c      	bcc.n	80065ba <quorem+0xf4>
 8006560:	613c      	str	r4, [r7, #16]
 8006562:	4638      	mov	r0, r7
 8006564:	f001 f9a6 	bl	80078b4 <__mcmp>
 8006568:	2800      	cmp	r0, #0
 800656a:	db22      	blt.n	80065b2 <quorem+0xec>
 800656c:	3601      	adds	r6, #1
 800656e:	4629      	mov	r1, r5
 8006570:	2000      	movs	r0, #0
 8006572:	f858 2b04 	ldr.w	r2, [r8], #4
 8006576:	f8d1 c000 	ldr.w	ip, [r1]
 800657a:	b293      	uxth	r3, r2
 800657c:	1ac3      	subs	r3, r0, r3
 800657e:	0c12      	lsrs	r2, r2, #16
 8006580:	fa13 f38c 	uxtah	r3, r3, ip
 8006584:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006588:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800658c:	b29b      	uxth	r3, r3
 800658e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006592:	45c1      	cmp	r9, r8
 8006594:	f841 3b04 	str.w	r3, [r1], #4
 8006598:	ea4f 4022 	mov.w	r0, r2, asr #16
 800659c:	d2e9      	bcs.n	8006572 <quorem+0xac>
 800659e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065a6:	b922      	cbnz	r2, 80065b2 <quorem+0xec>
 80065a8:	3b04      	subs	r3, #4
 80065aa:	429d      	cmp	r5, r3
 80065ac:	461a      	mov	r2, r3
 80065ae:	d30a      	bcc.n	80065c6 <quorem+0x100>
 80065b0:	613c      	str	r4, [r7, #16]
 80065b2:	4630      	mov	r0, r6
 80065b4:	b003      	add	sp, #12
 80065b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ba:	6812      	ldr	r2, [r2, #0]
 80065bc:	3b04      	subs	r3, #4
 80065be:	2a00      	cmp	r2, #0
 80065c0:	d1ce      	bne.n	8006560 <quorem+0x9a>
 80065c2:	3c01      	subs	r4, #1
 80065c4:	e7c9      	b.n	800655a <quorem+0x94>
 80065c6:	6812      	ldr	r2, [r2, #0]
 80065c8:	3b04      	subs	r3, #4
 80065ca:	2a00      	cmp	r2, #0
 80065cc:	d1f0      	bne.n	80065b0 <quorem+0xea>
 80065ce:	3c01      	subs	r4, #1
 80065d0:	e7eb      	b.n	80065aa <quorem+0xe4>
 80065d2:	2000      	movs	r0, #0
 80065d4:	e7ee      	b.n	80065b4 <quorem+0xee>
	...

080065d8 <_dtoa_r>:
 80065d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065dc:	ed2d 8b04 	vpush	{d8-d9}
 80065e0:	69c5      	ldr	r5, [r0, #28]
 80065e2:	b093      	sub	sp, #76	; 0x4c
 80065e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80065e8:	ec57 6b10 	vmov	r6, r7, d0
 80065ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80065f0:	9107      	str	r1, [sp, #28]
 80065f2:	4604      	mov	r4, r0
 80065f4:	920a      	str	r2, [sp, #40]	; 0x28
 80065f6:	930d      	str	r3, [sp, #52]	; 0x34
 80065f8:	b975      	cbnz	r5, 8006618 <_dtoa_r+0x40>
 80065fa:	2010      	movs	r0, #16
 80065fc:	f000 fe2a 	bl	8007254 <malloc>
 8006600:	4602      	mov	r2, r0
 8006602:	61e0      	str	r0, [r4, #28]
 8006604:	b920      	cbnz	r0, 8006610 <_dtoa_r+0x38>
 8006606:	4bae      	ldr	r3, [pc, #696]	; (80068c0 <_dtoa_r+0x2e8>)
 8006608:	21ef      	movs	r1, #239	; 0xef
 800660a:	48ae      	ldr	r0, [pc, #696]	; (80068c4 <_dtoa_r+0x2ec>)
 800660c:	f001 fb1e 	bl	8007c4c <__assert_func>
 8006610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006614:	6005      	str	r5, [r0, #0]
 8006616:	60c5      	str	r5, [r0, #12]
 8006618:	69e3      	ldr	r3, [r4, #28]
 800661a:	6819      	ldr	r1, [r3, #0]
 800661c:	b151      	cbz	r1, 8006634 <_dtoa_r+0x5c>
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	604a      	str	r2, [r1, #4]
 8006622:	2301      	movs	r3, #1
 8006624:	4093      	lsls	r3, r2
 8006626:	608b      	str	r3, [r1, #8]
 8006628:	4620      	mov	r0, r4
 800662a:	f000 ff07 	bl	800743c <_Bfree>
 800662e:	69e3      	ldr	r3, [r4, #28]
 8006630:	2200      	movs	r2, #0
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	1e3b      	subs	r3, r7, #0
 8006636:	bfbb      	ittet	lt
 8006638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800663c:	9303      	strlt	r3, [sp, #12]
 800663e:	2300      	movge	r3, #0
 8006640:	2201      	movlt	r2, #1
 8006642:	bfac      	ite	ge
 8006644:	f8c8 3000 	strge.w	r3, [r8]
 8006648:	f8c8 2000 	strlt.w	r2, [r8]
 800664c:	4b9e      	ldr	r3, [pc, #632]	; (80068c8 <_dtoa_r+0x2f0>)
 800664e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006652:	ea33 0308 	bics.w	r3, r3, r8
 8006656:	d11b      	bne.n	8006690 <_dtoa_r+0xb8>
 8006658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800665a:	f242 730f 	movw	r3, #9999	; 0x270f
 800665e:	6013      	str	r3, [r2, #0]
 8006660:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006664:	4333      	orrs	r3, r6
 8006666:	f000 8593 	beq.w	8007190 <_dtoa_r+0xbb8>
 800666a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800666c:	b963      	cbnz	r3, 8006688 <_dtoa_r+0xb0>
 800666e:	4b97      	ldr	r3, [pc, #604]	; (80068cc <_dtoa_r+0x2f4>)
 8006670:	e027      	b.n	80066c2 <_dtoa_r+0xea>
 8006672:	4b97      	ldr	r3, [pc, #604]	; (80068d0 <_dtoa_r+0x2f8>)
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	3308      	adds	r3, #8
 8006678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800667a:	6013      	str	r3, [r2, #0]
 800667c:	9800      	ldr	r0, [sp, #0]
 800667e:	b013      	add	sp, #76	; 0x4c
 8006680:	ecbd 8b04 	vpop	{d8-d9}
 8006684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006688:	4b90      	ldr	r3, [pc, #576]	; (80068cc <_dtoa_r+0x2f4>)
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	3303      	adds	r3, #3
 800668e:	e7f3      	b.n	8006678 <_dtoa_r+0xa0>
 8006690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006694:	2200      	movs	r2, #0
 8006696:	ec51 0b17 	vmov	r0, r1, d7
 800669a:	eeb0 8a47 	vmov.f32	s16, s14
 800669e:	eef0 8a67 	vmov.f32	s17, s15
 80066a2:	2300      	movs	r3, #0
 80066a4:	f7fa fa30 	bl	8000b08 <__aeabi_dcmpeq>
 80066a8:	4681      	mov	r9, r0
 80066aa:	b160      	cbz	r0, 80066c6 <_dtoa_r+0xee>
 80066ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066ae:	2301      	movs	r3, #1
 80066b0:	6013      	str	r3, [r2, #0]
 80066b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f000 8568 	beq.w	800718a <_dtoa_r+0xbb2>
 80066ba:	4b86      	ldr	r3, [pc, #536]	; (80068d4 <_dtoa_r+0x2fc>)
 80066bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	3b01      	subs	r3, #1
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	e7da      	b.n	800667c <_dtoa_r+0xa4>
 80066c6:	aa10      	add	r2, sp, #64	; 0x40
 80066c8:	a911      	add	r1, sp, #68	; 0x44
 80066ca:	4620      	mov	r0, r4
 80066cc:	eeb0 0a48 	vmov.f32	s0, s16
 80066d0:	eef0 0a68 	vmov.f32	s1, s17
 80066d4:	f001 f994 	bl	8007a00 <__d2b>
 80066d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80066dc:	4682      	mov	sl, r0
 80066de:	2d00      	cmp	r5, #0
 80066e0:	d07f      	beq.n	80067e2 <_dtoa_r+0x20a>
 80066e2:	ee18 3a90 	vmov	r3, s17
 80066e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80066ee:	ec51 0b18 	vmov	r0, r1, d8
 80066f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80066f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80066fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80066fe:	4619      	mov	r1, r3
 8006700:	2200      	movs	r2, #0
 8006702:	4b75      	ldr	r3, [pc, #468]	; (80068d8 <_dtoa_r+0x300>)
 8006704:	f7f9 fde0 	bl	80002c8 <__aeabi_dsub>
 8006708:	a367      	add	r3, pc, #412	; (adr r3, 80068a8 <_dtoa_r+0x2d0>)
 800670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670e:	f7f9 ff93 	bl	8000638 <__aeabi_dmul>
 8006712:	a367      	add	r3, pc, #412	; (adr r3, 80068b0 <_dtoa_r+0x2d8>)
 8006714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006718:	f7f9 fdd8 	bl	80002cc <__adddf3>
 800671c:	4606      	mov	r6, r0
 800671e:	4628      	mov	r0, r5
 8006720:	460f      	mov	r7, r1
 8006722:	f7f9 ff1f 	bl	8000564 <__aeabi_i2d>
 8006726:	a364      	add	r3, pc, #400	; (adr r3, 80068b8 <_dtoa_r+0x2e0>)
 8006728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672c:	f7f9 ff84 	bl	8000638 <__aeabi_dmul>
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	4630      	mov	r0, r6
 8006736:	4639      	mov	r1, r7
 8006738:	f7f9 fdc8 	bl	80002cc <__adddf3>
 800673c:	4606      	mov	r6, r0
 800673e:	460f      	mov	r7, r1
 8006740:	f7fa fa2a 	bl	8000b98 <__aeabi_d2iz>
 8006744:	2200      	movs	r2, #0
 8006746:	4683      	mov	fp, r0
 8006748:	2300      	movs	r3, #0
 800674a:	4630      	mov	r0, r6
 800674c:	4639      	mov	r1, r7
 800674e:	f7fa f9e5 	bl	8000b1c <__aeabi_dcmplt>
 8006752:	b148      	cbz	r0, 8006768 <_dtoa_r+0x190>
 8006754:	4658      	mov	r0, fp
 8006756:	f7f9 ff05 	bl	8000564 <__aeabi_i2d>
 800675a:	4632      	mov	r2, r6
 800675c:	463b      	mov	r3, r7
 800675e:	f7fa f9d3 	bl	8000b08 <__aeabi_dcmpeq>
 8006762:	b908      	cbnz	r0, 8006768 <_dtoa_r+0x190>
 8006764:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006768:	f1bb 0f16 	cmp.w	fp, #22
 800676c:	d857      	bhi.n	800681e <_dtoa_r+0x246>
 800676e:	4b5b      	ldr	r3, [pc, #364]	; (80068dc <_dtoa_r+0x304>)
 8006770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006778:	ec51 0b18 	vmov	r0, r1, d8
 800677c:	f7fa f9ce 	bl	8000b1c <__aeabi_dcmplt>
 8006780:	2800      	cmp	r0, #0
 8006782:	d04e      	beq.n	8006822 <_dtoa_r+0x24a>
 8006784:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006788:	2300      	movs	r3, #0
 800678a:	930c      	str	r3, [sp, #48]	; 0x30
 800678c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800678e:	1b5b      	subs	r3, r3, r5
 8006790:	1e5a      	subs	r2, r3, #1
 8006792:	bf45      	ittet	mi
 8006794:	f1c3 0301 	rsbmi	r3, r3, #1
 8006798:	9305      	strmi	r3, [sp, #20]
 800679a:	2300      	movpl	r3, #0
 800679c:	2300      	movmi	r3, #0
 800679e:	9206      	str	r2, [sp, #24]
 80067a0:	bf54      	ite	pl
 80067a2:	9305      	strpl	r3, [sp, #20]
 80067a4:	9306      	strmi	r3, [sp, #24]
 80067a6:	f1bb 0f00 	cmp.w	fp, #0
 80067aa:	db3c      	blt.n	8006826 <_dtoa_r+0x24e>
 80067ac:	9b06      	ldr	r3, [sp, #24]
 80067ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80067b2:	445b      	add	r3, fp
 80067b4:	9306      	str	r3, [sp, #24]
 80067b6:	2300      	movs	r3, #0
 80067b8:	9308      	str	r3, [sp, #32]
 80067ba:	9b07      	ldr	r3, [sp, #28]
 80067bc:	2b09      	cmp	r3, #9
 80067be:	d868      	bhi.n	8006892 <_dtoa_r+0x2ba>
 80067c0:	2b05      	cmp	r3, #5
 80067c2:	bfc4      	itt	gt
 80067c4:	3b04      	subgt	r3, #4
 80067c6:	9307      	strgt	r3, [sp, #28]
 80067c8:	9b07      	ldr	r3, [sp, #28]
 80067ca:	f1a3 0302 	sub.w	r3, r3, #2
 80067ce:	bfcc      	ite	gt
 80067d0:	2500      	movgt	r5, #0
 80067d2:	2501      	movle	r5, #1
 80067d4:	2b03      	cmp	r3, #3
 80067d6:	f200 8085 	bhi.w	80068e4 <_dtoa_r+0x30c>
 80067da:	e8df f003 	tbb	[pc, r3]
 80067de:	3b2e      	.short	0x3b2e
 80067e0:	5839      	.short	0x5839
 80067e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80067e6:	441d      	add	r5, r3
 80067e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	bfc1      	itttt	gt
 80067f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80067f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80067f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80067fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006800:	bfd6      	itet	le
 8006802:	f1c3 0320 	rsble	r3, r3, #32
 8006806:	ea48 0003 	orrgt.w	r0, r8, r3
 800680a:	fa06 f003 	lslle.w	r0, r6, r3
 800680e:	f7f9 fe99 	bl	8000544 <__aeabi_ui2d>
 8006812:	2201      	movs	r2, #1
 8006814:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006818:	3d01      	subs	r5, #1
 800681a:	920e      	str	r2, [sp, #56]	; 0x38
 800681c:	e76f      	b.n	80066fe <_dtoa_r+0x126>
 800681e:	2301      	movs	r3, #1
 8006820:	e7b3      	b.n	800678a <_dtoa_r+0x1b2>
 8006822:	900c      	str	r0, [sp, #48]	; 0x30
 8006824:	e7b2      	b.n	800678c <_dtoa_r+0x1b4>
 8006826:	9b05      	ldr	r3, [sp, #20]
 8006828:	eba3 030b 	sub.w	r3, r3, fp
 800682c:	9305      	str	r3, [sp, #20]
 800682e:	f1cb 0300 	rsb	r3, fp, #0
 8006832:	9308      	str	r3, [sp, #32]
 8006834:	2300      	movs	r3, #0
 8006836:	930b      	str	r3, [sp, #44]	; 0x2c
 8006838:	e7bf      	b.n	80067ba <_dtoa_r+0x1e2>
 800683a:	2300      	movs	r3, #0
 800683c:	9309      	str	r3, [sp, #36]	; 0x24
 800683e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006840:	2b00      	cmp	r3, #0
 8006842:	dc52      	bgt.n	80068ea <_dtoa_r+0x312>
 8006844:	2301      	movs	r3, #1
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	9304      	str	r3, [sp, #16]
 800684a:	461a      	mov	r2, r3
 800684c:	920a      	str	r2, [sp, #40]	; 0x28
 800684e:	e00b      	b.n	8006868 <_dtoa_r+0x290>
 8006850:	2301      	movs	r3, #1
 8006852:	e7f3      	b.n	800683c <_dtoa_r+0x264>
 8006854:	2300      	movs	r3, #0
 8006856:	9309      	str	r3, [sp, #36]	; 0x24
 8006858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800685a:	445b      	add	r3, fp
 800685c:	9301      	str	r3, [sp, #4]
 800685e:	3301      	adds	r3, #1
 8006860:	2b01      	cmp	r3, #1
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	bfb8      	it	lt
 8006866:	2301      	movlt	r3, #1
 8006868:	69e0      	ldr	r0, [r4, #28]
 800686a:	2100      	movs	r1, #0
 800686c:	2204      	movs	r2, #4
 800686e:	f102 0614 	add.w	r6, r2, #20
 8006872:	429e      	cmp	r6, r3
 8006874:	d93d      	bls.n	80068f2 <_dtoa_r+0x31a>
 8006876:	6041      	str	r1, [r0, #4]
 8006878:	4620      	mov	r0, r4
 800687a:	f000 fd9f 	bl	80073bc <_Balloc>
 800687e:	9000      	str	r0, [sp, #0]
 8006880:	2800      	cmp	r0, #0
 8006882:	d139      	bne.n	80068f8 <_dtoa_r+0x320>
 8006884:	4b16      	ldr	r3, [pc, #88]	; (80068e0 <_dtoa_r+0x308>)
 8006886:	4602      	mov	r2, r0
 8006888:	f240 11af 	movw	r1, #431	; 0x1af
 800688c:	e6bd      	b.n	800660a <_dtoa_r+0x32>
 800688e:	2301      	movs	r3, #1
 8006890:	e7e1      	b.n	8006856 <_dtoa_r+0x27e>
 8006892:	2501      	movs	r5, #1
 8006894:	2300      	movs	r3, #0
 8006896:	9307      	str	r3, [sp, #28]
 8006898:	9509      	str	r5, [sp, #36]	; 0x24
 800689a:	f04f 33ff 	mov.w	r3, #4294967295
 800689e:	9301      	str	r3, [sp, #4]
 80068a0:	9304      	str	r3, [sp, #16]
 80068a2:	2200      	movs	r2, #0
 80068a4:	2312      	movs	r3, #18
 80068a6:	e7d1      	b.n	800684c <_dtoa_r+0x274>
 80068a8:	636f4361 	.word	0x636f4361
 80068ac:	3fd287a7 	.word	0x3fd287a7
 80068b0:	8b60c8b3 	.word	0x8b60c8b3
 80068b4:	3fc68a28 	.word	0x3fc68a28
 80068b8:	509f79fb 	.word	0x509f79fb
 80068bc:	3fd34413 	.word	0x3fd34413
 80068c0:	080082d9 	.word	0x080082d9
 80068c4:	080082f0 	.word	0x080082f0
 80068c8:	7ff00000 	.word	0x7ff00000
 80068cc:	080082d5 	.word	0x080082d5
 80068d0:	080082cc 	.word	0x080082cc
 80068d4:	080082a9 	.word	0x080082a9
 80068d8:	3ff80000 	.word	0x3ff80000
 80068dc:	080083e0 	.word	0x080083e0
 80068e0:	08008348 	.word	0x08008348
 80068e4:	2301      	movs	r3, #1
 80068e6:	9309      	str	r3, [sp, #36]	; 0x24
 80068e8:	e7d7      	b.n	800689a <_dtoa_r+0x2c2>
 80068ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ec:	9301      	str	r3, [sp, #4]
 80068ee:	9304      	str	r3, [sp, #16]
 80068f0:	e7ba      	b.n	8006868 <_dtoa_r+0x290>
 80068f2:	3101      	adds	r1, #1
 80068f4:	0052      	lsls	r2, r2, #1
 80068f6:	e7ba      	b.n	800686e <_dtoa_r+0x296>
 80068f8:	69e3      	ldr	r3, [r4, #28]
 80068fa:	9a00      	ldr	r2, [sp, #0]
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	9b04      	ldr	r3, [sp, #16]
 8006900:	2b0e      	cmp	r3, #14
 8006902:	f200 80a8 	bhi.w	8006a56 <_dtoa_r+0x47e>
 8006906:	2d00      	cmp	r5, #0
 8006908:	f000 80a5 	beq.w	8006a56 <_dtoa_r+0x47e>
 800690c:	f1bb 0f00 	cmp.w	fp, #0
 8006910:	dd38      	ble.n	8006984 <_dtoa_r+0x3ac>
 8006912:	4bc0      	ldr	r3, [pc, #768]	; (8006c14 <_dtoa_r+0x63c>)
 8006914:	f00b 020f 	and.w	r2, fp, #15
 8006918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800691c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006920:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006924:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006928:	d019      	beq.n	800695e <_dtoa_r+0x386>
 800692a:	4bbb      	ldr	r3, [pc, #748]	; (8006c18 <_dtoa_r+0x640>)
 800692c:	ec51 0b18 	vmov	r0, r1, d8
 8006930:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006934:	f7f9 ffaa 	bl	800088c <__aeabi_ddiv>
 8006938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800693c:	f008 080f 	and.w	r8, r8, #15
 8006940:	2503      	movs	r5, #3
 8006942:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006c18 <_dtoa_r+0x640>
 8006946:	f1b8 0f00 	cmp.w	r8, #0
 800694a:	d10a      	bne.n	8006962 <_dtoa_r+0x38a>
 800694c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006950:	4632      	mov	r2, r6
 8006952:	463b      	mov	r3, r7
 8006954:	f7f9 ff9a 	bl	800088c <__aeabi_ddiv>
 8006958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800695c:	e02b      	b.n	80069b6 <_dtoa_r+0x3de>
 800695e:	2502      	movs	r5, #2
 8006960:	e7ef      	b.n	8006942 <_dtoa_r+0x36a>
 8006962:	f018 0f01 	tst.w	r8, #1
 8006966:	d008      	beq.n	800697a <_dtoa_r+0x3a2>
 8006968:	4630      	mov	r0, r6
 800696a:	4639      	mov	r1, r7
 800696c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006970:	f7f9 fe62 	bl	8000638 <__aeabi_dmul>
 8006974:	3501      	adds	r5, #1
 8006976:	4606      	mov	r6, r0
 8006978:	460f      	mov	r7, r1
 800697a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800697e:	f109 0908 	add.w	r9, r9, #8
 8006982:	e7e0      	b.n	8006946 <_dtoa_r+0x36e>
 8006984:	f000 809f 	beq.w	8006ac6 <_dtoa_r+0x4ee>
 8006988:	f1cb 0600 	rsb	r6, fp, #0
 800698c:	4ba1      	ldr	r3, [pc, #644]	; (8006c14 <_dtoa_r+0x63c>)
 800698e:	4fa2      	ldr	r7, [pc, #648]	; (8006c18 <_dtoa_r+0x640>)
 8006990:	f006 020f 	and.w	r2, r6, #15
 8006994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699c:	ec51 0b18 	vmov	r0, r1, d8
 80069a0:	f7f9 fe4a 	bl	8000638 <__aeabi_dmul>
 80069a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069a8:	1136      	asrs	r6, r6, #4
 80069aa:	2300      	movs	r3, #0
 80069ac:	2502      	movs	r5, #2
 80069ae:	2e00      	cmp	r6, #0
 80069b0:	d17e      	bne.n	8006ab0 <_dtoa_r+0x4d8>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1d0      	bne.n	8006958 <_dtoa_r+0x380>
 80069b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 8084 	beq.w	8006aca <_dtoa_r+0x4f2>
 80069c2:	4b96      	ldr	r3, [pc, #600]	; (8006c1c <_dtoa_r+0x644>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	4640      	mov	r0, r8
 80069c8:	4649      	mov	r1, r9
 80069ca:	f7fa f8a7 	bl	8000b1c <__aeabi_dcmplt>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	d07b      	beq.n	8006aca <_dtoa_r+0x4f2>
 80069d2:	9b04      	ldr	r3, [sp, #16]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d078      	beq.n	8006aca <_dtoa_r+0x4f2>
 80069d8:	9b01      	ldr	r3, [sp, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	dd39      	ble.n	8006a52 <_dtoa_r+0x47a>
 80069de:	4b90      	ldr	r3, [pc, #576]	; (8006c20 <_dtoa_r+0x648>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	4640      	mov	r0, r8
 80069e4:	4649      	mov	r1, r9
 80069e6:	f7f9 fe27 	bl	8000638 <__aeabi_dmul>
 80069ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069ee:	9e01      	ldr	r6, [sp, #4]
 80069f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80069f4:	3501      	adds	r5, #1
 80069f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069fa:	4628      	mov	r0, r5
 80069fc:	f7f9 fdb2 	bl	8000564 <__aeabi_i2d>
 8006a00:	4642      	mov	r2, r8
 8006a02:	464b      	mov	r3, r9
 8006a04:	f7f9 fe18 	bl	8000638 <__aeabi_dmul>
 8006a08:	4b86      	ldr	r3, [pc, #536]	; (8006c24 <_dtoa_r+0x64c>)
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f7f9 fc5e 	bl	80002cc <__adddf3>
 8006a10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a18:	9303      	str	r3, [sp, #12]
 8006a1a:	2e00      	cmp	r6, #0
 8006a1c:	d158      	bne.n	8006ad0 <_dtoa_r+0x4f8>
 8006a1e:	4b82      	ldr	r3, [pc, #520]	; (8006c28 <_dtoa_r+0x650>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	4640      	mov	r0, r8
 8006a24:	4649      	mov	r1, r9
 8006a26:	f7f9 fc4f 	bl	80002c8 <__aeabi_dsub>
 8006a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a2e:	4680      	mov	r8, r0
 8006a30:	4689      	mov	r9, r1
 8006a32:	f7fa f891 	bl	8000b58 <__aeabi_dcmpgt>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	f040 8296 	bne.w	8006f68 <_dtoa_r+0x990>
 8006a3c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a40:	4640      	mov	r0, r8
 8006a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a46:	4649      	mov	r1, r9
 8006a48:	f7fa f868 	bl	8000b1c <__aeabi_dcmplt>
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	f040 8289 	bne.w	8006f64 <_dtoa_r+0x98c>
 8006a52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f2c0 814e 	blt.w	8006cfa <_dtoa_r+0x722>
 8006a5e:	f1bb 0f0e 	cmp.w	fp, #14
 8006a62:	f300 814a 	bgt.w	8006cfa <_dtoa_r+0x722>
 8006a66:	4b6b      	ldr	r3, [pc, #428]	; (8006c14 <_dtoa_r+0x63c>)
 8006a68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	f280 80dc 	bge.w	8006c30 <_dtoa_r+0x658>
 8006a78:	9b04      	ldr	r3, [sp, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f300 80d8 	bgt.w	8006c30 <_dtoa_r+0x658>
 8006a80:	f040 826f 	bne.w	8006f62 <_dtoa_r+0x98a>
 8006a84:	4b68      	ldr	r3, [pc, #416]	; (8006c28 <_dtoa_r+0x650>)
 8006a86:	2200      	movs	r2, #0
 8006a88:	4640      	mov	r0, r8
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	f7f9 fdd4 	bl	8000638 <__aeabi_dmul>
 8006a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a94:	f7fa f856 	bl	8000b44 <__aeabi_dcmpge>
 8006a98:	9e04      	ldr	r6, [sp, #16]
 8006a9a:	4637      	mov	r7, r6
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	f040 8245 	bne.w	8006f2c <_dtoa_r+0x954>
 8006aa2:	9d00      	ldr	r5, [sp, #0]
 8006aa4:	2331      	movs	r3, #49	; 0x31
 8006aa6:	f805 3b01 	strb.w	r3, [r5], #1
 8006aaa:	f10b 0b01 	add.w	fp, fp, #1
 8006aae:	e241      	b.n	8006f34 <_dtoa_r+0x95c>
 8006ab0:	07f2      	lsls	r2, r6, #31
 8006ab2:	d505      	bpl.n	8006ac0 <_dtoa_r+0x4e8>
 8006ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab8:	f7f9 fdbe 	bl	8000638 <__aeabi_dmul>
 8006abc:	3501      	adds	r5, #1
 8006abe:	2301      	movs	r3, #1
 8006ac0:	1076      	asrs	r6, r6, #1
 8006ac2:	3708      	adds	r7, #8
 8006ac4:	e773      	b.n	80069ae <_dtoa_r+0x3d6>
 8006ac6:	2502      	movs	r5, #2
 8006ac8:	e775      	b.n	80069b6 <_dtoa_r+0x3de>
 8006aca:	9e04      	ldr	r6, [sp, #16]
 8006acc:	465f      	mov	r7, fp
 8006ace:	e792      	b.n	80069f6 <_dtoa_r+0x41e>
 8006ad0:	9900      	ldr	r1, [sp, #0]
 8006ad2:	4b50      	ldr	r3, [pc, #320]	; (8006c14 <_dtoa_r+0x63c>)
 8006ad4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ad8:	4431      	add	r1, r6
 8006ada:	9102      	str	r1, [sp, #8]
 8006adc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ade:	eeb0 9a47 	vmov.f32	s18, s14
 8006ae2:	eef0 9a67 	vmov.f32	s19, s15
 8006ae6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006aea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006aee:	2900      	cmp	r1, #0
 8006af0:	d044      	beq.n	8006b7c <_dtoa_r+0x5a4>
 8006af2:	494e      	ldr	r1, [pc, #312]	; (8006c2c <_dtoa_r+0x654>)
 8006af4:	2000      	movs	r0, #0
 8006af6:	f7f9 fec9 	bl	800088c <__aeabi_ddiv>
 8006afa:	ec53 2b19 	vmov	r2, r3, d9
 8006afe:	f7f9 fbe3 	bl	80002c8 <__aeabi_dsub>
 8006b02:	9d00      	ldr	r5, [sp, #0]
 8006b04:	ec41 0b19 	vmov	d9, r0, r1
 8006b08:	4649      	mov	r1, r9
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	f7fa f844 	bl	8000b98 <__aeabi_d2iz>
 8006b10:	4606      	mov	r6, r0
 8006b12:	f7f9 fd27 	bl	8000564 <__aeabi_i2d>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4640      	mov	r0, r8
 8006b1c:	4649      	mov	r1, r9
 8006b1e:	f7f9 fbd3 	bl	80002c8 <__aeabi_dsub>
 8006b22:	3630      	adds	r6, #48	; 0x30
 8006b24:	f805 6b01 	strb.w	r6, [r5], #1
 8006b28:	ec53 2b19 	vmov	r2, r3, d9
 8006b2c:	4680      	mov	r8, r0
 8006b2e:	4689      	mov	r9, r1
 8006b30:	f7f9 fff4 	bl	8000b1c <__aeabi_dcmplt>
 8006b34:	2800      	cmp	r0, #0
 8006b36:	d164      	bne.n	8006c02 <_dtoa_r+0x62a>
 8006b38:	4642      	mov	r2, r8
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	4937      	ldr	r1, [pc, #220]	; (8006c1c <_dtoa_r+0x644>)
 8006b3e:	2000      	movs	r0, #0
 8006b40:	f7f9 fbc2 	bl	80002c8 <__aeabi_dsub>
 8006b44:	ec53 2b19 	vmov	r2, r3, d9
 8006b48:	f7f9 ffe8 	bl	8000b1c <__aeabi_dcmplt>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	f040 80b6 	bne.w	8006cbe <_dtoa_r+0x6e6>
 8006b52:	9b02      	ldr	r3, [sp, #8]
 8006b54:	429d      	cmp	r5, r3
 8006b56:	f43f af7c 	beq.w	8006a52 <_dtoa_r+0x47a>
 8006b5a:	4b31      	ldr	r3, [pc, #196]	; (8006c20 <_dtoa_r+0x648>)
 8006b5c:	ec51 0b19 	vmov	r0, r1, d9
 8006b60:	2200      	movs	r2, #0
 8006b62:	f7f9 fd69 	bl	8000638 <__aeabi_dmul>
 8006b66:	4b2e      	ldr	r3, [pc, #184]	; (8006c20 <_dtoa_r+0x648>)
 8006b68:	ec41 0b19 	vmov	d9, r0, r1
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	4640      	mov	r0, r8
 8006b70:	4649      	mov	r1, r9
 8006b72:	f7f9 fd61 	bl	8000638 <__aeabi_dmul>
 8006b76:	4680      	mov	r8, r0
 8006b78:	4689      	mov	r9, r1
 8006b7a:	e7c5      	b.n	8006b08 <_dtoa_r+0x530>
 8006b7c:	ec51 0b17 	vmov	r0, r1, d7
 8006b80:	f7f9 fd5a 	bl	8000638 <__aeabi_dmul>
 8006b84:	9b02      	ldr	r3, [sp, #8]
 8006b86:	9d00      	ldr	r5, [sp, #0]
 8006b88:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b8a:	ec41 0b19 	vmov	d9, r0, r1
 8006b8e:	4649      	mov	r1, r9
 8006b90:	4640      	mov	r0, r8
 8006b92:	f7fa f801 	bl	8000b98 <__aeabi_d2iz>
 8006b96:	4606      	mov	r6, r0
 8006b98:	f7f9 fce4 	bl	8000564 <__aeabi_i2d>
 8006b9c:	3630      	adds	r6, #48	; 0x30
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4640      	mov	r0, r8
 8006ba4:	4649      	mov	r1, r9
 8006ba6:	f7f9 fb8f 	bl	80002c8 <__aeabi_dsub>
 8006baa:	f805 6b01 	strb.w	r6, [r5], #1
 8006bae:	9b02      	ldr	r3, [sp, #8]
 8006bb0:	429d      	cmp	r5, r3
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	4689      	mov	r9, r1
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	d124      	bne.n	8006c06 <_dtoa_r+0x62e>
 8006bbc:	4b1b      	ldr	r3, [pc, #108]	; (8006c2c <_dtoa_r+0x654>)
 8006bbe:	ec51 0b19 	vmov	r0, r1, d9
 8006bc2:	f7f9 fb83 	bl	80002cc <__adddf3>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4640      	mov	r0, r8
 8006bcc:	4649      	mov	r1, r9
 8006bce:	f7f9 ffc3 	bl	8000b58 <__aeabi_dcmpgt>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d173      	bne.n	8006cbe <_dtoa_r+0x6e6>
 8006bd6:	ec53 2b19 	vmov	r2, r3, d9
 8006bda:	4914      	ldr	r1, [pc, #80]	; (8006c2c <_dtoa_r+0x654>)
 8006bdc:	2000      	movs	r0, #0
 8006bde:	f7f9 fb73 	bl	80002c8 <__aeabi_dsub>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4640      	mov	r0, r8
 8006be8:	4649      	mov	r1, r9
 8006bea:	f7f9 ff97 	bl	8000b1c <__aeabi_dcmplt>
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	f43f af2f 	beq.w	8006a52 <_dtoa_r+0x47a>
 8006bf4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006bf6:	1e6b      	subs	r3, r5, #1
 8006bf8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bfe:	2b30      	cmp	r3, #48	; 0x30
 8006c00:	d0f8      	beq.n	8006bf4 <_dtoa_r+0x61c>
 8006c02:	46bb      	mov	fp, r7
 8006c04:	e04a      	b.n	8006c9c <_dtoa_r+0x6c4>
 8006c06:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <_dtoa_r+0x648>)
 8006c08:	f7f9 fd16 	bl	8000638 <__aeabi_dmul>
 8006c0c:	4680      	mov	r8, r0
 8006c0e:	4689      	mov	r9, r1
 8006c10:	e7bd      	b.n	8006b8e <_dtoa_r+0x5b6>
 8006c12:	bf00      	nop
 8006c14:	080083e0 	.word	0x080083e0
 8006c18:	080083b8 	.word	0x080083b8
 8006c1c:	3ff00000 	.word	0x3ff00000
 8006c20:	40240000 	.word	0x40240000
 8006c24:	401c0000 	.word	0x401c0000
 8006c28:	40140000 	.word	0x40140000
 8006c2c:	3fe00000 	.word	0x3fe00000
 8006c30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c34:	9d00      	ldr	r5, [sp, #0]
 8006c36:	4642      	mov	r2, r8
 8006c38:	464b      	mov	r3, r9
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	4639      	mov	r1, r7
 8006c3e:	f7f9 fe25 	bl	800088c <__aeabi_ddiv>
 8006c42:	f7f9 ffa9 	bl	8000b98 <__aeabi_d2iz>
 8006c46:	9001      	str	r0, [sp, #4]
 8006c48:	f7f9 fc8c 	bl	8000564 <__aeabi_i2d>
 8006c4c:	4642      	mov	r2, r8
 8006c4e:	464b      	mov	r3, r9
 8006c50:	f7f9 fcf2 	bl	8000638 <__aeabi_dmul>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4630      	mov	r0, r6
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	f7f9 fb34 	bl	80002c8 <__aeabi_dsub>
 8006c60:	9e01      	ldr	r6, [sp, #4]
 8006c62:	9f04      	ldr	r7, [sp, #16]
 8006c64:	3630      	adds	r6, #48	; 0x30
 8006c66:	f805 6b01 	strb.w	r6, [r5], #1
 8006c6a:	9e00      	ldr	r6, [sp, #0]
 8006c6c:	1bae      	subs	r6, r5, r6
 8006c6e:	42b7      	cmp	r7, r6
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	d134      	bne.n	8006ce0 <_dtoa_r+0x708>
 8006c76:	f7f9 fb29 	bl	80002cc <__adddf3>
 8006c7a:	4642      	mov	r2, r8
 8006c7c:	464b      	mov	r3, r9
 8006c7e:	4606      	mov	r6, r0
 8006c80:	460f      	mov	r7, r1
 8006c82:	f7f9 ff69 	bl	8000b58 <__aeabi_dcmpgt>
 8006c86:	b9c8      	cbnz	r0, 8006cbc <_dtoa_r+0x6e4>
 8006c88:	4642      	mov	r2, r8
 8006c8a:	464b      	mov	r3, r9
 8006c8c:	4630      	mov	r0, r6
 8006c8e:	4639      	mov	r1, r7
 8006c90:	f7f9 ff3a 	bl	8000b08 <__aeabi_dcmpeq>
 8006c94:	b110      	cbz	r0, 8006c9c <_dtoa_r+0x6c4>
 8006c96:	9b01      	ldr	r3, [sp, #4]
 8006c98:	07db      	lsls	r3, r3, #31
 8006c9a:	d40f      	bmi.n	8006cbc <_dtoa_r+0x6e4>
 8006c9c:	4651      	mov	r1, sl
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f000 fbcc 	bl	800743c <_Bfree>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ca8:	702b      	strb	r3, [r5, #0]
 8006caa:	f10b 0301 	add.w	r3, fp, #1
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f43f ace2 	beq.w	800667c <_dtoa_r+0xa4>
 8006cb8:	601d      	str	r5, [r3, #0]
 8006cba:	e4df      	b.n	800667c <_dtoa_r+0xa4>
 8006cbc:	465f      	mov	r7, fp
 8006cbe:	462b      	mov	r3, r5
 8006cc0:	461d      	mov	r5, r3
 8006cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cc6:	2a39      	cmp	r2, #57	; 0x39
 8006cc8:	d106      	bne.n	8006cd8 <_dtoa_r+0x700>
 8006cca:	9a00      	ldr	r2, [sp, #0]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d1f7      	bne.n	8006cc0 <_dtoa_r+0x6e8>
 8006cd0:	9900      	ldr	r1, [sp, #0]
 8006cd2:	2230      	movs	r2, #48	; 0x30
 8006cd4:	3701      	adds	r7, #1
 8006cd6:	700a      	strb	r2, [r1, #0]
 8006cd8:	781a      	ldrb	r2, [r3, #0]
 8006cda:	3201      	adds	r2, #1
 8006cdc:	701a      	strb	r2, [r3, #0]
 8006cde:	e790      	b.n	8006c02 <_dtoa_r+0x62a>
 8006ce0:	4ba3      	ldr	r3, [pc, #652]	; (8006f70 <_dtoa_r+0x998>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f7f9 fca8 	bl	8000638 <__aeabi_dmul>
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2300      	movs	r3, #0
 8006cec:	4606      	mov	r6, r0
 8006cee:	460f      	mov	r7, r1
 8006cf0:	f7f9 ff0a 	bl	8000b08 <__aeabi_dcmpeq>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	d09e      	beq.n	8006c36 <_dtoa_r+0x65e>
 8006cf8:	e7d0      	b.n	8006c9c <_dtoa_r+0x6c4>
 8006cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cfc:	2a00      	cmp	r2, #0
 8006cfe:	f000 80ca 	beq.w	8006e96 <_dtoa_r+0x8be>
 8006d02:	9a07      	ldr	r2, [sp, #28]
 8006d04:	2a01      	cmp	r2, #1
 8006d06:	f300 80ad 	bgt.w	8006e64 <_dtoa_r+0x88c>
 8006d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d0c:	2a00      	cmp	r2, #0
 8006d0e:	f000 80a5 	beq.w	8006e5c <_dtoa_r+0x884>
 8006d12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d16:	9e08      	ldr	r6, [sp, #32]
 8006d18:	9d05      	ldr	r5, [sp, #20]
 8006d1a:	9a05      	ldr	r2, [sp, #20]
 8006d1c:	441a      	add	r2, r3
 8006d1e:	9205      	str	r2, [sp, #20]
 8006d20:	9a06      	ldr	r2, [sp, #24]
 8006d22:	2101      	movs	r1, #1
 8006d24:	441a      	add	r2, r3
 8006d26:	4620      	mov	r0, r4
 8006d28:	9206      	str	r2, [sp, #24]
 8006d2a:	f000 fc3d 	bl	80075a8 <__i2b>
 8006d2e:	4607      	mov	r7, r0
 8006d30:	b165      	cbz	r5, 8006d4c <_dtoa_r+0x774>
 8006d32:	9b06      	ldr	r3, [sp, #24]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	dd09      	ble.n	8006d4c <_dtoa_r+0x774>
 8006d38:	42ab      	cmp	r3, r5
 8006d3a:	9a05      	ldr	r2, [sp, #20]
 8006d3c:	bfa8      	it	ge
 8006d3e:	462b      	movge	r3, r5
 8006d40:	1ad2      	subs	r2, r2, r3
 8006d42:	9205      	str	r2, [sp, #20]
 8006d44:	9a06      	ldr	r2, [sp, #24]
 8006d46:	1aed      	subs	r5, r5, r3
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	9306      	str	r3, [sp, #24]
 8006d4c:	9b08      	ldr	r3, [sp, #32]
 8006d4e:	b1f3      	cbz	r3, 8006d8e <_dtoa_r+0x7b6>
 8006d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 80a3 	beq.w	8006e9e <_dtoa_r+0x8c6>
 8006d58:	2e00      	cmp	r6, #0
 8006d5a:	dd10      	ble.n	8006d7e <_dtoa_r+0x7a6>
 8006d5c:	4639      	mov	r1, r7
 8006d5e:	4632      	mov	r2, r6
 8006d60:	4620      	mov	r0, r4
 8006d62:	f000 fce1 	bl	8007728 <__pow5mult>
 8006d66:	4652      	mov	r2, sl
 8006d68:	4601      	mov	r1, r0
 8006d6a:	4607      	mov	r7, r0
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f000 fc31 	bl	80075d4 <__multiply>
 8006d72:	4651      	mov	r1, sl
 8006d74:	4680      	mov	r8, r0
 8006d76:	4620      	mov	r0, r4
 8006d78:	f000 fb60 	bl	800743c <_Bfree>
 8006d7c:	46c2      	mov	sl, r8
 8006d7e:	9b08      	ldr	r3, [sp, #32]
 8006d80:	1b9a      	subs	r2, r3, r6
 8006d82:	d004      	beq.n	8006d8e <_dtoa_r+0x7b6>
 8006d84:	4651      	mov	r1, sl
 8006d86:	4620      	mov	r0, r4
 8006d88:	f000 fcce 	bl	8007728 <__pow5mult>
 8006d8c:	4682      	mov	sl, r0
 8006d8e:	2101      	movs	r1, #1
 8006d90:	4620      	mov	r0, r4
 8006d92:	f000 fc09 	bl	80075a8 <__i2b>
 8006d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	4606      	mov	r6, r0
 8006d9c:	f340 8081 	ble.w	8006ea2 <_dtoa_r+0x8ca>
 8006da0:	461a      	mov	r2, r3
 8006da2:	4601      	mov	r1, r0
 8006da4:	4620      	mov	r0, r4
 8006da6:	f000 fcbf 	bl	8007728 <__pow5mult>
 8006daa:	9b07      	ldr	r3, [sp, #28]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	4606      	mov	r6, r0
 8006db0:	dd7a      	ble.n	8006ea8 <_dtoa_r+0x8d0>
 8006db2:	f04f 0800 	mov.w	r8, #0
 8006db6:	6933      	ldr	r3, [r6, #16]
 8006db8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006dbc:	6918      	ldr	r0, [r3, #16]
 8006dbe:	f000 fba5 	bl	800750c <__hi0bits>
 8006dc2:	f1c0 0020 	rsb	r0, r0, #32
 8006dc6:	9b06      	ldr	r3, [sp, #24]
 8006dc8:	4418      	add	r0, r3
 8006dca:	f010 001f 	ands.w	r0, r0, #31
 8006dce:	f000 8094 	beq.w	8006efa <_dtoa_r+0x922>
 8006dd2:	f1c0 0320 	rsb	r3, r0, #32
 8006dd6:	2b04      	cmp	r3, #4
 8006dd8:	f340 8085 	ble.w	8006ee6 <_dtoa_r+0x90e>
 8006ddc:	9b05      	ldr	r3, [sp, #20]
 8006dde:	f1c0 001c 	rsb	r0, r0, #28
 8006de2:	4403      	add	r3, r0
 8006de4:	9305      	str	r3, [sp, #20]
 8006de6:	9b06      	ldr	r3, [sp, #24]
 8006de8:	4403      	add	r3, r0
 8006dea:	4405      	add	r5, r0
 8006dec:	9306      	str	r3, [sp, #24]
 8006dee:	9b05      	ldr	r3, [sp, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	dd05      	ble.n	8006e00 <_dtoa_r+0x828>
 8006df4:	4651      	mov	r1, sl
 8006df6:	461a      	mov	r2, r3
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f000 fcef 	bl	80077dc <__lshift>
 8006dfe:	4682      	mov	sl, r0
 8006e00:	9b06      	ldr	r3, [sp, #24]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	dd05      	ble.n	8006e12 <_dtoa_r+0x83a>
 8006e06:	4631      	mov	r1, r6
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f000 fce6 	bl	80077dc <__lshift>
 8006e10:	4606      	mov	r6, r0
 8006e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d072      	beq.n	8006efe <_dtoa_r+0x926>
 8006e18:	4631      	mov	r1, r6
 8006e1a:	4650      	mov	r0, sl
 8006e1c:	f000 fd4a 	bl	80078b4 <__mcmp>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	da6c      	bge.n	8006efe <_dtoa_r+0x926>
 8006e24:	2300      	movs	r3, #0
 8006e26:	4651      	mov	r1, sl
 8006e28:	220a      	movs	r2, #10
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	f000 fb28 	bl	8007480 <__multadd>
 8006e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e36:	4682      	mov	sl, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 81b0 	beq.w	800719e <_dtoa_r+0xbc6>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	4639      	mov	r1, r7
 8006e42:	220a      	movs	r2, #10
 8006e44:	4620      	mov	r0, r4
 8006e46:	f000 fb1b 	bl	8007480 <__multadd>
 8006e4a:	9b01      	ldr	r3, [sp, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	4607      	mov	r7, r0
 8006e50:	f300 8096 	bgt.w	8006f80 <_dtoa_r+0x9a8>
 8006e54:	9b07      	ldr	r3, [sp, #28]
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	dc59      	bgt.n	8006f0e <_dtoa_r+0x936>
 8006e5a:	e091      	b.n	8006f80 <_dtoa_r+0x9a8>
 8006e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e62:	e758      	b.n	8006d16 <_dtoa_r+0x73e>
 8006e64:	9b04      	ldr	r3, [sp, #16]
 8006e66:	1e5e      	subs	r6, r3, #1
 8006e68:	9b08      	ldr	r3, [sp, #32]
 8006e6a:	42b3      	cmp	r3, r6
 8006e6c:	bfbf      	itttt	lt
 8006e6e:	9b08      	ldrlt	r3, [sp, #32]
 8006e70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006e72:	9608      	strlt	r6, [sp, #32]
 8006e74:	1af3      	sublt	r3, r6, r3
 8006e76:	bfb4      	ite	lt
 8006e78:	18d2      	addlt	r2, r2, r3
 8006e7a:	1b9e      	subge	r6, r3, r6
 8006e7c:	9b04      	ldr	r3, [sp, #16]
 8006e7e:	bfbc      	itt	lt
 8006e80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006e82:	2600      	movlt	r6, #0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	bfb7      	itett	lt
 8006e88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006e8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006e90:	1a9d      	sublt	r5, r3, r2
 8006e92:	2300      	movlt	r3, #0
 8006e94:	e741      	b.n	8006d1a <_dtoa_r+0x742>
 8006e96:	9e08      	ldr	r6, [sp, #32]
 8006e98:	9d05      	ldr	r5, [sp, #20]
 8006e9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e9c:	e748      	b.n	8006d30 <_dtoa_r+0x758>
 8006e9e:	9a08      	ldr	r2, [sp, #32]
 8006ea0:	e770      	b.n	8006d84 <_dtoa_r+0x7ac>
 8006ea2:	9b07      	ldr	r3, [sp, #28]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	dc19      	bgt.n	8006edc <_dtoa_r+0x904>
 8006ea8:	9b02      	ldr	r3, [sp, #8]
 8006eaa:	b9bb      	cbnz	r3, 8006edc <_dtoa_r+0x904>
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006eb2:	b99b      	cbnz	r3, 8006edc <_dtoa_r+0x904>
 8006eb4:	9b03      	ldr	r3, [sp, #12]
 8006eb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006eba:	0d1b      	lsrs	r3, r3, #20
 8006ebc:	051b      	lsls	r3, r3, #20
 8006ebe:	b183      	cbz	r3, 8006ee2 <_dtoa_r+0x90a>
 8006ec0:	9b05      	ldr	r3, [sp, #20]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	9305      	str	r3, [sp, #20]
 8006ec6:	9b06      	ldr	r3, [sp, #24]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	9306      	str	r3, [sp, #24]
 8006ecc:	f04f 0801 	mov.w	r8, #1
 8006ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f47f af6f 	bne.w	8006db6 <_dtoa_r+0x7de>
 8006ed8:	2001      	movs	r0, #1
 8006eda:	e774      	b.n	8006dc6 <_dtoa_r+0x7ee>
 8006edc:	f04f 0800 	mov.w	r8, #0
 8006ee0:	e7f6      	b.n	8006ed0 <_dtoa_r+0x8f8>
 8006ee2:	4698      	mov	r8, r3
 8006ee4:	e7f4      	b.n	8006ed0 <_dtoa_r+0x8f8>
 8006ee6:	d082      	beq.n	8006dee <_dtoa_r+0x816>
 8006ee8:	9a05      	ldr	r2, [sp, #20]
 8006eea:	331c      	adds	r3, #28
 8006eec:	441a      	add	r2, r3
 8006eee:	9205      	str	r2, [sp, #20]
 8006ef0:	9a06      	ldr	r2, [sp, #24]
 8006ef2:	441a      	add	r2, r3
 8006ef4:	441d      	add	r5, r3
 8006ef6:	9206      	str	r2, [sp, #24]
 8006ef8:	e779      	b.n	8006dee <_dtoa_r+0x816>
 8006efa:	4603      	mov	r3, r0
 8006efc:	e7f4      	b.n	8006ee8 <_dtoa_r+0x910>
 8006efe:	9b04      	ldr	r3, [sp, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	dc37      	bgt.n	8006f74 <_dtoa_r+0x99c>
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	dd34      	ble.n	8006f74 <_dtoa_r+0x99c>
 8006f0a:	9b04      	ldr	r3, [sp, #16]
 8006f0c:	9301      	str	r3, [sp, #4]
 8006f0e:	9b01      	ldr	r3, [sp, #4]
 8006f10:	b963      	cbnz	r3, 8006f2c <_dtoa_r+0x954>
 8006f12:	4631      	mov	r1, r6
 8006f14:	2205      	movs	r2, #5
 8006f16:	4620      	mov	r0, r4
 8006f18:	f000 fab2 	bl	8007480 <__multadd>
 8006f1c:	4601      	mov	r1, r0
 8006f1e:	4606      	mov	r6, r0
 8006f20:	4650      	mov	r0, sl
 8006f22:	f000 fcc7 	bl	80078b4 <__mcmp>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	f73f adbb 	bgt.w	8006aa2 <_dtoa_r+0x4ca>
 8006f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f2e:	9d00      	ldr	r5, [sp, #0]
 8006f30:	ea6f 0b03 	mvn.w	fp, r3
 8006f34:	f04f 0800 	mov.w	r8, #0
 8006f38:	4631      	mov	r1, r6
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f000 fa7e 	bl	800743c <_Bfree>
 8006f40:	2f00      	cmp	r7, #0
 8006f42:	f43f aeab 	beq.w	8006c9c <_dtoa_r+0x6c4>
 8006f46:	f1b8 0f00 	cmp.w	r8, #0
 8006f4a:	d005      	beq.n	8006f58 <_dtoa_r+0x980>
 8006f4c:	45b8      	cmp	r8, r7
 8006f4e:	d003      	beq.n	8006f58 <_dtoa_r+0x980>
 8006f50:	4641      	mov	r1, r8
 8006f52:	4620      	mov	r0, r4
 8006f54:	f000 fa72 	bl	800743c <_Bfree>
 8006f58:	4639      	mov	r1, r7
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	f000 fa6e 	bl	800743c <_Bfree>
 8006f60:	e69c      	b.n	8006c9c <_dtoa_r+0x6c4>
 8006f62:	2600      	movs	r6, #0
 8006f64:	4637      	mov	r7, r6
 8006f66:	e7e1      	b.n	8006f2c <_dtoa_r+0x954>
 8006f68:	46bb      	mov	fp, r7
 8006f6a:	4637      	mov	r7, r6
 8006f6c:	e599      	b.n	8006aa2 <_dtoa_r+0x4ca>
 8006f6e:	bf00      	nop
 8006f70:	40240000 	.word	0x40240000
 8006f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f000 80c8 	beq.w	800710c <_dtoa_r+0xb34>
 8006f7c:	9b04      	ldr	r3, [sp, #16]
 8006f7e:	9301      	str	r3, [sp, #4]
 8006f80:	2d00      	cmp	r5, #0
 8006f82:	dd05      	ble.n	8006f90 <_dtoa_r+0x9b8>
 8006f84:	4639      	mov	r1, r7
 8006f86:	462a      	mov	r2, r5
 8006f88:	4620      	mov	r0, r4
 8006f8a:	f000 fc27 	bl	80077dc <__lshift>
 8006f8e:	4607      	mov	r7, r0
 8006f90:	f1b8 0f00 	cmp.w	r8, #0
 8006f94:	d05b      	beq.n	800704e <_dtoa_r+0xa76>
 8006f96:	6879      	ldr	r1, [r7, #4]
 8006f98:	4620      	mov	r0, r4
 8006f9a:	f000 fa0f 	bl	80073bc <_Balloc>
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	b928      	cbnz	r0, 8006fae <_dtoa_r+0x9d6>
 8006fa2:	4b83      	ldr	r3, [pc, #524]	; (80071b0 <_dtoa_r+0xbd8>)
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006faa:	f7ff bb2e 	b.w	800660a <_dtoa_r+0x32>
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	3202      	adds	r2, #2
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	f107 010c 	add.w	r1, r7, #12
 8006fb8:	300c      	adds	r0, #12
 8006fba:	f000 fe39 	bl	8007c30 <memcpy>
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f000 fc0a 	bl	80077dc <__lshift>
 8006fc8:	9b00      	ldr	r3, [sp, #0]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	9304      	str	r3, [sp, #16]
 8006fce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	9308      	str	r3, [sp, #32]
 8006fd6:	9b02      	ldr	r3, [sp, #8]
 8006fd8:	f003 0301 	and.w	r3, r3, #1
 8006fdc:	46b8      	mov	r8, r7
 8006fde:	9306      	str	r3, [sp, #24]
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	9b04      	ldr	r3, [sp, #16]
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	4650      	mov	r0, sl
 8006fea:	9301      	str	r3, [sp, #4]
 8006fec:	f7ff fa6b 	bl	80064c6 <quorem>
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	9002      	str	r0, [sp, #8]
 8006ff4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ff8:	4650      	mov	r0, sl
 8006ffa:	f000 fc5b 	bl	80078b4 <__mcmp>
 8006ffe:	463a      	mov	r2, r7
 8007000:	9005      	str	r0, [sp, #20]
 8007002:	4631      	mov	r1, r6
 8007004:	4620      	mov	r0, r4
 8007006:	f000 fc71 	bl	80078ec <__mdiff>
 800700a:	68c2      	ldr	r2, [r0, #12]
 800700c:	4605      	mov	r5, r0
 800700e:	bb02      	cbnz	r2, 8007052 <_dtoa_r+0xa7a>
 8007010:	4601      	mov	r1, r0
 8007012:	4650      	mov	r0, sl
 8007014:	f000 fc4e 	bl	80078b4 <__mcmp>
 8007018:	4602      	mov	r2, r0
 800701a:	4629      	mov	r1, r5
 800701c:	4620      	mov	r0, r4
 800701e:	9209      	str	r2, [sp, #36]	; 0x24
 8007020:	f000 fa0c 	bl	800743c <_Bfree>
 8007024:	9b07      	ldr	r3, [sp, #28]
 8007026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007028:	9d04      	ldr	r5, [sp, #16]
 800702a:	ea43 0102 	orr.w	r1, r3, r2
 800702e:	9b06      	ldr	r3, [sp, #24]
 8007030:	4319      	orrs	r1, r3
 8007032:	d110      	bne.n	8007056 <_dtoa_r+0xa7e>
 8007034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007038:	d029      	beq.n	800708e <_dtoa_r+0xab6>
 800703a:	9b05      	ldr	r3, [sp, #20]
 800703c:	2b00      	cmp	r3, #0
 800703e:	dd02      	ble.n	8007046 <_dtoa_r+0xa6e>
 8007040:	9b02      	ldr	r3, [sp, #8]
 8007042:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007046:	9b01      	ldr	r3, [sp, #4]
 8007048:	f883 9000 	strb.w	r9, [r3]
 800704c:	e774      	b.n	8006f38 <_dtoa_r+0x960>
 800704e:	4638      	mov	r0, r7
 8007050:	e7ba      	b.n	8006fc8 <_dtoa_r+0x9f0>
 8007052:	2201      	movs	r2, #1
 8007054:	e7e1      	b.n	800701a <_dtoa_r+0xa42>
 8007056:	9b05      	ldr	r3, [sp, #20]
 8007058:	2b00      	cmp	r3, #0
 800705a:	db04      	blt.n	8007066 <_dtoa_r+0xa8e>
 800705c:	9907      	ldr	r1, [sp, #28]
 800705e:	430b      	orrs	r3, r1
 8007060:	9906      	ldr	r1, [sp, #24]
 8007062:	430b      	orrs	r3, r1
 8007064:	d120      	bne.n	80070a8 <_dtoa_r+0xad0>
 8007066:	2a00      	cmp	r2, #0
 8007068:	dded      	ble.n	8007046 <_dtoa_r+0xa6e>
 800706a:	4651      	mov	r1, sl
 800706c:	2201      	movs	r2, #1
 800706e:	4620      	mov	r0, r4
 8007070:	f000 fbb4 	bl	80077dc <__lshift>
 8007074:	4631      	mov	r1, r6
 8007076:	4682      	mov	sl, r0
 8007078:	f000 fc1c 	bl	80078b4 <__mcmp>
 800707c:	2800      	cmp	r0, #0
 800707e:	dc03      	bgt.n	8007088 <_dtoa_r+0xab0>
 8007080:	d1e1      	bne.n	8007046 <_dtoa_r+0xa6e>
 8007082:	f019 0f01 	tst.w	r9, #1
 8007086:	d0de      	beq.n	8007046 <_dtoa_r+0xa6e>
 8007088:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800708c:	d1d8      	bne.n	8007040 <_dtoa_r+0xa68>
 800708e:	9a01      	ldr	r2, [sp, #4]
 8007090:	2339      	movs	r3, #57	; 0x39
 8007092:	7013      	strb	r3, [r2, #0]
 8007094:	462b      	mov	r3, r5
 8007096:	461d      	mov	r5, r3
 8007098:	3b01      	subs	r3, #1
 800709a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800709e:	2a39      	cmp	r2, #57	; 0x39
 80070a0:	d06c      	beq.n	800717c <_dtoa_r+0xba4>
 80070a2:	3201      	adds	r2, #1
 80070a4:	701a      	strb	r2, [r3, #0]
 80070a6:	e747      	b.n	8006f38 <_dtoa_r+0x960>
 80070a8:	2a00      	cmp	r2, #0
 80070aa:	dd07      	ble.n	80070bc <_dtoa_r+0xae4>
 80070ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070b0:	d0ed      	beq.n	800708e <_dtoa_r+0xab6>
 80070b2:	9a01      	ldr	r2, [sp, #4]
 80070b4:	f109 0301 	add.w	r3, r9, #1
 80070b8:	7013      	strb	r3, [r2, #0]
 80070ba:	e73d      	b.n	8006f38 <_dtoa_r+0x960>
 80070bc:	9b04      	ldr	r3, [sp, #16]
 80070be:	9a08      	ldr	r2, [sp, #32]
 80070c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d043      	beq.n	8007150 <_dtoa_r+0xb78>
 80070c8:	4651      	mov	r1, sl
 80070ca:	2300      	movs	r3, #0
 80070cc:	220a      	movs	r2, #10
 80070ce:	4620      	mov	r0, r4
 80070d0:	f000 f9d6 	bl	8007480 <__multadd>
 80070d4:	45b8      	cmp	r8, r7
 80070d6:	4682      	mov	sl, r0
 80070d8:	f04f 0300 	mov.w	r3, #0
 80070dc:	f04f 020a 	mov.w	r2, #10
 80070e0:	4641      	mov	r1, r8
 80070e2:	4620      	mov	r0, r4
 80070e4:	d107      	bne.n	80070f6 <_dtoa_r+0xb1e>
 80070e6:	f000 f9cb 	bl	8007480 <__multadd>
 80070ea:	4680      	mov	r8, r0
 80070ec:	4607      	mov	r7, r0
 80070ee:	9b04      	ldr	r3, [sp, #16]
 80070f0:	3301      	adds	r3, #1
 80070f2:	9304      	str	r3, [sp, #16]
 80070f4:	e775      	b.n	8006fe2 <_dtoa_r+0xa0a>
 80070f6:	f000 f9c3 	bl	8007480 <__multadd>
 80070fa:	4639      	mov	r1, r7
 80070fc:	4680      	mov	r8, r0
 80070fe:	2300      	movs	r3, #0
 8007100:	220a      	movs	r2, #10
 8007102:	4620      	mov	r0, r4
 8007104:	f000 f9bc 	bl	8007480 <__multadd>
 8007108:	4607      	mov	r7, r0
 800710a:	e7f0      	b.n	80070ee <_dtoa_r+0xb16>
 800710c:	9b04      	ldr	r3, [sp, #16]
 800710e:	9301      	str	r3, [sp, #4]
 8007110:	9d00      	ldr	r5, [sp, #0]
 8007112:	4631      	mov	r1, r6
 8007114:	4650      	mov	r0, sl
 8007116:	f7ff f9d6 	bl	80064c6 <quorem>
 800711a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	f805 9b01 	strb.w	r9, [r5], #1
 8007124:	1aea      	subs	r2, r5, r3
 8007126:	9b01      	ldr	r3, [sp, #4]
 8007128:	4293      	cmp	r3, r2
 800712a:	dd07      	ble.n	800713c <_dtoa_r+0xb64>
 800712c:	4651      	mov	r1, sl
 800712e:	2300      	movs	r3, #0
 8007130:	220a      	movs	r2, #10
 8007132:	4620      	mov	r0, r4
 8007134:	f000 f9a4 	bl	8007480 <__multadd>
 8007138:	4682      	mov	sl, r0
 800713a:	e7ea      	b.n	8007112 <_dtoa_r+0xb3a>
 800713c:	9b01      	ldr	r3, [sp, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	bfc8      	it	gt
 8007142:	461d      	movgt	r5, r3
 8007144:	9b00      	ldr	r3, [sp, #0]
 8007146:	bfd8      	it	le
 8007148:	2501      	movle	r5, #1
 800714a:	441d      	add	r5, r3
 800714c:	f04f 0800 	mov.w	r8, #0
 8007150:	4651      	mov	r1, sl
 8007152:	2201      	movs	r2, #1
 8007154:	4620      	mov	r0, r4
 8007156:	f000 fb41 	bl	80077dc <__lshift>
 800715a:	4631      	mov	r1, r6
 800715c:	4682      	mov	sl, r0
 800715e:	f000 fba9 	bl	80078b4 <__mcmp>
 8007162:	2800      	cmp	r0, #0
 8007164:	dc96      	bgt.n	8007094 <_dtoa_r+0xabc>
 8007166:	d102      	bne.n	800716e <_dtoa_r+0xb96>
 8007168:	f019 0f01 	tst.w	r9, #1
 800716c:	d192      	bne.n	8007094 <_dtoa_r+0xabc>
 800716e:	462b      	mov	r3, r5
 8007170:	461d      	mov	r5, r3
 8007172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007176:	2a30      	cmp	r2, #48	; 0x30
 8007178:	d0fa      	beq.n	8007170 <_dtoa_r+0xb98>
 800717a:	e6dd      	b.n	8006f38 <_dtoa_r+0x960>
 800717c:	9a00      	ldr	r2, [sp, #0]
 800717e:	429a      	cmp	r2, r3
 8007180:	d189      	bne.n	8007096 <_dtoa_r+0xabe>
 8007182:	f10b 0b01 	add.w	fp, fp, #1
 8007186:	2331      	movs	r3, #49	; 0x31
 8007188:	e796      	b.n	80070b8 <_dtoa_r+0xae0>
 800718a:	4b0a      	ldr	r3, [pc, #40]	; (80071b4 <_dtoa_r+0xbdc>)
 800718c:	f7ff ba99 	b.w	80066c2 <_dtoa_r+0xea>
 8007190:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007192:	2b00      	cmp	r3, #0
 8007194:	f47f aa6d 	bne.w	8006672 <_dtoa_r+0x9a>
 8007198:	4b07      	ldr	r3, [pc, #28]	; (80071b8 <_dtoa_r+0xbe0>)
 800719a:	f7ff ba92 	b.w	80066c2 <_dtoa_r+0xea>
 800719e:	9b01      	ldr	r3, [sp, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	dcb5      	bgt.n	8007110 <_dtoa_r+0xb38>
 80071a4:	9b07      	ldr	r3, [sp, #28]
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	f73f aeb1 	bgt.w	8006f0e <_dtoa_r+0x936>
 80071ac:	e7b0      	b.n	8007110 <_dtoa_r+0xb38>
 80071ae:	bf00      	nop
 80071b0:	08008348 	.word	0x08008348
 80071b4:	080082a8 	.word	0x080082a8
 80071b8:	080082cc 	.word	0x080082cc

080071bc <_free_r>:
 80071bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071be:	2900      	cmp	r1, #0
 80071c0:	d044      	beq.n	800724c <_free_r+0x90>
 80071c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071c6:	9001      	str	r0, [sp, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f1a1 0404 	sub.w	r4, r1, #4
 80071ce:	bfb8      	it	lt
 80071d0:	18e4      	addlt	r4, r4, r3
 80071d2:	f000 f8e7 	bl	80073a4 <__malloc_lock>
 80071d6:	4a1e      	ldr	r2, [pc, #120]	; (8007250 <_free_r+0x94>)
 80071d8:	9801      	ldr	r0, [sp, #4]
 80071da:	6813      	ldr	r3, [r2, #0]
 80071dc:	b933      	cbnz	r3, 80071ec <_free_r+0x30>
 80071de:	6063      	str	r3, [r4, #4]
 80071e0:	6014      	str	r4, [r2, #0]
 80071e2:	b003      	add	sp, #12
 80071e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071e8:	f000 b8e2 	b.w	80073b0 <__malloc_unlock>
 80071ec:	42a3      	cmp	r3, r4
 80071ee:	d908      	bls.n	8007202 <_free_r+0x46>
 80071f0:	6825      	ldr	r5, [r4, #0]
 80071f2:	1961      	adds	r1, r4, r5
 80071f4:	428b      	cmp	r3, r1
 80071f6:	bf01      	itttt	eq
 80071f8:	6819      	ldreq	r1, [r3, #0]
 80071fa:	685b      	ldreq	r3, [r3, #4]
 80071fc:	1949      	addeq	r1, r1, r5
 80071fe:	6021      	streq	r1, [r4, #0]
 8007200:	e7ed      	b.n	80071de <_free_r+0x22>
 8007202:	461a      	mov	r2, r3
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	b10b      	cbz	r3, 800720c <_free_r+0x50>
 8007208:	42a3      	cmp	r3, r4
 800720a:	d9fa      	bls.n	8007202 <_free_r+0x46>
 800720c:	6811      	ldr	r1, [r2, #0]
 800720e:	1855      	adds	r5, r2, r1
 8007210:	42a5      	cmp	r5, r4
 8007212:	d10b      	bne.n	800722c <_free_r+0x70>
 8007214:	6824      	ldr	r4, [r4, #0]
 8007216:	4421      	add	r1, r4
 8007218:	1854      	adds	r4, r2, r1
 800721a:	42a3      	cmp	r3, r4
 800721c:	6011      	str	r1, [r2, #0]
 800721e:	d1e0      	bne.n	80071e2 <_free_r+0x26>
 8007220:	681c      	ldr	r4, [r3, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	6053      	str	r3, [r2, #4]
 8007226:	440c      	add	r4, r1
 8007228:	6014      	str	r4, [r2, #0]
 800722a:	e7da      	b.n	80071e2 <_free_r+0x26>
 800722c:	d902      	bls.n	8007234 <_free_r+0x78>
 800722e:	230c      	movs	r3, #12
 8007230:	6003      	str	r3, [r0, #0]
 8007232:	e7d6      	b.n	80071e2 <_free_r+0x26>
 8007234:	6825      	ldr	r5, [r4, #0]
 8007236:	1961      	adds	r1, r4, r5
 8007238:	428b      	cmp	r3, r1
 800723a:	bf04      	itt	eq
 800723c:	6819      	ldreq	r1, [r3, #0]
 800723e:	685b      	ldreq	r3, [r3, #4]
 8007240:	6063      	str	r3, [r4, #4]
 8007242:	bf04      	itt	eq
 8007244:	1949      	addeq	r1, r1, r5
 8007246:	6021      	streq	r1, [r4, #0]
 8007248:	6054      	str	r4, [r2, #4]
 800724a:	e7ca      	b.n	80071e2 <_free_r+0x26>
 800724c:	b003      	add	sp, #12
 800724e:	bd30      	pop	{r4, r5, pc}
 8007250:	20000504 	.word	0x20000504

08007254 <malloc>:
 8007254:	4b02      	ldr	r3, [pc, #8]	; (8007260 <malloc+0xc>)
 8007256:	4601      	mov	r1, r0
 8007258:	6818      	ldr	r0, [r3, #0]
 800725a:	f000 b823 	b.w	80072a4 <_malloc_r>
 800725e:	bf00      	nop
 8007260:	20000064 	.word	0x20000064

08007264 <sbrk_aligned>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	4e0e      	ldr	r6, [pc, #56]	; (80072a0 <sbrk_aligned+0x3c>)
 8007268:	460c      	mov	r4, r1
 800726a:	6831      	ldr	r1, [r6, #0]
 800726c:	4605      	mov	r5, r0
 800726e:	b911      	cbnz	r1, 8007276 <sbrk_aligned+0x12>
 8007270:	f000 fcce 	bl	8007c10 <_sbrk_r>
 8007274:	6030      	str	r0, [r6, #0]
 8007276:	4621      	mov	r1, r4
 8007278:	4628      	mov	r0, r5
 800727a:	f000 fcc9 	bl	8007c10 <_sbrk_r>
 800727e:	1c43      	adds	r3, r0, #1
 8007280:	d00a      	beq.n	8007298 <sbrk_aligned+0x34>
 8007282:	1cc4      	adds	r4, r0, #3
 8007284:	f024 0403 	bic.w	r4, r4, #3
 8007288:	42a0      	cmp	r0, r4
 800728a:	d007      	beq.n	800729c <sbrk_aligned+0x38>
 800728c:	1a21      	subs	r1, r4, r0
 800728e:	4628      	mov	r0, r5
 8007290:	f000 fcbe 	bl	8007c10 <_sbrk_r>
 8007294:	3001      	adds	r0, #1
 8007296:	d101      	bne.n	800729c <sbrk_aligned+0x38>
 8007298:	f04f 34ff 	mov.w	r4, #4294967295
 800729c:	4620      	mov	r0, r4
 800729e:	bd70      	pop	{r4, r5, r6, pc}
 80072a0:	20000508 	.word	0x20000508

080072a4 <_malloc_r>:
 80072a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072a8:	1ccd      	adds	r5, r1, #3
 80072aa:	f025 0503 	bic.w	r5, r5, #3
 80072ae:	3508      	adds	r5, #8
 80072b0:	2d0c      	cmp	r5, #12
 80072b2:	bf38      	it	cc
 80072b4:	250c      	movcc	r5, #12
 80072b6:	2d00      	cmp	r5, #0
 80072b8:	4607      	mov	r7, r0
 80072ba:	db01      	blt.n	80072c0 <_malloc_r+0x1c>
 80072bc:	42a9      	cmp	r1, r5
 80072be:	d905      	bls.n	80072cc <_malloc_r+0x28>
 80072c0:	230c      	movs	r3, #12
 80072c2:	603b      	str	r3, [r7, #0]
 80072c4:	2600      	movs	r6, #0
 80072c6:	4630      	mov	r0, r6
 80072c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80073a0 <_malloc_r+0xfc>
 80072d0:	f000 f868 	bl	80073a4 <__malloc_lock>
 80072d4:	f8d8 3000 	ldr.w	r3, [r8]
 80072d8:	461c      	mov	r4, r3
 80072da:	bb5c      	cbnz	r4, 8007334 <_malloc_r+0x90>
 80072dc:	4629      	mov	r1, r5
 80072de:	4638      	mov	r0, r7
 80072e0:	f7ff ffc0 	bl	8007264 <sbrk_aligned>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	4604      	mov	r4, r0
 80072e8:	d155      	bne.n	8007396 <_malloc_r+0xf2>
 80072ea:	f8d8 4000 	ldr.w	r4, [r8]
 80072ee:	4626      	mov	r6, r4
 80072f0:	2e00      	cmp	r6, #0
 80072f2:	d145      	bne.n	8007380 <_malloc_r+0xdc>
 80072f4:	2c00      	cmp	r4, #0
 80072f6:	d048      	beq.n	800738a <_malloc_r+0xe6>
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	4631      	mov	r1, r6
 80072fc:	4638      	mov	r0, r7
 80072fe:	eb04 0903 	add.w	r9, r4, r3
 8007302:	f000 fc85 	bl	8007c10 <_sbrk_r>
 8007306:	4581      	cmp	r9, r0
 8007308:	d13f      	bne.n	800738a <_malloc_r+0xe6>
 800730a:	6821      	ldr	r1, [r4, #0]
 800730c:	1a6d      	subs	r5, r5, r1
 800730e:	4629      	mov	r1, r5
 8007310:	4638      	mov	r0, r7
 8007312:	f7ff ffa7 	bl	8007264 <sbrk_aligned>
 8007316:	3001      	adds	r0, #1
 8007318:	d037      	beq.n	800738a <_malloc_r+0xe6>
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	442b      	add	r3, r5
 800731e:	6023      	str	r3, [r4, #0]
 8007320:	f8d8 3000 	ldr.w	r3, [r8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d038      	beq.n	800739a <_malloc_r+0xf6>
 8007328:	685a      	ldr	r2, [r3, #4]
 800732a:	42a2      	cmp	r2, r4
 800732c:	d12b      	bne.n	8007386 <_malloc_r+0xe2>
 800732e:	2200      	movs	r2, #0
 8007330:	605a      	str	r2, [r3, #4]
 8007332:	e00f      	b.n	8007354 <_malloc_r+0xb0>
 8007334:	6822      	ldr	r2, [r4, #0]
 8007336:	1b52      	subs	r2, r2, r5
 8007338:	d41f      	bmi.n	800737a <_malloc_r+0xd6>
 800733a:	2a0b      	cmp	r2, #11
 800733c:	d917      	bls.n	800736e <_malloc_r+0xca>
 800733e:	1961      	adds	r1, r4, r5
 8007340:	42a3      	cmp	r3, r4
 8007342:	6025      	str	r5, [r4, #0]
 8007344:	bf18      	it	ne
 8007346:	6059      	strne	r1, [r3, #4]
 8007348:	6863      	ldr	r3, [r4, #4]
 800734a:	bf08      	it	eq
 800734c:	f8c8 1000 	streq.w	r1, [r8]
 8007350:	5162      	str	r2, [r4, r5]
 8007352:	604b      	str	r3, [r1, #4]
 8007354:	4638      	mov	r0, r7
 8007356:	f104 060b 	add.w	r6, r4, #11
 800735a:	f000 f829 	bl	80073b0 <__malloc_unlock>
 800735e:	f026 0607 	bic.w	r6, r6, #7
 8007362:	1d23      	adds	r3, r4, #4
 8007364:	1af2      	subs	r2, r6, r3
 8007366:	d0ae      	beq.n	80072c6 <_malloc_r+0x22>
 8007368:	1b9b      	subs	r3, r3, r6
 800736a:	50a3      	str	r3, [r4, r2]
 800736c:	e7ab      	b.n	80072c6 <_malloc_r+0x22>
 800736e:	42a3      	cmp	r3, r4
 8007370:	6862      	ldr	r2, [r4, #4]
 8007372:	d1dd      	bne.n	8007330 <_malloc_r+0x8c>
 8007374:	f8c8 2000 	str.w	r2, [r8]
 8007378:	e7ec      	b.n	8007354 <_malloc_r+0xb0>
 800737a:	4623      	mov	r3, r4
 800737c:	6864      	ldr	r4, [r4, #4]
 800737e:	e7ac      	b.n	80072da <_malloc_r+0x36>
 8007380:	4634      	mov	r4, r6
 8007382:	6876      	ldr	r6, [r6, #4]
 8007384:	e7b4      	b.n	80072f0 <_malloc_r+0x4c>
 8007386:	4613      	mov	r3, r2
 8007388:	e7cc      	b.n	8007324 <_malloc_r+0x80>
 800738a:	230c      	movs	r3, #12
 800738c:	603b      	str	r3, [r7, #0]
 800738e:	4638      	mov	r0, r7
 8007390:	f000 f80e 	bl	80073b0 <__malloc_unlock>
 8007394:	e797      	b.n	80072c6 <_malloc_r+0x22>
 8007396:	6025      	str	r5, [r4, #0]
 8007398:	e7dc      	b.n	8007354 <_malloc_r+0xb0>
 800739a:	605b      	str	r3, [r3, #4]
 800739c:	deff      	udf	#255	; 0xff
 800739e:	bf00      	nop
 80073a0:	20000504 	.word	0x20000504

080073a4 <__malloc_lock>:
 80073a4:	4801      	ldr	r0, [pc, #4]	; (80073ac <__malloc_lock+0x8>)
 80073a6:	f7ff b88c 	b.w	80064c2 <__retarget_lock_acquire_recursive>
 80073aa:	bf00      	nop
 80073ac:	20000500 	.word	0x20000500

080073b0 <__malloc_unlock>:
 80073b0:	4801      	ldr	r0, [pc, #4]	; (80073b8 <__malloc_unlock+0x8>)
 80073b2:	f7ff b887 	b.w	80064c4 <__retarget_lock_release_recursive>
 80073b6:	bf00      	nop
 80073b8:	20000500 	.word	0x20000500

080073bc <_Balloc>:
 80073bc:	b570      	push	{r4, r5, r6, lr}
 80073be:	69c6      	ldr	r6, [r0, #28]
 80073c0:	4604      	mov	r4, r0
 80073c2:	460d      	mov	r5, r1
 80073c4:	b976      	cbnz	r6, 80073e4 <_Balloc+0x28>
 80073c6:	2010      	movs	r0, #16
 80073c8:	f7ff ff44 	bl	8007254 <malloc>
 80073cc:	4602      	mov	r2, r0
 80073ce:	61e0      	str	r0, [r4, #28]
 80073d0:	b920      	cbnz	r0, 80073dc <_Balloc+0x20>
 80073d2:	4b18      	ldr	r3, [pc, #96]	; (8007434 <_Balloc+0x78>)
 80073d4:	4818      	ldr	r0, [pc, #96]	; (8007438 <_Balloc+0x7c>)
 80073d6:	216b      	movs	r1, #107	; 0x6b
 80073d8:	f000 fc38 	bl	8007c4c <__assert_func>
 80073dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073e0:	6006      	str	r6, [r0, #0]
 80073e2:	60c6      	str	r6, [r0, #12]
 80073e4:	69e6      	ldr	r6, [r4, #28]
 80073e6:	68f3      	ldr	r3, [r6, #12]
 80073e8:	b183      	cbz	r3, 800740c <_Balloc+0x50>
 80073ea:	69e3      	ldr	r3, [r4, #28]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073f2:	b9b8      	cbnz	r0, 8007424 <_Balloc+0x68>
 80073f4:	2101      	movs	r1, #1
 80073f6:	fa01 f605 	lsl.w	r6, r1, r5
 80073fa:	1d72      	adds	r2, r6, #5
 80073fc:	0092      	lsls	r2, r2, #2
 80073fe:	4620      	mov	r0, r4
 8007400:	f000 fc42 	bl	8007c88 <_calloc_r>
 8007404:	b160      	cbz	r0, 8007420 <_Balloc+0x64>
 8007406:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800740a:	e00e      	b.n	800742a <_Balloc+0x6e>
 800740c:	2221      	movs	r2, #33	; 0x21
 800740e:	2104      	movs	r1, #4
 8007410:	4620      	mov	r0, r4
 8007412:	f000 fc39 	bl	8007c88 <_calloc_r>
 8007416:	69e3      	ldr	r3, [r4, #28]
 8007418:	60f0      	str	r0, [r6, #12]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1e4      	bne.n	80073ea <_Balloc+0x2e>
 8007420:	2000      	movs	r0, #0
 8007422:	bd70      	pop	{r4, r5, r6, pc}
 8007424:	6802      	ldr	r2, [r0, #0]
 8007426:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800742a:	2300      	movs	r3, #0
 800742c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007430:	e7f7      	b.n	8007422 <_Balloc+0x66>
 8007432:	bf00      	nop
 8007434:	080082d9 	.word	0x080082d9
 8007438:	08008359 	.word	0x08008359

0800743c <_Bfree>:
 800743c:	b570      	push	{r4, r5, r6, lr}
 800743e:	69c6      	ldr	r6, [r0, #28]
 8007440:	4605      	mov	r5, r0
 8007442:	460c      	mov	r4, r1
 8007444:	b976      	cbnz	r6, 8007464 <_Bfree+0x28>
 8007446:	2010      	movs	r0, #16
 8007448:	f7ff ff04 	bl	8007254 <malloc>
 800744c:	4602      	mov	r2, r0
 800744e:	61e8      	str	r0, [r5, #28]
 8007450:	b920      	cbnz	r0, 800745c <_Bfree+0x20>
 8007452:	4b09      	ldr	r3, [pc, #36]	; (8007478 <_Bfree+0x3c>)
 8007454:	4809      	ldr	r0, [pc, #36]	; (800747c <_Bfree+0x40>)
 8007456:	218f      	movs	r1, #143	; 0x8f
 8007458:	f000 fbf8 	bl	8007c4c <__assert_func>
 800745c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007460:	6006      	str	r6, [r0, #0]
 8007462:	60c6      	str	r6, [r0, #12]
 8007464:	b13c      	cbz	r4, 8007476 <_Bfree+0x3a>
 8007466:	69eb      	ldr	r3, [r5, #28]
 8007468:	6862      	ldr	r2, [r4, #4]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007470:	6021      	str	r1, [r4, #0]
 8007472:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007476:	bd70      	pop	{r4, r5, r6, pc}
 8007478:	080082d9 	.word	0x080082d9
 800747c:	08008359 	.word	0x08008359

08007480 <__multadd>:
 8007480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007484:	690d      	ldr	r5, [r1, #16]
 8007486:	4607      	mov	r7, r0
 8007488:	460c      	mov	r4, r1
 800748a:	461e      	mov	r6, r3
 800748c:	f101 0c14 	add.w	ip, r1, #20
 8007490:	2000      	movs	r0, #0
 8007492:	f8dc 3000 	ldr.w	r3, [ip]
 8007496:	b299      	uxth	r1, r3
 8007498:	fb02 6101 	mla	r1, r2, r1, r6
 800749c:	0c1e      	lsrs	r6, r3, #16
 800749e:	0c0b      	lsrs	r3, r1, #16
 80074a0:	fb02 3306 	mla	r3, r2, r6, r3
 80074a4:	b289      	uxth	r1, r1
 80074a6:	3001      	adds	r0, #1
 80074a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074ac:	4285      	cmp	r5, r0
 80074ae:	f84c 1b04 	str.w	r1, [ip], #4
 80074b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074b6:	dcec      	bgt.n	8007492 <__multadd+0x12>
 80074b8:	b30e      	cbz	r6, 80074fe <__multadd+0x7e>
 80074ba:	68a3      	ldr	r3, [r4, #8]
 80074bc:	42ab      	cmp	r3, r5
 80074be:	dc19      	bgt.n	80074f4 <__multadd+0x74>
 80074c0:	6861      	ldr	r1, [r4, #4]
 80074c2:	4638      	mov	r0, r7
 80074c4:	3101      	adds	r1, #1
 80074c6:	f7ff ff79 	bl	80073bc <_Balloc>
 80074ca:	4680      	mov	r8, r0
 80074cc:	b928      	cbnz	r0, 80074da <__multadd+0x5a>
 80074ce:	4602      	mov	r2, r0
 80074d0:	4b0c      	ldr	r3, [pc, #48]	; (8007504 <__multadd+0x84>)
 80074d2:	480d      	ldr	r0, [pc, #52]	; (8007508 <__multadd+0x88>)
 80074d4:	21ba      	movs	r1, #186	; 0xba
 80074d6:	f000 fbb9 	bl	8007c4c <__assert_func>
 80074da:	6922      	ldr	r2, [r4, #16]
 80074dc:	3202      	adds	r2, #2
 80074de:	f104 010c 	add.w	r1, r4, #12
 80074e2:	0092      	lsls	r2, r2, #2
 80074e4:	300c      	adds	r0, #12
 80074e6:	f000 fba3 	bl	8007c30 <memcpy>
 80074ea:	4621      	mov	r1, r4
 80074ec:	4638      	mov	r0, r7
 80074ee:	f7ff ffa5 	bl	800743c <_Bfree>
 80074f2:	4644      	mov	r4, r8
 80074f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074f8:	3501      	adds	r5, #1
 80074fa:	615e      	str	r6, [r3, #20]
 80074fc:	6125      	str	r5, [r4, #16]
 80074fe:	4620      	mov	r0, r4
 8007500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007504:	08008348 	.word	0x08008348
 8007508:	08008359 	.word	0x08008359

0800750c <__hi0bits>:
 800750c:	0c03      	lsrs	r3, r0, #16
 800750e:	041b      	lsls	r3, r3, #16
 8007510:	b9d3      	cbnz	r3, 8007548 <__hi0bits+0x3c>
 8007512:	0400      	lsls	r0, r0, #16
 8007514:	2310      	movs	r3, #16
 8007516:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800751a:	bf04      	itt	eq
 800751c:	0200      	lsleq	r0, r0, #8
 800751e:	3308      	addeq	r3, #8
 8007520:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007524:	bf04      	itt	eq
 8007526:	0100      	lsleq	r0, r0, #4
 8007528:	3304      	addeq	r3, #4
 800752a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800752e:	bf04      	itt	eq
 8007530:	0080      	lsleq	r0, r0, #2
 8007532:	3302      	addeq	r3, #2
 8007534:	2800      	cmp	r0, #0
 8007536:	db05      	blt.n	8007544 <__hi0bits+0x38>
 8007538:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800753c:	f103 0301 	add.w	r3, r3, #1
 8007540:	bf08      	it	eq
 8007542:	2320      	moveq	r3, #32
 8007544:	4618      	mov	r0, r3
 8007546:	4770      	bx	lr
 8007548:	2300      	movs	r3, #0
 800754a:	e7e4      	b.n	8007516 <__hi0bits+0xa>

0800754c <__lo0bits>:
 800754c:	6803      	ldr	r3, [r0, #0]
 800754e:	f013 0207 	ands.w	r2, r3, #7
 8007552:	d00c      	beq.n	800756e <__lo0bits+0x22>
 8007554:	07d9      	lsls	r1, r3, #31
 8007556:	d422      	bmi.n	800759e <__lo0bits+0x52>
 8007558:	079a      	lsls	r2, r3, #30
 800755a:	bf49      	itett	mi
 800755c:	085b      	lsrmi	r3, r3, #1
 800755e:	089b      	lsrpl	r3, r3, #2
 8007560:	6003      	strmi	r3, [r0, #0]
 8007562:	2201      	movmi	r2, #1
 8007564:	bf5c      	itt	pl
 8007566:	6003      	strpl	r3, [r0, #0]
 8007568:	2202      	movpl	r2, #2
 800756a:	4610      	mov	r0, r2
 800756c:	4770      	bx	lr
 800756e:	b299      	uxth	r1, r3
 8007570:	b909      	cbnz	r1, 8007576 <__lo0bits+0x2a>
 8007572:	0c1b      	lsrs	r3, r3, #16
 8007574:	2210      	movs	r2, #16
 8007576:	b2d9      	uxtb	r1, r3
 8007578:	b909      	cbnz	r1, 800757e <__lo0bits+0x32>
 800757a:	3208      	adds	r2, #8
 800757c:	0a1b      	lsrs	r3, r3, #8
 800757e:	0719      	lsls	r1, r3, #28
 8007580:	bf04      	itt	eq
 8007582:	091b      	lsreq	r3, r3, #4
 8007584:	3204      	addeq	r2, #4
 8007586:	0799      	lsls	r1, r3, #30
 8007588:	bf04      	itt	eq
 800758a:	089b      	lsreq	r3, r3, #2
 800758c:	3202      	addeq	r2, #2
 800758e:	07d9      	lsls	r1, r3, #31
 8007590:	d403      	bmi.n	800759a <__lo0bits+0x4e>
 8007592:	085b      	lsrs	r3, r3, #1
 8007594:	f102 0201 	add.w	r2, r2, #1
 8007598:	d003      	beq.n	80075a2 <__lo0bits+0x56>
 800759a:	6003      	str	r3, [r0, #0]
 800759c:	e7e5      	b.n	800756a <__lo0bits+0x1e>
 800759e:	2200      	movs	r2, #0
 80075a0:	e7e3      	b.n	800756a <__lo0bits+0x1e>
 80075a2:	2220      	movs	r2, #32
 80075a4:	e7e1      	b.n	800756a <__lo0bits+0x1e>
	...

080075a8 <__i2b>:
 80075a8:	b510      	push	{r4, lr}
 80075aa:	460c      	mov	r4, r1
 80075ac:	2101      	movs	r1, #1
 80075ae:	f7ff ff05 	bl	80073bc <_Balloc>
 80075b2:	4602      	mov	r2, r0
 80075b4:	b928      	cbnz	r0, 80075c2 <__i2b+0x1a>
 80075b6:	4b05      	ldr	r3, [pc, #20]	; (80075cc <__i2b+0x24>)
 80075b8:	4805      	ldr	r0, [pc, #20]	; (80075d0 <__i2b+0x28>)
 80075ba:	f240 1145 	movw	r1, #325	; 0x145
 80075be:	f000 fb45 	bl	8007c4c <__assert_func>
 80075c2:	2301      	movs	r3, #1
 80075c4:	6144      	str	r4, [r0, #20]
 80075c6:	6103      	str	r3, [r0, #16]
 80075c8:	bd10      	pop	{r4, pc}
 80075ca:	bf00      	nop
 80075cc:	08008348 	.word	0x08008348
 80075d0:	08008359 	.word	0x08008359

080075d4 <__multiply>:
 80075d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d8:	4691      	mov	r9, r2
 80075da:	690a      	ldr	r2, [r1, #16]
 80075dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	bfb8      	it	lt
 80075e4:	460b      	movlt	r3, r1
 80075e6:	460c      	mov	r4, r1
 80075e8:	bfbc      	itt	lt
 80075ea:	464c      	movlt	r4, r9
 80075ec:	4699      	movlt	r9, r3
 80075ee:	6927      	ldr	r7, [r4, #16]
 80075f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075f4:	68a3      	ldr	r3, [r4, #8]
 80075f6:	6861      	ldr	r1, [r4, #4]
 80075f8:	eb07 060a 	add.w	r6, r7, sl
 80075fc:	42b3      	cmp	r3, r6
 80075fe:	b085      	sub	sp, #20
 8007600:	bfb8      	it	lt
 8007602:	3101      	addlt	r1, #1
 8007604:	f7ff feda 	bl	80073bc <_Balloc>
 8007608:	b930      	cbnz	r0, 8007618 <__multiply+0x44>
 800760a:	4602      	mov	r2, r0
 800760c:	4b44      	ldr	r3, [pc, #272]	; (8007720 <__multiply+0x14c>)
 800760e:	4845      	ldr	r0, [pc, #276]	; (8007724 <__multiply+0x150>)
 8007610:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007614:	f000 fb1a 	bl	8007c4c <__assert_func>
 8007618:	f100 0514 	add.w	r5, r0, #20
 800761c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007620:	462b      	mov	r3, r5
 8007622:	2200      	movs	r2, #0
 8007624:	4543      	cmp	r3, r8
 8007626:	d321      	bcc.n	800766c <__multiply+0x98>
 8007628:	f104 0314 	add.w	r3, r4, #20
 800762c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007630:	f109 0314 	add.w	r3, r9, #20
 8007634:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007638:	9202      	str	r2, [sp, #8]
 800763a:	1b3a      	subs	r2, r7, r4
 800763c:	3a15      	subs	r2, #21
 800763e:	f022 0203 	bic.w	r2, r2, #3
 8007642:	3204      	adds	r2, #4
 8007644:	f104 0115 	add.w	r1, r4, #21
 8007648:	428f      	cmp	r7, r1
 800764a:	bf38      	it	cc
 800764c:	2204      	movcc	r2, #4
 800764e:	9201      	str	r2, [sp, #4]
 8007650:	9a02      	ldr	r2, [sp, #8]
 8007652:	9303      	str	r3, [sp, #12]
 8007654:	429a      	cmp	r2, r3
 8007656:	d80c      	bhi.n	8007672 <__multiply+0x9e>
 8007658:	2e00      	cmp	r6, #0
 800765a:	dd03      	ble.n	8007664 <__multiply+0x90>
 800765c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007660:	2b00      	cmp	r3, #0
 8007662:	d05b      	beq.n	800771c <__multiply+0x148>
 8007664:	6106      	str	r6, [r0, #16]
 8007666:	b005      	add	sp, #20
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	f843 2b04 	str.w	r2, [r3], #4
 8007670:	e7d8      	b.n	8007624 <__multiply+0x50>
 8007672:	f8b3 a000 	ldrh.w	sl, [r3]
 8007676:	f1ba 0f00 	cmp.w	sl, #0
 800767a:	d024      	beq.n	80076c6 <__multiply+0xf2>
 800767c:	f104 0e14 	add.w	lr, r4, #20
 8007680:	46a9      	mov	r9, r5
 8007682:	f04f 0c00 	mov.w	ip, #0
 8007686:	f85e 2b04 	ldr.w	r2, [lr], #4
 800768a:	f8d9 1000 	ldr.w	r1, [r9]
 800768e:	fa1f fb82 	uxth.w	fp, r2
 8007692:	b289      	uxth	r1, r1
 8007694:	fb0a 110b 	mla	r1, sl, fp, r1
 8007698:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800769c:	f8d9 2000 	ldr.w	r2, [r9]
 80076a0:	4461      	add	r1, ip
 80076a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80076aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80076ae:	b289      	uxth	r1, r1
 80076b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076b4:	4577      	cmp	r7, lr
 80076b6:	f849 1b04 	str.w	r1, [r9], #4
 80076ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076be:	d8e2      	bhi.n	8007686 <__multiply+0xb2>
 80076c0:	9a01      	ldr	r2, [sp, #4]
 80076c2:	f845 c002 	str.w	ip, [r5, r2]
 80076c6:	9a03      	ldr	r2, [sp, #12]
 80076c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80076cc:	3304      	adds	r3, #4
 80076ce:	f1b9 0f00 	cmp.w	r9, #0
 80076d2:	d021      	beq.n	8007718 <__multiply+0x144>
 80076d4:	6829      	ldr	r1, [r5, #0]
 80076d6:	f104 0c14 	add.w	ip, r4, #20
 80076da:	46ae      	mov	lr, r5
 80076dc:	f04f 0a00 	mov.w	sl, #0
 80076e0:	f8bc b000 	ldrh.w	fp, [ip]
 80076e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80076e8:	fb09 220b 	mla	r2, r9, fp, r2
 80076ec:	4452      	add	r2, sl
 80076ee:	b289      	uxth	r1, r1
 80076f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076f4:	f84e 1b04 	str.w	r1, [lr], #4
 80076f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80076fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007700:	f8be 1000 	ldrh.w	r1, [lr]
 8007704:	fb09 110a 	mla	r1, r9, sl, r1
 8007708:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800770c:	4567      	cmp	r7, ip
 800770e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007712:	d8e5      	bhi.n	80076e0 <__multiply+0x10c>
 8007714:	9a01      	ldr	r2, [sp, #4]
 8007716:	50a9      	str	r1, [r5, r2]
 8007718:	3504      	adds	r5, #4
 800771a:	e799      	b.n	8007650 <__multiply+0x7c>
 800771c:	3e01      	subs	r6, #1
 800771e:	e79b      	b.n	8007658 <__multiply+0x84>
 8007720:	08008348 	.word	0x08008348
 8007724:	08008359 	.word	0x08008359

08007728 <__pow5mult>:
 8007728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800772c:	4615      	mov	r5, r2
 800772e:	f012 0203 	ands.w	r2, r2, #3
 8007732:	4606      	mov	r6, r0
 8007734:	460f      	mov	r7, r1
 8007736:	d007      	beq.n	8007748 <__pow5mult+0x20>
 8007738:	4c25      	ldr	r4, [pc, #148]	; (80077d0 <__pow5mult+0xa8>)
 800773a:	3a01      	subs	r2, #1
 800773c:	2300      	movs	r3, #0
 800773e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007742:	f7ff fe9d 	bl	8007480 <__multadd>
 8007746:	4607      	mov	r7, r0
 8007748:	10ad      	asrs	r5, r5, #2
 800774a:	d03d      	beq.n	80077c8 <__pow5mult+0xa0>
 800774c:	69f4      	ldr	r4, [r6, #28]
 800774e:	b97c      	cbnz	r4, 8007770 <__pow5mult+0x48>
 8007750:	2010      	movs	r0, #16
 8007752:	f7ff fd7f 	bl	8007254 <malloc>
 8007756:	4602      	mov	r2, r0
 8007758:	61f0      	str	r0, [r6, #28]
 800775a:	b928      	cbnz	r0, 8007768 <__pow5mult+0x40>
 800775c:	4b1d      	ldr	r3, [pc, #116]	; (80077d4 <__pow5mult+0xac>)
 800775e:	481e      	ldr	r0, [pc, #120]	; (80077d8 <__pow5mult+0xb0>)
 8007760:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007764:	f000 fa72 	bl	8007c4c <__assert_func>
 8007768:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800776c:	6004      	str	r4, [r0, #0]
 800776e:	60c4      	str	r4, [r0, #12]
 8007770:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007774:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007778:	b94c      	cbnz	r4, 800778e <__pow5mult+0x66>
 800777a:	f240 2171 	movw	r1, #625	; 0x271
 800777e:	4630      	mov	r0, r6
 8007780:	f7ff ff12 	bl	80075a8 <__i2b>
 8007784:	2300      	movs	r3, #0
 8007786:	f8c8 0008 	str.w	r0, [r8, #8]
 800778a:	4604      	mov	r4, r0
 800778c:	6003      	str	r3, [r0, #0]
 800778e:	f04f 0900 	mov.w	r9, #0
 8007792:	07eb      	lsls	r3, r5, #31
 8007794:	d50a      	bpl.n	80077ac <__pow5mult+0x84>
 8007796:	4639      	mov	r1, r7
 8007798:	4622      	mov	r2, r4
 800779a:	4630      	mov	r0, r6
 800779c:	f7ff ff1a 	bl	80075d4 <__multiply>
 80077a0:	4639      	mov	r1, r7
 80077a2:	4680      	mov	r8, r0
 80077a4:	4630      	mov	r0, r6
 80077a6:	f7ff fe49 	bl	800743c <_Bfree>
 80077aa:	4647      	mov	r7, r8
 80077ac:	106d      	asrs	r5, r5, #1
 80077ae:	d00b      	beq.n	80077c8 <__pow5mult+0xa0>
 80077b0:	6820      	ldr	r0, [r4, #0]
 80077b2:	b938      	cbnz	r0, 80077c4 <__pow5mult+0x9c>
 80077b4:	4622      	mov	r2, r4
 80077b6:	4621      	mov	r1, r4
 80077b8:	4630      	mov	r0, r6
 80077ba:	f7ff ff0b 	bl	80075d4 <__multiply>
 80077be:	6020      	str	r0, [r4, #0]
 80077c0:	f8c0 9000 	str.w	r9, [r0]
 80077c4:	4604      	mov	r4, r0
 80077c6:	e7e4      	b.n	8007792 <__pow5mult+0x6a>
 80077c8:	4638      	mov	r0, r7
 80077ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ce:	bf00      	nop
 80077d0:	080084a8 	.word	0x080084a8
 80077d4:	080082d9 	.word	0x080082d9
 80077d8:	08008359 	.word	0x08008359

080077dc <__lshift>:
 80077dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077e0:	460c      	mov	r4, r1
 80077e2:	6849      	ldr	r1, [r1, #4]
 80077e4:	6923      	ldr	r3, [r4, #16]
 80077e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077ea:	68a3      	ldr	r3, [r4, #8]
 80077ec:	4607      	mov	r7, r0
 80077ee:	4691      	mov	r9, r2
 80077f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077f4:	f108 0601 	add.w	r6, r8, #1
 80077f8:	42b3      	cmp	r3, r6
 80077fa:	db0b      	blt.n	8007814 <__lshift+0x38>
 80077fc:	4638      	mov	r0, r7
 80077fe:	f7ff fddd 	bl	80073bc <_Balloc>
 8007802:	4605      	mov	r5, r0
 8007804:	b948      	cbnz	r0, 800781a <__lshift+0x3e>
 8007806:	4602      	mov	r2, r0
 8007808:	4b28      	ldr	r3, [pc, #160]	; (80078ac <__lshift+0xd0>)
 800780a:	4829      	ldr	r0, [pc, #164]	; (80078b0 <__lshift+0xd4>)
 800780c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007810:	f000 fa1c 	bl	8007c4c <__assert_func>
 8007814:	3101      	adds	r1, #1
 8007816:	005b      	lsls	r3, r3, #1
 8007818:	e7ee      	b.n	80077f8 <__lshift+0x1c>
 800781a:	2300      	movs	r3, #0
 800781c:	f100 0114 	add.w	r1, r0, #20
 8007820:	f100 0210 	add.w	r2, r0, #16
 8007824:	4618      	mov	r0, r3
 8007826:	4553      	cmp	r3, sl
 8007828:	db33      	blt.n	8007892 <__lshift+0xb6>
 800782a:	6920      	ldr	r0, [r4, #16]
 800782c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007830:	f104 0314 	add.w	r3, r4, #20
 8007834:	f019 091f 	ands.w	r9, r9, #31
 8007838:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800783c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007840:	d02b      	beq.n	800789a <__lshift+0xbe>
 8007842:	f1c9 0e20 	rsb	lr, r9, #32
 8007846:	468a      	mov	sl, r1
 8007848:	2200      	movs	r2, #0
 800784a:	6818      	ldr	r0, [r3, #0]
 800784c:	fa00 f009 	lsl.w	r0, r0, r9
 8007850:	4310      	orrs	r0, r2
 8007852:	f84a 0b04 	str.w	r0, [sl], #4
 8007856:	f853 2b04 	ldr.w	r2, [r3], #4
 800785a:	459c      	cmp	ip, r3
 800785c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007860:	d8f3      	bhi.n	800784a <__lshift+0x6e>
 8007862:	ebac 0304 	sub.w	r3, ip, r4
 8007866:	3b15      	subs	r3, #21
 8007868:	f023 0303 	bic.w	r3, r3, #3
 800786c:	3304      	adds	r3, #4
 800786e:	f104 0015 	add.w	r0, r4, #21
 8007872:	4584      	cmp	ip, r0
 8007874:	bf38      	it	cc
 8007876:	2304      	movcc	r3, #4
 8007878:	50ca      	str	r2, [r1, r3]
 800787a:	b10a      	cbz	r2, 8007880 <__lshift+0xa4>
 800787c:	f108 0602 	add.w	r6, r8, #2
 8007880:	3e01      	subs	r6, #1
 8007882:	4638      	mov	r0, r7
 8007884:	612e      	str	r6, [r5, #16]
 8007886:	4621      	mov	r1, r4
 8007888:	f7ff fdd8 	bl	800743c <_Bfree>
 800788c:	4628      	mov	r0, r5
 800788e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007892:	f842 0f04 	str.w	r0, [r2, #4]!
 8007896:	3301      	adds	r3, #1
 8007898:	e7c5      	b.n	8007826 <__lshift+0x4a>
 800789a:	3904      	subs	r1, #4
 800789c:	f853 2b04 	ldr.w	r2, [r3], #4
 80078a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80078a4:	459c      	cmp	ip, r3
 80078a6:	d8f9      	bhi.n	800789c <__lshift+0xc0>
 80078a8:	e7ea      	b.n	8007880 <__lshift+0xa4>
 80078aa:	bf00      	nop
 80078ac:	08008348 	.word	0x08008348
 80078b0:	08008359 	.word	0x08008359

080078b4 <__mcmp>:
 80078b4:	b530      	push	{r4, r5, lr}
 80078b6:	6902      	ldr	r2, [r0, #16]
 80078b8:	690c      	ldr	r4, [r1, #16]
 80078ba:	1b12      	subs	r2, r2, r4
 80078bc:	d10e      	bne.n	80078dc <__mcmp+0x28>
 80078be:	f100 0314 	add.w	r3, r0, #20
 80078c2:	3114      	adds	r1, #20
 80078c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80078c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80078cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80078d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80078d4:	42a5      	cmp	r5, r4
 80078d6:	d003      	beq.n	80078e0 <__mcmp+0x2c>
 80078d8:	d305      	bcc.n	80078e6 <__mcmp+0x32>
 80078da:	2201      	movs	r2, #1
 80078dc:	4610      	mov	r0, r2
 80078de:	bd30      	pop	{r4, r5, pc}
 80078e0:	4283      	cmp	r3, r0
 80078e2:	d3f3      	bcc.n	80078cc <__mcmp+0x18>
 80078e4:	e7fa      	b.n	80078dc <__mcmp+0x28>
 80078e6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ea:	e7f7      	b.n	80078dc <__mcmp+0x28>

080078ec <__mdiff>:
 80078ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f0:	460c      	mov	r4, r1
 80078f2:	4606      	mov	r6, r0
 80078f4:	4611      	mov	r1, r2
 80078f6:	4620      	mov	r0, r4
 80078f8:	4690      	mov	r8, r2
 80078fa:	f7ff ffdb 	bl	80078b4 <__mcmp>
 80078fe:	1e05      	subs	r5, r0, #0
 8007900:	d110      	bne.n	8007924 <__mdiff+0x38>
 8007902:	4629      	mov	r1, r5
 8007904:	4630      	mov	r0, r6
 8007906:	f7ff fd59 	bl	80073bc <_Balloc>
 800790a:	b930      	cbnz	r0, 800791a <__mdiff+0x2e>
 800790c:	4b3a      	ldr	r3, [pc, #232]	; (80079f8 <__mdiff+0x10c>)
 800790e:	4602      	mov	r2, r0
 8007910:	f240 2137 	movw	r1, #567	; 0x237
 8007914:	4839      	ldr	r0, [pc, #228]	; (80079fc <__mdiff+0x110>)
 8007916:	f000 f999 	bl	8007c4c <__assert_func>
 800791a:	2301      	movs	r3, #1
 800791c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007924:	bfa4      	itt	ge
 8007926:	4643      	movge	r3, r8
 8007928:	46a0      	movge	r8, r4
 800792a:	4630      	mov	r0, r6
 800792c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007930:	bfa6      	itte	ge
 8007932:	461c      	movge	r4, r3
 8007934:	2500      	movge	r5, #0
 8007936:	2501      	movlt	r5, #1
 8007938:	f7ff fd40 	bl	80073bc <_Balloc>
 800793c:	b920      	cbnz	r0, 8007948 <__mdiff+0x5c>
 800793e:	4b2e      	ldr	r3, [pc, #184]	; (80079f8 <__mdiff+0x10c>)
 8007940:	4602      	mov	r2, r0
 8007942:	f240 2145 	movw	r1, #581	; 0x245
 8007946:	e7e5      	b.n	8007914 <__mdiff+0x28>
 8007948:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800794c:	6926      	ldr	r6, [r4, #16]
 800794e:	60c5      	str	r5, [r0, #12]
 8007950:	f104 0914 	add.w	r9, r4, #20
 8007954:	f108 0514 	add.w	r5, r8, #20
 8007958:	f100 0e14 	add.w	lr, r0, #20
 800795c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007960:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007964:	f108 0210 	add.w	r2, r8, #16
 8007968:	46f2      	mov	sl, lr
 800796a:	2100      	movs	r1, #0
 800796c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007970:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007974:	fa11 f88b 	uxtah	r8, r1, fp
 8007978:	b299      	uxth	r1, r3
 800797a:	0c1b      	lsrs	r3, r3, #16
 800797c:	eba8 0801 	sub.w	r8, r8, r1
 8007980:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007984:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007988:	fa1f f888 	uxth.w	r8, r8
 800798c:	1419      	asrs	r1, r3, #16
 800798e:	454e      	cmp	r6, r9
 8007990:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007994:	f84a 3b04 	str.w	r3, [sl], #4
 8007998:	d8e8      	bhi.n	800796c <__mdiff+0x80>
 800799a:	1b33      	subs	r3, r6, r4
 800799c:	3b15      	subs	r3, #21
 800799e:	f023 0303 	bic.w	r3, r3, #3
 80079a2:	3304      	adds	r3, #4
 80079a4:	3415      	adds	r4, #21
 80079a6:	42a6      	cmp	r6, r4
 80079a8:	bf38      	it	cc
 80079aa:	2304      	movcc	r3, #4
 80079ac:	441d      	add	r5, r3
 80079ae:	4473      	add	r3, lr
 80079b0:	469e      	mov	lr, r3
 80079b2:	462e      	mov	r6, r5
 80079b4:	4566      	cmp	r6, ip
 80079b6:	d30e      	bcc.n	80079d6 <__mdiff+0xea>
 80079b8:	f10c 0203 	add.w	r2, ip, #3
 80079bc:	1b52      	subs	r2, r2, r5
 80079be:	f022 0203 	bic.w	r2, r2, #3
 80079c2:	3d03      	subs	r5, #3
 80079c4:	45ac      	cmp	ip, r5
 80079c6:	bf38      	it	cc
 80079c8:	2200      	movcc	r2, #0
 80079ca:	4413      	add	r3, r2
 80079cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80079d0:	b17a      	cbz	r2, 80079f2 <__mdiff+0x106>
 80079d2:	6107      	str	r7, [r0, #16]
 80079d4:	e7a4      	b.n	8007920 <__mdiff+0x34>
 80079d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80079da:	fa11 f288 	uxtah	r2, r1, r8
 80079de:	1414      	asrs	r4, r2, #16
 80079e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80079e4:	b292      	uxth	r2, r2
 80079e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80079ea:	f84e 2b04 	str.w	r2, [lr], #4
 80079ee:	1421      	asrs	r1, r4, #16
 80079f0:	e7e0      	b.n	80079b4 <__mdiff+0xc8>
 80079f2:	3f01      	subs	r7, #1
 80079f4:	e7ea      	b.n	80079cc <__mdiff+0xe0>
 80079f6:	bf00      	nop
 80079f8:	08008348 	.word	0x08008348
 80079fc:	08008359 	.word	0x08008359

08007a00 <__d2b>:
 8007a00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a04:	460f      	mov	r7, r1
 8007a06:	2101      	movs	r1, #1
 8007a08:	ec59 8b10 	vmov	r8, r9, d0
 8007a0c:	4616      	mov	r6, r2
 8007a0e:	f7ff fcd5 	bl	80073bc <_Balloc>
 8007a12:	4604      	mov	r4, r0
 8007a14:	b930      	cbnz	r0, 8007a24 <__d2b+0x24>
 8007a16:	4602      	mov	r2, r0
 8007a18:	4b24      	ldr	r3, [pc, #144]	; (8007aac <__d2b+0xac>)
 8007a1a:	4825      	ldr	r0, [pc, #148]	; (8007ab0 <__d2b+0xb0>)
 8007a1c:	f240 310f 	movw	r1, #783	; 0x30f
 8007a20:	f000 f914 	bl	8007c4c <__assert_func>
 8007a24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a2c:	bb2d      	cbnz	r5, 8007a7a <__d2b+0x7a>
 8007a2e:	9301      	str	r3, [sp, #4]
 8007a30:	f1b8 0300 	subs.w	r3, r8, #0
 8007a34:	d026      	beq.n	8007a84 <__d2b+0x84>
 8007a36:	4668      	mov	r0, sp
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	f7ff fd87 	bl	800754c <__lo0bits>
 8007a3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a42:	b1e8      	cbz	r0, 8007a80 <__d2b+0x80>
 8007a44:	f1c0 0320 	rsb	r3, r0, #32
 8007a48:	fa02 f303 	lsl.w	r3, r2, r3
 8007a4c:	430b      	orrs	r3, r1
 8007a4e:	40c2      	lsrs	r2, r0
 8007a50:	6163      	str	r3, [r4, #20]
 8007a52:	9201      	str	r2, [sp, #4]
 8007a54:	9b01      	ldr	r3, [sp, #4]
 8007a56:	61a3      	str	r3, [r4, #24]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	bf14      	ite	ne
 8007a5c:	2202      	movne	r2, #2
 8007a5e:	2201      	moveq	r2, #1
 8007a60:	6122      	str	r2, [r4, #16]
 8007a62:	b1bd      	cbz	r5, 8007a94 <__d2b+0x94>
 8007a64:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007a68:	4405      	add	r5, r0
 8007a6a:	603d      	str	r5, [r7, #0]
 8007a6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a70:	6030      	str	r0, [r6, #0]
 8007a72:	4620      	mov	r0, r4
 8007a74:	b003      	add	sp, #12
 8007a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a7e:	e7d6      	b.n	8007a2e <__d2b+0x2e>
 8007a80:	6161      	str	r1, [r4, #20]
 8007a82:	e7e7      	b.n	8007a54 <__d2b+0x54>
 8007a84:	a801      	add	r0, sp, #4
 8007a86:	f7ff fd61 	bl	800754c <__lo0bits>
 8007a8a:	9b01      	ldr	r3, [sp, #4]
 8007a8c:	6163      	str	r3, [r4, #20]
 8007a8e:	3020      	adds	r0, #32
 8007a90:	2201      	movs	r2, #1
 8007a92:	e7e5      	b.n	8007a60 <__d2b+0x60>
 8007a94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a9c:	6038      	str	r0, [r7, #0]
 8007a9e:	6918      	ldr	r0, [r3, #16]
 8007aa0:	f7ff fd34 	bl	800750c <__hi0bits>
 8007aa4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007aa8:	e7e2      	b.n	8007a70 <__d2b+0x70>
 8007aaa:	bf00      	nop
 8007aac:	08008348 	.word	0x08008348
 8007ab0:	08008359 	.word	0x08008359

08007ab4 <__sflush_r>:
 8007ab4:	898a      	ldrh	r2, [r1, #12]
 8007ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aba:	4605      	mov	r5, r0
 8007abc:	0710      	lsls	r0, r2, #28
 8007abe:	460c      	mov	r4, r1
 8007ac0:	d458      	bmi.n	8007b74 <__sflush_r+0xc0>
 8007ac2:	684b      	ldr	r3, [r1, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	dc05      	bgt.n	8007ad4 <__sflush_r+0x20>
 8007ac8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	dc02      	bgt.n	8007ad4 <__sflush_r+0x20>
 8007ace:	2000      	movs	r0, #0
 8007ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ad6:	2e00      	cmp	r6, #0
 8007ad8:	d0f9      	beq.n	8007ace <__sflush_r+0x1a>
 8007ada:	2300      	movs	r3, #0
 8007adc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ae0:	682f      	ldr	r7, [r5, #0]
 8007ae2:	6a21      	ldr	r1, [r4, #32]
 8007ae4:	602b      	str	r3, [r5, #0]
 8007ae6:	d032      	beq.n	8007b4e <__sflush_r+0x9a>
 8007ae8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	075a      	lsls	r2, r3, #29
 8007aee:	d505      	bpl.n	8007afc <__sflush_r+0x48>
 8007af0:	6863      	ldr	r3, [r4, #4]
 8007af2:	1ac0      	subs	r0, r0, r3
 8007af4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007af6:	b10b      	cbz	r3, 8007afc <__sflush_r+0x48>
 8007af8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007afa:	1ac0      	subs	r0, r0, r3
 8007afc:	2300      	movs	r3, #0
 8007afe:	4602      	mov	r2, r0
 8007b00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b02:	6a21      	ldr	r1, [r4, #32]
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b0      	blx	r6
 8007b08:	1c43      	adds	r3, r0, #1
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	d106      	bne.n	8007b1c <__sflush_r+0x68>
 8007b0e:	6829      	ldr	r1, [r5, #0]
 8007b10:	291d      	cmp	r1, #29
 8007b12:	d82b      	bhi.n	8007b6c <__sflush_r+0xb8>
 8007b14:	4a29      	ldr	r2, [pc, #164]	; (8007bbc <__sflush_r+0x108>)
 8007b16:	410a      	asrs	r2, r1
 8007b18:	07d6      	lsls	r6, r2, #31
 8007b1a:	d427      	bmi.n	8007b6c <__sflush_r+0xb8>
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	6062      	str	r2, [r4, #4]
 8007b20:	04d9      	lsls	r1, r3, #19
 8007b22:	6922      	ldr	r2, [r4, #16]
 8007b24:	6022      	str	r2, [r4, #0]
 8007b26:	d504      	bpl.n	8007b32 <__sflush_r+0x7e>
 8007b28:	1c42      	adds	r2, r0, #1
 8007b2a:	d101      	bne.n	8007b30 <__sflush_r+0x7c>
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	b903      	cbnz	r3, 8007b32 <__sflush_r+0x7e>
 8007b30:	6560      	str	r0, [r4, #84]	; 0x54
 8007b32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b34:	602f      	str	r7, [r5, #0]
 8007b36:	2900      	cmp	r1, #0
 8007b38:	d0c9      	beq.n	8007ace <__sflush_r+0x1a>
 8007b3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b3e:	4299      	cmp	r1, r3
 8007b40:	d002      	beq.n	8007b48 <__sflush_r+0x94>
 8007b42:	4628      	mov	r0, r5
 8007b44:	f7ff fb3a 	bl	80071bc <_free_r>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	6360      	str	r0, [r4, #52]	; 0x34
 8007b4c:	e7c0      	b.n	8007ad0 <__sflush_r+0x1c>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b0      	blx	r6
 8007b54:	1c41      	adds	r1, r0, #1
 8007b56:	d1c8      	bne.n	8007aea <__sflush_r+0x36>
 8007b58:	682b      	ldr	r3, [r5, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0c5      	beq.n	8007aea <__sflush_r+0x36>
 8007b5e:	2b1d      	cmp	r3, #29
 8007b60:	d001      	beq.n	8007b66 <__sflush_r+0xb2>
 8007b62:	2b16      	cmp	r3, #22
 8007b64:	d101      	bne.n	8007b6a <__sflush_r+0xb6>
 8007b66:	602f      	str	r7, [r5, #0]
 8007b68:	e7b1      	b.n	8007ace <__sflush_r+0x1a>
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	e7ad      	b.n	8007ad0 <__sflush_r+0x1c>
 8007b74:	690f      	ldr	r7, [r1, #16]
 8007b76:	2f00      	cmp	r7, #0
 8007b78:	d0a9      	beq.n	8007ace <__sflush_r+0x1a>
 8007b7a:	0793      	lsls	r3, r2, #30
 8007b7c:	680e      	ldr	r6, [r1, #0]
 8007b7e:	bf08      	it	eq
 8007b80:	694b      	ldreq	r3, [r1, #20]
 8007b82:	600f      	str	r7, [r1, #0]
 8007b84:	bf18      	it	ne
 8007b86:	2300      	movne	r3, #0
 8007b88:	eba6 0807 	sub.w	r8, r6, r7
 8007b8c:	608b      	str	r3, [r1, #8]
 8007b8e:	f1b8 0f00 	cmp.w	r8, #0
 8007b92:	dd9c      	ble.n	8007ace <__sflush_r+0x1a>
 8007b94:	6a21      	ldr	r1, [r4, #32]
 8007b96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b98:	4643      	mov	r3, r8
 8007b9a:	463a      	mov	r2, r7
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b0      	blx	r6
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	dc06      	bgt.n	8007bb2 <__sflush_r+0xfe>
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007baa:	81a3      	strh	r3, [r4, #12]
 8007bac:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb0:	e78e      	b.n	8007ad0 <__sflush_r+0x1c>
 8007bb2:	4407      	add	r7, r0
 8007bb4:	eba8 0800 	sub.w	r8, r8, r0
 8007bb8:	e7e9      	b.n	8007b8e <__sflush_r+0xda>
 8007bba:	bf00      	nop
 8007bbc:	dfbffffe 	.word	0xdfbffffe

08007bc0 <_fflush_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	690b      	ldr	r3, [r1, #16]
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	b913      	cbnz	r3, 8007bd0 <_fflush_r+0x10>
 8007bca:	2500      	movs	r5, #0
 8007bcc:	4628      	mov	r0, r5
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	b118      	cbz	r0, 8007bda <_fflush_r+0x1a>
 8007bd2:	6a03      	ldr	r3, [r0, #32]
 8007bd4:	b90b      	cbnz	r3, 8007bda <_fflush_r+0x1a>
 8007bd6:	f7fe fb7d 	bl	80062d4 <__sinit>
 8007bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d0f3      	beq.n	8007bca <_fflush_r+0xa>
 8007be2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007be4:	07d0      	lsls	r0, r2, #31
 8007be6:	d404      	bmi.n	8007bf2 <_fflush_r+0x32>
 8007be8:	0599      	lsls	r1, r3, #22
 8007bea:	d402      	bmi.n	8007bf2 <_fflush_r+0x32>
 8007bec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bee:	f7fe fc68 	bl	80064c2 <__retarget_lock_acquire_recursive>
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	4621      	mov	r1, r4
 8007bf6:	f7ff ff5d 	bl	8007ab4 <__sflush_r>
 8007bfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bfc:	07da      	lsls	r2, r3, #31
 8007bfe:	4605      	mov	r5, r0
 8007c00:	d4e4      	bmi.n	8007bcc <_fflush_r+0xc>
 8007c02:	89a3      	ldrh	r3, [r4, #12]
 8007c04:	059b      	lsls	r3, r3, #22
 8007c06:	d4e1      	bmi.n	8007bcc <_fflush_r+0xc>
 8007c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c0a:	f7fe fc5b 	bl	80064c4 <__retarget_lock_release_recursive>
 8007c0e:	e7dd      	b.n	8007bcc <_fflush_r+0xc>

08007c10 <_sbrk_r>:
 8007c10:	b538      	push	{r3, r4, r5, lr}
 8007c12:	4d06      	ldr	r5, [pc, #24]	; (8007c2c <_sbrk_r+0x1c>)
 8007c14:	2300      	movs	r3, #0
 8007c16:	4604      	mov	r4, r0
 8007c18:	4608      	mov	r0, r1
 8007c1a:	602b      	str	r3, [r5, #0]
 8007c1c:	f7fa f8d2 	bl	8001dc4 <_sbrk>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	d102      	bne.n	8007c2a <_sbrk_r+0x1a>
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	b103      	cbz	r3, 8007c2a <_sbrk_r+0x1a>
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	bd38      	pop	{r3, r4, r5, pc}
 8007c2c:	200004fc 	.word	0x200004fc

08007c30 <memcpy>:
 8007c30:	440a      	add	r2, r1
 8007c32:	4291      	cmp	r1, r2
 8007c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c38:	d100      	bne.n	8007c3c <memcpy+0xc>
 8007c3a:	4770      	bx	lr
 8007c3c:	b510      	push	{r4, lr}
 8007c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c46:	4291      	cmp	r1, r2
 8007c48:	d1f9      	bne.n	8007c3e <memcpy+0xe>
 8007c4a:	bd10      	pop	{r4, pc}

08007c4c <__assert_func>:
 8007c4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c4e:	4614      	mov	r4, r2
 8007c50:	461a      	mov	r2, r3
 8007c52:	4b09      	ldr	r3, [pc, #36]	; (8007c78 <__assert_func+0x2c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4605      	mov	r5, r0
 8007c58:	68d8      	ldr	r0, [r3, #12]
 8007c5a:	b14c      	cbz	r4, 8007c70 <__assert_func+0x24>
 8007c5c:	4b07      	ldr	r3, [pc, #28]	; (8007c7c <__assert_func+0x30>)
 8007c5e:	9100      	str	r1, [sp, #0]
 8007c60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c64:	4906      	ldr	r1, [pc, #24]	; (8007c80 <__assert_func+0x34>)
 8007c66:	462b      	mov	r3, r5
 8007c68:	f000 f844 	bl	8007cf4 <fiprintf>
 8007c6c:	f000 f854 	bl	8007d18 <abort>
 8007c70:	4b04      	ldr	r3, [pc, #16]	; (8007c84 <__assert_func+0x38>)
 8007c72:	461c      	mov	r4, r3
 8007c74:	e7f3      	b.n	8007c5e <__assert_func+0x12>
 8007c76:	bf00      	nop
 8007c78:	20000064 	.word	0x20000064
 8007c7c:	080084be 	.word	0x080084be
 8007c80:	080084cb 	.word	0x080084cb
 8007c84:	080084f9 	.word	0x080084f9

08007c88 <_calloc_r>:
 8007c88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c8a:	fba1 2402 	umull	r2, r4, r1, r2
 8007c8e:	b94c      	cbnz	r4, 8007ca4 <_calloc_r+0x1c>
 8007c90:	4611      	mov	r1, r2
 8007c92:	9201      	str	r2, [sp, #4]
 8007c94:	f7ff fb06 	bl	80072a4 <_malloc_r>
 8007c98:	9a01      	ldr	r2, [sp, #4]
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	b930      	cbnz	r0, 8007cac <_calloc_r+0x24>
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	b003      	add	sp, #12
 8007ca2:	bd30      	pop	{r4, r5, pc}
 8007ca4:	220c      	movs	r2, #12
 8007ca6:	6002      	str	r2, [r0, #0]
 8007ca8:	2500      	movs	r5, #0
 8007caa:	e7f8      	b.n	8007c9e <_calloc_r+0x16>
 8007cac:	4621      	mov	r1, r4
 8007cae:	f7fe fb8a 	bl	80063c6 <memset>
 8007cb2:	e7f4      	b.n	8007c9e <_calloc_r+0x16>

08007cb4 <__ascii_mbtowc>:
 8007cb4:	b082      	sub	sp, #8
 8007cb6:	b901      	cbnz	r1, 8007cba <__ascii_mbtowc+0x6>
 8007cb8:	a901      	add	r1, sp, #4
 8007cba:	b142      	cbz	r2, 8007cce <__ascii_mbtowc+0x1a>
 8007cbc:	b14b      	cbz	r3, 8007cd2 <__ascii_mbtowc+0x1e>
 8007cbe:	7813      	ldrb	r3, [r2, #0]
 8007cc0:	600b      	str	r3, [r1, #0]
 8007cc2:	7812      	ldrb	r2, [r2, #0]
 8007cc4:	1e10      	subs	r0, r2, #0
 8007cc6:	bf18      	it	ne
 8007cc8:	2001      	movne	r0, #1
 8007cca:	b002      	add	sp, #8
 8007ccc:	4770      	bx	lr
 8007cce:	4610      	mov	r0, r2
 8007cd0:	e7fb      	b.n	8007cca <__ascii_mbtowc+0x16>
 8007cd2:	f06f 0001 	mvn.w	r0, #1
 8007cd6:	e7f8      	b.n	8007cca <__ascii_mbtowc+0x16>

08007cd8 <__ascii_wctomb>:
 8007cd8:	b149      	cbz	r1, 8007cee <__ascii_wctomb+0x16>
 8007cda:	2aff      	cmp	r2, #255	; 0xff
 8007cdc:	bf85      	ittet	hi
 8007cde:	238a      	movhi	r3, #138	; 0x8a
 8007ce0:	6003      	strhi	r3, [r0, #0]
 8007ce2:	700a      	strbls	r2, [r1, #0]
 8007ce4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ce8:	bf98      	it	ls
 8007cea:	2001      	movls	r0, #1
 8007cec:	4770      	bx	lr
 8007cee:	4608      	mov	r0, r1
 8007cf0:	4770      	bx	lr
	...

08007cf4 <fiprintf>:
 8007cf4:	b40e      	push	{r1, r2, r3}
 8007cf6:	b503      	push	{r0, r1, lr}
 8007cf8:	4601      	mov	r1, r0
 8007cfa:	ab03      	add	r3, sp, #12
 8007cfc:	4805      	ldr	r0, [pc, #20]	; (8007d14 <fiprintf+0x20>)
 8007cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d02:	6800      	ldr	r0, [r0, #0]
 8007d04:	9301      	str	r3, [sp, #4]
 8007d06:	f000 f837 	bl	8007d78 <_vfiprintf_r>
 8007d0a:	b002      	add	sp, #8
 8007d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d10:	b003      	add	sp, #12
 8007d12:	4770      	bx	lr
 8007d14:	20000064 	.word	0x20000064

08007d18 <abort>:
 8007d18:	b508      	push	{r3, lr}
 8007d1a:	2006      	movs	r0, #6
 8007d1c:	f000 fa04 	bl	8008128 <raise>
 8007d20:	2001      	movs	r0, #1
 8007d22:	f7f9 ffd7 	bl	8001cd4 <_exit>

08007d26 <__sfputc_r>:
 8007d26:	6893      	ldr	r3, [r2, #8]
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	b410      	push	{r4}
 8007d2e:	6093      	str	r3, [r2, #8]
 8007d30:	da08      	bge.n	8007d44 <__sfputc_r+0x1e>
 8007d32:	6994      	ldr	r4, [r2, #24]
 8007d34:	42a3      	cmp	r3, r4
 8007d36:	db01      	blt.n	8007d3c <__sfputc_r+0x16>
 8007d38:	290a      	cmp	r1, #10
 8007d3a:	d103      	bne.n	8007d44 <__sfputc_r+0x1e>
 8007d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d40:	f000 b934 	b.w	8007fac <__swbuf_r>
 8007d44:	6813      	ldr	r3, [r2, #0]
 8007d46:	1c58      	adds	r0, r3, #1
 8007d48:	6010      	str	r0, [r2, #0]
 8007d4a:	7019      	strb	r1, [r3, #0]
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <__sfputs_r>:
 8007d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d56:	4606      	mov	r6, r0
 8007d58:	460f      	mov	r7, r1
 8007d5a:	4614      	mov	r4, r2
 8007d5c:	18d5      	adds	r5, r2, r3
 8007d5e:	42ac      	cmp	r4, r5
 8007d60:	d101      	bne.n	8007d66 <__sfputs_r+0x12>
 8007d62:	2000      	movs	r0, #0
 8007d64:	e007      	b.n	8007d76 <__sfputs_r+0x22>
 8007d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d6a:	463a      	mov	r2, r7
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	f7ff ffda 	bl	8007d26 <__sfputc_r>
 8007d72:	1c43      	adds	r3, r0, #1
 8007d74:	d1f3      	bne.n	8007d5e <__sfputs_r+0xa>
 8007d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d78 <_vfiprintf_r>:
 8007d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d7c:	460d      	mov	r5, r1
 8007d7e:	b09d      	sub	sp, #116	; 0x74
 8007d80:	4614      	mov	r4, r2
 8007d82:	4698      	mov	r8, r3
 8007d84:	4606      	mov	r6, r0
 8007d86:	b118      	cbz	r0, 8007d90 <_vfiprintf_r+0x18>
 8007d88:	6a03      	ldr	r3, [r0, #32]
 8007d8a:	b90b      	cbnz	r3, 8007d90 <_vfiprintf_r+0x18>
 8007d8c:	f7fe faa2 	bl	80062d4 <__sinit>
 8007d90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d92:	07d9      	lsls	r1, r3, #31
 8007d94:	d405      	bmi.n	8007da2 <_vfiprintf_r+0x2a>
 8007d96:	89ab      	ldrh	r3, [r5, #12]
 8007d98:	059a      	lsls	r2, r3, #22
 8007d9a:	d402      	bmi.n	8007da2 <_vfiprintf_r+0x2a>
 8007d9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d9e:	f7fe fb90 	bl	80064c2 <__retarget_lock_acquire_recursive>
 8007da2:	89ab      	ldrh	r3, [r5, #12]
 8007da4:	071b      	lsls	r3, r3, #28
 8007da6:	d501      	bpl.n	8007dac <_vfiprintf_r+0x34>
 8007da8:	692b      	ldr	r3, [r5, #16]
 8007daa:	b99b      	cbnz	r3, 8007dd4 <_vfiprintf_r+0x5c>
 8007dac:	4629      	mov	r1, r5
 8007dae:	4630      	mov	r0, r6
 8007db0:	f000 f93a 	bl	8008028 <__swsetup_r>
 8007db4:	b170      	cbz	r0, 8007dd4 <_vfiprintf_r+0x5c>
 8007db6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007db8:	07dc      	lsls	r4, r3, #31
 8007dba:	d504      	bpl.n	8007dc6 <_vfiprintf_r+0x4e>
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc0:	b01d      	add	sp, #116	; 0x74
 8007dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc6:	89ab      	ldrh	r3, [r5, #12]
 8007dc8:	0598      	lsls	r0, r3, #22
 8007dca:	d4f7      	bmi.n	8007dbc <_vfiprintf_r+0x44>
 8007dcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dce:	f7fe fb79 	bl	80064c4 <__retarget_lock_release_recursive>
 8007dd2:	e7f3      	b.n	8007dbc <_vfiprintf_r+0x44>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd8:	2320      	movs	r3, #32
 8007dda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007dde:	f8cd 800c 	str.w	r8, [sp, #12]
 8007de2:	2330      	movs	r3, #48	; 0x30
 8007de4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007f98 <_vfiprintf_r+0x220>
 8007de8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007dec:	f04f 0901 	mov.w	r9, #1
 8007df0:	4623      	mov	r3, r4
 8007df2:	469a      	mov	sl, r3
 8007df4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007df8:	b10a      	cbz	r2, 8007dfe <_vfiprintf_r+0x86>
 8007dfa:	2a25      	cmp	r2, #37	; 0x25
 8007dfc:	d1f9      	bne.n	8007df2 <_vfiprintf_r+0x7a>
 8007dfe:	ebba 0b04 	subs.w	fp, sl, r4
 8007e02:	d00b      	beq.n	8007e1c <_vfiprintf_r+0xa4>
 8007e04:	465b      	mov	r3, fp
 8007e06:	4622      	mov	r2, r4
 8007e08:	4629      	mov	r1, r5
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f7ff ffa2 	bl	8007d54 <__sfputs_r>
 8007e10:	3001      	adds	r0, #1
 8007e12:	f000 80a9 	beq.w	8007f68 <_vfiprintf_r+0x1f0>
 8007e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e18:	445a      	add	r2, fp
 8007e1a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e1c:	f89a 3000 	ldrb.w	r3, [sl]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f000 80a1 	beq.w	8007f68 <_vfiprintf_r+0x1f0>
 8007e26:	2300      	movs	r3, #0
 8007e28:	f04f 32ff 	mov.w	r2, #4294967295
 8007e2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e30:	f10a 0a01 	add.w	sl, sl, #1
 8007e34:	9304      	str	r3, [sp, #16]
 8007e36:	9307      	str	r3, [sp, #28]
 8007e38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e3c:	931a      	str	r3, [sp, #104]	; 0x68
 8007e3e:	4654      	mov	r4, sl
 8007e40:	2205      	movs	r2, #5
 8007e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e46:	4854      	ldr	r0, [pc, #336]	; (8007f98 <_vfiprintf_r+0x220>)
 8007e48:	f7f8 f9e2 	bl	8000210 <memchr>
 8007e4c:	9a04      	ldr	r2, [sp, #16]
 8007e4e:	b9d8      	cbnz	r0, 8007e88 <_vfiprintf_r+0x110>
 8007e50:	06d1      	lsls	r1, r2, #27
 8007e52:	bf44      	itt	mi
 8007e54:	2320      	movmi	r3, #32
 8007e56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e5a:	0713      	lsls	r3, r2, #28
 8007e5c:	bf44      	itt	mi
 8007e5e:	232b      	movmi	r3, #43	; 0x2b
 8007e60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e64:	f89a 3000 	ldrb.w	r3, [sl]
 8007e68:	2b2a      	cmp	r3, #42	; 0x2a
 8007e6a:	d015      	beq.n	8007e98 <_vfiprintf_r+0x120>
 8007e6c:	9a07      	ldr	r2, [sp, #28]
 8007e6e:	4654      	mov	r4, sl
 8007e70:	2000      	movs	r0, #0
 8007e72:	f04f 0c0a 	mov.w	ip, #10
 8007e76:	4621      	mov	r1, r4
 8007e78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e7c:	3b30      	subs	r3, #48	; 0x30
 8007e7e:	2b09      	cmp	r3, #9
 8007e80:	d94d      	bls.n	8007f1e <_vfiprintf_r+0x1a6>
 8007e82:	b1b0      	cbz	r0, 8007eb2 <_vfiprintf_r+0x13a>
 8007e84:	9207      	str	r2, [sp, #28]
 8007e86:	e014      	b.n	8007eb2 <_vfiprintf_r+0x13a>
 8007e88:	eba0 0308 	sub.w	r3, r0, r8
 8007e8c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e90:	4313      	orrs	r3, r2
 8007e92:	9304      	str	r3, [sp, #16]
 8007e94:	46a2      	mov	sl, r4
 8007e96:	e7d2      	b.n	8007e3e <_vfiprintf_r+0xc6>
 8007e98:	9b03      	ldr	r3, [sp, #12]
 8007e9a:	1d19      	adds	r1, r3, #4
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	9103      	str	r1, [sp, #12]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	bfbb      	ittet	lt
 8007ea4:	425b      	neglt	r3, r3
 8007ea6:	f042 0202 	orrlt.w	r2, r2, #2
 8007eaa:	9307      	strge	r3, [sp, #28]
 8007eac:	9307      	strlt	r3, [sp, #28]
 8007eae:	bfb8      	it	lt
 8007eb0:	9204      	strlt	r2, [sp, #16]
 8007eb2:	7823      	ldrb	r3, [r4, #0]
 8007eb4:	2b2e      	cmp	r3, #46	; 0x2e
 8007eb6:	d10c      	bne.n	8007ed2 <_vfiprintf_r+0x15a>
 8007eb8:	7863      	ldrb	r3, [r4, #1]
 8007eba:	2b2a      	cmp	r3, #42	; 0x2a
 8007ebc:	d134      	bne.n	8007f28 <_vfiprintf_r+0x1b0>
 8007ebe:	9b03      	ldr	r3, [sp, #12]
 8007ec0:	1d1a      	adds	r2, r3, #4
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	9203      	str	r2, [sp, #12]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	bfb8      	it	lt
 8007eca:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ece:	3402      	adds	r4, #2
 8007ed0:	9305      	str	r3, [sp, #20]
 8007ed2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007fa8 <_vfiprintf_r+0x230>
 8007ed6:	7821      	ldrb	r1, [r4, #0]
 8007ed8:	2203      	movs	r2, #3
 8007eda:	4650      	mov	r0, sl
 8007edc:	f7f8 f998 	bl	8000210 <memchr>
 8007ee0:	b138      	cbz	r0, 8007ef2 <_vfiprintf_r+0x17a>
 8007ee2:	9b04      	ldr	r3, [sp, #16]
 8007ee4:	eba0 000a 	sub.w	r0, r0, sl
 8007ee8:	2240      	movs	r2, #64	; 0x40
 8007eea:	4082      	lsls	r2, r0
 8007eec:	4313      	orrs	r3, r2
 8007eee:	3401      	adds	r4, #1
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef6:	4829      	ldr	r0, [pc, #164]	; (8007f9c <_vfiprintf_r+0x224>)
 8007ef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007efc:	2206      	movs	r2, #6
 8007efe:	f7f8 f987 	bl	8000210 <memchr>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	d03f      	beq.n	8007f86 <_vfiprintf_r+0x20e>
 8007f06:	4b26      	ldr	r3, [pc, #152]	; (8007fa0 <_vfiprintf_r+0x228>)
 8007f08:	bb1b      	cbnz	r3, 8007f52 <_vfiprintf_r+0x1da>
 8007f0a:	9b03      	ldr	r3, [sp, #12]
 8007f0c:	3307      	adds	r3, #7
 8007f0e:	f023 0307 	bic.w	r3, r3, #7
 8007f12:	3308      	adds	r3, #8
 8007f14:	9303      	str	r3, [sp, #12]
 8007f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f18:	443b      	add	r3, r7
 8007f1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f1c:	e768      	b.n	8007df0 <_vfiprintf_r+0x78>
 8007f1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f22:	460c      	mov	r4, r1
 8007f24:	2001      	movs	r0, #1
 8007f26:	e7a6      	b.n	8007e76 <_vfiprintf_r+0xfe>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	3401      	adds	r4, #1
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	f04f 0c0a 	mov.w	ip, #10
 8007f34:	4620      	mov	r0, r4
 8007f36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f3a:	3a30      	subs	r2, #48	; 0x30
 8007f3c:	2a09      	cmp	r2, #9
 8007f3e:	d903      	bls.n	8007f48 <_vfiprintf_r+0x1d0>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d0c6      	beq.n	8007ed2 <_vfiprintf_r+0x15a>
 8007f44:	9105      	str	r1, [sp, #20]
 8007f46:	e7c4      	b.n	8007ed2 <_vfiprintf_r+0x15a>
 8007f48:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e7f0      	b.n	8007f34 <_vfiprintf_r+0x1bc>
 8007f52:	ab03      	add	r3, sp, #12
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	462a      	mov	r2, r5
 8007f58:	4b12      	ldr	r3, [pc, #72]	; (8007fa4 <_vfiprintf_r+0x22c>)
 8007f5a:	a904      	add	r1, sp, #16
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	f7fd fd67 	bl	8005a30 <_printf_float>
 8007f62:	4607      	mov	r7, r0
 8007f64:	1c78      	adds	r0, r7, #1
 8007f66:	d1d6      	bne.n	8007f16 <_vfiprintf_r+0x19e>
 8007f68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f6a:	07d9      	lsls	r1, r3, #31
 8007f6c:	d405      	bmi.n	8007f7a <_vfiprintf_r+0x202>
 8007f6e:	89ab      	ldrh	r3, [r5, #12]
 8007f70:	059a      	lsls	r2, r3, #22
 8007f72:	d402      	bmi.n	8007f7a <_vfiprintf_r+0x202>
 8007f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f76:	f7fe faa5 	bl	80064c4 <__retarget_lock_release_recursive>
 8007f7a:	89ab      	ldrh	r3, [r5, #12]
 8007f7c:	065b      	lsls	r3, r3, #25
 8007f7e:	f53f af1d 	bmi.w	8007dbc <_vfiprintf_r+0x44>
 8007f82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f84:	e71c      	b.n	8007dc0 <_vfiprintf_r+0x48>
 8007f86:	ab03      	add	r3, sp, #12
 8007f88:	9300      	str	r3, [sp, #0]
 8007f8a:	462a      	mov	r2, r5
 8007f8c:	4b05      	ldr	r3, [pc, #20]	; (8007fa4 <_vfiprintf_r+0x22c>)
 8007f8e:	a904      	add	r1, sp, #16
 8007f90:	4630      	mov	r0, r6
 8007f92:	f7fd fff1 	bl	8005f78 <_printf_i>
 8007f96:	e7e4      	b.n	8007f62 <_vfiprintf_r+0x1ea>
 8007f98:	080085fb 	.word	0x080085fb
 8007f9c:	08008605 	.word	0x08008605
 8007fa0:	08005a31 	.word	0x08005a31
 8007fa4:	08007d55 	.word	0x08007d55
 8007fa8:	08008601 	.word	0x08008601

08007fac <__swbuf_r>:
 8007fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fae:	460e      	mov	r6, r1
 8007fb0:	4614      	mov	r4, r2
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	b118      	cbz	r0, 8007fbe <__swbuf_r+0x12>
 8007fb6:	6a03      	ldr	r3, [r0, #32]
 8007fb8:	b90b      	cbnz	r3, 8007fbe <__swbuf_r+0x12>
 8007fba:	f7fe f98b 	bl	80062d4 <__sinit>
 8007fbe:	69a3      	ldr	r3, [r4, #24]
 8007fc0:	60a3      	str	r3, [r4, #8]
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	071a      	lsls	r2, r3, #28
 8007fc6:	d525      	bpl.n	8008014 <__swbuf_r+0x68>
 8007fc8:	6923      	ldr	r3, [r4, #16]
 8007fca:	b31b      	cbz	r3, 8008014 <__swbuf_r+0x68>
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	6922      	ldr	r2, [r4, #16]
 8007fd0:	1a98      	subs	r0, r3, r2
 8007fd2:	6963      	ldr	r3, [r4, #20]
 8007fd4:	b2f6      	uxtb	r6, r6
 8007fd6:	4283      	cmp	r3, r0
 8007fd8:	4637      	mov	r7, r6
 8007fda:	dc04      	bgt.n	8007fe6 <__swbuf_r+0x3a>
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f7ff fdee 	bl	8007bc0 <_fflush_r>
 8007fe4:	b9e0      	cbnz	r0, 8008020 <__swbuf_r+0x74>
 8007fe6:	68a3      	ldr	r3, [r4, #8]
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	60a3      	str	r3, [r4, #8]
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	1c5a      	adds	r2, r3, #1
 8007ff0:	6022      	str	r2, [r4, #0]
 8007ff2:	701e      	strb	r6, [r3, #0]
 8007ff4:	6962      	ldr	r2, [r4, #20]
 8007ff6:	1c43      	adds	r3, r0, #1
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d004      	beq.n	8008006 <__swbuf_r+0x5a>
 8007ffc:	89a3      	ldrh	r3, [r4, #12]
 8007ffe:	07db      	lsls	r3, r3, #31
 8008000:	d506      	bpl.n	8008010 <__swbuf_r+0x64>
 8008002:	2e0a      	cmp	r6, #10
 8008004:	d104      	bne.n	8008010 <__swbuf_r+0x64>
 8008006:	4621      	mov	r1, r4
 8008008:	4628      	mov	r0, r5
 800800a:	f7ff fdd9 	bl	8007bc0 <_fflush_r>
 800800e:	b938      	cbnz	r0, 8008020 <__swbuf_r+0x74>
 8008010:	4638      	mov	r0, r7
 8008012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008014:	4621      	mov	r1, r4
 8008016:	4628      	mov	r0, r5
 8008018:	f000 f806 	bl	8008028 <__swsetup_r>
 800801c:	2800      	cmp	r0, #0
 800801e:	d0d5      	beq.n	8007fcc <__swbuf_r+0x20>
 8008020:	f04f 37ff 	mov.w	r7, #4294967295
 8008024:	e7f4      	b.n	8008010 <__swbuf_r+0x64>
	...

08008028 <__swsetup_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4b2a      	ldr	r3, [pc, #168]	; (80080d4 <__swsetup_r+0xac>)
 800802c:	4605      	mov	r5, r0
 800802e:	6818      	ldr	r0, [r3, #0]
 8008030:	460c      	mov	r4, r1
 8008032:	b118      	cbz	r0, 800803c <__swsetup_r+0x14>
 8008034:	6a03      	ldr	r3, [r0, #32]
 8008036:	b90b      	cbnz	r3, 800803c <__swsetup_r+0x14>
 8008038:	f7fe f94c 	bl	80062d4 <__sinit>
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008042:	0718      	lsls	r0, r3, #28
 8008044:	d422      	bmi.n	800808c <__swsetup_r+0x64>
 8008046:	06d9      	lsls	r1, r3, #27
 8008048:	d407      	bmi.n	800805a <__swsetup_r+0x32>
 800804a:	2309      	movs	r3, #9
 800804c:	602b      	str	r3, [r5, #0]
 800804e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008052:	81a3      	strh	r3, [r4, #12]
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	e034      	b.n	80080c4 <__swsetup_r+0x9c>
 800805a:	0758      	lsls	r0, r3, #29
 800805c:	d512      	bpl.n	8008084 <__swsetup_r+0x5c>
 800805e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008060:	b141      	cbz	r1, 8008074 <__swsetup_r+0x4c>
 8008062:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008066:	4299      	cmp	r1, r3
 8008068:	d002      	beq.n	8008070 <__swsetup_r+0x48>
 800806a:	4628      	mov	r0, r5
 800806c:	f7ff f8a6 	bl	80071bc <_free_r>
 8008070:	2300      	movs	r3, #0
 8008072:	6363      	str	r3, [r4, #52]	; 0x34
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	2300      	movs	r3, #0
 800807e:	6063      	str	r3, [r4, #4]
 8008080:	6923      	ldr	r3, [r4, #16]
 8008082:	6023      	str	r3, [r4, #0]
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	f043 0308 	orr.w	r3, r3, #8
 800808a:	81a3      	strh	r3, [r4, #12]
 800808c:	6923      	ldr	r3, [r4, #16]
 800808e:	b94b      	cbnz	r3, 80080a4 <__swsetup_r+0x7c>
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800809a:	d003      	beq.n	80080a4 <__swsetup_r+0x7c>
 800809c:	4621      	mov	r1, r4
 800809e:	4628      	mov	r0, r5
 80080a0:	f000 f884 	bl	80081ac <__smakebuf_r>
 80080a4:	89a0      	ldrh	r0, [r4, #12]
 80080a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080aa:	f010 0301 	ands.w	r3, r0, #1
 80080ae:	d00a      	beq.n	80080c6 <__swsetup_r+0x9e>
 80080b0:	2300      	movs	r3, #0
 80080b2:	60a3      	str	r3, [r4, #8]
 80080b4:	6963      	ldr	r3, [r4, #20]
 80080b6:	425b      	negs	r3, r3
 80080b8:	61a3      	str	r3, [r4, #24]
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	b943      	cbnz	r3, 80080d0 <__swsetup_r+0xa8>
 80080be:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080c2:	d1c4      	bne.n	800804e <__swsetup_r+0x26>
 80080c4:	bd38      	pop	{r3, r4, r5, pc}
 80080c6:	0781      	lsls	r1, r0, #30
 80080c8:	bf58      	it	pl
 80080ca:	6963      	ldrpl	r3, [r4, #20]
 80080cc:	60a3      	str	r3, [r4, #8]
 80080ce:	e7f4      	b.n	80080ba <__swsetup_r+0x92>
 80080d0:	2000      	movs	r0, #0
 80080d2:	e7f7      	b.n	80080c4 <__swsetup_r+0x9c>
 80080d4:	20000064 	.word	0x20000064

080080d8 <_raise_r>:
 80080d8:	291f      	cmp	r1, #31
 80080da:	b538      	push	{r3, r4, r5, lr}
 80080dc:	4604      	mov	r4, r0
 80080de:	460d      	mov	r5, r1
 80080e0:	d904      	bls.n	80080ec <_raise_r+0x14>
 80080e2:	2316      	movs	r3, #22
 80080e4:	6003      	str	r3, [r0, #0]
 80080e6:	f04f 30ff 	mov.w	r0, #4294967295
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80080ee:	b112      	cbz	r2, 80080f6 <_raise_r+0x1e>
 80080f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080f4:	b94b      	cbnz	r3, 800810a <_raise_r+0x32>
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 f830 	bl	800815c <_getpid_r>
 80080fc:	462a      	mov	r2, r5
 80080fe:	4601      	mov	r1, r0
 8008100:	4620      	mov	r0, r4
 8008102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008106:	f000 b817 	b.w	8008138 <_kill_r>
 800810a:	2b01      	cmp	r3, #1
 800810c:	d00a      	beq.n	8008124 <_raise_r+0x4c>
 800810e:	1c59      	adds	r1, r3, #1
 8008110:	d103      	bne.n	800811a <_raise_r+0x42>
 8008112:	2316      	movs	r3, #22
 8008114:	6003      	str	r3, [r0, #0]
 8008116:	2001      	movs	r0, #1
 8008118:	e7e7      	b.n	80080ea <_raise_r+0x12>
 800811a:	2400      	movs	r4, #0
 800811c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008120:	4628      	mov	r0, r5
 8008122:	4798      	blx	r3
 8008124:	2000      	movs	r0, #0
 8008126:	e7e0      	b.n	80080ea <_raise_r+0x12>

08008128 <raise>:
 8008128:	4b02      	ldr	r3, [pc, #8]	; (8008134 <raise+0xc>)
 800812a:	4601      	mov	r1, r0
 800812c:	6818      	ldr	r0, [r3, #0]
 800812e:	f7ff bfd3 	b.w	80080d8 <_raise_r>
 8008132:	bf00      	nop
 8008134:	20000064 	.word	0x20000064

08008138 <_kill_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	4d07      	ldr	r5, [pc, #28]	; (8008158 <_kill_r+0x20>)
 800813c:	2300      	movs	r3, #0
 800813e:	4604      	mov	r4, r0
 8008140:	4608      	mov	r0, r1
 8008142:	4611      	mov	r1, r2
 8008144:	602b      	str	r3, [r5, #0]
 8008146:	f7f9 fdb5 	bl	8001cb4 <_kill>
 800814a:	1c43      	adds	r3, r0, #1
 800814c:	d102      	bne.n	8008154 <_kill_r+0x1c>
 800814e:	682b      	ldr	r3, [r5, #0]
 8008150:	b103      	cbz	r3, 8008154 <_kill_r+0x1c>
 8008152:	6023      	str	r3, [r4, #0]
 8008154:	bd38      	pop	{r3, r4, r5, pc}
 8008156:	bf00      	nop
 8008158:	200004fc 	.word	0x200004fc

0800815c <_getpid_r>:
 800815c:	f7f9 bda2 	b.w	8001ca4 <_getpid>

08008160 <__swhatbuf_r>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	460c      	mov	r4, r1
 8008164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008168:	2900      	cmp	r1, #0
 800816a:	b096      	sub	sp, #88	; 0x58
 800816c:	4615      	mov	r5, r2
 800816e:	461e      	mov	r6, r3
 8008170:	da0d      	bge.n	800818e <__swhatbuf_r+0x2e>
 8008172:	89a3      	ldrh	r3, [r4, #12]
 8008174:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008178:	f04f 0100 	mov.w	r1, #0
 800817c:	bf0c      	ite	eq
 800817e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008182:	2340      	movne	r3, #64	; 0x40
 8008184:	2000      	movs	r0, #0
 8008186:	6031      	str	r1, [r6, #0]
 8008188:	602b      	str	r3, [r5, #0]
 800818a:	b016      	add	sp, #88	; 0x58
 800818c:	bd70      	pop	{r4, r5, r6, pc}
 800818e:	466a      	mov	r2, sp
 8008190:	f000 f848 	bl	8008224 <_fstat_r>
 8008194:	2800      	cmp	r0, #0
 8008196:	dbec      	blt.n	8008172 <__swhatbuf_r+0x12>
 8008198:	9901      	ldr	r1, [sp, #4]
 800819a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800819e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80081a2:	4259      	negs	r1, r3
 80081a4:	4159      	adcs	r1, r3
 80081a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081aa:	e7eb      	b.n	8008184 <__swhatbuf_r+0x24>

080081ac <__smakebuf_r>:
 80081ac:	898b      	ldrh	r3, [r1, #12]
 80081ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081b0:	079d      	lsls	r5, r3, #30
 80081b2:	4606      	mov	r6, r0
 80081b4:	460c      	mov	r4, r1
 80081b6:	d507      	bpl.n	80081c8 <__smakebuf_r+0x1c>
 80081b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	6123      	str	r3, [r4, #16]
 80081c0:	2301      	movs	r3, #1
 80081c2:	6163      	str	r3, [r4, #20]
 80081c4:	b002      	add	sp, #8
 80081c6:	bd70      	pop	{r4, r5, r6, pc}
 80081c8:	ab01      	add	r3, sp, #4
 80081ca:	466a      	mov	r2, sp
 80081cc:	f7ff ffc8 	bl	8008160 <__swhatbuf_r>
 80081d0:	9900      	ldr	r1, [sp, #0]
 80081d2:	4605      	mov	r5, r0
 80081d4:	4630      	mov	r0, r6
 80081d6:	f7ff f865 	bl	80072a4 <_malloc_r>
 80081da:	b948      	cbnz	r0, 80081f0 <__smakebuf_r+0x44>
 80081dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081e0:	059a      	lsls	r2, r3, #22
 80081e2:	d4ef      	bmi.n	80081c4 <__smakebuf_r+0x18>
 80081e4:	f023 0303 	bic.w	r3, r3, #3
 80081e8:	f043 0302 	orr.w	r3, r3, #2
 80081ec:	81a3      	strh	r3, [r4, #12]
 80081ee:	e7e3      	b.n	80081b8 <__smakebuf_r+0xc>
 80081f0:	89a3      	ldrh	r3, [r4, #12]
 80081f2:	6020      	str	r0, [r4, #0]
 80081f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f8:	81a3      	strh	r3, [r4, #12]
 80081fa:	9b00      	ldr	r3, [sp, #0]
 80081fc:	6163      	str	r3, [r4, #20]
 80081fe:	9b01      	ldr	r3, [sp, #4]
 8008200:	6120      	str	r0, [r4, #16]
 8008202:	b15b      	cbz	r3, 800821c <__smakebuf_r+0x70>
 8008204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008208:	4630      	mov	r0, r6
 800820a:	f000 f81d 	bl	8008248 <_isatty_r>
 800820e:	b128      	cbz	r0, 800821c <__smakebuf_r+0x70>
 8008210:	89a3      	ldrh	r3, [r4, #12]
 8008212:	f023 0303 	bic.w	r3, r3, #3
 8008216:	f043 0301 	orr.w	r3, r3, #1
 800821a:	81a3      	strh	r3, [r4, #12]
 800821c:	89a3      	ldrh	r3, [r4, #12]
 800821e:	431d      	orrs	r5, r3
 8008220:	81a5      	strh	r5, [r4, #12]
 8008222:	e7cf      	b.n	80081c4 <__smakebuf_r+0x18>

08008224 <_fstat_r>:
 8008224:	b538      	push	{r3, r4, r5, lr}
 8008226:	4d07      	ldr	r5, [pc, #28]	; (8008244 <_fstat_r+0x20>)
 8008228:	2300      	movs	r3, #0
 800822a:	4604      	mov	r4, r0
 800822c:	4608      	mov	r0, r1
 800822e:	4611      	mov	r1, r2
 8008230:	602b      	str	r3, [r5, #0]
 8008232:	f7f9 fd9e 	bl	8001d72 <_fstat>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	d102      	bne.n	8008240 <_fstat_r+0x1c>
 800823a:	682b      	ldr	r3, [r5, #0]
 800823c:	b103      	cbz	r3, 8008240 <_fstat_r+0x1c>
 800823e:	6023      	str	r3, [r4, #0]
 8008240:	bd38      	pop	{r3, r4, r5, pc}
 8008242:	bf00      	nop
 8008244:	200004fc 	.word	0x200004fc

08008248 <_isatty_r>:
 8008248:	b538      	push	{r3, r4, r5, lr}
 800824a:	4d06      	ldr	r5, [pc, #24]	; (8008264 <_isatty_r+0x1c>)
 800824c:	2300      	movs	r3, #0
 800824e:	4604      	mov	r4, r0
 8008250:	4608      	mov	r0, r1
 8008252:	602b      	str	r3, [r5, #0]
 8008254:	f7f9 fd9d 	bl	8001d92 <_isatty>
 8008258:	1c43      	adds	r3, r0, #1
 800825a:	d102      	bne.n	8008262 <_isatty_r+0x1a>
 800825c:	682b      	ldr	r3, [r5, #0]
 800825e:	b103      	cbz	r3, 8008262 <_isatty_r+0x1a>
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	bd38      	pop	{r3, r4, r5, pc}
 8008264:	200004fc 	.word	0x200004fc

08008268 <_init>:
 8008268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800826a:	bf00      	nop
 800826c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800826e:	bc08      	pop	{r3}
 8008270:	469e      	mov	lr, r3
 8008272:	4770      	bx	lr

08008274 <_fini>:
 8008274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008276:	bf00      	nop
 8008278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800827a:	bc08      	pop	{r3}
 800827c:	469e      	mov	lr, r3
 800827e:	4770      	bx	lr
