/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [10:0] _02_;
  wire [4:0] _03_;
  reg [12:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [34:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [8:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_2z[2] : celloutsig_1_1z;
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_8z) & (celloutsig_0_10z[4] | celloutsig_0_14z));
  assign celloutsig_0_77z = celloutsig_0_31z | ~(celloutsig_0_7z);
  assign celloutsig_0_7z = celloutsig_0_0z[1] | ~(celloutsig_0_1z);
  assign celloutsig_1_12z = celloutsig_1_2z[0] | ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_4z[4] | ~(celloutsig_1_12z);
  assign celloutsig_0_20z = celloutsig_0_19z | ~(celloutsig_0_10z[0]);
  assign celloutsig_0_25z = celloutsig_0_6z | ~(celloutsig_0_20z);
  assign celloutsig_0_16z = ~(celloutsig_0_3z ^ celloutsig_0_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_9z[9] ^ celloutsig_0_10z[1]);
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 11'h000;
    else _02_ <= { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, _01_[4:0] };
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 5'h00;
    else _17_ <= { celloutsig_0_29z[4:3], celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_25z };
  assign { _03_[4:3], _00_, _03_[1:0] } = _17_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 13'h0000;
    else _04_ <= in_data[46:34];
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 5'h00;
    else _19_ <= { celloutsig_0_12z[19:18], celloutsig_0_0z };
  assign _01_[4:0] = _19_;
  assign celloutsig_0_33z = { celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_16z } && { _01_[4:2], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[37:32] && { in_data[31:29], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[26:24], celloutsig_0_1z } && { _01_[1:0], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[35:21] && in_data[19:5];
  assign celloutsig_0_27z = celloutsig_0_9z[8:0] && { in_data[53:49], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_80z = ! { celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_27z, celloutsig_0_8z };
  assign celloutsig_1_19z = ! celloutsig_1_2z;
  assign celloutsig_1_0z = in_data[185:173] < in_data[138:126];
  assign celloutsig_0_19z = _04_[6:3] < _01_[3:0];
  assign celloutsig_0_59z = celloutsig_0_0z[1] & ~(celloutsig_0_34z[1]);
  assign celloutsig_0_0z = in_data[47:45] % { 1'h1, in_data[94:93] };
  assign celloutsig_0_9z = _04_[10:0] % { 1'h1, _04_[7:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _04_[9:8], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, _04_, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[47:15], celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_29z[5:1], celloutsig_0_14z, celloutsig_0_3z } % { 1'h1, _01_[3:0], celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_41z = _02_[4:0] % { 1'h1, celloutsig_0_28z[1:0], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[21:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } != { in_data[64:45], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_10z[3:2], celloutsig_0_6z, celloutsig_0_20z } != { celloutsig_0_29z[4:2], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_12z[20:16], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z } !== celloutsig_0_9z[9:0];
  assign celloutsig_0_29z = { celloutsig_0_9z[8:3], celloutsig_0_24z } | { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_24z = & { celloutsig_0_17z[7:4], celloutsig_0_3z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[141:139] };
  assign celloutsig_0_11z = | in_data[30:18];
  assign celloutsig_0_35z = _01_[4:1] >> celloutsig_0_23z[4:1];
  assign celloutsig_0_42z = { celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_21z } >> { celloutsig_0_0z[2:1], celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[177:175] << { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } << { in_data[182:176], celloutsig_1_2z };
  assign celloutsig_0_45z = { _04_[0], celloutsig_0_35z } - { celloutsig_0_41z[3:0], celloutsig_0_3z };
  assign celloutsig_0_10z = _04_[7:2] ~^ in_data[31:26];
  assign celloutsig_0_34z = { celloutsig_0_18z, celloutsig_0_0z } ^ celloutsig_0_12z[33:30];
  assign celloutsig_0_81z = { celloutsig_0_42z[2:0], _03_[4:3], _00_, _03_[1:0], celloutsig_0_27z } ^ { celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_59z, celloutsig_0_77z };
  assign celloutsig_0_17z = { celloutsig_0_12z[6:0], celloutsig_0_5z, celloutsig_0_3z } ^ in_data[12:4];
  assign celloutsig_0_23z = { celloutsig_0_10z[5:2], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_0z } ^ celloutsig_0_9z[10:1];
  assign celloutsig_0_28z = { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_18z } ^ celloutsig_0_23z[5:3];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[1]) | celloutsig_0_1z);
  assign _01_[10:5] = { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z };
  assign _03_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
