#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Nov 19 17:46:29 2013
# Process ID: 5448
# Log file: C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.runs/synth_1/PWM_w_Int_v1_0.rds
# Journal file: C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source PWM_w_Int_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0 [current_fileset]
# read_verilog {
#   C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.srcs/sources_1/imports/hdl/PWM_Controller_Int.v
#   c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v
#   c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.data/wt [current_project]
# set_property parent.project_dir C:/Speedway/ZynqHW/2013_3/ZynqDesign [current_project]
# synth_design -top PWM_w_Int_v1_0 -part xc7z020clg484-1
Command: synth_design -top PWM_w_Int_v1_0 -part xc7z020clg484-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2611] redeclaration of ansi port count is not allowed [C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.srcs/sources_1/imports/hdl/PWM_Controller_Int.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port PWM_out is not allowed [C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.srcs/sources_1/imports/hdl/PWM_Controller_Int.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:104]
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 239.375 ; gain = 90.676
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int_v1_0' [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:1]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int_v1_0_S00_AXI' [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:1]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:220]
INFO: [Synth 8-226] default block is never used [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int_v1_0_S00_AXI' (1#1) [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:1]
INFO: [Synth 8-638] synthesizing module 'PWM_Controller_Int' [C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.srcs/sources_1/imports/hdl/PWM_Controller_Int.v:24]
	Parameter period bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Controller_Int' (2#1) [C:/Speedway/ZynqHW/2013_3/ZynqDesign/edit_PWM_w_Int_v1_0.srcs/sources_1/imports/hdl/PWM_Controller_Int.v:24]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int_v1_0' (3#1) [c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:1]
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 255.926 ; gain = 107.227
Start RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 255.926 ; gain = 107.227
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 255.926 ; gain = 107.227
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 554.035 ; gain = 405.336
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_w_Int_v1_0 
Detailed RTL Component Info : 
Module PWM_w_Int_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module PWM_Controller_Int 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 554.121 ; gain = 405.422
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    22|
|4     |LUT2   |     1|
|5     |LUT3   |     5|
|6     |LUT4   |   167|
|7     |LUT5   |    13|
|8     |LUT6   |    35|
|9     |FDRE   |   191|
|10    |IBUF   |    47|
|11    |OBUF   |   102|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   593|
|2     |  PWM_w_Int_v1_0_S00_AXI_inst |PWM_w_Int_v1_0_S00_AXI |   396|
|3     |  PWM_inst                    |PWM_Controller_Int     |    47|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 589.398 ; gain = 440.699
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 589.398 ; gain = 440.699
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 877.516 ; gain = 690.891
# write_checkpoint PWM_w_Int_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file PWM_w_Int_v1_0_utilization_synth.rpt -pb PWM_w_Int_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 877.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 17:47:06 2013...
