git clone --depth 1 --no-tags https://github.com/KedharGuhan/Pipelined-FPMAC-system.git f:/verilog_sva_gh_scraper/data/full_repos/636417960
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/UART.git f:/verilog_sva_gh_scraper/data/full_repos/637068082
git clone --depth 1 --no-tags https://github.com/JonathanGao/avb.git f:/verilog_sva_gh_scraper/data/full_repos/636936609
git clone --depth 1 --no-tags https://github.com/kengirie/ouyou-shuseki-system.git f:/verilog_sva_gh_scraper/data/full_repos/636992351
git clone --depth 1 --no-tags https://github.com/Priyanshu4650/RISC-V-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/637030250
git clone --depth 1 --no-tags https://github.com/AshFahim/4-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/637346000
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_MODULOS_ENTRENAMIENTO_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/637340300
git clone --depth 1 --no-tags https://github.com/wangwq2185/UART.git f:/verilog_sva_gh_scraper/data/full_repos/640416253
git clone --depth 1 --no-tags https://github.com/ducminhnguyen123/special_queue.git f:/verilog_sva_gh_scraper/data/full_repos/640191972
git clone --depth 1 --no-tags https://github.com/Sukarna-Sarker-Dola/VLSI-DESIGN-CSE460.git f:/verilog_sva_gh_scraper/data/full_repos/640336968
git clone --depth 1 --no-tags https://github.com/nikosstyl/FPGA-FIR-Filter-Microprocessor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/640497502
git clone --depth 1 --no-tags https://github.com/Lokesh253/Systolic_Arrays.git f:/verilog_sva_gh_scraper/data/full_repos/640217896
git clone --depth 1 --no-tags https://github.com/pohsien17/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/640446448
git clone --depth 1 --no-tags https://github.com/sonnyshiau/lenet-5-accelerator-engine.git f:/verilog_sva_gh_scraper/data/full_repos/639483605
git clone --depth 1 --no-tags https://github.com/yz-gu/EE533.git f:/verilog_sva_gh_scraper/data/full_repos/639079886
git clone --depth 1 --no-tags https://github.com/Elarizzzz/DE10-Standart_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/641100490
git clone --depth 1 --no-tags https://github.com/emmanuel11232/RISCV-32I-processor.git f:/verilog_sva_gh_scraper/data/full_repos/641231036
git clone --depth 1 --no-tags https://github.com/White-Sunday/FPU754.git f:/verilog_sva_gh_scraper/data/full_repos/641379967
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/digital-design-codes.git f:/verilog_sva_gh_scraper/data/full_repos/641856075
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/Algorithm-to-find-the-Greatest-Common-Divisor-GCD-of-two-numbers.git f:/verilog_sva_gh_scraper/data/full_repos/641865876
git clone --depth 1 --no-tags https://github.com/erikgna/verilog_class.git f:/verilog_sva_gh_scraper/data/full_repos/639904362
git clone --depth 1 --no-tags https://github.com/jimbrake/piotro-ppcpu.git f:/verilog_sva_gh_scraper/data/full_repos/636507605
git clone --depth 1 --no-tags https://github.com/peragmat/MIaS.git f:/verilog_sva_gh_scraper/data/full_repos/635471203
git clone --depth 1 --no-tags https://github.com/JishDas/pipeAcc16.git f:/verilog_sva_gh_scraper/data/full_repos/640564291
git clone --depth 1 --no-tags https://github.com/NelsonIVL/pipelined_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/638729936
git clone --depth 1 --no-tags https://github.com/Temix707/APS.git f:/verilog_sva_gh_scraper/data/full_repos/641436603
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Mini_project-FPGA-Bird-s-eye-view.git f:/verilog_sva_gh_scraper/data/full_repos/641917448
git clone --depth 1 --no-tags https://github.com/Denis2810/car__parking.git f:/verilog_sva_gh_scraper/data/full_repos/642097670
git clone --depth 1 --no-tags https://github.com/natruffles/FPG8.git f:/verilog_sva_gh_scraper/data/full_repos/642123818
git clone --depth 1 --no-tags https://github.com/vbyash/Sequence_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/640029468
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/Brent_Kung_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/639744231
git clone --depth 1 --no-tags https://github.com/lin881105/DCD.git f:/verilog_sva_gh_scraper/data/full_repos/637355006
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Singleport_ROM.git f:/verilog_sva_gh_scraper/data/full_repos/639265091
git clone --depth 1 --no-tags https://github.com/AshtonSW/Computer_Engineering_Lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/636983431
git clone --depth 1 --no-tags https://github.com/YuhengLiu6/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/635713547
git clone --depth 1 --no-tags https://github.com/nkulkarni78/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635599519
git clone --depth 1 --no-tags https://github.com/jaykrish-rishi/RV32V.git f:/verilog_sva_gh_scraper/data/full_repos/635862759
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/635919938
git clone --depth 1 --no-tags https://github.com/Ahmeddtarek/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/637988630
git clone --depth 1 --no-tags https://github.com/bushbecky/FPGA-Mario.git f:/verilog_sva_gh_scraper/data/full_repos/637988752
git clone --depth 1 --no-tags https://github.com/ashfamisha/spsca.git f:/verilog_sva_gh_scraper/data/full_repos/638462431
git clone --depth 1 --no-tags https://github.com/Youssofalwardany/DigitalDesignProject2.git f:/verilog_sva_gh_scraper/data/full_repos/637808858
git clone --depth 1 --no-tags https://github.com/maxmanmius/Yoshis_Nightmare_Joystick.git f:/verilog_sva_gh_scraper/data/full_repos/636805582
git clone --depth 1 --no-tags https://github.com/hellopuza/Verilog-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/639558346
git clone --depth 1 --no-tags https://github.com/ninjaiceflame/homework2.git f:/verilog_sva_gh_scraper/data/full_repos/639635312
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/639714654
git clone --depth 1 --no-tags https://github.com/digilog81/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/640495802
git clone --depth 1 --no-tags https://github.com/Aswin-Raj-K/SRAM-256X4b-BIST.git f:/verilog_sva_gh_scraper/data/full_repos/640749685
git clone --depth 1 --no-tags https://github.com/KentLai/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/640181941
git clone --depth 1 --no-tags https://github.com/Devil-SX/HDLDesign.git f:/verilog_sva_gh_scraper/data/full_repos/641230035
git clone --depth 1 --no-tags https://github.com/arshahtsham/OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/641545833
git clone --depth 1 --no-tags https://github.com/zh0uyf/Misc.git f:/verilog_sva_gh_scraper/data/full_repos/635034637
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/PSBG-16-bit-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/636321714
git clone --depth 1 --no-tags https://github.com/srinivasbonthu551/dual_ram.git f:/verilog_sva_gh_scraper/data/full_repos/635855052
git clone --depth 1 --no-tags https://github.com/dakk/simplecpu.git f:/verilog_sva_gh_scraper/data/full_repos/639358476
git clone --depth 1 --no-tags https://github.com/k-motohashi51/ITF-COJT-donyu.git f:/verilog_sva_gh_scraper/data/full_repos/641738143
git clone --depth 1 --no-tags https://github.com/rajivbishwokarma/matrix_vector_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/636590688
git clone --depth 1 --no-tags https://github.com/reyessanchezo/EENG370-Design_and_Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/638013482
git clone --depth 1 --no-tags https://github.com/Gnanaprasanna-korada/Router1x3.git f:/verilog_sva_gh_scraper/data/full_repos/639279089
git clone --depth 1 --no-tags https://github.com/mohitsharma-iitj/Ping-Pong-DD-project.git f:/verilog_sva_gh_scraper/data/full_repos/639266829
git clone --depth 1 --no-tags https://github.com/Kikatdrrr/Lab.git f:/verilog_sva_gh_scraper/data/full_repos/641931392
git clone --depth 1 --no-tags https://github.com/Hades-Levi/RISC_CPU_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/640490176
git clone --depth 1 --no-tags https://github.com/MohanSardar01/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/641857160
git clone --depth 1 --no-tags https://github.com/tadatizutest/caravel_user_project00.git f:/verilog_sva_gh_scraper/data/full_repos/639504055
git clone --depth 1 --no-tags https://github.com/SaidSantana/AC_PR3.git f:/verilog_sva_gh_scraper/data/full_repos/639143656
git clone --depth 1 --no-tags https://github.com/Sure10times/scientific-work-with-integreated-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/640745231
git clone --depth 1 --no-tags https://github.com/helinharmanci/logic_design_ceng232.git f:/verilog_sva_gh_scraper/data/full_repos/638469137
git clone --depth 1 --no-tags https://github.com/ZhangHongrui99/sram_ctr_ahb.git f:/verilog_sva_gh_scraper/data/full_repos/641704272
git clone --depth 1 --no-tags https://github.com/dwRchyngqxs/Verilog_testfiles.git f:/verilog_sva_gh_scraper/data/full_repos/639915912
git clone --depth 1 --no-tags https://github.com/MateoGonzar/Proyecto-MIPS-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639904902
git clone --depth 1 --no-tags https://github.com/TashiSoldin/EEE4120F-Project.git f:/verilog_sva_gh_scraper/data/full_repos/634916244
git clone --depth 1 --no-tags https://github.com/Pirespvf/usb_device_core_clio_demo.git f:/verilog_sva_gh_scraper/data/full_repos/634924308
git clone --depth 1 --no-tags https://github.com/AbacusIsMad/elec2602-g1.git f:/verilog_sva_gh_scraper/data/full_repos/635560871
git clone --depth 1 --no-tags https://github.com/sidraAamir/CA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/636830236
git clone --depth 1 --no-tags https://github.com/sujan-hn/Processor-Modelling-on-verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/635401766
git clone --depth 1 --no-tags https://github.com/ahgahgjflshfa/midterm-project.git f:/verilog_sva_gh_scraper/data/full_repos/636082408
git clone --depth 1 --no-tags https://github.com/Rajat-Govil/Rough_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/637159398
git clone --depth 1 --no-tags https://github.com/OmarBadr108/self-drivig_car_system.git f:/verilog_sva_gh_scraper/data/full_repos/637357843
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan-asic.git f:/verilog_sva_gh_scraper/data/full_repos/634812307
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Digital-alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/641285060
git clone --depth 1 --no-tags https://github.com/GargantuaInfinity/VerilogExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/636987701
git clone --depth 1 --no-tags https://github.com/Khamitov02/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/640650531
git clone --depth 1 --no-tags https://github.com/muttasohith/IDP_2023.git f:/verilog_sva_gh_scraper/data/full_repos/641166818
git clone --depth 1 --no-tags https://github.com/maktheus/BlackJackFirmWare.git f:/verilog_sva_gh_scraper/data/full_repos/641157350
git clone --depth 1 --no-tags https://github.com/KAUSSHIK/cpre281.git f:/verilog_sva_gh_scraper/data/full_repos/641143982
git clone --depth 1 --no-tags https://github.com/hk08394habib/i2c-mpu6050.git f:/verilog_sva_gh_scraper/data/full_repos/637746057
git clone --depth 1 --no-tags https://github.com/Intelectron6/Hardware-Designs-Max10-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/637548772
git clone --depth 1 --no-tags https://github.com/emitch00/COEN122Final.git f:/verilog_sva_gh_scraper/data/full_repos/639161776
git clone --depth 1 --no-tags https://github.com/TVCONG/Digital_Design_Lab3_CenturyClock.git f:/verilog_sva_gh_scraper/data/full_repos/639816890
git clone --depth 1 --no-tags https://github.com/carinachu22/Mastermind.git f:/verilog_sva_gh_scraper/data/full_repos/637718564
git clone --depth 1 --no-tags https://github.com/bushbecky/Verilog_Calculator_Matrix_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/637972171
git clone --depth 1 --no-tags https://github.com/bushbecky/spi-slave.git f:/verilog_sva_gh_scraper/data/full_repos/637966113
git clone --depth 1 --no-tags https://github.com/bushbecky/my_rtl_code.git f:/verilog_sva_gh_scraper/data/full_repos/637988641
git clone --depth 1 --no-tags https://github.com/amo890806/Orthogonal_Matching_Pursuit_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/636292767
git clone --depth 1 --no-tags https://github.com/Devesh101622/projects.git f:/verilog_sva_gh_scraper/data/full_repos/636296911
git clone --depth 1 --no-tags https://github.com/joyard2000/work.git f:/verilog_sva_gh_scraper/data/full_repos/637778046
git clone --depth 1 --no-tags https://github.com/josemgaleas/chip_period_counter.git f:/verilog_sva_gh_scraper/data/full_repos/637772458
git clone --depth 1 --no-tags https://github.com/arthurnamz/axiMemoryMapped_lab.git f:/verilog_sva_gh_scraper/data/full_repos/636023491
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_Fantasmico.git f:/verilog_sva_gh_scraper/data/full_repos/637336519
git clone --depth 1 --no-tags https://github.com/tapan111/UART.git f:/verilog_sva_gh_scraper/data/full_repos/637135389
