// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Jul 27 14:21:06 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_pwm_0_0_sim_netlist.v
// Design      : pwm_pwm_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "19'b0000000000000000001" *) 
(* ap_ST_fsm_state10 = "19'b0000000001000000000" *) (* ap_ST_fsm_state11 = "19'b0000000010000000000" *) (* ap_ST_fsm_state12 = "19'b0000000100000000000" *) 
(* ap_ST_fsm_state13 = "19'b0000001000000000000" *) (* ap_ST_fsm_state14 = "19'b0000010000000000000" *) (* ap_ST_fsm_state15 = "19'b0000100000000000000" *) 
(* ap_ST_fsm_state16 = "19'b0001000000000000000" *) (* ap_ST_fsm_state17 = "19'b0010000000000000000" *) (* ap_ST_fsm_state18 = "19'b0100000000000000000" *) 
(* ap_ST_fsm_state19 = "19'b1000000000000000000" *) (* ap_ST_fsm_state2 = "19'b0000000000000000010" *) (* ap_ST_fsm_state3 = "19'b0000000000000000100" *) 
(* ap_ST_fsm_state4 = "19'b0000000000000001000" *) (* ap_ST_fsm_state5 = "19'b0000000000000010000" *) (* ap_ST_fsm_state6 = "19'b0000000000000100000" *) 
(* ap_ST_fsm_state7 = "19'b0000000000001000000" *) (* ap_ST_fsm_state8 = "19'b0000000000010000000" *) (* ap_ST_fsm_state9 = "19'b0000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
   (ap_clk,
    ap_rst_n,
    out_V,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_AWADDR,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output [5:0]out_V;
  input s_axi_ctrl_AWVALID;
  output s_axi_ctrl_AWREADY;
  input [6:0]s_axi_ctrl_AWADDR;
  input s_axi_ctrl_WVALID;
  output s_axi_ctrl_WREADY;
  input [31:0]s_axi_ctrl_WDATA;
  input [3:0]s_axi_ctrl_WSTRB;
  input s_axi_ctrl_ARVALID;
  output s_axi_ctrl_ARREADY;
  input [6:0]s_axi_ctrl_ARADDR;
  output s_axi_ctrl_RVALID;
  input s_axi_ctrl_RREADY;
  output [31:0]s_axi_ctrl_RDATA;
  output [1:0]s_axi_ctrl_RRESP;
  output s_axi_ctrl_BVALID;
  input s_axi_ctrl_BREADY;
  output [1:0]s_axi_ctrl_BRESP;
  output interrupt;

  wire \<const0> ;
  wire accumulator_V;
  wire [31:0]accumulator_V_load_o_fu_631_p2;
  wire [31:0]accumulator_V_load_o_reg_1167;
  wire \accumulator_V_load_o_reg_1167[31]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[12]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[12]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[12]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[12]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[16]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[16]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[16]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[16]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[20]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[20]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[20]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[20]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[24]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[24]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[24]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[24]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[28]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[28]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[28]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[28]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[31]_i_2_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[31]_i_2_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[4]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[4]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[4]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[4]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_1167_reg[8]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_1167_reg[8]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_1167_reg[8]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_1167_reg[8]_i_1_n_3 ;
  wire \accumulator_V_reg_n_0_[0] ;
  wire \accumulator_V_reg_n_0_[10] ;
  wire \accumulator_V_reg_n_0_[11] ;
  wire \accumulator_V_reg_n_0_[12] ;
  wire \accumulator_V_reg_n_0_[13] ;
  wire \accumulator_V_reg_n_0_[14] ;
  wire \accumulator_V_reg_n_0_[15] ;
  wire \accumulator_V_reg_n_0_[16] ;
  wire \accumulator_V_reg_n_0_[17] ;
  wire \accumulator_V_reg_n_0_[18] ;
  wire \accumulator_V_reg_n_0_[19] ;
  wire \accumulator_V_reg_n_0_[1] ;
  wire \accumulator_V_reg_n_0_[20] ;
  wire \accumulator_V_reg_n_0_[21] ;
  wire \accumulator_V_reg_n_0_[22] ;
  wire \accumulator_V_reg_n_0_[23] ;
  wire \accumulator_V_reg_n_0_[24] ;
  wire \accumulator_V_reg_n_0_[25] ;
  wire \accumulator_V_reg_n_0_[26] ;
  wire \accumulator_V_reg_n_0_[27] ;
  wire \accumulator_V_reg_n_0_[28] ;
  wire \accumulator_V_reg_n_0_[29] ;
  wire \accumulator_V_reg_n_0_[2] ;
  wire \accumulator_V_reg_n_0_[30] ;
  wire \accumulator_V_reg_n_0_[31] ;
  wire \accumulator_V_reg_n_0_[3] ;
  wire \accumulator_V_reg_n_0_[4] ;
  wire \accumulator_V_reg_n_0_[5] ;
  wire \accumulator_V_reg_n_0_[6] ;
  wire \accumulator_V_reg_n_0_[7] ;
  wire \accumulator_V_reg_n_0_[8] ;
  wire \accumulator_V_reg_n_0_[9] ;
  wire [29:0]ain_s1;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [32:0]bin_s1;
  wire [32:0]bin_s1_0;
  wire [32:0]bin_s1_1;
  wire [32:0]bin_s1_2;
  wire [32:0]bin_s1_3;
  wire [65:31]grp_fu_316_p2;
  wire [65:31]grp_fu_330_p2;
  wire [65:31]grp_fu_344_p2;
  wire [65:31]grp_fu_358_p2;
  wire [65:31]grp_fu_372_p2;
  wire [65:31]grp_fu_386_p2;
  wire interrupt;
  wire [2:2]m_V_address0;
  wire m_V_ce0;
  wire [31:0]m_V_load_1_reg_761;
  wire [31:0]m_V_load_2_reg_771;
  wire \m_V_load_2_reg_771_reg[0]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[10]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[11]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[12]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[13]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[14]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[15]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[16]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[17]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[18]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[19]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[1]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[20]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[21]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[22]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[23]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[24]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[25]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[26]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[27]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[28]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[29]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[2]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[30]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[31]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[31]_i_3_n_0 ;
  wire \m_V_load_2_reg_771_reg[3]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[4]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[5]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[6]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[7]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[8]_i_2_n_0 ;
  wire \m_V_load_2_reg_771_reg[9]_i_2_n_0 ;
  wire [31:0]m_V_load_3_reg_781;
  wire [31:0]m_V_load_4_reg_810;
  wire [31:0]m_V_load_5_reg_825;
  wire [31:0]m_V_load_reg_751;
  wire [31:0]m_V_q0;
  wire [31:0]max_duty_V;
  wire [31:0]max_duty_V_read_reg_796;
  wire [31:0]min_duty_V;
  wire or_cond_reg_859;
  wire \or_cond_reg_859[0]_i_10_n_0 ;
  wire \or_cond_reg_859[0]_i_11_n_0 ;
  wire \or_cond_reg_859[0]_i_13_n_0 ;
  wire \or_cond_reg_859[0]_i_14_n_0 ;
  wire \or_cond_reg_859[0]_i_15_n_0 ;
  wire \or_cond_reg_859[0]_i_16_n_0 ;
  wire \or_cond_reg_859[0]_i_17_n_0 ;
  wire \or_cond_reg_859[0]_i_18_n_0 ;
  wire \or_cond_reg_859[0]_i_19_n_0 ;
  wire \or_cond_reg_859[0]_i_1_n_0 ;
  wire \or_cond_reg_859[0]_i_20_n_0 ;
  wire \or_cond_reg_859[0]_i_22_n_0 ;
  wire \or_cond_reg_859[0]_i_23_n_0 ;
  wire \or_cond_reg_859[0]_i_24_n_0 ;
  wire \or_cond_reg_859[0]_i_25_n_0 ;
  wire \or_cond_reg_859[0]_i_26_n_0 ;
  wire \or_cond_reg_859[0]_i_27_n_0 ;
  wire \or_cond_reg_859[0]_i_28_n_0 ;
  wire \or_cond_reg_859[0]_i_29_n_0 ;
  wire \or_cond_reg_859[0]_i_30_n_0 ;
  wire \or_cond_reg_859[0]_i_31_n_0 ;
  wire \or_cond_reg_859[0]_i_32_n_0 ;
  wire \or_cond_reg_859[0]_i_33_n_0 ;
  wire \or_cond_reg_859[0]_i_34_n_0 ;
  wire \or_cond_reg_859[0]_i_35_n_0 ;
  wire \or_cond_reg_859[0]_i_36_n_0 ;
  wire \or_cond_reg_859[0]_i_37_n_0 ;
  wire \or_cond_reg_859[0]_i_4_n_0 ;
  wire \or_cond_reg_859[0]_i_5_n_0 ;
  wire \or_cond_reg_859[0]_i_6_n_0 ;
  wire \or_cond_reg_859[0]_i_7_n_0 ;
  wire \or_cond_reg_859[0]_i_8_n_0 ;
  wire \or_cond_reg_859[0]_i_9_n_0 ;
  wire \or_cond_reg_859_reg[0]_i_12_n_0 ;
  wire \or_cond_reg_859_reg[0]_i_12_n_1 ;
  wire \or_cond_reg_859_reg[0]_i_12_n_2 ;
  wire \or_cond_reg_859_reg[0]_i_12_n_3 ;
  wire \or_cond_reg_859_reg[0]_i_21_n_0 ;
  wire \or_cond_reg_859_reg[0]_i_21_n_1 ;
  wire \or_cond_reg_859_reg[0]_i_21_n_2 ;
  wire \or_cond_reg_859_reg[0]_i_21_n_3 ;
  wire \or_cond_reg_859_reg[0]_i_2_n_1 ;
  wire \or_cond_reg_859_reg[0]_i_2_n_2 ;
  wire \or_cond_reg_859_reg[0]_i_2_n_3 ;
  wire \or_cond_reg_859_reg[0]_i_3_n_0 ;
  wire \or_cond_reg_859_reg[0]_i_3_n_1 ;
  wire \or_cond_reg_859_reg[0]_i_3_n_2 ;
  wire \or_cond_reg_859_reg[0]_i_3_n_3 ;
  wire [5:0]out_V;
  wire [5:0]out_p_V;
  wire out_p_V0;
  wire \out_p_V[5]_i_1_n_0 ;
  wire out_p_V_flag_demorga_fu_193_p2;
  wire \out_p_V_flag_demorga_reg_846[0]_i_10_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_11_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_13_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_14_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_15_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_16_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_17_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_18_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_19_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_20_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_22_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_23_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_24_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_25_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_26_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_27_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_28_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_29_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_30_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_31_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_32_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_33_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_34_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_35_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_36_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_37_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_4_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_5_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_6_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_7_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_8_n_0 ;
  wire \out_p_V_flag_demorga_reg_846[0]_i_9_n_0 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_0 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_1 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_2 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_3 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_0 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_1 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_2 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_3 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_1 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_2 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_3 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_0 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_1 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_2 ;
  wire \out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_3 ;
  wire \out_p_V_flag_demorga_reg_846_reg_n_0_[0] ;
  wire [5:0]out_p_V_loc_s_fu_708_p3;
  wire [64:31]p_Val2_1_reg_915;
  wire [64:31]p_Val2_2_reg_925;
  wire \p_Val2_2_reg_925[64]_i_1_n_0 ;
  wire [64:31]p_Val2_3_reg_935;
  wire [64:31]p_Val2_4_reg_945;
  wire [64:31]p_Val2_5_reg_955;
  wire [64:31]p_Val2_s_reg_905;
  wire [31:0]period_V;
  wire [31:0]period_V_read_reg_791;
  wire pwm_add_66ns_66s_cud_U10_n_10;
  wire pwm_add_66ns_66s_cud_U10_n_11;
  wire pwm_add_66ns_66s_cud_U10_n_12;
  wire pwm_add_66ns_66s_cud_U10_n_13;
  wire pwm_add_66ns_66s_cud_U10_n_14;
  wire pwm_add_66ns_66s_cud_U10_n_15;
  wire pwm_add_66ns_66s_cud_U10_n_16;
  wire pwm_add_66ns_66s_cud_U10_n_17;
  wire pwm_add_66ns_66s_cud_U10_n_18;
  wire pwm_add_66ns_66s_cud_U10_n_19;
  wire pwm_add_66ns_66s_cud_U10_n_20;
  wire pwm_add_66ns_66s_cud_U10_n_21;
  wire pwm_add_66ns_66s_cud_U10_n_22;
  wire pwm_add_66ns_66s_cud_U10_n_23;
  wire pwm_add_66ns_66s_cud_U10_n_24;
  wire pwm_add_66ns_66s_cud_U10_n_25;
  wire pwm_add_66ns_66s_cud_U10_n_26;
  wire pwm_add_66ns_66s_cud_U10_n_27;
  wire pwm_add_66ns_66s_cud_U10_n_28;
  wire pwm_add_66ns_66s_cud_U10_n_29;
  wire pwm_add_66ns_66s_cud_U10_n_30;
  wire pwm_add_66ns_66s_cud_U10_n_31;
  wire pwm_add_66ns_66s_cud_U10_n_32;
  wire pwm_add_66ns_66s_cud_U10_n_33;
  wire pwm_add_66ns_66s_cud_U10_n_34;
  wire pwm_add_66ns_66s_cud_U10_n_4;
  wire pwm_add_66ns_66s_cud_U10_n_5;
  wire pwm_add_66ns_66s_cud_U10_n_7;
  wire pwm_add_66ns_66s_cud_U10_n_8;
  wire pwm_add_66ns_66s_cud_U10_n_9;
  wire pwm_add_66ns_66s_cud_U11_n_10;
  wire pwm_add_66ns_66s_cud_U11_n_11;
  wire pwm_add_66ns_66s_cud_U11_n_12;
  wire pwm_add_66ns_66s_cud_U11_n_13;
  wire pwm_add_66ns_66s_cud_U11_n_14;
  wire pwm_add_66ns_66s_cud_U11_n_15;
  wire pwm_add_66ns_66s_cud_U11_n_16;
  wire pwm_add_66ns_66s_cud_U11_n_17;
  wire pwm_add_66ns_66s_cud_U11_n_18;
  wire pwm_add_66ns_66s_cud_U11_n_19;
  wire pwm_add_66ns_66s_cud_U11_n_20;
  wire pwm_add_66ns_66s_cud_U11_n_21;
  wire pwm_add_66ns_66s_cud_U11_n_22;
  wire pwm_add_66ns_66s_cud_U11_n_23;
  wire pwm_add_66ns_66s_cud_U11_n_24;
  wire pwm_add_66ns_66s_cud_U11_n_25;
  wire pwm_add_66ns_66s_cud_U11_n_26;
  wire pwm_add_66ns_66s_cud_U11_n_27;
  wire pwm_add_66ns_66s_cud_U11_n_28;
  wire pwm_add_66ns_66s_cud_U11_n_29;
  wire pwm_add_66ns_66s_cud_U11_n_30;
  wire pwm_add_66ns_66s_cud_U11_n_31;
  wire pwm_add_66ns_66s_cud_U11_n_32;
  wire pwm_add_66ns_66s_cud_U11_n_33;
  wire pwm_add_66ns_66s_cud_U11_n_34;
  wire pwm_add_66ns_66s_cud_U11_n_4;
  wire pwm_add_66ns_66s_cud_U11_n_5;
  wire pwm_add_66ns_66s_cud_U11_n_7;
  wire pwm_add_66ns_66s_cud_U11_n_8;
  wire pwm_add_66ns_66s_cud_U11_n_9;
  wire pwm_add_66ns_66s_cud_U7_n_10;
  wire pwm_add_66ns_66s_cud_U7_n_11;
  wire pwm_add_66ns_66s_cud_U7_n_12;
  wire pwm_add_66ns_66s_cud_U7_n_13;
  wire pwm_add_66ns_66s_cud_U7_n_14;
  wire pwm_add_66ns_66s_cud_U7_n_15;
  wire pwm_add_66ns_66s_cud_U7_n_16;
  wire pwm_add_66ns_66s_cud_U7_n_17;
  wire pwm_add_66ns_66s_cud_U7_n_18;
  wire pwm_add_66ns_66s_cud_U7_n_19;
  wire pwm_add_66ns_66s_cud_U7_n_20;
  wire pwm_add_66ns_66s_cud_U7_n_21;
  wire pwm_add_66ns_66s_cud_U7_n_22;
  wire pwm_add_66ns_66s_cud_U7_n_23;
  wire pwm_add_66ns_66s_cud_U7_n_24;
  wire pwm_add_66ns_66s_cud_U7_n_25;
  wire pwm_add_66ns_66s_cud_U7_n_26;
  wire pwm_add_66ns_66s_cud_U7_n_27;
  wire pwm_add_66ns_66s_cud_U7_n_28;
  wire pwm_add_66ns_66s_cud_U7_n_29;
  wire pwm_add_66ns_66s_cud_U7_n_30;
  wire pwm_add_66ns_66s_cud_U7_n_31;
  wire pwm_add_66ns_66s_cud_U7_n_32;
  wire pwm_add_66ns_66s_cud_U7_n_33;
  wire pwm_add_66ns_66s_cud_U7_n_34;
  wire pwm_add_66ns_66s_cud_U7_n_5;
  wire pwm_add_66ns_66s_cud_U7_n_6;
  wire pwm_add_66ns_66s_cud_U7_n_7;
  wire pwm_add_66ns_66s_cud_U7_n_8;
  wire pwm_add_66ns_66s_cud_U7_n_9;
  wire pwm_add_66ns_66s_cud_U8_n_10;
  wire pwm_add_66ns_66s_cud_U8_n_11;
  wire pwm_add_66ns_66s_cud_U8_n_12;
  wire pwm_add_66ns_66s_cud_U8_n_13;
  wire pwm_add_66ns_66s_cud_U8_n_14;
  wire pwm_add_66ns_66s_cud_U8_n_15;
  wire pwm_add_66ns_66s_cud_U8_n_16;
  wire pwm_add_66ns_66s_cud_U8_n_17;
  wire pwm_add_66ns_66s_cud_U8_n_18;
  wire pwm_add_66ns_66s_cud_U8_n_19;
  wire pwm_add_66ns_66s_cud_U8_n_20;
  wire pwm_add_66ns_66s_cud_U8_n_21;
  wire pwm_add_66ns_66s_cud_U8_n_22;
  wire pwm_add_66ns_66s_cud_U8_n_23;
  wire pwm_add_66ns_66s_cud_U8_n_24;
  wire pwm_add_66ns_66s_cud_U8_n_25;
  wire pwm_add_66ns_66s_cud_U8_n_26;
  wire pwm_add_66ns_66s_cud_U8_n_27;
  wire pwm_add_66ns_66s_cud_U8_n_28;
  wire pwm_add_66ns_66s_cud_U8_n_29;
  wire pwm_add_66ns_66s_cud_U8_n_30;
  wire pwm_add_66ns_66s_cud_U8_n_31;
  wire pwm_add_66ns_66s_cud_U8_n_32;
  wire pwm_add_66ns_66s_cud_U8_n_33;
  wire pwm_add_66ns_66s_cud_U8_n_34;
  wire pwm_add_66ns_66s_cud_U8_n_5;
  wire pwm_add_66ns_66s_cud_U8_n_6;
  wire pwm_add_66ns_66s_cud_U8_n_7;
  wire pwm_add_66ns_66s_cud_U8_n_8;
  wire pwm_add_66ns_66s_cud_U8_n_9;
  wire pwm_add_66ns_66s_cud_U9_n_10;
  wire pwm_add_66ns_66s_cud_U9_n_11;
  wire pwm_add_66ns_66s_cud_U9_n_12;
  wire pwm_add_66ns_66s_cud_U9_n_13;
  wire pwm_add_66ns_66s_cud_U9_n_14;
  wire pwm_add_66ns_66s_cud_U9_n_15;
  wire pwm_add_66ns_66s_cud_U9_n_16;
  wire pwm_add_66ns_66s_cud_U9_n_17;
  wire pwm_add_66ns_66s_cud_U9_n_18;
  wire pwm_add_66ns_66s_cud_U9_n_19;
  wire pwm_add_66ns_66s_cud_U9_n_20;
  wire pwm_add_66ns_66s_cud_U9_n_21;
  wire pwm_add_66ns_66s_cud_U9_n_22;
  wire pwm_add_66ns_66s_cud_U9_n_23;
  wire pwm_add_66ns_66s_cud_U9_n_24;
  wire pwm_add_66ns_66s_cud_U9_n_25;
  wire pwm_add_66ns_66s_cud_U9_n_26;
  wire pwm_add_66ns_66s_cud_U9_n_27;
  wire pwm_add_66ns_66s_cud_U9_n_28;
  wire pwm_add_66ns_66s_cud_U9_n_29;
  wire pwm_add_66ns_66s_cud_U9_n_30;
  wire pwm_add_66ns_66s_cud_U9_n_31;
  wire pwm_add_66ns_66s_cud_U9_n_32;
  wire pwm_add_66ns_66s_cud_U9_n_33;
  wire pwm_add_66ns_66s_cud_U9_n_34;
  wire pwm_add_66ns_66s_cud_U9_n_5;
  wire pwm_add_66ns_66s_cud_U9_n_6;
  wire pwm_add_66ns_66s_cud_U9_n_7;
  wire pwm_add_66ns_66s_cud_U9_n_8;
  wire pwm_add_66ns_66s_cud_U9_n_9;
  wire pwm_ctrl_s_axi_U_n_0;
  wire pwm_ctrl_s_axi_U_n_1;
  wire pwm_ctrl_s_axi_U_n_10;
  wire pwm_ctrl_s_axi_U_n_11;
  wire pwm_ctrl_s_axi_U_n_12;
  wire pwm_ctrl_s_axi_U_n_13;
  wire pwm_ctrl_s_axi_U_n_14;
  wire pwm_ctrl_s_axi_U_n_15;
  wire pwm_ctrl_s_axi_U_n_16;
  wire pwm_ctrl_s_axi_U_n_17;
  wire pwm_ctrl_s_axi_U_n_18;
  wire pwm_ctrl_s_axi_U_n_19;
  wire pwm_ctrl_s_axi_U_n_2;
  wire pwm_ctrl_s_axi_U_n_20;
  wire pwm_ctrl_s_axi_U_n_21;
  wire pwm_ctrl_s_axi_U_n_22;
  wire pwm_ctrl_s_axi_U_n_23;
  wire pwm_ctrl_s_axi_U_n_24;
  wire pwm_ctrl_s_axi_U_n_25;
  wire pwm_ctrl_s_axi_U_n_26;
  wire pwm_ctrl_s_axi_U_n_27;
  wire pwm_ctrl_s_axi_U_n_28;
  wire pwm_ctrl_s_axi_U_n_29;
  wire pwm_ctrl_s_axi_U_n_3;
  wire pwm_ctrl_s_axi_U_n_30;
  wire pwm_ctrl_s_axi_U_n_31;
  wire pwm_ctrl_s_axi_U_n_32;
  wire pwm_ctrl_s_axi_U_n_33;
  wire pwm_ctrl_s_axi_U_n_34;
  wire pwm_ctrl_s_axi_U_n_35;
  wire pwm_ctrl_s_axi_U_n_36;
  wire pwm_ctrl_s_axi_U_n_37;
  wire pwm_ctrl_s_axi_U_n_38;
  wire pwm_ctrl_s_axi_U_n_39;
  wire pwm_ctrl_s_axi_U_n_4;
  wire pwm_ctrl_s_axi_U_n_40;
  wire pwm_ctrl_s_axi_U_n_41;
  wire pwm_ctrl_s_axi_U_n_42;
  wire pwm_ctrl_s_axi_U_n_43;
  wire pwm_ctrl_s_axi_U_n_44;
  wire pwm_ctrl_s_axi_U_n_45;
  wire pwm_ctrl_s_axi_U_n_46;
  wire pwm_ctrl_s_axi_U_n_47;
  wire pwm_ctrl_s_axi_U_n_48;
  wire pwm_ctrl_s_axi_U_n_49;
  wire pwm_ctrl_s_axi_U_n_5;
  wire pwm_ctrl_s_axi_U_n_50;
  wire pwm_ctrl_s_axi_U_n_51;
  wire pwm_ctrl_s_axi_U_n_52;
  wire pwm_ctrl_s_axi_U_n_53;
  wire pwm_ctrl_s_axi_U_n_54;
  wire pwm_ctrl_s_axi_U_n_55;
  wire pwm_ctrl_s_axi_U_n_56;
  wire pwm_ctrl_s_axi_U_n_57;
  wire pwm_ctrl_s_axi_U_n_58;
  wire pwm_ctrl_s_axi_U_n_59;
  wire pwm_ctrl_s_axi_U_n_6;
  wire pwm_ctrl_s_axi_U_n_60;
  wire pwm_ctrl_s_axi_U_n_61;
  wire pwm_ctrl_s_axi_U_n_62;
  wire pwm_ctrl_s_axi_U_n_63;
  wire pwm_ctrl_s_axi_U_n_7;
  wire pwm_ctrl_s_axi_U_n_8;
  wire pwm_ctrl_s_axi_U_n_9;
  wire pwm_ctrl_s_axi_U_n_98;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 ;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 ;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 ;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 ;
  wire [64:0]\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 ;
  wire [65:65]r_V_1_1_reg_1047;
  wire [65:65]r_V_1_2_reg_1059;
  wire \r_V_1_2_reg_1059[65]_i_1_n_0 ;
  wire [65:65]r_V_1_3_reg_1071;
  wire [65:65]r_V_1_4_reg_1083;
  wire [65:65]r_V_1_5_reg_1095;
  wire [65:65]r_V_1_reg_1035;
  wire [32:0]r_V_fu_173_p2;
  wire [32:0]r_V_reg_820;
  wire \r_V_reg_820[11]_i_2_n_0 ;
  wire \r_V_reg_820[11]_i_3_n_0 ;
  wire \r_V_reg_820[11]_i_4_n_0 ;
  wire \r_V_reg_820[11]_i_5_n_0 ;
  wire \r_V_reg_820[15]_i_2_n_0 ;
  wire \r_V_reg_820[15]_i_3_n_0 ;
  wire \r_V_reg_820[15]_i_4_n_0 ;
  wire \r_V_reg_820[15]_i_5_n_0 ;
  wire \r_V_reg_820[19]_i_2_n_0 ;
  wire \r_V_reg_820[19]_i_3_n_0 ;
  wire \r_V_reg_820[19]_i_4_n_0 ;
  wire \r_V_reg_820[19]_i_5_n_0 ;
  wire \r_V_reg_820[23]_i_2_n_0 ;
  wire \r_V_reg_820[23]_i_3_n_0 ;
  wire \r_V_reg_820[23]_i_4_n_0 ;
  wire \r_V_reg_820[23]_i_5_n_0 ;
  wire \r_V_reg_820[27]_i_2_n_0 ;
  wire \r_V_reg_820[27]_i_3_n_0 ;
  wire \r_V_reg_820[27]_i_4_n_0 ;
  wire \r_V_reg_820[27]_i_5_n_0 ;
  wire \r_V_reg_820[31]_i_2_n_0 ;
  wire \r_V_reg_820[31]_i_3_n_0 ;
  wire \r_V_reg_820[31]_i_4_n_0 ;
  wire \r_V_reg_820[31]_i_5_n_0 ;
  wire \r_V_reg_820[3]_i_2_n_0 ;
  wire \r_V_reg_820[3]_i_3_n_0 ;
  wire \r_V_reg_820[3]_i_4_n_0 ;
  wire \r_V_reg_820[3]_i_5_n_0 ;
  wire \r_V_reg_820[7]_i_2_n_0 ;
  wire \r_V_reg_820[7]_i_3_n_0 ;
  wire \r_V_reg_820[7]_i_4_n_0 ;
  wire \r_V_reg_820[7]_i_5_n_0 ;
  wire \r_V_reg_820_reg[11]_i_1_n_0 ;
  wire \r_V_reg_820_reg[11]_i_1_n_1 ;
  wire \r_V_reg_820_reg[11]_i_1_n_2 ;
  wire \r_V_reg_820_reg[11]_i_1_n_3 ;
  wire \r_V_reg_820_reg[15]_i_1_n_0 ;
  wire \r_V_reg_820_reg[15]_i_1_n_1 ;
  wire \r_V_reg_820_reg[15]_i_1_n_2 ;
  wire \r_V_reg_820_reg[15]_i_1_n_3 ;
  wire \r_V_reg_820_reg[19]_i_1_n_0 ;
  wire \r_V_reg_820_reg[19]_i_1_n_1 ;
  wire \r_V_reg_820_reg[19]_i_1_n_2 ;
  wire \r_V_reg_820_reg[19]_i_1_n_3 ;
  wire \r_V_reg_820_reg[23]_i_1_n_0 ;
  wire \r_V_reg_820_reg[23]_i_1_n_1 ;
  wire \r_V_reg_820_reg[23]_i_1_n_2 ;
  wire \r_V_reg_820_reg[23]_i_1_n_3 ;
  wire \r_V_reg_820_reg[27]_i_1_n_0 ;
  wire \r_V_reg_820_reg[27]_i_1_n_1 ;
  wire \r_V_reg_820_reg[27]_i_1_n_2 ;
  wire \r_V_reg_820_reg[27]_i_1_n_3 ;
  wire \r_V_reg_820_reg[31]_i_1_n_0 ;
  wire \r_V_reg_820_reg[31]_i_1_n_1 ;
  wire \r_V_reg_820_reg[31]_i_1_n_2 ;
  wire \r_V_reg_820_reg[31]_i_1_n_3 ;
  wire \r_V_reg_820_reg[3]_i_1_n_0 ;
  wire \r_V_reg_820_reg[3]_i_1_n_1 ;
  wire \r_V_reg_820_reg[3]_i_1_n_2 ;
  wire \r_V_reg_820_reg[3]_i_1_n_3 ;
  wire \r_V_reg_820_reg[7]_i_1_n_0 ;
  wire \r_V_reg_820_reg[7]_i_1_n_1 ;
  wire \r_V_reg_820_reg[7]_i_1_n_2 ;
  wire \r_V_reg_820_reg[7]_i_1_n_3 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_3_n_0 ;
  wire \rdata_reg[11]_i_3_n_0 ;
  wire \rdata_reg[12]_i_3_n_0 ;
  wire \rdata_reg[13]_i_3_n_0 ;
  wire \rdata_reg[14]_i_3_n_0 ;
  wire \rdata_reg[15]_i_3_n_0 ;
  wire \rdata_reg[16]_i_3_n_0 ;
  wire \rdata_reg[17]_i_3_n_0 ;
  wire \rdata_reg[18]_i_3_n_0 ;
  wire \rdata_reg[19]_i_3_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_3_n_0 ;
  wire \rdata_reg[21]_i_3_n_0 ;
  wire \rdata_reg[22]_i_3_n_0 ;
  wire \rdata_reg[23]_i_3_n_0 ;
  wire \rdata_reg[24]_i_3_n_0 ;
  wire \rdata_reg[25]_i_3_n_0 ;
  wire \rdata_reg[26]_i_3_n_0 ;
  wire \rdata_reg[27]_i_3_n_0 ;
  wire \rdata_reg[28]_i_3_n_0 ;
  wire \rdata_reg[29]_i_3_n_0 ;
  wire \rdata_reg[2]_i_4_n_0 ;
  wire \rdata_reg[30]_i_3_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[31]_i_6_n_0 ;
  wire \rdata_reg[3]_i_4_n_0 ;
  wire \rdata_reg[4]_i_3_n_0 ;
  wire \rdata_reg[5]_i_3_n_0 ;
  wire \rdata_reg[6]_i_3_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_3_n_0 ;
  wire \rdata_reg[9]_i_3_n_0 ;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire [5:2]tmp10_demorgan_fu_662_p6;
  wire [1:0]tmp9_demorgan_cast_fu_646_p1;
  wire tmp_10_1_fu_606_p2;
  wire \tmp_10_1_reg_1142[0]_i_10_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_12_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_13_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_14_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_15_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_16_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_17_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_18_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_19_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_28_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_29_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_30_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_31_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_33_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_34_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_35_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_36_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_37_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_38_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_39_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_3_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_40_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_49_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_4_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_50_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_51_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_52_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_53_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_54_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_55_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_56_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_57_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_58_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_59_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_5_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_60_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_69_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_6_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_70_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_71_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_72_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_7_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_81_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_82_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_83_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_84_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_8_n_0 ;
  wire \tmp_10_1_reg_1142[0]_i_9_n_0 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_11_n_0 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_11_n_1 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_11_n_2 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_11_n_3 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_1_n_1 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_1_n_2 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_1_n_3 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_2_n_0 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_2_n_1 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_2_n_2 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_2_n_3 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_32_n_0 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_32_n_1 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_32_n_2 ;
  wire \tmp_10_1_reg_1142_reg[0]_i_32_n_3 ;
  wire tmp_10_2_fu_611_p2;
  wire \tmp_10_2_reg_1147[0]_i_10_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_11_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_13_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_14_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_15_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_16_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_17_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_18_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_19_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_1_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_20_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_29_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_30_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_31_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_32_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_34_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_35_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_36_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_37_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_38_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_39_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_40_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_41_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_4_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_50_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_51_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_52_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_53_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_54_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_55_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_56_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_57_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_58_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_59_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_5_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_60_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_61_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_6_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_70_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_71_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_72_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_73_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_7_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_82_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_83_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_84_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_85_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_8_n_0 ;
  wire \tmp_10_2_reg_1147[0]_i_9_n_0 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_12_n_0 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_12_n_1 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_12_n_2 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_12_n_3 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_2_n_1 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_2_n_2 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_2_n_3 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_33_n_0 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_33_n_1 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_33_n_2 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_33_n_3 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_3_n_0 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_3_n_1 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_3_n_2 ;
  wire \tmp_10_2_reg_1147_reg[0]_i_3_n_3 ;
  wire tmp_10_3_fu_616_p2;
  wire \tmp_10_3_reg_1152[0]_i_10_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_12_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_13_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_14_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_15_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_16_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_17_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_18_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_19_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_28_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_29_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_30_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_31_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_33_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_34_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_35_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_36_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_37_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_38_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_39_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_3_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_40_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_49_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_4_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_50_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_51_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_52_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_53_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_54_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_55_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_56_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_57_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_58_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_59_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_5_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_60_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_69_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_6_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_70_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_71_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_72_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_7_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_81_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_82_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_83_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_84_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_8_n_0 ;
  wire \tmp_10_3_reg_1152[0]_i_9_n_0 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_11_n_0 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_11_n_1 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_11_n_2 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_11_n_3 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_1_n_1 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_1_n_2 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_1_n_3 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_2_n_0 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_2_n_1 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_2_n_2 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_2_n_3 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_32_n_0 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_32_n_1 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_32_n_2 ;
  wire \tmp_10_3_reg_1152_reg[0]_i_32_n_3 ;
  wire tmp_10_4_fu_621_p2;
  wire \tmp_10_4_reg_1157[0]_i_10_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_12_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_13_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_14_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_15_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_16_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_17_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_18_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_19_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_28_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_29_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_30_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_31_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_33_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_34_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_35_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_36_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_37_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_38_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_39_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_3_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_40_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_49_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_4_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_50_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_51_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_52_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_53_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_54_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_55_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_56_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_57_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_58_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_59_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_5_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_60_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_69_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_6_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_70_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_71_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_72_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_7_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_81_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_82_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_83_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_84_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_8_n_0 ;
  wire \tmp_10_4_reg_1157[0]_i_9_n_0 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_11_n_0 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_11_n_1 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_11_n_2 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_11_n_3 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_1_n_1 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_1_n_2 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_1_n_3 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_2_n_0 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_2_n_1 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_2_n_2 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_2_n_3 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_32_n_0 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_32_n_1 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_32_n_2 ;
  wire \tmp_10_4_reg_1157_reg[0]_i_32_n_3 ;
  wire tmp_10_5_fu_626_p2;
  wire \tmp_10_5_reg_1162[0]_i_10_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_12_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_13_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_14_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_15_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_16_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_17_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_18_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_19_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_28_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_29_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_30_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_31_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_33_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_34_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_35_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_36_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_37_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_38_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_39_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_3_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_40_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_49_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_4_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_50_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_51_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_52_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_53_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_54_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_55_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_56_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_57_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_58_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_59_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_5_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_60_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_69_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_6_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_70_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_71_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_72_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_7_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_81_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_82_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_83_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_84_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_8_n_0 ;
  wire \tmp_10_5_reg_1162[0]_i_9_n_0 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_11_n_0 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_11_n_1 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_11_n_2 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_11_n_3 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_1_n_1 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_1_n_2 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_1_n_3 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_2_n_0 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_2_n_1 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_2_n_2 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_2_n_3 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_32_n_0 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_32_n_1 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_32_n_2 ;
  wire \tmp_10_5_reg_1162_reg[0]_i_32_n_3 ;
  wire [31:0]tmp_11_fu_499_p3;
  wire [31:0]tmp_12_reg_1052;
  wire [31:0]tmp_13_fu_462_p2;
  wire [31:0]tmp_13_reg_1112;
  wire tmp_13_reg_11120;
  wire \tmp_13_reg_1112_reg[12]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[12]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[12]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[12]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[16]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[16]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[16]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[16]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[20]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[20]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[20]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[20]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[24]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[24]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[24]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[24]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[28]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[28]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[28]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[28]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[31]_i_2_n_2 ;
  wire \tmp_13_reg_1112_reg[31]_i_2_n_3 ;
  wire \tmp_13_reg_1112_reg[4]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[4]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[4]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[4]_i_1_n_3 ;
  wire \tmp_13_reg_1112_reg[8]_i_1_n_0 ;
  wire \tmp_13_reg_1112_reg[8]_i_1_n_1 ;
  wire \tmp_13_reg_1112_reg[8]_i_1_n_2 ;
  wire \tmp_13_reg_1112_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_15_fu_518_p3;
  wire [31:0]tmp_16_reg_1064;
  wire [31:0]tmp_17_fu_467_p2;
  wire [31:0]tmp_17_reg_1117;
  wire tmp_17_reg_11170;
  wire \tmp_17_reg_1117_reg[12]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[12]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[12]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[12]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[16]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[16]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[16]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[16]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[20]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[20]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[20]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[20]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[24]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[24]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[24]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[24]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[28]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[28]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[28]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[28]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[31]_i_2_n_2 ;
  wire \tmp_17_reg_1117_reg[31]_i_2_n_3 ;
  wire \tmp_17_reg_1117_reg[4]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[4]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[4]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[4]_i_1_n_3 ;
  wire \tmp_17_reg_1117_reg[8]_i_1_n_0 ;
  wire \tmp_17_reg_1117_reg[8]_i_1_n_1 ;
  wire \tmp_17_reg_1117_reg[8]_i_1_n_2 ;
  wire \tmp_17_reg_1117_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_19_fu_537_p3;
  wire [31:0]tmp_20_reg_1076;
  wire [31:0]tmp_21_fu_472_p2;
  wire [31:0]tmp_21_reg_1122;
  wire tmp_21_reg_11220;
  wire \tmp_21_reg_1122_reg[12]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[12]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[12]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[12]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[16]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[16]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[16]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[16]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[20]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[20]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[20]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[20]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[24]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[24]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[24]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[24]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[28]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[28]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[28]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[28]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[31]_i_2_n_2 ;
  wire \tmp_21_reg_1122_reg[31]_i_2_n_3 ;
  wire \tmp_21_reg_1122_reg[4]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[4]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[4]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[4]_i_1_n_3 ;
  wire \tmp_21_reg_1122_reg[8]_i_1_n_0 ;
  wire \tmp_21_reg_1122_reg[8]_i_1_n_1 ;
  wire \tmp_21_reg_1122_reg[8]_i_1_n_2 ;
  wire \tmp_21_reg_1122_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_23_fu_556_p3;
  wire [31:0]tmp_24_reg_1088;
  wire [31:0]tmp_25_fu_477_p2;
  wire [31:0]tmp_25_reg_1127;
  wire tmp_25_reg_11270;
  wire \tmp_25_reg_1127_reg[12]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[12]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[12]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[12]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[16]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[16]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[16]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[16]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[20]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[20]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[20]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[20]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[24]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[24]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[24]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[24]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[28]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[28]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[28]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[28]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[31]_i_2_n_2 ;
  wire \tmp_25_reg_1127_reg[31]_i_2_n_3 ;
  wire \tmp_25_reg_1127_reg[4]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[4]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[4]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[4]_i_1_n_3 ;
  wire \tmp_25_reg_1127_reg[8]_i_1_n_0 ;
  wire \tmp_25_reg_1127_reg[8]_i_1_n_1 ;
  wire \tmp_25_reg_1127_reg[8]_i_1_n_2 ;
  wire \tmp_25_reg_1127_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_27_fu_575_p3;
  wire [31:0]tmp_28_reg_1100;
  wire [31:0]tmp_29_fu_482_p2;
  wire [31:0]tmp_29_reg_1132;
  wire tmp_29_reg_11320;
  wire \tmp_29_reg_1132_reg[12]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[12]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[12]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[12]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[16]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[16]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[16]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[16]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[20]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[20]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[20]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[20]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[24]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[24]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[24]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[24]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[28]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[28]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[28]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[28]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[31]_i_2_n_2 ;
  wire \tmp_29_reg_1132_reg[31]_i_2_n_3 ;
  wire \tmp_29_reg_1132_reg[4]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[4]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[4]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[4]_i_1_n_3 ;
  wire \tmp_29_reg_1132_reg[8]_i_1_n_0 ;
  wire \tmp_29_reg_1132_reg[8]_i_1_n_1 ;
  wire \tmp_29_reg_1132_reg[8]_i_1_n_2 ;
  wire \tmp_29_reg_1132_reg[8]_i_1_n_3 ;
  wire tmp_2_fu_210_p2;
  wire \tmp_2_reg_852[0]_i_10_n_0 ;
  wire \tmp_2_reg_852[0]_i_12_n_0 ;
  wire \tmp_2_reg_852[0]_i_13_n_0 ;
  wire \tmp_2_reg_852[0]_i_14_n_0 ;
  wire \tmp_2_reg_852[0]_i_15_n_0 ;
  wire \tmp_2_reg_852[0]_i_16_n_0 ;
  wire \tmp_2_reg_852[0]_i_17_n_0 ;
  wire \tmp_2_reg_852[0]_i_18_n_0 ;
  wire \tmp_2_reg_852[0]_i_19_n_0 ;
  wire \tmp_2_reg_852[0]_i_21_n_0 ;
  wire \tmp_2_reg_852[0]_i_22_n_0 ;
  wire \tmp_2_reg_852[0]_i_23_n_0 ;
  wire \tmp_2_reg_852[0]_i_24_n_0 ;
  wire \tmp_2_reg_852[0]_i_25_n_0 ;
  wire \tmp_2_reg_852[0]_i_26_n_0 ;
  wire \tmp_2_reg_852[0]_i_27_n_0 ;
  wire \tmp_2_reg_852[0]_i_28_n_0 ;
  wire \tmp_2_reg_852[0]_i_29_n_0 ;
  wire \tmp_2_reg_852[0]_i_30_n_0 ;
  wire \tmp_2_reg_852[0]_i_31_n_0 ;
  wire \tmp_2_reg_852[0]_i_32_n_0 ;
  wire \tmp_2_reg_852[0]_i_33_n_0 ;
  wire \tmp_2_reg_852[0]_i_34_n_0 ;
  wire \tmp_2_reg_852[0]_i_35_n_0 ;
  wire \tmp_2_reg_852[0]_i_36_n_0 ;
  wire \tmp_2_reg_852[0]_i_3_n_0 ;
  wire \tmp_2_reg_852[0]_i_4_n_0 ;
  wire \tmp_2_reg_852[0]_i_5_n_0 ;
  wire \tmp_2_reg_852[0]_i_6_n_0 ;
  wire \tmp_2_reg_852[0]_i_7_n_0 ;
  wire \tmp_2_reg_852[0]_i_8_n_0 ;
  wire \tmp_2_reg_852[0]_i_9_n_0 ;
  wire \tmp_2_reg_852_reg[0]_i_11_n_0 ;
  wire \tmp_2_reg_852_reg[0]_i_11_n_1 ;
  wire \tmp_2_reg_852_reg[0]_i_11_n_2 ;
  wire \tmp_2_reg_852_reg[0]_i_11_n_3 ;
  wire \tmp_2_reg_852_reg[0]_i_1_n_1 ;
  wire \tmp_2_reg_852_reg[0]_i_1_n_2 ;
  wire \tmp_2_reg_852_reg[0]_i_1_n_3 ;
  wire \tmp_2_reg_852_reg[0]_i_20_n_0 ;
  wire \tmp_2_reg_852_reg[0]_i_20_n_1 ;
  wire \tmp_2_reg_852_reg[0]_i_20_n_2 ;
  wire \tmp_2_reg_852_reg[0]_i_20_n_3 ;
  wire \tmp_2_reg_852_reg[0]_i_2_n_0 ;
  wire \tmp_2_reg_852_reg[0]_i_2_n_1 ;
  wire \tmp_2_reg_852_reg[0]_i_2_n_2 ;
  wire \tmp_2_reg_852_reg[0]_i_2_n_3 ;
  wire \tmp_2_reg_852_reg_n_0_[0] ;
  wire [31:0]tmp_31_fu_594_p3;
  wire [30:0]tmp_32_reg_910;
  wire [30:0]tmp_34_reg_920;
  wire [30:0]tmp_36_reg_930;
  wire [30:0]tmp_38_reg_940;
  wire [30:0]tmp_40_reg_950;
  wire [30:0]tmp_42_reg_960;
  wire tmp_4_fu_188_p2;
  wire \tmp_5_1_reg_990[0]_i_1_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_2_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_3_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_4_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_5_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_6_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_7_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_8_n_0 ;
  wire \tmp_5_1_reg_990[0]_i_9_n_0 ;
  wire \tmp_5_1_reg_990_reg_n_0_[0] ;
  wire \tmp_5_2_reg_1000[0]_i_10_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_1_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_2_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_3_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_4_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_5_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_6_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_7_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_8_n_0 ;
  wire \tmp_5_2_reg_1000[0]_i_9_n_0 ;
  wire \tmp_5_2_reg_1000_reg_n_0_[0] ;
  wire \tmp_5_3_reg_1010[0]_i_1_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_2_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_3_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_4_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_5_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_6_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_7_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_8_n_0 ;
  wire \tmp_5_3_reg_1010[0]_i_9_n_0 ;
  wire \tmp_5_3_reg_1010_reg_n_0_[0] ;
  wire \tmp_5_4_reg_1020[0]_i_1_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_2_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_3_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_4_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_5_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_6_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_7_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_8_n_0 ;
  wire \tmp_5_4_reg_1020[0]_i_9_n_0 ;
  wire \tmp_5_4_reg_1020_reg_n_0_[0] ;
  wire \tmp_5_5_reg_1030[0]_i_1_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_2_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_3_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_4_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_5_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_6_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_7_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_8_n_0 ;
  wire \tmp_5_5_reg_1030[0]_i_9_n_0 ;
  wire \tmp_5_5_reg_1030_reg_n_0_[0] ;
  wire \tmp_5_reg_980[0]_i_1_n_0 ;
  wire \tmp_5_reg_980[0]_i_2_n_0 ;
  wire \tmp_5_reg_980[0]_i_3_n_0 ;
  wire \tmp_5_reg_980[0]_i_4_n_0 ;
  wire \tmp_5_reg_980[0]_i_5_n_0 ;
  wire \tmp_5_reg_980[0]_i_6_n_0 ;
  wire \tmp_5_reg_980[0]_i_7_n_0 ;
  wire \tmp_5_reg_980[0]_i_8_n_0 ;
  wire \tmp_5_reg_980[0]_i_9_n_0 ;
  wire \tmp_5_reg_980_reg_n_0_[0] ;
  wire tmp_6_fu_601_p2;
  wire \tmp_6_reg_1137[0]_i_10_n_0 ;
  wire \tmp_6_reg_1137[0]_i_12_n_0 ;
  wire \tmp_6_reg_1137[0]_i_13_n_0 ;
  wire \tmp_6_reg_1137[0]_i_14_n_0 ;
  wire \tmp_6_reg_1137[0]_i_15_n_0 ;
  wire \tmp_6_reg_1137[0]_i_16_n_0 ;
  wire \tmp_6_reg_1137[0]_i_17_n_0 ;
  wire \tmp_6_reg_1137[0]_i_18_n_0 ;
  wire \tmp_6_reg_1137[0]_i_19_n_0 ;
  wire \tmp_6_reg_1137[0]_i_28_n_0 ;
  wire \tmp_6_reg_1137[0]_i_29_n_0 ;
  wire \tmp_6_reg_1137[0]_i_30_n_0 ;
  wire \tmp_6_reg_1137[0]_i_31_n_0 ;
  wire \tmp_6_reg_1137[0]_i_33_n_0 ;
  wire \tmp_6_reg_1137[0]_i_34_n_0 ;
  wire \tmp_6_reg_1137[0]_i_35_n_0 ;
  wire \tmp_6_reg_1137[0]_i_36_n_0 ;
  wire \tmp_6_reg_1137[0]_i_37_n_0 ;
  wire \tmp_6_reg_1137[0]_i_38_n_0 ;
  wire \tmp_6_reg_1137[0]_i_39_n_0 ;
  wire \tmp_6_reg_1137[0]_i_3_n_0 ;
  wire \tmp_6_reg_1137[0]_i_40_n_0 ;
  wire \tmp_6_reg_1137[0]_i_49_n_0 ;
  wire \tmp_6_reg_1137[0]_i_4_n_0 ;
  wire \tmp_6_reg_1137[0]_i_50_n_0 ;
  wire \tmp_6_reg_1137[0]_i_51_n_0 ;
  wire \tmp_6_reg_1137[0]_i_52_n_0 ;
  wire \tmp_6_reg_1137[0]_i_53_n_0 ;
  wire \tmp_6_reg_1137[0]_i_54_n_0 ;
  wire \tmp_6_reg_1137[0]_i_55_n_0 ;
  wire \tmp_6_reg_1137[0]_i_56_n_0 ;
  wire \tmp_6_reg_1137[0]_i_57_n_0 ;
  wire \tmp_6_reg_1137[0]_i_58_n_0 ;
  wire \tmp_6_reg_1137[0]_i_59_n_0 ;
  wire \tmp_6_reg_1137[0]_i_5_n_0 ;
  wire \tmp_6_reg_1137[0]_i_60_n_0 ;
  wire \tmp_6_reg_1137[0]_i_69_n_0 ;
  wire \tmp_6_reg_1137[0]_i_6_n_0 ;
  wire \tmp_6_reg_1137[0]_i_70_n_0 ;
  wire \tmp_6_reg_1137[0]_i_71_n_0 ;
  wire \tmp_6_reg_1137[0]_i_72_n_0 ;
  wire \tmp_6_reg_1137[0]_i_7_n_0 ;
  wire \tmp_6_reg_1137[0]_i_81_n_0 ;
  wire \tmp_6_reg_1137[0]_i_82_n_0 ;
  wire \tmp_6_reg_1137[0]_i_83_n_0 ;
  wire \tmp_6_reg_1137[0]_i_84_n_0 ;
  wire \tmp_6_reg_1137[0]_i_8_n_0 ;
  wire \tmp_6_reg_1137[0]_i_9_n_0 ;
  wire \tmp_6_reg_1137_reg[0]_i_11_n_0 ;
  wire \tmp_6_reg_1137_reg[0]_i_11_n_1 ;
  wire \tmp_6_reg_1137_reg[0]_i_11_n_2 ;
  wire \tmp_6_reg_1137_reg[0]_i_11_n_3 ;
  wire \tmp_6_reg_1137_reg[0]_i_1_n_1 ;
  wire \tmp_6_reg_1137_reg[0]_i_1_n_2 ;
  wire \tmp_6_reg_1137_reg[0]_i_1_n_3 ;
  wire \tmp_6_reg_1137_reg[0]_i_2_n_0 ;
  wire \tmp_6_reg_1137_reg[0]_i_2_n_1 ;
  wire \tmp_6_reg_1137_reg[0]_i_2_n_2 ;
  wire \tmp_6_reg_1137_reg[0]_i_2_n_3 ;
  wire \tmp_6_reg_1137_reg[0]_i_32_n_0 ;
  wire \tmp_6_reg_1137_reg[0]_i_32_n_1 ;
  wire \tmp_6_reg_1137_reg[0]_i_32_n_2 ;
  wire \tmp_6_reg_1137_reg[0]_i_32_n_3 ;
  wire [31:0]tmp_7_reg_1040;
  wire [31:0]tmp_9_fu_457_p2;
  wire [31:0]tmp_9_reg_1107;
  wire tmp_9_reg_11070;
  wire \tmp_9_reg_1107_reg[12]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[12]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[12]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[12]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[16]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[16]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[16]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[16]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[20]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[20]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[20]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[20]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[24]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[24]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[24]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[24]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[28]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[28]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[28]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[28]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[31]_i_2_n_2 ;
  wire \tmp_9_reg_1107_reg[31]_i_2_n_3 ;
  wire \tmp_9_reg_1107_reg[4]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[4]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[4]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[4]_i_1_n_3 ;
  wire \tmp_9_reg_1107_reg[8]_i_1_n_0 ;
  wire \tmp_9_reg_1107_reg[8]_i_1_n_1 ;
  wire \tmp_9_reg_1107_reg[8]_i_1_n_2 ;
  wire \tmp_9_reg_1107_reg[8]_i_1_n_3 ;
  wire tmp_fu_183_p2;
  wire tmp_reg_841;
  wire \tmp_reg_841[0]_i_10_n_0 ;
  wire \tmp_reg_841[0]_i_12_n_0 ;
  wire \tmp_reg_841[0]_i_13_n_0 ;
  wire \tmp_reg_841[0]_i_14_n_0 ;
  wire \tmp_reg_841[0]_i_15_n_0 ;
  wire \tmp_reg_841[0]_i_16_n_0 ;
  wire \tmp_reg_841[0]_i_17_n_0 ;
  wire \tmp_reg_841[0]_i_18_n_0 ;
  wire \tmp_reg_841[0]_i_19_n_0 ;
  wire \tmp_reg_841[0]_i_21_n_0 ;
  wire \tmp_reg_841[0]_i_22_n_0 ;
  wire \tmp_reg_841[0]_i_23_n_0 ;
  wire \tmp_reg_841[0]_i_24_n_0 ;
  wire \tmp_reg_841[0]_i_25_n_0 ;
  wire \tmp_reg_841[0]_i_26_n_0 ;
  wire \tmp_reg_841[0]_i_27_n_0 ;
  wire \tmp_reg_841[0]_i_28_n_0 ;
  wire \tmp_reg_841[0]_i_29_n_0 ;
  wire \tmp_reg_841[0]_i_30_n_0 ;
  wire \tmp_reg_841[0]_i_31_n_0 ;
  wire \tmp_reg_841[0]_i_32_n_0 ;
  wire \tmp_reg_841[0]_i_33_n_0 ;
  wire \tmp_reg_841[0]_i_34_n_0 ;
  wire \tmp_reg_841[0]_i_35_n_0 ;
  wire \tmp_reg_841[0]_i_36_n_0 ;
  wire \tmp_reg_841[0]_i_3_n_0 ;
  wire \tmp_reg_841[0]_i_4_n_0 ;
  wire \tmp_reg_841[0]_i_5_n_0 ;
  wire \tmp_reg_841[0]_i_6_n_0 ;
  wire \tmp_reg_841[0]_i_7_n_0 ;
  wire \tmp_reg_841[0]_i_8_n_0 ;
  wire \tmp_reg_841[0]_i_9_n_0 ;
  wire \tmp_reg_841_reg[0]_i_11_n_0 ;
  wire \tmp_reg_841_reg[0]_i_11_n_1 ;
  wire \tmp_reg_841_reg[0]_i_11_n_2 ;
  wire \tmp_reg_841_reg[0]_i_11_n_3 ;
  wire \tmp_reg_841_reg[0]_i_1_n_1 ;
  wire \tmp_reg_841_reg[0]_i_1_n_2 ;
  wire \tmp_reg_841_reg[0]_i_1_n_3 ;
  wire \tmp_reg_841_reg[0]_i_20_n_0 ;
  wire \tmp_reg_841_reg[0]_i_20_n_1 ;
  wire \tmp_reg_841_reg[0]_i_20_n_2 ;
  wire \tmp_reg_841_reg[0]_i_20_n_3 ;
  wire \tmp_reg_841_reg[0]_i_2_n_0 ;
  wire \tmp_reg_841_reg[0]_i_2_n_1 ;
  wire \tmp_reg_841_reg[0]_i_2_n_2 ;
  wire \tmp_reg_841_reg[0]_i_2_n_3 ;
  wire [62:31]tmp_s_fu_305_p3;
  wire ult_fu_199_p2;
  wire [3:2]\NLW_accumulator_V_load_o_reg_1167_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_accumulator_V_load_o_reg_1167_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_859_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_859_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_859_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_859_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_reg_820_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_reg_820_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1142_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1142_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1142_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1142_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1147_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1147_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1147_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1147_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1152_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1152_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1152_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1152_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1157_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1157_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1157_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1157_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1162_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1162_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1162_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1162_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_reg_1112_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_13_reg_1112_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_17_reg_1117_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_17_reg_1117_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_21_reg_1122_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_21_reg_1122_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_25_reg_1127_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_25_reg_1127_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_29_reg_1132_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_29_reg_1132_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_852_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_852_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_852_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_852_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1137_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1137_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1137_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1137_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_9_reg_1107_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_9_reg_1107_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_841_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_841_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_841_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_841_reg[0]_i_20_O_UNCONNECTED ;

  assign s_axi_ctrl_BRESP[1] = \<const0> ;
  assign s_axi_ctrl_BRESP[0] = \<const0> ;
  assign s_axi_ctrl_RRESP[1] = \<const0> ;
  assign s_axi_ctrl_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h8)) 
    \accumulator_V[31]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(accumulator_V));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulator_V_load_o_reg_1167[0]_i_1 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .O(accumulator_V_load_o_fu_631_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \accumulator_V_load_o_reg_1167[31]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ));
  FDRE \accumulator_V_load_o_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[0]),
        .Q(accumulator_V_load_o_reg_1167[0]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[10] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[10]),
        .Q(accumulator_V_load_o_reg_1167[10]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[11] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[11]),
        .Q(accumulator_V_load_o_reg_1167[11]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[12] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[12]),
        .Q(accumulator_V_load_o_reg_1167[12]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[12]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[8]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[12]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[12]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[12]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[12:9]),
        .S({\accumulator_V_reg_n_0_[12] ,\accumulator_V_reg_n_0_[11] ,\accumulator_V_reg_n_0_[10] ,\accumulator_V_reg_n_0_[9] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[13] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[13]),
        .Q(accumulator_V_load_o_reg_1167[13]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[14] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[14]),
        .Q(accumulator_V_load_o_reg_1167[14]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[15] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[15]),
        .Q(accumulator_V_load_o_reg_1167[15]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[16] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[16]),
        .Q(accumulator_V_load_o_reg_1167[16]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[16]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[12]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[16]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[16]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[16]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[16:13]),
        .S({\accumulator_V_reg_n_0_[16] ,\accumulator_V_reg_n_0_[15] ,\accumulator_V_reg_n_0_[14] ,\accumulator_V_reg_n_0_[13] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[17] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[17]),
        .Q(accumulator_V_load_o_reg_1167[17]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[18] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[18]),
        .Q(accumulator_V_load_o_reg_1167[18]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[19] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[19]),
        .Q(accumulator_V_load_o_reg_1167[19]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[1]),
        .Q(accumulator_V_load_o_reg_1167[1]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[20] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[20]),
        .Q(accumulator_V_load_o_reg_1167[20]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[20]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[16]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[20]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[20]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[20]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[20:17]),
        .S({\accumulator_V_reg_n_0_[20] ,\accumulator_V_reg_n_0_[19] ,\accumulator_V_reg_n_0_[18] ,\accumulator_V_reg_n_0_[17] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[21] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[21]),
        .Q(accumulator_V_load_o_reg_1167[21]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[22] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[22]),
        .Q(accumulator_V_load_o_reg_1167[22]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[23] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[23]),
        .Q(accumulator_V_load_o_reg_1167[23]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[24] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[24]),
        .Q(accumulator_V_load_o_reg_1167[24]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[24]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[20]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[24]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[24]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[24]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[24:21]),
        .S({\accumulator_V_reg_n_0_[24] ,\accumulator_V_reg_n_0_[23] ,\accumulator_V_reg_n_0_[22] ,\accumulator_V_reg_n_0_[21] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[25] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[25]),
        .Q(accumulator_V_load_o_reg_1167[25]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[26] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[26]),
        .Q(accumulator_V_load_o_reg_1167[26]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[27] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[27]),
        .Q(accumulator_V_load_o_reg_1167[27]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[28] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[28]),
        .Q(accumulator_V_load_o_reg_1167[28]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[28]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[24]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[28]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[28]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[28]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[28:25]),
        .S({\accumulator_V_reg_n_0_[28] ,\accumulator_V_reg_n_0_[27] ,\accumulator_V_reg_n_0_[26] ,\accumulator_V_reg_n_0_[25] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[29] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[29]),
        .Q(accumulator_V_load_o_reg_1167[29]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[2] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[2]),
        .Q(accumulator_V_load_o_reg_1167[2]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[30] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[30]),
        .Q(accumulator_V_load_o_reg_1167[30]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[31] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[31]),
        .Q(accumulator_V_load_o_reg_1167[31]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[31]_i_2 
       (.CI(\accumulator_V_load_o_reg_1167_reg[28]_i_1_n_0 ),
        .CO({\NLW_accumulator_V_load_o_reg_1167_reg[31]_i_2_CO_UNCONNECTED [3:2],\accumulator_V_load_o_reg_1167_reg[31]_i_2_n_2 ,\accumulator_V_load_o_reg_1167_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accumulator_V_load_o_reg_1167_reg[31]_i_2_O_UNCONNECTED [3],accumulator_V_load_o_fu_631_p2[31:29]}),
        .S({1'b0,\accumulator_V_reg_n_0_[31] ,\accumulator_V_reg_n_0_[30] ,\accumulator_V_reg_n_0_[29] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[3] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[3]),
        .Q(accumulator_V_load_o_reg_1167[3]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[4] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[4]),
        .Q(accumulator_V_load_o_reg_1167[4]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\accumulator_V_load_o_reg_1167_reg[4]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[4]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[4]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[4]_i_1_n_3 }),
        .CYINIT(\accumulator_V_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[4:1]),
        .S({\accumulator_V_reg_n_0_[4] ,\accumulator_V_reg_n_0_[3] ,\accumulator_V_reg_n_0_[2] ,\accumulator_V_reg_n_0_[1] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[5] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[5]),
        .Q(accumulator_V_load_o_reg_1167[5]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[6] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[6]),
        .Q(accumulator_V_load_o_reg_1167[6]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[7] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[7]),
        .Q(accumulator_V_load_o_reg_1167[7]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_1167_reg[8] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[8]),
        .Q(accumulator_V_load_o_reg_1167[8]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_1167_reg[8]_i_1 
       (.CI(\accumulator_V_load_o_reg_1167_reg[4]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_1167_reg[8]_i_1_n_0 ,\accumulator_V_load_o_reg_1167_reg[8]_i_1_n_1 ,\accumulator_V_load_o_reg_1167_reg[8]_i_1_n_2 ,\accumulator_V_load_o_reg_1167_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_631_p2[8:5]),
        .S({\accumulator_V_reg_n_0_[8] ,\accumulator_V_reg_n_0_[7] ,\accumulator_V_reg_n_0_[6] ,\accumulator_V_reg_n_0_[5] }));
  FDRE \accumulator_V_load_o_reg_1167_reg[9] 
       (.C(ap_clk),
        .CE(\accumulator_V_load_o_reg_1167[31]_i_1_n_0 ),
        .D(accumulator_V_load_o_fu_631_p2[9]),
        .Q(accumulator_V_load_o_reg_1167[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[0]),
        .Q(\accumulator_V_reg_n_0_[0] ),
        .S(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[10]),
        .Q(\accumulator_V_reg_n_0_[10] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[11]),
        .Q(\accumulator_V_reg_n_0_[11] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[12]),
        .Q(\accumulator_V_reg_n_0_[12] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[13]),
        .Q(\accumulator_V_reg_n_0_[13] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[14]),
        .Q(\accumulator_V_reg_n_0_[14] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[15]),
        .Q(\accumulator_V_reg_n_0_[15] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[16]),
        .Q(\accumulator_V_reg_n_0_[16] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[17]),
        .Q(\accumulator_V_reg_n_0_[17] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[18]),
        .Q(\accumulator_V_reg_n_0_[18] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[19]),
        .Q(\accumulator_V_reg_n_0_[19] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[1]),
        .Q(\accumulator_V_reg_n_0_[1] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[20]),
        .Q(\accumulator_V_reg_n_0_[20] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[21]),
        .Q(\accumulator_V_reg_n_0_[21] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[22]),
        .Q(\accumulator_V_reg_n_0_[22] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[23]),
        .Q(\accumulator_V_reg_n_0_[23] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[24]),
        .Q(\accumulator_V_reg_n_0_[24] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[25]),
        .Q(\accumulator_V_reg_n_0_[25] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[26]),
        .Q(\accumulator_V_reg_n_0_[26] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[27]),
        .Q(\accumulator_V_reg_n_0_[27] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[28]),
        .Q(\accumulator_V_reg_n_0_[28] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[29]),
        .Q(\accumulator_V_reg_n_0_[29] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[2]),
        .Q(\accumulator_V_reg_n_0_[2] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[30]),
        .Q(\accumulator_V_reg_n_0_[30] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[31]),
        .Q(\accumulator_V_reg_n_0_[31] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[3]),
        .Q(\accumulator_V_reg_n_0_[3] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[4]),
        .Q(\accumulator_V_reg_n_0_[4] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[5]),
        .Q(\accumulator_V_reg_n_0_[5] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[6]),
        .Q(\accumulator_V_reg_n_0_[6] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[7]),
        .Q(\accumulator_V_reg_n_0_[7] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[8]),
        .Q(\accumulator_V_reg_n_0_[8] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(accumulator_V_load_o_reg_1167[9]),
        .Q(\accumulator_V_reg_n_0_[9] ),
        .R(accumulator_V));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[7] ),
        .I1(ap_CS_fsm_state7),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[8] ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(m_V_address0),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(ap_CS_fsm_state14),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(\ap_CS_fsm_reg_n_0_[11] ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \m_V_load_1_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[0]),
        .Q(m_V_load_1_reg_761[0]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[10]),
        .Q(m_V_load_1_reg_761[10]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[11]),
        .Q(m_V_load_1_reg_761[11]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[12]),
        .Q(m_V_load_1_reg_761[12]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[13]),
        .Q(m_V_load_1_reg_761[13]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[14]),
        .Q(m_V_load_1_reg_761[14]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[15]),
        .Q(m_V_load_1_reg_761[15]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[16]),
        .Q(m_V_load_1_reg_761[16]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[17]),
        .Q(m_V_load_1_reg_761[17]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[18]),
        .Q(m_V_load_1_reg_761[18]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[19]),
        .Q(m_V_load_1_reg_761[19]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[1]),
        .Q(m_V_load_1_reg_761[1]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[20]),
        .Q(m_V_load_1_reg_761[20]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[21]),
        .Q(m_V_load_1_reg_761[21]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[22]),
        .Q(m_V_load_1_reg_761[22]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[23]),
        .Q(m_V_load_1_reg_761[23]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[24]),
        .Q(m_V_load_1_reg_761[24]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[25]),
        .Q(m_V_load_1_reg_761[25]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[26]),
        .Q(m_V_load_1_reg_761[26]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[27]),
        .Q(m_V_load_1_reg_761[27]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[28]),
        .Q(m_V_load_1_reg_761[28]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[29]),
        .Q(m_V_load_1_reg_761[29]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[2]),
        .Q(m_V_load_1_reg_761[2]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[30]),
        .Q(m_V_load_1_reg_761[30]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[31]),
        .Q(m_V_load_1_reg_761[31]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[3]),
        .Q(m_V_load_1_reg_761[3]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[4]),
        .Q(m_V_load_1_reg_761[4]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[5]),
        .Q(m_V_load_1_reg_761[5]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[6]),
        .Q(m_V_load_1_reg_761[6]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[7]),
        .Q(m_V_load_1_reg_761[7]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[8]),
        .Q(m_V_load_1_reg_761[8]),
        .R(1'b0));
  FDRE \m_V_load_1_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(m_V_q0[9]),
        .Q(m_V_load_1_reg_761[9]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[0]),
        .Q(m_V_load_2_reg_771[0]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_31),
        .Q(\m_V_load_2_reg_771_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[10]),
        .Q(m_V_load_2_reg_771[10]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_21),
        .Q(\m_V_load_2_reg_771_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[11]),
        .Q(m_V_load_2_reg_771[11]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_20),
        .Q(\m_V_load_2_reg_771_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[12]),
        .Q(m_V_load_2_reg_771[12]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_19),
        .Q(\m_V_load_2_reg_771_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[13]),
        .Q(m_V_load_2_reg_771[13]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_18),
        .Q(\m_V_load_2_reg_771_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[14]),
        .Q(m_V_load_2_reg_771[14]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_17),
        .Q(\m_V_load_2_reg_771_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[15]),
        .Q(m_V_load_2_reg_771[15]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_16),
        .Q(\m_V_load_2_reg_771_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[16]),
        .Q(m_V_load_2_reg_771[16]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_15),
        .Q(\m_V_load_2_reg_771_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[17]),
        .Q(m_V_load_2_reg_771[17]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_14),
        .Q(\m_V_load_2_reg_771_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[18]),
        .Q(m_V_load_2_reg_771[18]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_13),
        .Q(\m_V_load_2_reg_771_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[19]),
        .Q(m_V_load_2_reg_771[19]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_12),
        .Q(\m_V_load_2_reg_771_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[1]),
        .Q(m_V_load_2_reg_771[1]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_30),
        .Q(\m_V_load_2_reg_771_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[20]),
        .Q(m_V_load_2_reg_771[20]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_11),
        .Q(\m_V_load_2_reg_771_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[21]),
        .Q(m_V_load_2_reg_771[21]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_10),
        .Q(\m_V_load_2_reg_771_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[22]),
        .Q(m_V_load_2_reg_771[22]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_9),
        .Q(\m_V_load_2_reg_771_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[23]),
        .Q(m_V_load_2_reg_771[23]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_8),
        .Q(\m_V_load_2_reg_771_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[24]),
        .Q(m_V_load_2_reg_771[24]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_7),
        .Q(\m_V_load_2_reg_771_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[25]),
        .Q(m_V_load_2_reg_771[25]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_6),
        .Q(\m_V_load_2_reg_771_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[26]),
        .Q(m_V_load_2_reg_771[26]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_5),
        .Q(\m_V_load_2_reg_771_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[27]),
        .Q(m_V_load_2_reg_771[27]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_4),
        .Q(\m_V_load_2_reg_771_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[28]),
        .Q(m_V_load_2_reg_771[28]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_3),
        .Q(\m_V_load_2_reg_771_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[29]),
        .Q(m_V_load_2_reg_771[29]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_2),
        .Q(\m_V_load_2_reg_771_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[2]),
        .Q(m_V_load_2_reg_771[2]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_29),
        .Q(\m_V_load_2_reg_771_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[30]),
        .Q(m_V_load_2_reg_771[30]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_1),
        .Q(\m_V_load_2_reg_771_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[31]),
        .Q(m_V_load_2_reg_771[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \m_V_load_2_reg_771_reg[31]_i_2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_V_ce0),
        .Q(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[31]_i_3 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_0),
        .Q(\m_V_load_2_reg_771_reg[31]_i_3_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[3]),
        .Q(m_V_load_2_reg_771[3]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_28),
        .Q(\m_V_load_2_reg_771_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[4]),
        .Q(m_V_load_2_reg_771[4]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_27),
        .Q(\m_V_load_2_reg_771_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[5]),
        .Q(m_V_load_2_reg_771[5]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_26),
        .Q(\m_V_load_2_reg_771_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[6]),
        .Q(m_V_load_2_reg_771[6]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_25),
        .Q(\m_V_load_2_reg_771_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[7]),
        .Q(m_V_load_2_reg_771[7]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_24),
        .Q(\m_V_load_2_reg_771_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[8]),
        .Q(m_V_load_2_reg_771[8]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_23),
        .Q(\m_V_load_2_reg_771_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(m_V_q0[9]),
        .Q(m_V_load_2_reg_771[9]),
        .R(1'b0));
  FDRE \m_V_load_2_reg_771_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_22),
        .Q(\m_V_load_2_reg_771_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[0]),
        .Q(m_V_load_3_reg_781[0]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[10]),
        .Q(m_V_load_3_reg_781[10]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[11]),
        .Q(m_V_load_3_reg_781[11]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[12]),
        .Q(m_V_load_3_reg_781[12]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[13]),
        .Q(m_V_load_3_reg_781[13]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[14]),
        .Q(m_V_load_3_reg_781[14]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[15]),
        .Q(m_V_load_3_reg_781[15]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[16]),
        .Q(m_V_load_3_reg_781[16]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[17]),
        .Q(m_V_load_3_reg_781[17]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[18]),
        .Q(m_V_load_3_reg_781[18]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[19]),
        .Q(m_V_load_3_reg_781[19]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[1]),
        .Q(m_V_load_3_reg_781[1]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[20]),
        .Q(m_V_load_3_reg_781[20]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[21]),
        .Q(m_V_load_3_reg_781[21]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[22]),
        .Q(m_V_load_3_reg_781[22]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[23]),
        .Q(m_V_load_3_reg_781[23]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[24]),
        .Q(m_V_load_3_reg_781[24]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[25]),
        .Q(m_V_load_3_reg_781[25]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[26]),
        .Q(m_V_load_3_reg_781[26]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[27]),
        .Q(m_V_load_3_reg_781[27]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[28]),
        .Q(m_V_load_3_reg_781[28]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[29]),
        .Q(m_V_load_3_reg_781[29]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[2]),
        .Q(m_V_load_3_reg_781[2]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[30]),
        .Q(m_V_load_3_reg_781[30]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[31]),
        .Q(m_V_load_3_reg_781[31]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[3]),
        .Q(m_V_load_3_reg_781[3]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[4]),
        .Q(m_V_load_3_reg_781[4]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[5]),
        .Q(m_V_load_3_reg_781[5]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[6]),
        .Q(m_V_load_3_reg_781[6]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[7]),
        .Q(m_V_load_3_reg_781[7]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[8]),
        .Q(m_V_load_3_reg_781[8]),
        .R(1'b0));
  FDRE \m_V_load_3_reg_781_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(m_V_q0[9]),
        .Q(m_V_load_3_reg_781[9]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[0]),
        .Q(m_V_load_4_reg_810[0]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[10]),
        .Q(m_V_load_4_reg_810[10]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[11]),
        .Q(m_V_load_4_reg_810[11]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[12]),
        .Q(m_V_load_4_reg_810[12]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[13]),
        .Q(m_V_load_4_reg_810[13]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[14]),
        .Q(m_V_load_4_reg_810[14]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[15]),
        .Q(m_V_load_4_reg_810[15]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[16]),
        .Q(m_V_load_4_reg_810[16]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[17]),
        .Q(m_V_load_4_reg_810[17]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[18]),
        .Q(m_V_load_4_reg_810[18]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[19]),
        .Q(m_V_load_4_reg_810[19]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[1]),
        .Q(m_V_load_4_reg_810[1]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[20]),
        .Q(m_V_load_4_reg_810[20]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[21]),
        .Q(m_V_load_4_reg_810[21]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[22]),
        .Q(m_V_load_4_reg_810[22]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[23]),
        .Q(m_V_load_4_reg_810[23]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[24]),
        .Q(m_V_load_4_reg_810[24]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[25]),
        .Q(m_V_load_4_reg_810[25]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[26]),
        .Q(m_V_load_4_reg_810[26]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[27]),
        .Q(m_V_load_4_reg_810[27]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[28]),
        .Q(m_V_load_4_reg_810[28]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[29]),
        .Q(m_V_load_4_reg_810[29]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[2]),
        .Q(m_V_load_4_reg_810[2]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[30]),
        .Q(m_V_load_4_reg_810[30]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[31]),
        .Q(m_V_load_4_reg_810[31]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[3]),
        .Q(m_V_load_4_reg_810[3]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[4]),
        .Q(m_V_load_4_reg_810[4]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[5]),
        .Q(m_V_load_4_reg_810[5]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[6]),
        .Q(m_V_load_4_reg_810[6]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[7]),
        .Q(m_V_load_4_reg_810[7]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[8]),
        .Q(m_V_load_4_reg_810[8]),
        .R(1'b0));
  FDRE \m_V_load_4_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(m_V_q0[9]),
        .Q(m_V_load_4_reg_810[9]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[0]),
        .Q(m_V_load_5_reg_825[0]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[10]),
        .Q(m_V_load_5_reg_825[10]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[11]),
        .Q(m_V_load_5_reg_825[11]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[12]),
        .Q(m_V_load_5_reg_825[12]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[13]),
        .Q(m_V_load_5_reg_825[13]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[14]),
        .Q(m_V_load_5_reg_825[14]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[15]),
        .Q(m_V_load_5_reg_825[15]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[16]),
        .Q(m_V_load_5_reg_825[16]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[17]),
        .Q(m_V_load_5_reg_825[17]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[18]),
        .Q(m_V_load_5_reg_825[18]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[19]),
        .Q(m_V_load_5_reg_825[19]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[1]),
        .Q(m_V_load_5_reg_825[1]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[20]),
        .Q(m_V_load_5_reg_825[20]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[21]),
        .Q(m_V_load_5_reg_825[21]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[22]),
        .Q(m_V_load_5_reg_825[22]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[23]),
        .Q(m_V_load_5_reg_825[23]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[24]),
        .Q(m_V_load_5_reg_825[24]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[25]),
        .Q(m_V_load_5_reg_825[25]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[26]),
        .Q(m_V_load_5_reg_825[26]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[27]),
        .Q(m_V_load_5_reg_825[27]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[28]),
        .Q(m_V_load_5_reg_825[28]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[29]),
        .Q(m_V_load_5_reg_825[29]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[2]),
        .Q(m_V_load_5_reg_825[2]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[30]),
        .Q(m_V_load_5_reg_825[30]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[31]),
        .Q(m_V_load_5_reg_825[31]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[3]),
        .Q(m_V_load_5_reg_825[3]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[4]),
        .Q(m_V_load_5_reg_825[4]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[5]),
        .Q(m_V_load_5_reg_825[5]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[6]),
        .Q(m_V_load_5_reg_825[6]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[7]),
        .Q(m_V_load_5_reg_825[7]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[8]),
        .Q(m_V_load_5_reg_825[8]),
        .R(1'b0));
  FDRE \m_V_load_5_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(m_V_q0[9]),
        .Q(m_V_load_5_reg_825[9]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[0]),
        .Q(m_V_load_reg_751[0]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[10]),
        .Q(m_V_load_reg_751[10]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[11]),
        .Q(m_V_load_reg_751[11]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[12]),
        .Q(m_V_load_reg_751[12]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[13]),
        .Q(m_V_load_reg_751[13]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[14]),
        .Q(m_V_load_reg_751[14]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[15]),
        .Q(m_V_load_reg_751[15]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[16]),
        .Q(m_V_load_reg_751[16]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[17]),
        .Q(m_V_load_reg_751[17]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[18]),
        .Q(m_V_load_reg_751[18]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[19]),
        .Q(m_V_load_reg_751[19]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[1]),
        .Q(m_V_load_reg_751[1]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[20]),
        .Q(m_V_load_reg_751[20]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[21]),
        .Q(m_V_load_reg_751[21]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[22]),
        .Q(m_V_load_reg_751[22]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[23]),
        .Q(m_V_load_reg_751[23]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[24]),
        .Q(m_V_load_reg_751[24]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[25]),
        .Q(m_V_load_reg_751[25]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[26]),
        .Q(m_V_load_reg_751[26]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[27]),
        .Q(m_V_load_reg_751[27]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[28]),
        .Q(m_V_load_reg_751[28]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[29]),
        .Q(m_V_load_reg_751[29]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[2]),
        .Q(m_V_load_reg_751[2]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[30]),
        .Q(m_V_load_reg_751[30]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[31]),
        .Q(m_V_load_reg_751[31]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[3]),
        .Q(m_V_load_reg_751[3]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[4]),
        .Q(m_V_load_reg_751[4]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[5]),
        .Q(m_V_load_reg_751[5]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[6]),
        .Q(m_V_load_reg_751[6]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[7]),
        .Q(m_V_load_reg_751[7]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[8]),
        .Q(m_V_load_reg_751[8]),
        .R(1'b0));
  FDRE \m_V_load_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(m_V_q0[9]),
        .Q(m_V_load_reg_751[9]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[0]),
        .Q(max_duty_V_read_reg_796[0]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[10]),
        .Q(max_duty_V_read_reg_796[10]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[11]),
        .Q(max_duty_V_read_reg_796[11]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[12]),
        .Q(max_duty_V_read_reg_796[12]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[13]),
        .Q(max_duty_V_read_reg_796[13]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[14]),
        .Q(max_duty_V_read_reg_796[14]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[15]),
        .Q(max_duty_V_read_reg_796[15]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[16]),
        .Q(max_duty_V_read_reg_796[16]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[17]),
        .Q(max_duty_V_read_reg_796[17]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[18]),
        .Q(max_duty_V_read_reg_796[18]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[19]),
        .Q(max_duty_V_read_reg_796[19]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[1]),
        .Q(max_duty_V_read_reg_796[1]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[20]),
        .Q(max_duty_V_read_reg_796[20]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[21]),
        .Q(max_duty_V_read_reg_796[21]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[22]),
        .Q(max_duty_V_read_reg_796[22]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[23]),
        .Q(max_duty_V_read_reg_796[23]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[24]),
        .Q(max_duty_V_read_reg_796[24]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[25]),
        .Q(max_duty_V_read_reg_796[25]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[26]),
        .Q(max_duty_V_read_reg_796[26]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[27]),
        .Q(max_duty_V_read_reg_796[27]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[28]),
        .Q(max_duty_V_read_reg_796[28]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[29]),
        .Q(max_duty_V_read_reg_796[29]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[2]),
        .Q(max_duty_V_read_reg_796[2]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[30]),
        .Q(max_duty_V_read_reg_796[30]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[31]),
        .Q(max_duty_V_read_reg_796[31]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[3]),
        .Q(max_duty_V_read_reg_796[3]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[4]),
        .Q(max_duty_V_read_reg_796[4]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[5]),
        .Q(max_duty_V_read_reg_796[5]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[6]),
        .Q(max_duty_V_read_reg_796[6]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[7]),
        .Q(max_duty_V_read_reg_796[7]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[8]),
        .Q(max_duty_V_read_reg_796[8]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_796_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(max_duty_V[9]),
        .Q(max_duty_V_read_reg_796[9]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[0]),
        .Q(tmp_s_fu_305_p3[31]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[10]),
        .Q(tmp_s_fu_305_p3[41]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[11]),
        .Q(tmp_s_fu_305_p3[42]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[12]),
        .Q(tmp_s_fu_305_p3[43]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[13]),
        .Q(tmp_s_fu_305_p3[44]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[14]),
        .Q(tmp_s_fu_305_p3[45]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[15]),
        .Q(tmp_s_fu_305_p3[46]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[16]),
        .Q(tmp_s_fu_305_p3[47]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[17]),
        .Q(tmp_s_fu_305_p3[48]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[18]),
        .Q(tmp_s_fu_305_p3[49]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[19]),
        .Q(tmp_s_fu_305_p3[50]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[1]),
        .Q(tmp_s_fu_305_p3[32]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[20]),
        .Q(tmp_s_fu_305_p3[51]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[21]),
        .Q(tmp_s_fu_305_p3[52]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[22]),
        .Q(tmp_s_fu_305_p3[53]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[23]),
        .Q(tmp_s_fu_305_p3[54]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[24]),
        .Q(tmp_s_fu_305_p3[55]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[25]),
        .Q(tmp_s_fu_305_p3[56]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[26]),
        .Q(tmp_s_fu_305_p3[57]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[27]),
        .Q(tmp_s_fu_305_p3[58]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[28]),
        .Q(tmp_s_fu_305_p3[59]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[29]),
        .Q(tmp_s_fu_305_p3[60]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[2]),
        .Q(tmp_s_fu_305_p3[33]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[30]),
        .Q(tmp_s_fu_305_p3[61]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[31]),
        .Q(tmp_s_fu_305_p3[62]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[3]),
        .Q(tmp_s_fu_305_p3[34]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[4]),
        .Q(tmp_s_fu_305_p3[35]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[5]),
        .Q(tmp_s_fu_305_p3[36]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[6]),
        .Q(tmp_s_fu_305_p3[37]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[7]),
        .Q(tmp_s_fu_305_p3[38]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[8]),
        .Q(tmp_s_fu_305_p3[39]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_803_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(min_duty_V[9]),
        .Q(tmp_s_fu_305_p3[40]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \or_cond_reg_859[0]_i_1 
       (.I0(tmp_2_fu_210_p2),
        .I1(ult_fu_199_p2),
        .O(\or_cond_reg_859[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_796[26]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(max_duty_V_read_reg_796[27]),
        .O(\or_cond_reg_859[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_11 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_796[24]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(max_duty_V_read_reg_796[25]),
        .O(\or_cond_reg_859[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_796[22]),
        .I2(max_duty_V_read_reg_796[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\or_cond_reg_859[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_796[20]),
        .I2(max_duty_V_read_reg_796[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\or_cond_reg_859[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_796[18]),
        .I2(max_duty_V_read_reg_796[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\or_cond_reg_859[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_796[16]),
        .I2(max_duty_V_read_reg_796[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\or_cond_reg_859[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_796[22]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(max_duty_V_read_reg_796[23]),
        .O(\or_cond_reg_859[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_796[20]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(max_duty_V_read_reg_796[21]),
        .O(\or_cond_reg_859[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_796[18]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(max_duty_V_read_reg_796[19]),
        .O(\or_cond_reg_859[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_20 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_796[16]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(max_duty_V_read_reg_796[17]),
        .O(\or_cond_reg_859[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_22 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_796[14]),
        .I2(max_duty_V_read_reg_796[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\or_cond_reg_859[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_23 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_796[12]),
        .I2(max_duty_V_read_reg_796[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\or_cond_reg_859[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_24 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_796[10]),
        .I2(max_duty_V_read_reg_796[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\or_cond_reg_859[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_25 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_796[8]),
        .I2(max_duty_V_read_reg_796[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\or_cond_reg_859[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_26 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_796[14]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(max_duty_V_read_reg_796[15]),
        .O(\or_cond_reg_859[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_27 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_796[12]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(max_duty_V_read_reg_796[13]),
        .O(\or_cond_reg_859[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_28 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_796[10]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(max_duty_V_read_reg_796[11]),
        .O(\or_cond_reg_859[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_29 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_796[8]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(max_duty_V_read_reg_796[9]),
        .O(\or_cond_reg_859[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_30 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_796[6]),
        .I2(max_duty_V_read_reg_796[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\or_cond_reg_859[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_31 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_796[4]),
        .I2(max_duty_V_read_reg_796[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\or_cond_reg_859[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_32 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_796[2]),
        .I2(max_duty_V_read_reg_796[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\or_cond_reg_859[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_796[0]),
        .I2(max_duty_V_read_reg_796[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\or_cond_reg_859[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_796[6]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(max_duty_V_read_reg_796[7]),
        .O(\or_cond_reg_859[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_796[4]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(max_duty_V_read_reg_796[5]),
        .O(\or_cond_reg_859[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_796[2]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(max_duty_V_read_reg_796[3]),
        .O(\or_cond_reg_859[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_796[0]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(max_duty_V_read_reg_796[1]),
        .O(\or_cond_reg_859[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_796[30]),
        .I2(max_duty_V_read_reg_796[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\or_cond_reg_859[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_796[28]),
        .I2(max_duty_V_read_reg_796[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\or_cond_reg_859[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_796[26]),
        .I2(max_duty_V_read_reg_796[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\or_cond_reg_859[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \or_cond_reg_859[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_796[24]),
        .I2(max_duty_V_read_reg_796[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\or_cond_reg_859[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_796[30]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(max_duty_V_read_reg_796[31]),
        .O(\or_cond_reg_859[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_859[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_796[28]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(max_duty_V_read_reg_796[29]),
        .O(\or_cond_reg_859[0]_i_9_n_0 ));
  FDRE \or_cond_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\or_cond_reg_859[0]_i_1_n_0 ),
        .Q(or_cond_reg_859),
        .R(1'b0));
  CARRY4 \or_cond_reg_859_reg[0]_i_12 
       (.CI(\or_cond_reg_859_reg[0]_i_21_n_0 ),
        .CO({\or_cond_reg_859_reg[0]_i_12_n_0 ,\or_cond_reg_859_reg[0]_i_12_n_1 ,\or_cond_reg_859_reg[0]_i_12_n_2 ,\or_cond_reg_859_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_859[0]_i_22_n_0 ,\or_cond_reg_859[0]_i_23_n_0 ,\or_cond_reg_859[0]_i_24_n_0 ,\or_cond_reg_859[0]_i_25_n_0 }),
        .O(\NLW_or_cond_reg_859_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_859[0]_i_26_n_0 ,\or_cond_reg_859[0]_i_27_n_0 ,\or_cond_reg_859[0]_i_28_n_0 ,\or_cond_reg_859[0]_i_29_n_0 }));
  CARRY4 \or_cond_reg_859_reg[0]_i_2 
       (.CI(\or_cond_reg_859_reg[0]_i_3_n_0 ),
        .CO({ult_fu_199_p2,\or_cond_reg_859_reg[0]_i_2_n_1 ,\or_cond_reg_859_reg[0]_i_2_n_2 ,\or_cond_reg_859_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_859[0]_i_4_n_0 ,\or_cond_reg_859[0]_i_5_n_0 ,\or_cond_reg_859[0]_i_6_n_0 ,\or_cond_reg_859[0]_i_7_n_0 }),
        .O(\NLW_or_cond_reg_859_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_859[0]_i_8_n_0 ,\or_cond_reg_859[0]_i_9_n_0 ,\or_cond_reg_859[0]_i_10_n_0 ,\or_cond_reg_859[0]_i_11_n_0 }));
  CARRY4 \or_cond_reg_859_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\or_cond_reg_859_reg[0]_i_21_n_0 ,\or_cond_reg_859_reg[0]_i_21_n_1 ,\or_cond_reg_859_reg[0]_i_21_n_2 ,\or_cond_reg_859_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_859[0]_i_30_n_0 ,\or_cond_reg_859[0]_i_31_n_0 ,\or_cond_reg_859[0]_i_32_n_0 ,\or_cond_reg_859[0]_i_33_n_0 }),
        .O(\NLW_or_cond_reg_859_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_859[0]_i_34_n_0 ,\or_cond_reg_859[0]_i_35_n_0 ,\or_cond_reg_859[0]_i_36_n_0 ,\or_cond_reg_859[0]_i_37_n_0 }));
  CARRY4 \or_cond_reg_859_reg[0]_i_3 
       (.CI(\or_cond_reg_859_reg[0]_i_12_n_0 ),
        .CO({\or_cond_reg_859_reg[0]_i_3_n_0 ,\or_cond_reg_859_reg[0]_i_3_n_1 ,\or_cond_reg_859_reg[0]_i_3_n_2 ,\or_cond_reg_859_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_859[0]_i_13_n_0 ,\or_cond_reg_859[0]_i_14_n_0 ,\or_cond_reg_859[0]_i_15_n_0 ,\or_cond_reg_859[0]_i_16_n_0 }),
        .O(\NLW_or_cond_reg_859_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_859[0]_i_17_n_0 ,\or_cond_reg_859[0]_i_18_n_0 ,\or_cond_reg_859[0]_i_19_n_0 ,\or_cond_reg_859[0]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[0]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp9_demorgan_cast_fu_646_p1[0]),
        .I2(out_p_V[0]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[0]));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[1]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp9_demorgan_cast_fu_646_p1[1]),
        .I2(out_p_V[1]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[1]));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[2]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp10_demorgan_fu_662_p6[2]),
        .I2(out_p_V[2]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[2]));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[3]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp10_demorgan_fu_662_p6[3]),
        .I2(out_p_V[3]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[3]));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[4]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp10_demorgan_fu_662_p6[4]),
        .I2(out_p_V[4]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[4]));
  LUT6 #(
    .INIT(64'hFABAFFFFAAAAAAAA)) 
    \out_V[5]_INST_0 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(tmp10_demorgan_fu_662_p6[5]),
        .I2(out_p_V[5]),
        .I3(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I4(tmp_reg_841),
        .I5(or_cond_reg_859),
        .O(out_V[5]));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[0]_i_1 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[0]),
        .I4(tmp9_demorgan_cast_fu_646_p1[0]),
        .O(out_p_V_loc_s_fu_708_p3[0]));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[1]_i_1 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[1]),
        .I4(tmp9_demorgan_cast_fu_646_p1[1]),
        .O(out_p_V_loc_s_fu_708_p3[1]));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[2]_i_1 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[2]),
        .I4(tmp10_demorgan_fu_662_p6[2]),
        .O(out_p_V_loc_s_fu_708_p3[2]));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[3]_i_1 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[3]),
        .I4(tmp10_demorgan_fu_662_p6[3]),
        .O(out_p_V_loc_s_fu_708_p3[3]));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[4]_i_1 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[4]),
        .I4(tmp10_demorgan_fu_662_p6[4]),
        .O(out_p_V_loc_s_fu_708_p3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \out_p_V[5]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state19),
        .O(\out_p_V[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_p_V[5]_i_2 
       (.I0(ap_CS_fsm_state19),
        .I1(or_cond_reg_859),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(out_p_V0));
  LUT5 #(
    .INIT(32'hA222AA22)) 
    \out_p_V[5]_i_3 
       (.I0(or_cond_reg_859),
        .I1(tmp_reg_841),
        .I2(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I3(out_p_V[5]),
        .I4(tmp10_demorgan_fu_662_p6[5]),
        .O(out_p_V_loc_s_fu_708_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \out_p_V_flag_demorga_reg_846[0]_i_1 
       (.I0(tmp_4_fu_188_p2),
        .I1(tmp_fu_183_p2),
        .O(out_p_V_flag_demorga_fu_193_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_796[26]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(max_duty_V_read_reg_796[27]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_11 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_796[24]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(max_duty_V_read_reg_796[25]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_796[22]),
        .I2(max_duty_V_read_reg_796[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_796[20]),
        .I2(max_duty_V_read_reg_796[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_796[18]),
        .I2(max_duty_V_read_reg_796[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_796[16]),
        .I2(max_duty_V_read_reg_796[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_796[22]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(max_duty_V_read_reg_796[23]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_796[20]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(max_duty_V_read_reg_796[21]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_796[18]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(max_duty_V_read_reg_796[19]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_20 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_796[16]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(max_duty_V_read_reg_796[17]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_22 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_796[14]),
        .I2(max_duty_V_read_reg_796[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_23 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_796[12]),
        .I2(max_duty_V_read_reg_796[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_24 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_796[10]),
        .I2(max_duty_V_read_reg_796[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_25 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_796[8]),
        .I2(max_duty_V_read_reg_796[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_26 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_796[14]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(max_duty_V_read_reg_796[15]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_27 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_796[12]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(max_duty_V_read_reg_796[13]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_28 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_796[10]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(max_duty_V_read_reg_796[11]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_29 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_796[8]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(max_duty_V_read_reg_796[9]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_30 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_796[6]),
        .I2(max_duty_V_read_reg_796[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_31 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_796[4]),
        .I2(max_duty_V_read_reg_796[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_32 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_796[2]),
        .I2(max_duty_V_read_reg_796[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_796[0]),
        .I2(max_duty_V_read_reg_796[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_796[6]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(max_duty_V_read_reg_796[7]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_796[4]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(max_duty_V_read_reg_796[5]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_796[2]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(max_duty_V_read_reg_796[3]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_796[0]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(max_duty_V_read_reg_796[1]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_796[30]),
        .I2(max_duty_V_read_reg_796[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_796[28]),
        .I2(max_duty_V_read_reg_796[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_796[26]),
        .I2(max_duty_V_read_reg_796[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_p_V_flag_demorga_reg_846[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_796[24]),
        .I2(max_duty_V_read_reg_796[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_796[30]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(max_duty_V_read_reg_796[31]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_p_V_flag_demorga_reg_846[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_796[28]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(max_duty_V_read_reg_796[29]),
        .O(\out_p_V_flag_demorga_reg_846[0]_i_9_n_0 ));
  FDRE \out_p_V_flag_demorga_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_p_V_flag_demorga_fu_193_p2),
        .Q(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \out_p_V_flag_demorga_reg_846_reg[0]_i_12 
       (.CI(\out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_0 ),
        .CO({\out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_0 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_1 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_2 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_p_V_flag_demorga_reg_846[0]_i_22_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_23_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_24_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_25_n_0 }),
        .O(\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\out_p_V_flag_demorga_reg_846[0]_i_26_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_27_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_28_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_29_n_0 }));
  CARRY4 \out_p_V_flag_demorga_reg_846_reg[0]_i_2 
       (.CI(\out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_0 ),
        .CO({tmp_4_fu_188_p2,\out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_1 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_2 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_p_V_flag_demorga_reg_846[0]_i_4_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_5_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_6_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_7_n_0 }),
        .O(\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\out_p_V_flag_demorga_reg_846[0]_i_8_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_9_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_10_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_11_n_0 }));
  CARRY4 \out_p_V_flag_demorga_reg_846_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_0 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_1 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_2 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_p_V_flag_demorga_reg_846[0]_i_30_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_31_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_32_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_33_n_0 }),
        .O(\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\out_p_V_flag_demorga_reg_846[0]_i_34_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_35_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_36_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_37_n_0 }));
  CARRY4 \out_p_V_flag_demorga_reg_846_reg[0]_i_3 
       (.CI(\out_p_V_flag_demorga_reg_846_reg[0]_i_12_n_0 ),
        .CO({\out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_0 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_1 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_2 ,\out_p_V_flag_demorga_reg_846_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_p_V_flag_demorga_reg_846[0]_i_13_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_14_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_15_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_16_n_0 }),
        .O(\NLW_out_p_V_flag_demorga_reg_846_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\out_p_V_flag_demorga_reg_846[0]_i_17_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_18_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_19_n_0 ,\out_p_V_flag_demorga_reg_846[0]_i_20_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[0] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[0]),
        .Q(out_p_V[0]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[1] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[1]),
        .Q(out_p_V[1]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[2] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[2]),
        .Q(out_p_V[2]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[3] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[3]),
        .Q(out_p_V[3]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[4] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[4]),
        .Q(out_p_V[4]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[5] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(out_p_V_loc_s_fu_708_p3[5]),
        .Q(out_p_V[5]),
        .S(\out_p_V[5]_i_1_n_0 ));
  FDRE \p_Val2_1_reg_915_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [31]),
        .Q(p_Val2_1_reg_915[31]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [32]),
        .Q(p_Val2_1_reg_915[32]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [33]),
        .Q(p_Val2_1_reg_915[33]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [34]),
        .Q(p_Val2_1_reg_915[34]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [35]),
        .Q(p_Val2_1_reg_915[35]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [36]),
        .Q(p_Val2_1_reg_915[36]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [37]),
        .Q(p_Val2_1_reg_915[37]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [38]),
        .Q(p_Val2_1_reg_915[38]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [39]),
        .Q(p_Val2_1_reg_915[39]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [40]),
        .Q(p_Val2_1_reg_915[40]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [41]),
        .Q(p_Val2_1_reg_915[41]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [42]),
        .Q(p_Val2_1_reg_915[42]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [43]),
        .Q(p_Val2_1_reg_915[43]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [44]),
        .Q(p_Val2_1_reg_915[44]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [45]),
        .Q(p_Val2_1_reg_915[45]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [46]),
        .Q(p_Val2_1_reg_915[46]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [47]),
        .Q(p_Val2_1_reg_915[47]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [48]),
        .Q(p_Val2_1_reg_915[48]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [49]),
        .Q(p_Val2_1_reg_915[49]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [50]),
        .Q(p_Val2_1_reg_915[50]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [51]),
        .Q(p_Val2_1_reg_915[51]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [52]),
        .Q(p_Val2_1_reg_915[52]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [53]),
        .Q(p_Val2_1_reg_915[53]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [54]),
        .Q(p_Val2_1_reg_915[54]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [55]),
        .Q(p_Val2_1_reg_915[55]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [56]),
        .Q(p_Val2_1_reg_915[56]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [57]),
        .Q(p_Val2_1_reg_915[57]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [58]),
        .Q(p_Val2_1_reg_915[58]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [59]),
        .Q(p_Val2_1_reg_915[59]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [60]),
        .Q(p_Val2_1_reg_915[60]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [61]),
        .Q(p_Val2_1_reg_915[61]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [62]),
        .Q(p_Val2_1_reg_915[62]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [63]),
        .Q(p_Val2_1_reg_915[63]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_915_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [64]),
        .Q(p_Val2_1_reg_915[64]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_Val2_2_reg_925[64]_i_1 
       (.I0(or_cond_reg_859),
        .I1(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I2(tmp_reg_841),
        .I3(ap_CS_fsm_state14),
        .I4(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(\p_Val2_2_reg_925[64]_i_1_n_0 ));
  FDRE \p_Val2_2_reg_925_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [31]),
        .Q(p_Val2_2_reg_925[31]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [32]),
        .Q(p_Val2_2_reg_925[32]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [33]),
        .Q(p_Val2_2_reg_925[33]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [34]),
        .Q(p_Val2_2_reg_925[34]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [35]),
        .Q(p_Val2_2_reg_925[35]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [36]),
        .Q(p_Val2_2_reg_925[36]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [37]),
        .Q(p_Val2_2_reg_925[37]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [38]),
        .Q(p_Val2_2_reg_925[38]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [39]),
        .Q(p_Val2_2_reg_925[39]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [40]),
        .Q(p_Val2_2_reg_925[40]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [41]),
        .Q(p_Val2_2_reg_925[41]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [42]),
        .Q(p_Val2_2_reg_925[42]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [43]),
        .Q(p_Val2_2_reg_925[43]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [44]),
        .Q(p_Val2_2_reg_925[44]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [45]),
        .Q(p_Val2_2_reg_925[45]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [46]),
        .Q(p_Val2_2_reg_925[46]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [47]),
        .Q(p_Val2_2_reg_925[47]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [48]),
        .Q(p_Val2_2_reg_925[48]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [49]),
        .Q(p_Val2_2_reg_925[49]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [50]),
        .Q(p_Val2_2_reg_925[50]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [51]),
        .Q(p_Val2_2_reg_925[51]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [52]),
        .Q(p_Val2_2_reg_925[52]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [53]),
        .Q(p_Val2_2_reg_925[53]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [54]),
        .Q(p_Val2_2_reg_925[54]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [55]),
        .Q(p_Val2_2_reg_925[55]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [56]),
        .Q(p_Val2_2_reg_925[56]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [57]),
        .Q(p_Val2_2_reg_925[57]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [58]),
        .Q(p_Val2_2_reg_925[58]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [59]),
        .Q(p_Val2_2_reg_925[59]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [60]),
        .Q(p_Val2_2_reg_925[60]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [61]),
        .Q(p_Val2_2_reg_925[61]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [62]),
        .Q(p_Val2_2_reg_925[62]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [63]),
        .Q(p_Val2_2_reg_925[63]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_925_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [64]),
        .Q(p_Val2_2_reg_925[64]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [31]),
        .Q(p_Val2_3_reg_935[31]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [32]),
        .Q(p_Val2_3_reg_935[32]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [33]),
        .Q(p_Val2_3_reg_935[33]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [34]),
        .Q(p_Val2_3_reg_935[34]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [35]),
        .Q(p_Val2_3_reg_935[35]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [36]),
        .Q(p_Val2_3_reg_935[36]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [37]),
        .Q(p_Val2_3_reg_935[37]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [38]),
        .Q(p_Val2_3_reg_935[38]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [39]),
        .Q(p_Val2_3_reg_935[39]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [40]),
        .Q(p_Val2_3_reg_935[40]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [41]),
        .Q(p_Val2_3_reg_935[41]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [42]),
        .Q(p_Val2_3_reg_935[42]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [43]),
        .Q(p_Val2_3_reg_935[43]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [44]),
        .Q(p_Val2_3_reg_935[44]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [45]),
        .Q(p_Val2_3_reg_935[45]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [46]),
        .Q(p_Val2_3_reg_935[46]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [47]),
        .Q(p_Val2_3_reg_935[47]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [48]),
        .Q(p_Val2_3_reg_935[48]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [49]),
        .Q(p_Val2_3_reg_935[49]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [50]),
        .Q(p_Val2_3_reg_935[50]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [51]),
        .Q(p_Val2_3_reg_935[51]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [52]),
        .Q(p_Val2_3_reg_935[52]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [53]),
        .Q(p_Val2_3_reg_935[53]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [54]),
        .Q(p_Val2_3_reg_935[54]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [55]),
        .Q(p_Val2_3_reg_935[55]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [56]),
        .Q(p_Val2_3_reg_935[56]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [57]),
        .Q(p_Val2_3_reg_935[57]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [58]),
        .Q(p_Val2_3_reg_935[58]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [59]),
        .Q(p_Val2_3_reg_935[59]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [60]),
        .Q(p_Val2_3_reg_935[60]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [61]),
        .Q(p_Val2_3_reg_935[61]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [62]),
        .Q(p_Val2_3_reg_935[62]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [63]),
        .Q(p_Val2_3_reg_935[63]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_935_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [64]),
        .Q(p_Val2_3_reg_935[64]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [31]),
        .Q(p_Val2_4_reg_945[31]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [32]),
        .Q(p_Val2_4_reg_945[32]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [33]),
        .Q(p_Val2_4_reg_945[33]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [34]),
        .Q(p_Val2_4_reg_945[34]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [35]),
        .Q(p_Val2_4_reg_945[35]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [36]),
        .Q(p_Val2_4_reg_945[36]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [37]),
        .Q(p_Val2_4_reg_945[37]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [38]),
        .Q(p_Val2_4_reg_945[38]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [39]),
        .Q(p_Val2_4_reg_945[39]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [40]),
        .Q(p_Val2_4_reg_945[40]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [41]),
        .Q(p_Val2_4_reg_945[41]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [42]),
        .Q(p_Val2_4_reg_945[42]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [43]),
        .Q(p_Val2_4_reg_945[43]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [44]),
        .Q(p_Val2_4_reg_945[44]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [45]),
        .Q(p_Val2_4_reg_945[45]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [46]),
        .Q(p_Val2_4_reg_945[46]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [47]),
        .Q(p_Val2_4_reg_945[47]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [48]),
        .Q(p_Val2_4_reg_945[48]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [49]),
        .Q(p_Val2_4_reg_945[49]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [50]),
        .Q(p_Val2_4_reg_945[50]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [51]),
        .Q(p_Val2_4_reg_945[51]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [52]),
        .Q(p_Val2_4_reg_945[52]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [53]),
        .Q(p_Val2_4_reg_945[53]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [54]),
        .Q(p_Val2_4_reg_945[54]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [55]),
        .Q(p_Val2_4_reg_945[55]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [56]),
        .Q(p_Val2_4_reg_945[56]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [57]),
        .Q(p_Val2_4_reg_945[57]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [58]),
        .Q(p_Val2_4_reg_945[58]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [59]),
        .Q(p_Val2_4_reg_945[59]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [60]),
        .Q(p_Val2_4_reg_945[60]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [61]),
        .Q(p_Val2_4_reg_945[61]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [62]),
        .Q(p_Val2_4_reg_945[62]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [63]),
        .Q(p_Val2_4_reg_945[63]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_945_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [64]),
        .Q(p_Val2_4_reg_945[64]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [31]),
        .Q(p_Val2_5_reg_955[31]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [32]),
        .Q(p_Val2_5_reg_955[32]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [33]),
        .Q(p_Val2_5_reg_955[33]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [34]),
        .Q(p_Val2_5_reg_955[34]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [35]),
        .Q(p_Val2_5_reg_955[35]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [36]),
        .Q(p_Val2_5_reg_955[36]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [37]),
        .Q(p_Val2_5_reg_955[37]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [38]),
        .Q(p_Val2_5_reg_955[38]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [39]),
        .Q(p_Val2_5_reg_955[39]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [40]),
        .Q(p_Val2_5_reg_955[40]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [41]),
        .Q(p_Val2_5_reg_955[41]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [42]),
        .Q(p_Val2_5_reg_955[42]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [43]),
        .Q(p_Val2_5_reg_955[43]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [44]),
        .Q(p_Val2_5_reg_955[44]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [45]),
        .Q(p_Val2_5_reg_955[45]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [46]),
        .Q(p_Val2_5_reg_955[46]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [47]),
        .Q(p_Val2_5_reg_955[47]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [48]),
        .Q(p_Val2_5_reg_955[48]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [49]),
        .Q(p_Val2_5_reg_955[49]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [50]),
        .Q(p_Val2_5_reg_955[50]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [51]),
        .Q(p_Val2_5_reg_955[51]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [52]),
        .Q(p_Val2_5_reg_955[52]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [53]),
        .Q(p_Val2_5_reg_955[53]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [54]),
        .Q(p_Val2_5_reg_955[54]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [55]),
        .Q(p_Val2_5_reg_955[55]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [56]),
        .Q(p_Val2_5_reg_955[56]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [57]),
        .Q(p_Val2_5_reg_955[57]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [58]),
        .Q(p_Val2_5_reg_955[58]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [59]),
        .Q(p_Val2_5_reg_955[59]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [60]),
        .Q(p_Val2_5_reg_955[60]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [61]),
        .Q(p_Val2_5_reg_955[61]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [62]),
        .Q(p_Val2_5_reg_955[62]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [63]),
        .Q(p_Val2_5_reg_955[63]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_955_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [64]),
        .Q(p_Val2_5_reg_955[64]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [31]),
        .Q(p_Val2_s_reg_905[31]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[32] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [32]),
        .Q(p_Val2_s_reg_905[32]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[33] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [33]),
        .Q(p_Val2_s_reg_905[33]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[34] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [34]),
        .Q(p_Val2_s_reg_905[34]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[35] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [35]),
        .Q(p_Val2_s_reg_905[35]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[36] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [36]),
        .Q(p_Val2_s_reg_905[36]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[37] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [37]),
        .Q(p_Val2_s_reg_905[37]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[38] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [38]),
        .Q(p_Val2_s_reg_905[38]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[39] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [39]),
        .Q(p_Val2_s_reg_905[39]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[40] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [40]),
        .Q(p_Val2_s_reg_905[40]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[41] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [41]),
        .Q(p_Val2_s_reg_905[41]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[42] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [42]),
        .Q(p_Val2_s_reg_905[42]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[43] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [43]),
        .Q(p_Val2_s_reg_905[43]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[44] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [44]),
        .Q(p_Val2_s_reg_905[44]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[45] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [45]),
        .Q(p_Val2_s_reg_905[45]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[46] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [46]),
        .Q(p_Val2_s_reg_905[46]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[47] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [47]),
        .Q(p_Val2_s_reg_905[47]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[48] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [48]),
        .Q(p_Val2_s_reg_905[48]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[49] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [49]),
        .Q(p_Val2_s_reg_905[49]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[50] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [50]),
        .Q(p_Val2_s_reg_905[50]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[51] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [51]),
        .Q(p_Val2_s_reg_905[51]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[52] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [52]),
        .Q(p_Val2_s_reg_905[52]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[53] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [53]),
        .Q(p_Val2_s_reg_905[53]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[54] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [54]),
        .Q(p_Val2_s_reg_905[54]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[55] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [55]),
        .Q(p_Val2_s_reg_905[55]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[56] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [56]),
        .Q(p_Val2_s_reg_905[56]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[57] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [57]),
        .Q(p_Val2_s_reg_905[57]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[58] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [58]),
        .Q(p_Val2_s_reg_905[58]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[59] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [59]),
        .Q(p_Val2_s_reg_905[59]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[60] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [60]),
        .Q(p_Val2_s_reg_905[60]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[61] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [61]),
        .Q(p_Val2_s_reg_905[61]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[62] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [62]),
        .Q(p_Val2_s_reg_905[62]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[63] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [63]),
        .Q(p_Val2_s_reg_905[63]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_905_reg[64] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [64]),
        .Q(p_Val2_s_reg_905[64]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[0]),
        .Q(period_V_read_reg_791[0]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[10]),
        .Q(period_V_read_reg_791[10]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[11]),
        .Q(period_V_read_reg_791[11]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[12]),
        .Q(period_V_read_reg_791[12]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[13]),
        .Q(period_V_read_reg_791[13]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[14]),
        .Q(period_V_read_reg_791[14]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[15]),
        .Q(period_V_read_reg_791[15]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[16]),
        .Q(period_V_read_reg_791[16]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[17]),
        .Q(period_V_read_reg_791[17]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[18]),
        .Q(period_V_read_reg_791[18]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[19]),
        .Q(period_V_read_reg_791[19]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[1]),
        .Q(period_V_read_reg_791[1]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[20]),
        .Q(period_V_read_reg_791[20]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[21]),
        .Q(period_V_read_reg_791[21]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[22]),
        .Q(period_V_read_reg_791[22]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[23]),
        .Q(period_V_read_reg_791[23]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[24]),
        .Q(period_V_read_reg_791[24]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[25]),
        .Q(period_V_read_reg_791[25]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[26]),
        .Q(period_V_read_reg_791[26]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[27]),
        .Q(period_V_read_reg_791[27]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[28]),
        .Q(period_V_read_reg_791[28]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[29]),
        .Q(period_V_read_reg_791[29]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[2]),
        .Q(period_V_read_reg_791[2]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[30]),
        .Q(period_V_read_reg_791[30]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[31]),
        .Q(period_V_read_reg_791[31]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[3]),
        .Q(period_V_read_reg_791[3]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[4]),
        .Q(period_V_read_reg_791[4]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[5]),
        .Q(period_V_read_reg_791[5]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[6]),
        .Q(period_V_read_reg_791[6]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[7]),
        .Q(period_V_read_reg_791[7]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[8]),
        .Q(period_V_read_reg_791[8]),
        .R(1'b0));
  FDRE \period_V_read_reg_791_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(period_V[9]),
        .Q(period_V_read_reg_791[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud pwm_add_66ns_66s_cud_U10
       (.Q(tmp_s_fu_305_p3[32:31]),
        .S({bin_s1[32],bin_s1[30],pwm_add_66ns_66s_cud_U10_n_4,pwm_add_66ns_66s_cud_U10_n_5}),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_358_p2(grp_fu_358_p2[32:31]),
        .\p_Val2_3_reg_935_reg[64] (p_Val2_3_reg_935),
        .\tmp_20_reg_1076_reg[13] ({pwm_add_66ns_66s_cud_U10_n_15,pwm_add_66ns_66s_cud_U10_n_16,pwm_add_66ns_66s_cud_U10_n_17,pwm_add_66ns_66s_cud_U10_n_18}),
        .\tmp_20_reg_1076_reg[17] ({pwm_add_66ns_66s_cud_U10_n_19,pwm_add_66ns_66s_cud_U10_n_20,pwm_add_66ns_66s_cud_U10_n_21,pwm_add_66ns_66s_cud_U10_n_22}),
        .\tmp_20_reg_1076_reg[21] ({pwm_add_66ns_66s_cud_U10_n_23,pwm_add_66ns_66s_cud_U10_n_24,pwm_add_66ns_66s_cud_U10_n_25,pwm_add_66ns_66s_cud_U10_n_26}),
        .\tmp_20_reg_1076_reg[25] ({pwm_add_66ns_66s_cud_U10_n_27,pwm_add_66ns_66s_cud_U10_n_28,pwm_add_66ns_66s_cud_U10_n_29,pwm_add_66ns_66s_cud_U10_n_30}),
        .\tmp_20_reg_1076_reg[29] ({pwm_add_66ns_66s_cud_U10_n_31,pwm_add_66ns_66s_cud_U10_n_32,pwm_add_66ns_66s_cud_U10_n_33,pwm_add_66ns_66s_cud_U10_n_34}),
        .\tmp_20_reg_1076_reg[5] (bin_s1[0]),
        .\tmp_20_reg_1076_reg[5]_0 ({pwm_add_66ns_66s_cud_U10_n_7,pwm_add_66ns_66s_cud_U10_n_8,pwm_add_66ns_66s_cud_U10_n_9,pwm_add_66ns_66s_cud_U10_n_10}),
        .\tmp_20_reg_1076_reg[9] ({pwm_add_66ns_66s_cud_U10_n_11,pwm_add_66ns_66s_cud_U10_n_12,pwm_add_66ns_66s_cud_U10_n_13,pwm_add_66ns_66s_cud_U10_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0 pwm_add_66ns_66s_cud_U11
       (.Q(tmp_s_fu_305_p3[32:31]),
        .S({bin_s1_0[32],bin_s1_0[30],pwm_add_66ns_66s_cud_U11_n_4,pwm_add_66ns_66s_cud_U11_n_5}),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_372_p2(grp_fu_372_p2[32:31]),
        .\p_Val2_4_reg_945_reg[64] (p_Val2_4_reg_945),
        .\tmp_24_reg_1088_reg[13] ({pwm_add_66ns_66s_cud_U11_n_15,pwm_add_66ns_66s_cud_U11_n_16,pwm_add_66ns_66s_cud_U11_n_17,pwm_add_66ns_66s_cud_U11_n_18}),
        .\tmp_24_reg_1088_reg[17] ({pwm_add_66ns_66s_cud_U11_n_19,pwm_add_66ns_66s_cud_U11_n_20,pwm_add_66ns_66s_cud_U11_n_21,pwm_add_66ns_66s_cud_U11_n_22}),
        .\tmp_24_reg_1088_reg[21] ({pwm_add_66ns_66s_cud_U11_n_23,pwm_add_66ns_66s_cud_U11_n_24,pwm_add_66ns_66s_cud_U11_n_25,pwm_add_66ns_66s_cud_U11_n_26}),
        .\tmp_24_reg_1088_reg[25] ({pwm_add_66ns_66s_cud_U11_n_27,pwm_add_66ns_66s_cud_U11_n_28,pwm_add_66ns_66s_cud_U11_n_29,pwm_add_66ns_66s_cud_U11_n_30}),
        .\tmp_24_reg_1088_reg[29] ({pwm_add_66ns_66s_cud_U11_n_31,pwm_add_66ns_66s_cud_U11_n_32,pwm_add_66ns_66s_cud_U11_n_33,pwm_add_66ns_66s_cud_U11_n_34}),
        .\tmp_24_reg_1088_reg[5] (bin_s1_0[0]),
        .\tmp_24_reg_1088_reg[5]_0 ({pwm_add_66ns_66s_cud_U11_n_7,pwm_add_66ns_66s_cud_U11_n_8,pwm_add_66ns_66s_cud_U11_n_9,pwm_add_66ns_66s_cud_U11_n_10}),
        .\tmp_24_reg_1088_reg[9] ({pwm_add_66ns_66s_cud_U11_n_11,pwm_add_66ns_66s_cud_U11_n_12,pwm_add_66ns_66s_cud_U11_n_13,pwm_add_66ns_66s_cud_U11_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1 pwm_add_66ns_66s_cud_U12
       (.Q(tmp_s_fu_305_p3),
        .S({pwm_add_66ns_66s_cud_U7_n_5,pwm_add_66ns_66s_cud_U7_n_6,pwm_add_66ns_66s_cud_U7_n_7,pwm_add_66ns_66s_cud_U7_n_8}),
        .ain_s1(ain_s1),
        .\ain_s1_reg[11] ({pwm_add_66ns_66s_cud_U7_n_13,pwm_add_66ns_66s_cud_U7_n_14,pwm_add_66ns_66s_cud_U7_n_15,pwm_add_66ns_66s_cud_U7_n_16}),
        .\ain_s1_reg[11]_0 ({pwm_add_66ns_66s_cud_U8_n_13,pwm_add_66ns_66s_cud_U8_n_14,pwm_add_66ns_66s_cud_U8_n_15,pwm_add_66ns_66s_cud_U8_n_16}),
        .\ain_s1_reg[11]_1 ({pwm_add_66ns_66s_cud_U9_n_13,pwm_add_66ns_66s_cud_U9_n_14,pwm_add_66ns_66s_cud_U9_n_15,pwm_add_66ns_66s_cud_U9_n_16}),
        .\ain_s1_reg[11]_2 ({pwm_add_66ns_66s_cud_U10_n_15,pwm_add_66ns_66s_cud_U10_n_16,pwm_add_66ns_66s_cud_U10_n_17,pwm_add_66ns_66s_cud_U10_n_18}),
        .\ain_s1_reg[11]_3 ({pwm_add_66ns_66s_cud_U11_n_15,pwm_add_66ns_66s_cud_U11_n_16,pwm_add_66ns_66s_cud_U11_n_17,pwm_add_66ns_66s_cud_U11_n_18}),
        .\ain_s1_reg[15] ({pwm_add_66ns_66s_cud_U7_n_17,pwm_add_66ns_66s_cud_U7_n_18,pwm_add_66ns_66s_cud_U7_n_19,pwm_add_66ns_66s_cud_U7_n_20}),
        .\ain_s1_reg[15]_0 ({pwm_add_66ns_66s_cud_U8_n_17,pwm_add_66ns_66s_cud_U8_n_18,pwm_add_66ns_66s_cud_U8_n_19,pwm_add_66ns_66s_cud_U8_n_20}),
        .\ain_s1_reg[15]_1 ({pwm_add_66ns_66s_cud_U9_n_17,pwm_add_66ns_66s_cud_U9_n_18,pwm_add_66ns_66s_cud_U9_n_19,pwm_add_66ns_66s_cud_U9_n_20}),
        .\ain_s1_reg[15]_2 ({pwm_add_66ns_66s_cud_U10_n_19,pwm_add_66ns_66s_cud_U10_n_20,pwm_add_66ns_66s_cud_U10_n_21,pwm_add_66ns_66s_cud_U10_n_22}),
        .\ain_s1_reg[15]_3 ({pwm_add_66ns_66s_cud_U11_n_19,pwm_add_66ns_66s_cud_U11_n_20,pwm_add_66ns_66s_cud_U11_n_21,pwm_add_66ns_66s_cud_U11_n_22}),
        .\ain_s1_reg[19] ({pwm_add_66ns_66s_cud_U7_n_21,pwm_add_66ns_66s_cud_U7_n_22,pwm_add_66ns_66s_cud_U7_n_23,pwm_add_66ns_66s_cud_U7_n_24}),
        .\ain_s1_reg[19]_0 ({pwm_add_66ns_66s_cud_U8_n_21,pwm_add_66ns_66s_cud_U8_n_22,pwm_add_66ns_66s_cud_U8_n_23,pwm_add_66ns_66s_cud_U8_n_24}),
        .\ain_s1_reg[19]_1 ({pwm_add_66ns_66s_cud_U9_n_21,pwm_add_66ns_66s_cud_U9_n_22,pwm_add_66ns_66s_cud_U9_n_23,pwm_add_66ns_66s_cud_U9_n_24}),
        .\ain_s1_reg[19]_2 ({pwm_add_66ns_66s_cud_U10_n_23,pwm_add_66ns_66s_cud_U10_n_24,pwm_add_66ns_66s_cud_U10_n_25,pwm_add_66ns_66s_cud_U10_n_26}),
        .\ain_s1_reg[19]_3 ({pwm_add_66ns_66s_cud_U11_n_23,pwm_add_66ns_66s_cud_U11_n_24,pwm_add_66ns_66s_cud_U11_n_25,pwm_add_66ns_66s_cud_U11_n_26}),
        .\ain_s1_reg[23] ({pwm_add_66ns_66s_cud_U7_n_25,pwm_add_66ns_66s_cud_U7_n_26,pwm_add_66ns_66s_cud_U7_n_27,pwm_add_66ns_66s_cud_U7_n_28}),
        .\ain_s1_reg[23]_0 ({pwm_add_66ns_66s_cud_U8_n_25,pwm_add_66ns_66s_cud_U8_n_26,pwm_add_66ns_66s_cud_U8_n_27,pwm_add_66ns_66s_cud_U8_n_28}),
        .\ain_s1_reg[23]_1 ({pwm_add_66ns_66s_cud_U9_n_25,pwm_add_66ns_66s_cud_U9_n_26,pwm_add_66ns_66s_cud_U9_n_27,pwm_add_66ns_66s_cud_U9_n_28}),
        .\ain_s1_reg[23]_2 ({pwm_add_66ns_66s_cud_U10_n_27,pwm_add_66ns_66s_cud_U10_n_28,pwm_add_66ns_66s_cud_U10_n_29,pwm_add_66ns_66s_cud_U10_n_30}),
        .\ain_s1_reg[23]_3 ({pwm_add_66ns_66s_cud_U11_n_27,pwm_add_66ns_66s_cud_U11_n_28,pwm_add_66ns_66s_cud_U11_n_29,pwm_add_66ns_66s_cud_U11_n_30}),
        .\ain_s1_reg[27] ({pwm_add_66ns_66s_cud_U7_n_29,pwm_add_66ns_66s_cud_U7_n_30,pwm_add_66ns_66s_cud_U7_n_31,pwm_add_66ns_66s_cud_U7_n_32}),
        .\ain_s1_reg[27]_0 ({pwm_add_66ns_66s_cud_U8_n_29,pwm_add_66ns_66s_cud_U8_n_30,pwm_add_66ns_66s_cud_U8_n_31,pwm_add_66ns_66s_cud_U8_n_32}),
        .\ain_s1_reg[27]_1 ({pwm_add_66ns_66s_cud_U9_n_29,pwm_add_66ns_66s_cud_U9_n_30,pwm_add_66ns_66s_cud_U9_n_31,pwm_add_66ns_66s_cud_U9_n_32}),
        .\ain_s1_reg[27]_2 ({pwm_add_66ns_66s_cud_U10_n_31,pwm_add_66ns_66s_cud_U10_n_32,pwm_add_66ns_66s_cud_U10_n_33,pwm_add_66ns_66s_cud_U10_n_34}),
        .\ain_s1_reg[27]_3 ({pwm_add_66ns_66s_cud_U11_n_31,pwm_add_66ns_66s_cud_U11_n_32,pwm_add_66ns_66s_cud_U11_n_33,pwm_add_66ns_66s_cud_U11_n_34}),
        .\ain_s1_reg[29] ({pwm_add_66ns_66s_cud_U7_n_33,pwm_add_66ns_66s_cud_U7_n_34}),
        .\ain_s1_reg[29]_0 ({pwm_add_66ns_66s_cud_U8_n_33,pwm_add_66ns_66s_cud_U8_n_34}),
        .\ain_s1_reg[29]_1 ({pwm_add_66ns_66s_cud_U9_n_33,pwm_add_66ns_66s_cud_U9_n_34}),
        .\ain_s1_reg[29]_2 ({pwm_add_66ns_66s_cud_U10_n_4,pwm_add_66ns_66s_cud_U10_n_5}),
        .\ain_s1_reg[29]_3 ({pwm_add_66ns_66s_cud_U11_n_4,pwm_add_66ns_66s_cud_U11_n_5}),
        .\ain_s1_reg[3] ({pwm_add_66ns_66s_cud_U8_n_5,pwm_add_66ns_66s_cud_U8_n_6,pwm_add_66ns_66s_cud_U8_n_7,pwm_add_66ns_66s_cud_U8_n_8}),
        .\ain_s1_reg[3]_0 ({pwm_add_66ns_66s_cud_U9_n_5,pwm_add_66ns_66s_cud_U9_n_6,pwm_add_66ns_66s_cud_U9_n_7,pwm_add_66ns_66s_cud_U9_n_8}),
        .\ain_s1_reg[3]_1 ({pwm_add_66ns_66s_cud_U10_n_7,pwm_add_66ns_66s_cud_U10_n_8,pwm_add_66ns_66s_cud_U10_n_9,pwm_add_66ns_66s_cud_U10_n_10}),
        .\ain_s1_reg[3]_2 ({pwm_add_66ns_66s_cud_U11_n_7,pwm_add_66ns_66s_cud_U11_n_8,pwm_add_66ns_66s_cud_U11_n_9,pwm_add_66ns_66s_cud_U11_n_10}),
        .\ain_s1_reg[7] ({pwm_add_66ns_66s_cud_U7_n_9,pwm_add_66ns_66s_cud_U7_n_10,pwm_add_66ns_66s_cud_U7_n_11,pwm_add_66ns_66s_cud_U7_n_12}),
        .\ain_s1_reg[7]_0 ({pwm_add_66ns_66s_cud_U8_n_9,pwm_add_66ns_66s_cud_U8_n_10,pwm_add_66ns_66s_cud_U8_n_11,pwm_add_66ns_66s_cud_U8_n_12}),
        .\ain_s1_reg[7]_1 ({pwm_add_66ns_66s_cud_U9_n_9,pwm_add_66ns_66s_cud_U9_n_10,pwm_add_66ns_66s_cud_U9_n_11,pwm_add_66ns_66s_cud_U9_n_12}),
        .\ain_s1_reg[7]_2 ({pwm_add_66ns_66s_cud_U10_n_11,pwm_add_66ns_66s_cud_U10_n_12,pwm_add_66ns_66s_cud_U10_n_13,pwm_add_66ns_66s_cud_U10_n_14}),
        .\ain_s1_reg[7]_3 ({pwm_add_66ns_66s_cud_U11_n_11,pwm_add_66ns_66s_cud_U11_n_12,pwm_add_66ns_66s_cud_U11_n_13,pwm_add_66ns_66s_cud_U11_n_14}),
        .ap_clk(ap_clk),
        .bin_s1({bin_s1_1[32],bin_s1_1[30],bin_s1_1[0]}),
        .bin_s1_0({bin_s1_2[32],bin_s1_2[30],bin_s1_2[0]}),
        .bin_s1_1({bin_s1_3[32],bin_s1_3[30],bin_s1_3[0]}),
        .bin_s1_2({bin_s1[32],bin_s1[30],bin_s1[0]}),
        .bin_s1_3({bin_s1_0[32],bin_s1_0[30],bin_s1_0[0]}),
        .grp_fu_316_p2({grp_fu_316_p2[65],grp_fu_316_p2[62:33]}),
        .grp_fu_330_p2({grp_fu_330_p2[65],grp_fu_330_p2[62:33]}),
        .grp_fu_344_p2({grp_fu_344_p2[65],grp_fu_344_p2[62:33]}),
        .grp_fu_358_p2({grp_fu_358_p2[65],grp_fu_358_p2[62:33]}),
        .grp_fu_372_p2({grp_fu_372_p2[65],grp_fu_372_p2[62:33]}),
        .grp_fu_386_p2({grp_fu_386_p2[65],grp_fu_386_p2[62:31]}),
        .\p_Val2_5_reg_955_reg[64] (p_Val2_5_reg_955));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2 pwm_add_66ns_66s_cud_U7
       (.Q(tmp_s_fu_305_p3[32:31]),
        .S({pwm_add_66ns_66s_cud_U7_n_5,pwm_add_66ns_66s_cud_U7_n_6,pwm_add_66ns_66s_cud_U7_n_7,pwm_add_66ns_66s_cud_U7_n_8}),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_316_p2(grp_fu_316_p2[32:31]),
        .\p_Val2_s_reg_905_reg[64] (p_Val2_s_reg_905),
        .\tmp_7_reg_1040_reg[13] ({pwm_add_66ns_66s_cud_U7_n_13,pwm_add_66ns_66s_cud_U7_n_14,pwm_add_66ns_66s_cud_U7_n_15,pwm_add_66ns_66s_cud_U7_n_16}),
        .\tmp_7_reg_1040_reg[17] ({pwm_add_66ns_66s_cud_U7_n_17,pwm_add_66ns_66s_cud_U7_n_18,pwm_add_66ns_66s_cud_U7_n_19,pwm_add_66ns_66s_cud_U7_n_20}),
        .\tmp_7_reg_1040_reg[21] ({pwm_add_66ns_66s_cud_U7_n_21,pwm_add_66ns_66s_cud_U7_n_22,pwm_add_66ns_66s_cud_U7_n_23,pwm_add_66ns_66s_cud_U7_n_24}),
        .\tmp_7_reg_1040_reg[25] ({pwm_add_66ns_66s_cud_U7_n_25,pwm_add_66ns_66s_cud_U7_n_26,pwm_add_66ns_66s_cud_U7_n_27,pwm_add_66ns_66s_cud_U7_n_28}),
        .\tmp_7_reg_1040_reg[29] ({pwm_add_66ns_66s_cud_U7_n_29,pwm_add_66ns_66s_cud_U7_n_30,pwm_add_66ns_66s_cud_U7_n_31,pwm_add_66ns_66s_cud_U7_n_32}),
        .\tmp_7_reg_1040_reg[31] ({bin_s1_1[32],bin_s1_1[30],bin_s1_1[0]}),
        .\tmp_7_reg_1040_reg[31]_0 ({pwm_add_66ns_66s_cud_U7_n_33,pwm_add_66ns_66s_cud_U7_n_34}),
        .\tmp_7_reg_1040_reg[9] ({pwm_add_66ns_66s_cud_U7_n_9,pwm_add_66ns_66s_cud_U7_n_10,pwm_add_66ns_66s_cud_U7_n_11,pwm_add_66ns_66s_cud_U7_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3 pwm_add_66ns_66s_cud_U8
       (.Q(tmp_s_fu_305_p3[32:31]),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_330_p2(grp_fu_330_p2[32:31]),
        .\p_Val2_1_reg_915_reg[64] (p_Val2_1_reg_915),
        .\tmp_12_reg_1052_reg[13] ({pwm_add_66ns_66s_cud_U8_n_13,pwm_add_66ns_66s_cud_U8_n_14,pwm_add_66ns_66s_cud_U8_n_15,pwm_add_66ns_66s_cud_U8_n_16}),
        .\tmp_12_reg_1052_reg[17] ({pwm_add_66ns_66s_cud_U8_n_17,pwm_add_66ns_66s_cud_U8_n_18,pwm_add_66ns_66s_cud_U8_n_19,pwm_add_66ns_66s_cud_U8_n_20}),
        .\tmp_12_reg_1052_reg[21] ({pwm_add_66ns_66s_cud_U8_n_21,pwm_add_66ns_66s_cud_U8_n_22,pwm_add_66ns_66s_cud_U8_n_23,pwm_add_66ns_66s_cud_U8_n_24}),
        .\tmp_12_reg_1052_reg[25] ({pwm_add_66ns_66s_cud_U8_n_25,pwm_add_66ns_66s_cud_U8_n_26,pwm_add_66ns_66s_cud_U8_n_27,pwm_add_66ns_66s_cud_U8_n_28}),
        .\tmp_12_reg_1052_reg[29] ({pwm_add_66ns_66s_cud_U8_n_29,pwm_add_66ns_66s_cud_U8_n_30,pwm_add_66ns_66s_cud_U8_n_31,pwm_add_66ns_66s_cud_U8_n_32}),
        .\tmp_12_reg_1052_reg[31] ({bin_s1_2[32],bin_s1_2[30],bin_s1_2[0]}),
        .\tmp_12_reg_1052_reg[31]_0 ({pwm_add_66ns_66s_cud_U8_n_33,pwm_add_66ns_66s_cud_U8_n_34}),
        .\tmp_12_reg_1052_reg[5] ({pwm_add_66ns_66s_cud_U8_n_5,pwm_add_66ns_66s_cud_U8_n_6,pwm_add_66ns_66s_cud_U8_n_7,pwm_add_66ns_66s_cud_U8_n_8}),
        .\tmp_12_reg_1052_reg[9] ({pwm_add_66ns_66s_cud_U8_n_9,pwm_add_66ns_66s_cud_U8_n_10,pwm_add_66ns_66s_cud_U8_n_11,pwm_add_66ns_66s_cud_U8_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4 pwm_add_66ns_66s_cud_U9
       (.Q(tmp_s_fu_305_p3[32:31]),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_344_p2(grp_fu_344_p2[32:31]),
        .\p_Val2_2_reg_925_reg[64] (p_Val2_2_reg_925),
        .\tmp_16_reg_1064_reg[13] ({pwm_add_66ns_66s_cud_U9_n_13,pwm_add_66ns_66s_cud_U9_n_14,pwm_add_66ns_66s_cud_U9_n_15,pwm_add_66ns_66s_cud_U9_n_16}),
        .\tmp_16_reg_1064_reg[17] ({pwm_add_66ns_66s_cud_U9_n_17,pwm_add_66ns_66s_cud_U9_n_18,pwm_add_66ns_66s_cud_U9_n_19,pwm_add_66ns_66s_cud_U9_n_20}),
        .\tmp_16_reg_1064_reg[21] ({pwm_add_66ns_66s_cud_U9_n_21,pwm_add_66ns_66s_cud_U9_n_22,pwm_add_66ns_66s_cud_U9_n_23,pwm_add_66ns_66s_cud_U9_n_24}),
        .\tmp_16_reg_1064_reg[25] ({pwm_add_66ns_66s_cud_U9_n_25,pwm_add_66ns_66s_cud_U9_n_26,pwm_add_66ns_66s_cud_U9_n_27,pwm_add_66ns_66s_cud_U9_n_28}),
        .\tmp_16_reg_1064_reg[29] ({pwm_add_66ns_66s_cud_U9_n_29,pwm_add_66ns_66s_cud_U9_n_30,pwm_add_66ns_66s_cud_U9_n_31,pwm_add_66ns_66s_cud_U9_n_32}),
        .\tmp_16_reg_1064_reg[31] ({bin_s1_3[32],bin_s1_3[30],bin_s1_3[0]}),
        .\tmp_16_reg_1064_reg[31]_0 ({pwm_add_66ns_66s_cud_U9_n_33,pwm_add_66ns_66s_cud_U9_n_34}),
        .\tmp_16_reg_1064_reg[5] ({pwm_add_66ns_66s_cud_U9_n_5,pwm_add_66ns_66s_cud_U9_n_6,pwm_add_66ns_66s_cud_U9_n_7,pwm_add_66ns_66s_cud_U9_n_8}),
        .\tmp_16_reg_1064_reg[9] ({pwm_add_66ns_66s_cud_U9_n_9,pwm_add_66ns_66s_cud_U9_n_10,pwm_add_66ns_66s_cud_U9_n_11,pwm_add_66ns_66s_cud_U9_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi pwm_ctrl_s_axi_U
       (.ADDRARDADDR(m_V_address0),
        .D(m_V_q0),
        .DOADO({pwm_ctrl_s_axi_U_n_0,pwm_ctrl_s_axi_U_n_1,pwm_ctrl_s_axi_U_n_2,pwm_ctrl_s_axi_U_n_3,pwm_ctrl_s_axi_U_n_4,pwm_ctrl_s_axi_U_n_5,pwm_ctrl_s_axi_U_n_6,pwm_ctrl_s_axi_U_n_7,pwm_ctrl_s_axi_U_n_8,pwm_ctrl_s_axi_U_n_9,pwm_ctrl_s_axi_U_n_10,pwm_ctrl_s_axi_U_n_11,pwm_ctrl_s_axi_U_n_12,pwm_ctrl_s_axi_U_n_13,pwm_ctrl_s_axi_U_n_14,pwm_ctrl_s_axi_U_n_15,pwm_ctrl_s_axi_U_n_16,pwm_ctrl_s_axi_U_n_17,pwm_ctrl_s_axi_U_n_18,pwm_ctrl_s_axi_U_n_19,pwm_ctrl_s_axi_U_n_20,pwm_ctrl_s_axi_U_n_21,pwm_ctrl_s_axi_U_n_22,pwm_ctrl_s_axi_U_n_23,pwm_ctrl_s_axi_U_n_24,pwm_ctrl_s_axi_U_n_25,pwm_ctrl_s_axi_U_n_26,pwm_ctrl_s_axi_U_n_27,pwm_ctrl_s_axi_U_n_28,pwm_ctrl_s_axi_U_n_29,pwm_ctrl_s_axi_U_n_30,pwm_ctrl_s_axi_U_n_31}),
        .DOBDO({pwm_ctrl_s_axi_U_n_32,pwm_ctrl_s_axi_U_n_33,pwm_ctrl_s_axi_U_n_34,pwm_ctrl_s_axi_U_n_35,pwm_ctrl_s_axi_U_n_36,pwm_ctrl_s_axi_U_n_37,pwm_ctrl_s_axi_U_n_38,pwm_ctrl_s_axi_U_n_39,pwm_ctrl_s_axi_U_n_40,pwm_ctrl_s_axi_U_n_41,pwm_ctrl_s_axi_U_n_42,pwm_ctrl_s_axi_U_n_43,pwm_ctrl_s_axi_U_n_44,pwm_ctrl_s_axi_U_n_45,pwm_ctrl_s_axi_U_n_46,pwm_ctrl_s_axi_U_n_47,pwm_ctrl_s_axi_U_n_48,pwm_ctrl_s_axi_U_n_49,pwm_ctrl_s_axi_U_n_50,pwm_ctrl_s_axi_U_n_51,pwm_ctrl_s_axi_U_n_52,pwm_ctrl_s_axi_U_n_53,pwm_ctrl_s_axi_U_n_54,pwm_ctrl_s_axi_U_n_55,pwm_ctrl_s_axi_U_n_56,pwm_ctrl_s_axi_U_n_57,pwm_ctrl_s_axi_U_n_58,pwm_ctrl_s_axi_U_n_59,pwm_ctrl_s_axi_U_n_60,pwm_ctrl_s_axi_U_n_61,pwm_ctrl_s_axi_U_n_62,pwm_ctrl_s_axi_U_n_63}),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm[1]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .interrupt(interrupt),
        .m_V_ce0(m_V_ce0),
        .\m_V_load_2_reg_771_reg[0]_i_2 (\m_V_load_2_reg_771_reg[0]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[10]_i_2 (\m_V_load_2_reg_771_reg[10]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[11]_i_2 (\m_V_load_2_reg_771_reg[11]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[12]_i_2 (\m_V_load_2_reg_771_reg[12]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[13]_i_2 (\m_V_load_2_reg_771_reg[13]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[14]_i_2 (\m_V_load_2_reg_771_reg[14]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[15]_i_2 (\m_V_load_2_reg_771_reg[15]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[16]_i_2 (\m_V_load_2_reg_771_reg[16]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[17]_i_2 (\m_V_load_2_reg_771_reg[17]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[18]_i_2 (\m_V_load_2_reg_771_reg[18]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[19]_i_2 (\m_V_load_2_reg_771_reg[19]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[1]_i_2 (\m_V_load_2_reg_771_reg[1]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[20]_i_2 (\m_V_load_2_reg_771_reg[20]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[21]_i_2 (\m_V_load_2_reg_771_reg[21]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[22]_i_2 (\m_V_load_2_reg_771_reg[22]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[23]_i_2 (\m_V_load_2_reg_771_reg[23]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[24]_i_2 (\m_V_load_2_reg_771_reg[24]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[25]_i_2 (\m_V_load_2_reg_771_reg[25]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[26]_i_2 (\m_V_load_2_reg_771_reg[26]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[27]_i_2 (\m_V_load_2_reg_771_reg[27]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[28]_i_2 (\m_V_load_2_reg_771_reg[28]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[29]_i_2 (\m_V_load_2_reg_771_reg[29]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[2]_i_2 (\m_V_load_2_reg_771_reg[2]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[30]_i_2 (\m_V_load_2_reg_771_reg[30]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[31]_i_2 (\m_V_load_2_reg_771_reg[31]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[31]_i_3 (\m_V_load_2_reg_771_reg[31]_i_3_n_0 ),
        .\m_V_load_2_reg_771_reg[3]_i_2 (\m_V_load_2_reg_771_reg[3]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[4]_i_2 (\m_V_load_2_reg_771_reg[4]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[5]_i_2 (\m_V_load_2_reg_771_reg[5]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[6]_i_2 (\m_V_load_2_reg_771_reg[6]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[7]_i_2 (\m_V_load_2_reg_771_reg[7]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[8]_i_2 (\m_V_load_2_reg_771_reg[8]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[9]_i_2 (\m_V_load_2_reg_771_reg[9]_i_2_n_0 ),
        .\max_duty_V_read_reg_796_reg[31] (max_duty_V),
        .\min_duty_V_read_reg_803_reg[31] (min_duty_V),
        .out({s_axi_ctrl_BVALID,s_axi_ctrl_WREADY,s_axi_ctrl_AWREADY}),
        .\period_V_read_reg_791_reg[31] (period_V),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_3 (\rdata_reg[10]_i_3_n_0 ),
        .\rdata_reg[11]_i_3 (\rdata_reg[11]_i_3_n_0 ),
        .\rdata_reg[12]_i_3 (\rdata_reg[12]_i_3_n_0 ),
        .\rdata_reg[13]_i_3 (\rdata_reg[13]_i_3_n_0 ),
        .\rdata_reg[14]_i_3 (\rdata_reg[14]_i_3_n_0 ),
        .\rdata_reg[15]_i_3 (\rdata_reg[15]_i_3_n_0 ),
        .\rdata_reg[16]_i_3 (\rdata_reg[16]_i_3_n_0 ),
        .\rdata_reg[17]_i_3 (\rdata_reg[17]_i_3_n_0 ),
        .\rdata_reg[18]_i_3 (\rdata_reg[18]_i_3_n_0 ),
        .\rdata_reg[19]_i_3 (\rdata_reg[19]_i_3_n_0 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_i_3 (\rdata_reg[20]_i_3_n_0 ),
        .\rdata_reg[21]_i_3 (\rdata_reg[21]_i_3_n_0 ),
        .\rdata_reg[22]_i_3 (\rdata_reg[22]_i_3_n_0 ),
        .\rdata_reg[23]_i_3 (\rdata_reg[23]_i_3_n_0 ),
        .\rdata_reg[24]_i_3 (\rdata_reg[24]_i_3_n_0 ),
        .\rdata_reg[25]_i_3 (\rdata_reg[25]_i_3_n_0 ),
        .\rdata_reg[26]_i_3 (\rdata_reg[26]_i_3_n_0 ),
        .\rdata_reg[27]_i_3 (\rdata_reg[27]_i_3_n_0 ),
        .\rdata_reg[28]_i_3 (\rdata_reg[28]_i_3_n_0 ),
        .\rdata_reg[29]_i_3 (\rdata_reg[29]_i_3_n_0 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_4_n_0 ),
        .\rdata_reg[30]_i_3 (\rdata_reg[30]_i_3_n_0 ),
        .\rdata_reg[31]_i_5 (pwm_ctrl_s_axi_U_n_98),
        .\rdata_reg[31]_i_5_0 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[31]_i_6 (\rdata_reg[31]_i_6_n_0 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_4_n_0 ),
        .\rdata_reg[4]_i_3 (\rdata_reg[4]_i_3_n_0 ),
        .\rdata_reg[5]_i_3 (\rdata_reg[5]_i_3_n_0 ),
        .\rdata_reg[6]_i_3 (\rdata_reg[6]_i_3_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_3 (\rdata_reg[8]_i_3_n_0 ),
        .\rdata_reg[9]_i_3 (\rdata_reg[9]_i_3_n_0 ),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_RVALID(s_axi_ctrl_RVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb pwm_mul_33s_32ns_bkb_U1
       (.Q(m_V_load_reg_751),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5 pwm_mul_33s_32ns_bkb_U2
       (.Q(m_V_load_1_reg_761),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6 pwm_mul_33s_32ns_bkb_U3
       (.Q(m_V_load_2_reg_771),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7 pwm_mul_33s_32ns_bkb_U4
       (.Q(m_V_load_3_reg_781),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8 pwm_mul_33s_32ns_bkb_U5
       (.Q(m_V_load_4_reg_810),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9 pwm_mul_33s_32ns_bkb_U6
       (.Q(m_V_load_5_reg_825),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 ),
        .\r_V_reg_820_reg[32] (r_V_reg_820));
  FDRE \r_V_1_1_reg_1047_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[65]),
        .Q(r_V_1_1_reg_1047),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \r_V_1_2_reg_1059[65]_i_1 
       (.I0(or_cond_reg_859),
        .I1(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I2(tmp_reg_841),
        .I3(ap_CS_fsm_state16),
        .I4(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(\r_V_1_2_reg_1059[65]_i_1_n_0 ));
  FDRE \r_V_1_2_reg_1059_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[65]),
        .Q(r_V_1_2_reg_1059),
        .R(1'b0));
  FDRE \r_V_1_3_reg_1071_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[65]),
        .Q(r_V_1_3_reg_1071),
        .R(1'b0));
  FDRE \r_V_1_4_reg_1083_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[65]),
        .Q(r_V_1_4_reg_1083),
        .R(1'b0));
  FDRE \r_V_1_5_reg_1095_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[65]),
        .Q(r_V_1_5_reg_1095),
        .R(1'b0));
  FDRE \r_V_1_reg_1035_reg[65] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[65]),
        .Q(r_V_1_reg_1035),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[11]_i_2 
       (.I0(max_duty_V_read_reg_796[11]),
        .I1(tmp_s_fu_305_p3[42]),
        .O(\r_V_reg_820[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[11]_i_3 
       (.I0(max_duty_V_read_reg_796[10]),
        .I1(tmp_s_fu_305_p3[41]),
        .O(\r_V_reg_820[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[11]_i_4 
       (.I0(max_duty_V_read_reg_796[9]),
        .I1(tmp_s_fu_305_p3[40]),
        .O(\r_V_reg_820[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[11]_i_5 
       (.I0(max_duty_V_read_reg_796[8]),
        .I1(tmp_s_fu_305_p3[39]),
        .O(\r_V_reg_820[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[15]_i_2 
       (.I0(max_duty_V_read_reg_796[15]),
        .I1(tmp_s_fu_305_p3[46]),
        .O(\r_V_reg_820[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[15]_i_3 
       (.I0(max_duty_V_read_reg_796[14]),
        .I1(tmp_s_fu_305_p3[45]),
        .O(\r_V_reg_820[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[15]_i_4 
       (.I0(max_duty_V_read_reg_796[13]),
        .I1(tmp_s_fu_305_p3[44]),
        .O(\r_V_reg_820[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[15]_i_5 
       (.I0(max_duty_V_read_reg_796[12]),
        .I1(tmp_s_fu_305_p3[43]),
        .O(\r_V_reg_820[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[19]_i_2 
       (.I0(max_duty_V_read_reg_796[19]),
        .I1(tmp_s_fu_305_p3[50]),
        .O(\r_V_reg_820[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[19]_i_3 
       (.I0(max_duty_V_read_reg_796[18]),
        .I1(tmp_s_fu_305_p3[49]),
        .O(\r_V_reg_820[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[19]_i_4 
       (.I0(max_duty_V_read_reg_796[17]),
        .I1(tmp_s_fu_305_p3[48]),
        .O(\r_V_reg_820[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[19]_i_5 
       (.I0(max_duty_V_read_reg_796[16]),
        .I1(tmp_s_fu_305_p3[47]),
        .O(\r_V_reg_820[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[23]_i_2 
       (.I0(max_duty_V_read_reg_796[23]),
        .I1(tmp_s_fu_305_p3[54]),
        .O(\r_V_reg_820[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[23]_i_3 
       (.I0(max_duty_V_read_reg_796[22]),
        .I1(tmp_s_fu_305_p3[53]),
        .O(\r_V_reg_820[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[23]_i_4 
       (.I0(max_duty_V_read_reg_796[21]),
        .I1(tmp_s_fu_305_p3[52]),
        .O(\r_V_reg_820[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[23]_i_5 
       (.I0(max_duty_V_read_reg_796[20]),
        .I1(tmp_s_fu_305_p3[51]),
        .O(\r_V_reg_820[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[27]_i_2 
       (.I0(max_duty_V_read_reg_796[27]),
        .I1(tmp_s_fu_305_p3[58]),
        .O(\r_V_reg_820[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[27]_i_3 
       (.I0(max_duty_V_read_reg_796[26]),
        .I1(tmp_s_fu_305_p3[57]),
        .O(\r_V_reg_820[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[27]_i_4 
       (.I0(max_duty_V_read_reg_796[25]),
        .I1(tmp_s_fu_305_p3[56]),
        .O(\r_V_reg_820[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[27]_i_5 
       (.I0(max_duty_V_read_reg_796[24]),
        .I1(tmp_s_fu_305_p3[55]),
        .O(\r_V_reg_820[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[31]_i_2 
       (.I0(max_duty_V_read_reg_796[31]),
        .I1(tmp_s_fu_305_p3[62]),
        .O(\r_V_reg_820[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[31]_i_3 
       (.I0(max_duty_V_read_reg_796[30]),
        .I1(tmp_s_fu_305_p3[61]),
        .O(\r_V_reg_820[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[31]_i_4 
       (.I0(max_duty_V_read_reg_796[29]),
        .I1(tmp_s_fu_305_p3[60]),
        .O(\r_V_reg_820[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[31]_i_5 
       (.I0(max_duty_V_read_reg_796[28]),
        .I1(tmp_s_fu_305_p3[59]),
        .O(\r_V_reg_820[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[3]_i_2 
       (.I0(max_duty_V_read_reg_796[3]),
        .I1(tmp_s_fu_305_p3[34]),
        .O(\r_V_reg_820[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[3]_i_3 
       (.I0(max_duty_V_read_reg_796[2]),
        .I1(tmp_s_fu_305_p3[33]),
        .O(\r_V_reg_820[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[3]_i_4 
       (.I0(max_duty_V_read_reg_796[1]),
        .I1(tmp_s_fu_305_p3[32]),
        .O(\r_V_reg_820[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[3]_i_5 
       (.I0(max_duty_V_read_reg_796[0]),
        .I1(tmp_s_fu_305_p3[31]),
        .O(\r_V_reg_820[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[7]_i_2 
       (.I0(max_duty_V_read_reg_796[7]),
        .I1(tmp_s_fu_305_p3[38]),
        .O(\r_V_reg_820[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[7]_i_3 
       (.I0(max_duty_V_read_reg_796[6]),
        .I1(tmp_s_fu_305_p3[37]),
        .O(\r_V_reg_820[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[7]_i_4 
       (.I0(max_duty_V_read_reg_796[5]),
        .I1(tmp_s_fu_305_p3[36]),
        .O(\r_V_reg_820[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_820[7]_i_5 
       (.I0(max_duty_V_read_reg_796[4]),
        .I1(tmp_s_fu_305_p3[35]),
        .O(\r_V_reg_820[7]_i_5_n_0 ));
  FDRE \r_V_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[0]),
        .Q(r_V_reg_820[0]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[10]),
        .Q(r_V_reg_820[10]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[11]),
        .Q(r_V_reg_820[11]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[11]_i_1 
       (.CI(\r_V_reg_820_reg[7]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[11]_i_1_n_0 ,\r_V_reg_820_reg[11]_i_1_n_1 ,\r_V_reg_820_reg[11]_i_1_n_2 ,\r_V_reg_820_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[11:8]),
        .O(r_V_fu_173_p2[11:8]),
        .S({\r_V_reg_820[11]_i_2_n_0 ,\r_V_reg_820[11]_i_3_n_0 ,\r_V_reg_820[11]_i_4_n_0 ,\r_V_reg_820[11]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[12]),
        .Q(r_V_reg_820[12]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[13]),
        .Q(r_V_reg_820[13]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[14]),
        .Q(r_V_reg_820[14]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[15]),
        .Q(r_V_reg_820[15]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[15]_i_1 
       (.CI(\r_V_reg_820_reg[11]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[15]_i_1_n_0 ,\r_V_reg_820_reg[15]_i_1_n_1 ,\r_V_reg_820_reg[15]_i_1_n_2 ,\r_V_reg_820_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[15:12]),
        .O(r_V_fu_173_p2[15:12]),
        .S({\r_V_reg_820[15]_i_2_n_0 ,\r_V_reg_820[15]_i_3_n_0 ,\r_V_reg_820[15]_i_4_n_0 ,\r_V_reg_820[15]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[16]),
        .Q(r_V_reg_820[16]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[17]),
        .Q(r_V_reg_820[17]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[18]),
        .Q(r_V_reg_820[18]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[19]),
        .Q(r_V_reg_820[19]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[19]_i_1 
       (.CI(\r_V_reg_820_reg[15]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[19]_i_1_n_0 ,\r_V_reg_820_reg[19]_i_1_n_1 ,\r_V_reg_820_reg[19]_i_1_n_2 ,\r_V_reg_820_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[19:16]),
        .O(r_V_fu_173_p2[19:16]),
        .S({\r_V_reg_820[19]_i_2_n_0 ,\r_V_reg_820[19]_i_3_n_0 ,\r_V_reg_820[19]_i_4_n_0 ,\r_V_reg_820[19]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[1]),
        .Q(r_V_reg_820[1]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[20]),
        .Q(r_V_reg_820[20]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[21]),
        .Q(r_V_reg_820[21]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[22]),
        .Q(r_V_reg_820[22]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[23]),
        .Q(r_V_reg_820[23]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[23]_i_1 
       (.CI(\r_V_reg_820_reg[19]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[23]_i_1_n_0 ,\r_V_reg_820_reg[23]_i_1_n_1 ,\r_V_reg_820_reg[23]_i_1_n_2 ,\r_V_reg_820_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[23:20]),
        .O(r_V_fu_173_p2[23:20]),
        .S({\r_V_reg_820[23]_i_2_n_0 ,\r_V_reg_820[23]_i_3_n_0 ,\r_V_reg_820[23]_i_4_n_0 ,\r_V_reg_820[23]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[24]),
        .Q(r_V_reg_820[24]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[25]),
        .Q(r_V_reg_820[25]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[26]),
        .Q(r_V_reg_820[26]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[27]),
        .Q(r_V_reg_820[27]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[27]_i_1 
       (.CI(\r_V_reg_820_reg[23]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[27]_i_1_n_0 ,\r_V_reg_820_reg[27]_i_1_n_1 ,\r_V_reg_820_reg[27]_i_1_n_2 ,\r_V_reg_820_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[27:24]),
        .O(r_V_fu_173_p2[27:24]),
        .S({\r_V_reg_820[27]_i_2_n_0 ,\r_V_reg_820[27]_i_3_n_0 ,\r_V_reg_820[27]_i_4_n_0 ,\r_V_reg_820[27]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[28]),
        .Q(r_V_reg_820[28]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[29]),
        .Q(r_V_reg_820[29]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[2]),
        .Q(r_V_reg_820[2]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[30]),
        .Q(r_V_reg_820[30]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[31]),
        .Q(r_V_reg_820[31]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[31]_i_1 
       (.CI(\r_V_reg_820_reg[27]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[31]_i_1_n_0 ,\r_V_reg_820_reg[31]_i_1_n_1 ,\r_V_reg_820_reg[31]_i_1_n_2 ,\r_V_reg_820_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[31:28]),
        .O(r_V_fu_173_p2[31:28]),
        .S({\r_V_reg_820[31]_i_2_n_0 ,\r_V_reg_820[31]_i_3_n_0 ,\r_V_reg_820[31]_i_4_n_0 ,\r_V_reg_820[31]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[32]),
        .Q(r_V_reg_820[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[32]_i_1 
       (.CI(\r_V_reg_820_reg[31]_i_1_n_0 ),
        .CO(\NLW_r_V_reg_820_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_reg_820_reg[32]_i_1_O_UNCONNECTED [3:1],r_V_fu_173_p2[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \r_V_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[3]),
        .Q(r_V_reg_820[3]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_820_reg[3]_i_1_n_0 ,\r_V_reg_820_reg[3]_i_1_n_1 ,\r_V_reg_820_reg[3]_i_1_n_2 ,\r_V_reg_820_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(max_duty_V_read_reg_796[3:0]),
        .O(r_V_fu_173_p2[3:0]),
        .S({\r_V_reg_820[3]_i_2_n_0 ,\r_V_reg_820[3]_i_3_n_0 ,\r_V_reg_820[3]_i_4_n_0 ,\r_V_reg_820[3]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[4]),
        .Q(r_V_reg_820[4]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[5]),
        .Q(r_V_reg_820[5]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[6]),
        .Q(r_V_reg_820[6]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[7]),
        .Q(r_V_reg_820[7]),
        .R(1'b0));
  CARRY4 \r_V_reg_820_reg[7]_i_1 
       (.CI(\r_V_reg_820_reg[3]_i_1_n_0 ),
        .CO({\r_V_reg_820_reg[7]_i_1_n_0 ,\r_V_reg_820_reg[7]_i_1_n_1 ,\r_V_reg_820_reg[7]_i_1_n_2 ,\r_V_reg_820_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_796[7:4]),
        .O(r_V_fu_173_p2[7:4]),
        .S({\r_V_reg_820[7]_i_2_n_0 ,\r_V_reg_820[7]_i_3_n_0 ,\r_V_reg_820[7]_i_4_n_0 ,\r_V_reg_820[7]_i_5_n_0 }));
  FDRE \r_V_reg_820_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[8]),
        .Q(r_V_reg_820[8]),
        .R(1'b0));
  FDRE \r_V_reg_820_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(r_V_fu_173_p2[9]),
        .Q(r_V_reg_820[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_63),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_53),
        .Q(\rdata_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_52),
        .Q(\rdata_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_51),
        .Q(\rdata_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_50),
        .Q(\rdata_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_49),
        .Q(\rdata_reg[14]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_48),
        .Q(\rdata_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_47),
        .Q(\rdata_reg[16]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_46),
        .Q(\rdata_reg[17]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_45),
        .Q(\rdata_reg[18]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_44),
        .Q(\rdata_reg[19]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_62),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_43),
        .Q(\rdata_reg[20]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_42),
        .Q(\rdata_reg[21]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_41),
        .Q(\rdata_reg[22]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_40),
        .Q(\rdata_reg[23]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_39),
        .Q(\rdata_reg[24]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_38),
        .Q(\rdata_reg[25]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_37),
        .Q(\rdata_reg[26]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_36),
        .Q(\rdata_reg[27]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_35),
        .Q(\rdata_reg[28]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_34),
        .Q(\rdata_reg[29]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_61),
        .Q(\rdata_reg[2]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_33),
        .Q(\rdata_reg[30]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pwm_ctrl_s_axi_U_n_98),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_32),
        .Q(\rdata_reg[31]_i_6_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_60),
        .Q(\rdata_reg[3]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_59),
        .Q(\rdata_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_58),
        .Q(\rdata_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_57),
        .Q(\rdata_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_56),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_55),
        .Q(\rdata_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_54),
        .Q(\rdata_reg[9]_i_3_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[24]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[24]),
        .I5(\tmp_10_1_reg_1142[0]_i_31_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_15_fu_518_p3[22]),
        .I2(tmp_15_fu_518_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_1_reg_1142[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_15_fu_518_p3[20]),
        .I2(tmp_15_fu_518_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_1_reg_1142[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_15_fu_518_p3[18]),
        .I2(tmp_15_fu_518_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_1_reg_1142[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_15_fu_518_p3[16]),
        .I2(tmp_15_fu_518_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_1_reg_1142[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[22]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[22]),
        .I5(\tmp_10_1_reg_1142[0]_i_49_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[20]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[20]),
        .I5(\tmp_10_1_reg_1142[0]_i_50_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[18]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[18]),
        .I5(\tmp_10_1_reg_1142[0]_i_51_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[16]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[16]),
        .I5(\tmp_10_1_reg_1142[0]_i_52_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_20 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[30]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[30]),
        .O(tmp_15_fu_518_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_21 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[31]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[31]),
        .O(tmp_15_fu_518_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_22 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[28]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[28]),
        .O(tmp_15_fu_518_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_23 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[29]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[29]),
        .O(tmp_15_fu_518_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_24 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[26]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[26]),
        .O(tmp_15_fu_518_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_25 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[27]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[27]),
        .O(tmp_15_fu_518_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_26 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[24]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[24]),
        .O(tmp_15_fu_518_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_27 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[25]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[25]),
        .O(tmp_15_fu_518_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_28 
       (.I0(tmp_12_reg_1052[31]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[31]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_1_reg_1142[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_29 
       (.I0(tmp_12_reg_1052[29]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[29]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_1_reg_1142[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_15_fu_518_p3[30]),
        .I2(tmp_15_fu_518_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_1_reg_1142[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_30 
       (.I0(tmp_12_reg_1052[27]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[27]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_1_reg_1142[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_31 
       (.I0(tmp_12_reg_1052[25]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[25]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_1_reg_1142[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_15_fu_518_p3[14]),
        .I2(tmp_15_fu_518_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_1_reg_1142[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_15_fu_518_p3[12]),
        .I2(tmp_15_fu_518_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_1_reg_1142[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_15_fu_518_p3[10]),
        .I2(tmp_15_fu_518_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_1_reg_1142[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_15_fu_518_p3[8]),
        .I2(tmp_15_fu_518_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_1_reg_1142[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[14]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[14]),
        .I5(\tmp_10_1_reg_1142[0]_i_69_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[12]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[12]),
        .I5(\tmp_10_1_reg_1142[0]_i_70_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[10]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[10]),
        .I5(\tmp_10_1_reg_1142[0]_i_71_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_15_fu_518_p3[28]),
        .I2(tmp_15_fu_518_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_1_reg_1142[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[8]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[8]),
        .I5(\tmp_10_1_reg_1142[0]_i_72_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_41 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[22]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[22]),
        .O(tmp_15_fu_518_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_42 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[23]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[23]),
        .O(tmp_15_fu_518_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_43 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[20]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[20]),
        .O(tmp_15_fu_518_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_44 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[21]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[21]),
        .O(tmp_15_fu_518_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_45 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[18]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[18]),
        .O(tmp_15_fu_518_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_46 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[19]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[19]),
        .O(tmp_15_fu_518_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_47 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[16]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[16]),
        .O(tmp_15_fu_518_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_48 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[17]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[17]),
        .O(tmp_15_fu_518_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_49 
       (.I0(tmp_12_reg_1052[23]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[23]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_1_reg_1142[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_15_fu_518_p3[26]),
        .I2(tmp_15_fu_518_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_1_reg_1142[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_50 
       (.I0(tmp_12_reg_1052[21]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[21]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_1_reg_1142[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_51 
       (.I0(tmp_12_reg_1052[19]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[19]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_1_reg_1142[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_52 
       (.I0(tmp_12_reg_1052[17]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[17]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_1_reg_1142[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_53 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_15_fu_518_p3[6]),
        .I2(tmp_15_fu_518_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_1_reg_1142[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_15_fu_518_p3[4]),
        .I2(tmp_15_fu_518_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_1_reg_1142[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_15_fu_518_p3[2]),
        .I2(tmp_15_fu_518_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_1_reg_1142[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_15_fu_518_p3[0]),
        .I2(tmp_15_fu_518_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_1_reg_1142[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[6]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[6]),
        .I5(\tmp_10_1_reg_1142[0]_i_81_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[4]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[4]),
        .I5(\tmp_10_1_reg_1142[0]_i_82_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[2]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[2]),
        .I5(\tmp_10_1_reg_1142[0]_i_83_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_1_reg_1142[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_15_fu_518_p3[24]),
        .I2(tmp_15_fu_518_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_1_reg_1142[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[0]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[0]),
        .I5(\tmp_10_1_reg_1142[0]_i_84_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_61 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[14]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[14]),
        .O(tmp_15_fu_518_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_62 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[15]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[15]),
        .O(tmp_15_fu_518_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_63 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[12]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[12]),
        .O(tmp_15_fu_518_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_64 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[13]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[13]),
        .O(tmp_15_fu_518_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_65 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[10]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[10]),
        .O(tmp_15_fu_518_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_66 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[11]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[11]),
        .O(tmp_15_fu_518_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_67 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[8]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[8]),
        .O(tmp_15_fu_518_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_68 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[9]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[9]),
        .O(tmp_15_fu_518_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_69 
       (.I0(tmp_12_reg_1052[15]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[15]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_1_reg_1142[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[30]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[30]),
        .I5(\tmp_10_1_reg_1142[0]_i_28_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_70 
       (.I0(tmp_12_reg_1052[13]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[13]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_1_reg_1142[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_71 
       (.I0(tmp_12_reg_1052[11]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[11]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_1_reg_1142[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_72 
       (.I0(tmp_12_reg_1052[9]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[9]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_1_reg_1142[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_73 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[6]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[6]),
        .O(tmp_15_fu_518_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_74 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[7]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[7]),
        .O(tmp_15_fu_518_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_75 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[4]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[4]),
        .O(tmp_15_fu_518_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_76 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[5]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[5]),
        .O(tmp_15_fu_518_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_77 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[2]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[2]),
        .O(tmp_15_fu_518_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_78 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[3]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[3]),
        .O(tmp_15_fu_518_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_79 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[0]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[0]),
        .O(tmp_15_fu_518_p3[0]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[28]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[28]),
        .I5(\tmp_10_1_reg_1142[0]_i_29_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_1_reg_1142[0]_i_80 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(tmp_13_reg_1112[1]),
        .I2(r_V_1_1_reg_1047),
        .I3(tmp_12_reg_1052[1]),
        .O(tmp_15_fu_518_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_81 
       (.I0(tmp_12_reg_1052[7]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[7]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_1_reg_1142[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_82 
       (.I0(tmp_12_reg_1052[5]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[5]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_1_reg_1142[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_83 
       (.I0(tmp_12_reg_1052[3]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[3]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_1_reg_1142[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_1_reg_1142[0]_i_84 
       (.I0(tmp_12_reg_1052[1]),
        .I1(r_V_1_1_reg_1047),
        .I2(tmp_13_reg_1112[1]),
        .I3(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_1_reg_1142[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_1_reg_1142[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(tmp_13_reg_1112[26]),
        .I3(r_V_1_1_reg_1047),
        .I4(tmp_12_reg_1052[26]),
        .I5(\tmp_10_1_reg_1142[0]_i_30_n_0 ),
        .O(\tmp_10_1_reg_1142[0]_i_9_n_0 ));
  FDRE \tmp_10_1_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_10_1_fu_606_p2),
        .Q(tmp9_demorgan_cast_fu_646_p1[1]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_1142_reg[0]_i_1 
       (.CI(\tmp_10_1_reg_1142_reg[0]_i_2_n_0 ),
        .CO({tmp_10_1_fu_606_p2,\tmp_10_1_reg_1142_reg[0]_i_1_n_1 ,\tmp_10_1_reg_1142_reg[0]_i_1_n_2 ,\tmp_10_1_reg_1142_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1142[0]_i_3_n_0 ,\tmp_10_1_reg_1142[0]_i_4_n_0 ,\tmp_10_1_reg_1142[0]_i_5_n_0 ,\tmp_10_1_reg_1142[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_1_reg_1142_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1142[0]_i_7_n_0 ,\tmp_10_1_reg_1142[0]_i_8_n_0 ,\tmp_10_1_reg_1142[0]_i_9_n_0 ,\tmp_10_1_reg_1142[0]_i_10_n_0 }));
  CARRY4 \tmp_10_1_reg_1142_reg[0]_i_11 
       (.CI(\tmp_10_1_reg_1142_reg[0]_i_32_n_0 ),
        .CO({\tmp_10_1_reg_1142_reg[0]_i_11_n_0 ,\tmp_10_1_reg_1142_reg[0]_i_11_n_1 ,\tmp_10_1_reg_1142_reg[0]_i_11_n_2 ,\tmp_10_1_reg_1142_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1142[0]_i_33_n_0 ,\tmp_10_1_reg_1142[0]_i_34_n_0 ,\tmp_10_1_reg_1142[0]_i_35_n_0 ,\tmp_10_1_reg_1142[0]_i_36_n_0 }),
        .O(\NLW_tmp_10_1_reg_1142_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1142[0]_i_37_n_0 ,\tmp_10_1_reg_1142[0]_i_38_n_0 ,\tmp_10_1_reg_1142[0]_i_39_n_0 ,\tmp_10_1_reg_1142[0]_i_40_n_0 }));
  CARRY4 \tmp_10_1_reg_1142_reg[0]_i_2 
       (.CI(\tmp_10_1_reg_1142_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_1_reg_1142_reg[0]_i_2_n_0 ,\tmp_10_1_reg_1142_reg[0]_i_2_n_1 ,\tmp_10_1_reg_1142_reg[0]_i_2_n_2 ,\tmp_10_1_reg_1142_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1142[0]_i_12_n_0 ,\tmp_10_1_reg_1142[0]_i_13_n_0 ,\tmp_10_1_reg_1142[0]_i_14_n_0 ,\tmp_10_1_reg_1142[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_1_reg_1142_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1142[0]_i_16_n_0 ,\tmp_10_1_reg_1142[0]_i_17_n_0 ,\tmp_10_1_reg_1142[0]_i_18_n_0 ,\tmp_10_1_reg_1142[0]_i_19_n_0 }));
  CARRY4 \tmp_10_1_reg_1142_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_10_1_reg_1142_reg[0]_i_32_n_0 ,\tmp_10_1_reg_1142_reg[0]_i_32_n_1 ,\tmp_10_1_reg_1142_reg[0]_i_32_n_2 ,\tmp_10_1_reg_1142_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1142[0]_i_53_n_0 ,\tmp_10_1_reg_1142[0]_i_54_n_0 ,\tmp_10_1_reg_1142[0]_i_55_n_0 ,\tmp_10_1_reg_1142[0]_i_56_n_0 }),
        .O(\NLW_tmp_10_1_reg_1142_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1142[0]_i_57_n_0 ,\tmp_10_1_reg_1142[0]_i_58_n_0 ,\tmp_10_1_reg_1142[0]_i_59_n_0 ,\tmp_10_1_reg_1142[0]_i_60_n_0 }));
  LUT5 #(
    .INIT(32'h00002000)) 
    \tmp_10_2_reg_1147[0]_i_1 
       (.I0(or_cond_reg_859),
        .I1(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I2(tmp_reg_841),
        .I3(ap_CS_fsm_state18),
        .I4(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(\tmp_10_2_reg_1147[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[26]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[26]),
        .I5(\tmp_10_2_reg_1147[0]_i_31_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_11 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[24]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[24]),
        .I5(\tmp_10_2_reg_1147[0]_i_32_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_19_fu_537_p3[22]),
        .I2(tmp_19_fu_537_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_2_reg_1147[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_19_fu_537_p3[20]),
        .I2(tmp_19_fu_537_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_2_reg_1147[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_19_fu_537_p3[18]),
        .I2(tmp_19_fu_537_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_2_reg_1147[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_19_fu_537_p3[16]),
        .I2(tmp_19_fu_537_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_2_reg_1147[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[22]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[22]),
        .I5(\tmp_10_2_reg_1147[0]_i_50_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[20]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[20]),
        .I5(\tmp_10_2_reg_1147[0]_i_51_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[18]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[18]),
        .I5(\tmp_10_2_reg_1147[0]_i_52_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_20 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[16]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[16]),
        .I5(\tmp_10_2_reg_1147[0]_i_53_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_21 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[30]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[30]),
        .O(tmp_19_fu_537_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_22 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[31]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[31]),
        .O(tmp_19_fu_537_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_23 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[28]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[28]),
        .O(tmp_19_fu_537_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_24 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[29]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[29]),
        .O(tmp_19_fu_537_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_25 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[26]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[26]),
        .O(tmp_19_fu_537_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_26 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[27]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[27]),
        .O(tmp_19_fu_537_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_27 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[24]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[24]),
        .O(tmp_19_fu_537_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_28 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[25]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[25]),
        .O(tmp_19_fu_537_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_29 
       (.I0(tmp_16_reg_1064[31]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[31]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_2_reg_1147[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_30 
       (.I0(tmp_16_reg_1064[29]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[29]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_2_reg_1147[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_31 
       (.I0(tmp_16_reg_1064[27]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[27]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_2_reg_1147[0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_32 
       (.I0(tmp_16_reg_1064[25]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[25]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_2_reg_1147[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_19_fu_537_p3[14]),
        .I2(tmp_19_fu_537_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_2_reg_1147[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_19_fu_537_p3[12]),
        .I2(tmp_19_fu_537_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_2_reg_1147[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_19_fu_537_p3[10]),
        .I2(tmp_19_fu_537_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_2_reg_1147[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_19_fu_537_p3[8]),
        .I2(tmp_19_fu_537_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_2_reg_1147[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[14]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[14]),
        .I5(\tmp_10_2_reg_1147[0]_i_70_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[12]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[12]),
        .I5(\tmp_10_2_reg_1147[0]_i_71_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_19_fu_537_p3[30]),
        .I2(tmp_19_fu_537_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_2_reg_1147[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[10]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[10]),
        .I5(\tmp_10_2_reg_1147[0]_i_72_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_41 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[8]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[8]),
        .I5(\tmp_10_2_reg_1147[0]_i_73_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_42 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[22]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[22]),
        .O(tmp_19_fu_537_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_43 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[23]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[23]),
        .O(tmp_19_fu_537_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_44 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[20]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[20]),
        .O(tmp_19_fu_537_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_45 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[21]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[21]),
        .O(tmp_19_fu_537_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_46 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[18]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[18]),
        .O(tmp_19_fu_537_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_47 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[19]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[19]),
        .O(tmp_19_fu_537_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_48 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[16]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[16]),
        .O(tmp_19_fu_537_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_49 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[17]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[17]),
        .O(tmp_19_fu_537_p3[17]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_19_fu_537_p3[28]),
        .I2(tmp_19_fu_537_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_2_reg_1147[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_50 
       (.I0(tmp_16_reg_1064[23]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[23]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_2_reg_1147[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_51 
       (.I0(tmp_16_reg_1064[21]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[21]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_2_reg_1147[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_52 
       (.I0(tmp_16_reg_1064[19]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[19]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_2_reg_1147[0]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_53 
       (.I0(tmp_16_reg_1064[17]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[17]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_2_reg_1147[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_19_fu_537_p3[6]),
        .I2(tmp_19_fu_537_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_2_reg_1147[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_19_fu_537_p3[4]),
        .I2(tmp_19_fu_537_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_2_reg_1147[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_19_fu_537_p3[2]),
        .I2(tmp_19_fu_537_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_2_reg_1147[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_19_fu_537_p3[0]),
        .I2(tmp_19_fu_537_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_2_reg_1147[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[6]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[6]),
        .I5(\tmp_10_2_reg_1147[0]_i_82_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[4]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[4]),
        .I5(\tmp_10_2_reg_1147[0]_i_83_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_19_fu_537_p3[26]),
        .I2(tmp_19_fu_537_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_2_reg_1147[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[2]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[2]),
        .I5(\tmp_10_2_reg_1147[0]_i_84_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_61 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[0]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[0]),
        .I5(\tmp_10_2_reg_1147[0]_i_85_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_62 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[14]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[14]),
        .O(tmp_19_fu_537_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_63 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[15]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[15]),
        .O(tmp_19_fu_537_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_64 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[12]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[12]),
        .O(tmp_19_fu_537_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_65 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[13]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[13]),
        .O(tmp_19_fu_537_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_66 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[10]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[10]),
        .O(tmp_19_fu_537_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_67 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[11]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[11]),
        .O(tmp_19_fu_537_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_68 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[8]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[8]),
        .O(tmp_19_fu_537_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_69 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[9]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[9]),
        .O(tmp_19_fu_537_p3[9]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_2_reg_1147[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_19_fu_537_p3[24]),
        .I2(tmp_19_fu_537_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_2_reg_1147[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_70 
       (.I0(tmp_16_reg_1064[15]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[15]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_2_reg_1147[0]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_71 
       (.I0(tmp_16_reg_1064[13]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[13]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_2_reg_1147[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_72 
       (.I0(tmp_16_reg_1064[11]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[11]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_2_reg_1147[0]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_73 
       (.I0(tmp_16_reg_1064[9]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[9]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_2_reg_1147[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_74 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[6]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[6]),
        .O(tmp_19_fu_537_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_75 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[7]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[7]),
        .O(tmp_19_fu_537_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_76 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[4]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[4]),
        .O(tmp_19_fu_537_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_77 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[5]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[5]),
        .O(tmp_19_fu_537_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_78 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[2]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[2]),
        .O(tmp_19_fu_537_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_79 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[3]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[3]),
        .O(tmp_19_fu_537_p3[3]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[30]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[30]),
        .I5(\tmp_10_2_reg_1147[0]_i_29_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_80 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[0]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[0]),
        .O(tmp_19_fu_537_p3[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_2_reg_1147[0]_i_81 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(tmp_17_reg_1117[1]),
        .I2(r_V_1_2_reg_1059),
        .I3(tmp_16_reg_1064[1]),
        .O(tmp_19_fu_537_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_82 
       (.I0(tmp_16_reg_1064[7]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[7]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_2_reg_1147[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_83 
       (.I0(tmp_16_reg_1064[5]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[5]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_2_reg_1147[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_84 
       (.I0(tmp_16_reg_1064[3]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[3]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_2_reg_1147[0]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_2_reg_1147[0]_i_85 
       (.I0(tmp_16_reg_1064[1]),
        .I1(r_V_1_2_reg_1059),
        .I2(tmp_17_reg_1117[1]),
        .I3(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_2_reg_1147[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_2_reg_1147[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(tmp_17_reg_1117[28]),
        .I3(r_V_1_2_reg_1059),
        .I4(tmp_16_reg_1064[28]),
        .I5(\tmp_10_2_reg_1147[0]_i_30_n_0 ),
        .O(\tmp_10_2_reg_1147[0]_i_9_n_0 ));
  FDRE \tmp_10_2_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_10_2_fu_611_p2),
        .Q(tmp10_demorgan_fu_662_p6[2]),
        .R(1'b0));
  CARRY4 \tmp_10_2_reg_1147_reg[0]_i_12 
       (.CI(\tmp_10_2_reg_1147_reg[0]_i_33_n_0 ),
        .CO({\tmp_10_2_reg_1147_reg[0]_i_12_n_0 ,\tmp_10_2_reg_1147_reg[0]_i_12_n_1 ,\tmp_10_2_reg_1147_reg[0]_i_12_n_2 ,\tmp_10_2_reg_1147_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1147[0]_i_34_n_0 ,\tmp_10_2_reg_1147[0]_i_35_n_0 ,\tmp_10_2_reg_1147[0]_i_36_n_0 ,\tmp_10_2_reg_1147[0]_i_37_n_0 }),
        .O(\NLW_tmp_10_2_reg_1147_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1147[0]_i_38_n_0 ,\tmp_10_2_reg_1147[0]_i_39_n_0 ,\tmp_10_2_reg_1147[0]_i_40_n_0 ,\tmp_10_2_reg_1147[0]_i_41_n_0 }));
  CARRY4 \tmp_10_2_reg_1147_reg[0]_i_2 
       (.CI(\tmp_10_2_reg_1147_reg[0]_i_3_n_0 ),
        .CO({tmp_10_2_fu_611_p2,\tmp_10_2_reg_1147_reg[0]_i_2_n_1 ,\tmp_10_2_reg_1147_reg[0]_i_2_n_2 ,\tmp_10_2_reg_1147_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1147[0]_i_4_n_0 ,\tmp_10_2_reg_1147[0]_i_5_n_0 ,\tmp_10_2_reg_1147[0]_i_6_n_0 ,\tmp_10_2_reg_1147[0]_i_7_n_0 }),
        .O(\NLW_tmp_10_2_reg_1147_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1147[0]_i_8_n_0 ,\tmp_10_2_reg_1147[0]_i_9_n_0 ,\tmp_10_2_reg_1147[0]_i_10_n_0 ,\tmp_10_2_reg_1147[0]_i_11_n_0 }));
  CARRY4 \tmp_10_2_reg_1147_reg[0]_i_3 
       (.CI(\tmp_10_2_reg_1147_reg[0]_i_12_n_0 ),
        .CO({\tmp_10_2_reg_1147_reg[0]_i_3_n_0 ,\tmp_10_2_reg_1147_reg[0]_i_3_n_1 ,\tmp_10_2_reg_1147_reg[0]_i_3_n_2 ,\tmp_10_2_reg_1147_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1147[0]_i_13_n_0 ,\tmp_10_2_reg_1147[0]_i_14_n_0 ,\tmp_10_2_reg_1147[0]_i_15_n_0 ,\tmp_10_2_reg_1147[0]_i_16_n_0 }),
        .O(\NLW_tmp_10_2_reg_1147_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1147[0]_i_17_n_0 ,\tmp_10_2_reg_1147[0]_i_18_n_0 ,\tmp_10_2_reg_1147[0]_i_19_n_0 ,\tmp_10_2_reg_1147[0]_i_20_n_0 }));
  CARRY4 \tmp_10_2_reg_1147_reg[0]_i_33 
       (.CI(1'b0),
        .CO({\tmp_10_2_reg_1147_reg[0]_i_33_n_0 ,\tmp_10_2_reg_1147_reg[0]_i_33_n_1 ,\tmp_10_2_reg_1147_reg[0]_i_33_n_2 ,\tmp_10_2_reg_1147_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1147[0]_i_54_n_0 ,\tmp_10_2_reg_1147[0]_i_55_n_0 ,\tmp_10_2_reg_1147[0]_i_56_n_0 ,\tmp_10_2_reg_1147[0]_i_57_n_0 }),
        .O(\NLW_tmp_10_2_reg_1147_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1147[0]_i_58_n_0 ,\tmp_10_2_reg_1147[0]_i_59_n_0 ,\tmp_10_2_reg_1147[0]_i_60_n_0 ,\tmp_10_2_reg_1147[0]_i_61_n_0 }));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[24]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[24]),
        .I5(\tmp_10_3_reg_1152[0]_i_31_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_23_fu_556_p3[22]),
        .I2(tmp_23_fu_556_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_3_reg_1152[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_23_fu_556_p3[20]),
        .I2(tmp_23_fu_556_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_3_reg_1152[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_23_fu_556_p3[18]),
        .I2(tmp_23_fu_556_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_3_reg_1152[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_23_fu_556_p3[16]),
        .I2(tmp_23_fu_556_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_3_reg_1152[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[22]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[22]),
        .I5(\tmp_10_3_reg_1152[0]_i_49_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[20]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[20]),
        .I5(\tmp_10_3_reg_1152[0]_i_50_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[18]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[18]),
        .I5(\tmp_10_3_reg_1152[0]_i_51_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[16]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[16]),
        .I5(\tmp_10_3_reg_1152[0]_i_52_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_20 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[30]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[30]),
        .O(tmp_23_fu_556_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_21 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[31]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[31]),
        .O(tmp_23_fu_556_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_22 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[28]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[28]),
        .O(tmp_23_fu_556_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_23 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[29]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[29]),
        .O(tmp_23_fu_556_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_24 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[26]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[26]),
        .O(tmp_23_fu_556_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_25 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[27]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[27]),
        .O(tmp_23_fu_556_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_26 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[24]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[24]),
        .O(tmp_23_fu_556_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_27 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[25]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[25]),
        .O(tmp_23_fu_556_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_28 
       (.I0(tmp_20_reg_1076[31]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[31]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_3_reg_1152[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_29 
       (.I0(tmp_20_reg_1076[29]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[29]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_3_reg_1152[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_23_fu_556_p3[30]),
        .I2(tmp_23_fu_556_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_3_reg_1152[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_30 
       (.I0(tmp_20_reg_1076[27]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[27]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_3_reg_1152[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_31 
       (.I0(tmp_20_reg_1076[25]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[25]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_3_reg_1152[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_23_fu_556_p3[14]),
        .I2(tmp_23_fu_556_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_3_reg_1152[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_23_fu_556_p3[12]),
        .I2(tmp_23_fu_556_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_3_reg_1152[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_23_fu_556_p3[10]),
        .I2(tmp_23_fu_556_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_3_reg_1152[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_23_fu_556_p3[8]),
        .I2(tmp_23_fu_556_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_3_reg_1152[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[14]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[14]),
        .I5(\tmp_10_3_reg_1152[0]_i_69_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[12]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[12]),
        .I5(\tmp_10_3_reg_1152[0]_i_70_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[10]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[10]),
        .I5(\tmp_10_3_reg_1152[0]_i_71_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_23_fu_556_p3[28]),
        .I2(tmp_23_fu_556_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_3_reg_1152[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[8]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[8]),
        .I5(\tmp_10_3_reg_1152[0]_i_72_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_41 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[22]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[22]),
        .O(tmp_23_fu_556_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_42 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[23]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[23]),
        .O(tmp_23_fu_556_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_43 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[20]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[20]),
        .O(tmp_23_fu_556_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_44 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[21]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[21]),
        .O(tmp_23_fu_556_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_45 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[18]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[18]),
        .O(tmp_23_fu_556_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_46 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[19]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[19]),
        .O(tmp_23_fu_556_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_47 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[16]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[16]),
        .O(tmp_23_fu_556_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_48 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[17]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[17]),
        .O(tmp_23_fu_556_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_49 
       (.I0(tmp_20_reg_1076[23]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[23]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_3_reg_1152[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_23_fu_556_p3[26]),
        .I2(tmp_23_fu_556_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_3_reg_1152[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_50 
       (.I0(tmp_20_reg_1076[21]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[21]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_3_reg_1152[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_51 
       (.I0(tmp_20_reg_1076[19]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[19]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_3_reg_1152[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_52 
       (.I0(tmp_20_reg_1076[17]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[17]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_3_reg_1152[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_53 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_23_fu_556_p3[6]),
        .I2(tmp_23_fu_556_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_3_reg_1152[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_23_fu_556_p3[4]),
        .I2(tmp_23_fu_556_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_3_reg_1152[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_23_fu_556_p3[2]),
        .I2(tmp_23_fu_556_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_3_reg_1152[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_23_fu_556_p3[0]),
        .I2(tmp_23_fu_556_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_3_reg_1152[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[6]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[6]),
        .I5(\tmp_10_3_reg_1152[0]_i_81_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[4]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[4]),
        .I5(\tmp_10_3_reg_1152[0]_i_82_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[2]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[2]),
        .I5(\tmp_10_3_reg_1152[0]_i_83_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_3_reg_1152[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_23_fu_556_p3[24]),
        .I2(tmp_23_fu_556_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_3_reg_1152[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[0]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[0]),
        .I5(\tmp_10_3_reg_1152[0]_i_84_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_61 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[14]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[14]),
        .O(tmp_23_fu_556_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_62 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[15]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[15]),
        .O(tmp_23_fu_556_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_63 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[12]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[12]),
        .O(tmp_23_fu_556_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_64 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[13]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[13]),
        .O(tmp_23_fu_556_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_65 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[10]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[10]),
        .O(tmp_23_fu_556_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_66 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[11]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[11]),
        .O(tmp_23_fu_556_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_67 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[8]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[8]),
        .O(tmp_23_fu_556_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_68 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[9]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[9]),
        .O(tmp_23_fu_556_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_69 
       (.I0(tmp_20_reg_1076[15]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[15]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_3_reg_1152[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[30]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[30]),
        .I5(\tmp_10_3_reg_1152[0]_i_28_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_70 
       (.I0(tmp_20_reg_1076[13]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[13]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_3_reg_1152[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_71 
       (.I0(tmp_20_reg_1076[11]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[11]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_3_reg_1152[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_72 
       (.I0(tmp_20_reg_1076[9]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[9]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_3_reg_1152[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_73 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[6]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[6]),
        .O(tmp_23_fu_556_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_74 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[7]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[7]),
        .O(tmp_23_fu_556_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_75 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[4]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[4]),
        .O(tmp_23_fu_556_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_76 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[5]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[5]),
        .O(tmp_23_fu_556_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_77 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[2]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[2]),
        .O(tmp_23_fu_556_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_78 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[3]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[3]),
        .O(tmp_23_fu_556_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_79 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[0]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[0]),
        .O(tmp_23_fu_556_p3[0]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[28]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[28]),
        .I5(\tmp_10_3_reg_1152[0]_i_29_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_3_reg_1152[0]_i_80 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(tmp_21_reg_1122[1]),
        .I2(r_V_1_3_reg_1071),
        .I3(tmp_20_reg_1076[1]),
        .O(tmp_23_fu_556_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_81 
       (.I0(tmp_20_reg_1076[7]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[7]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_3_reg_1152[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_82 
       (.I0(tmp_20_reg_1076[5]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[5]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_3_reg_1152[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_83 
       (.I0(tmp_20_reg_1076[3]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[3]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_3_reg_1152[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_3_reg_1152[0]_i_84 
       (.I0(tmp_20_reg_1076[1]),
        .I1(r_V_1_3_reg_1071),
        .I2(tmp_21_reg_1122[1]),
        .I3(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_3_reg_1152[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_3_reg_1152[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(tmp_21_reg_1122[26]),
        .I3(r_V_1_3_reg_1071),
        .I4(tmp_20_reg_1076[26]),
        .I5(\tmp_10_3_reg_1152[0]_i_30_n_0 ),
        .O(\tmp_10_3_reg_1152[0]_i_9_n_0 ));
  FDRE \tmp_10_3_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_10_3_fu_616_p2),
        .Q(tmp10_demorgan_fu_662_p6[3]),
        .R(1'b0));
  CARRY4 \tmp_10_3_reg_1152_reg[0]_i_1 
       (.CI(\tmp_10_3_reg_1152_reg[0]_i_2_n_0 ),
        .CO({tmp_10_3_fu_616_p2,\tmp_10_3_reg_1152_reg[0]_i_1_n_1 ,\tmp_10_3_reg_1152_reg[0]_i_1_n_2 ,\tmp_10_3_reg_1152_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1152[0]_i_3_n_0 ,\tmp_10_3_reg_1152[0]_i_4_n_0 ,\tmp_10_3_reg_1152[0]_i_5_n_0 ,\tmp_10_3_reg_1152[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_3_reg_1152_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1152[0]_i_7_n_0 ,\tmp_10_3_reg_1152[0]_i_8_n_0 ,\tmp_10_3_reg_1152[0]_i_9_n_0 ,\tmp_10_3_reg_1152[0]_i_10_n_0 }));
  CARRY4 \tmp_10_3_reg_1152_reg[0]_i_11 
       (.CI(\tmp_10_3_reg_1152_reg[0]_i_32_n_0 ),
        .CO({\tmp_10_3_reg_1152_reg[0]_i_11_n_0 ,\tmp_10_3_reg_1152_reg[0]_i_11_n_1 ,\tmp_10_3_reg_1152_reg[0]_i_11_n_2 ,\tmp_10_3_reg_1152_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1152[0]_i_33_n_0 ,\tmp_10_3_reg_1152[0]_i_34_n_0 ,\tmp_10_3_reg_1152[0]_i_35_n_0 ,\tmp_10_3_reg_1152[0]_i_36_n_0 }),
        .O(\NLW_tmp_10_3_reg_1152_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1152[0]_i_37_n_0 ,\tmp_10_3_reg_1152[0]_i_38_n_0 ,\tmp_10_3_reg_1152[0]_i_39_n_0 ,\tmp_10_3_reg_1152[0]_i_40_n_0 }));
  CARRY4 \tmp_10_3_reg_1152_reg[0]_i_2 
       (.CI(\tmp_10_3_reg_1152_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_3_reg_1152_reg[0]_i_2_n_0 ,\tmp_10_3_reg_1152_reg[0]_i_2_n_1 ,\tmp_10_3_reg_1152_reg[0]_i_2_n_2 ,\tmp_10_3_reg_1152_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1152[0]_i_12_n_0 ,\tmp_10_3_reg_1152[0]_i_13_n_0 ,\tmp_10_3_reg_1152[0]_i_14_n_0 ,\tmp_10_3_reg_1152[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_3_reg_1152_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1152[0]_i_16_n_0 ,\tmp_10_3_reg_1152[0]_i_17_n_0 ,\tmp_10_3_reg_1152[0]_i_18_n_0 ,\tmp_10_3_reg_1152[0]_i_19_n_0 }));
  CARRY4 \tmp_10_3_reg_1152_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_10_3_reg_1152_reg[0]_i_32_n_0 ,\tmp_10_3_reg_1152_reg[0]_i_32_n_1 ,\tmp_10_3_reg_1152_reg[0]_i_32_n_2 ,\tmp_10_3_reg_1152_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1152[0]_i_53_n_0 ,\tmp_10_3_reg_1152[0]_i_54_n_0 ,\tmp_10_3_reg_1152[0]_i_55_n_0 ,\tmp_10_3_reg_1152[0]_i_56_n_0 }),
        .O(\NLW_tmp_10_3_reg_1152_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1152[0]_i_57_n_0 ,\tmp_10_3_reg_1152[0]_i_58_n_0 ,\tmp_10_3_reg_1152[0]_i_59_n_0 ,\tmp_10_3_reg_1152[0]_i_60_n_0 }));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[24]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[24]),
        .I5(\tmp_10_4_reg_1157[0]_i_31_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_27_fu_575_p3[22]),
        .I2(tmp_27_fu_575_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_4_reg_1157[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_27_fu_575_p3[20]),
        .I2(tmp_27_fu_575_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_4_reg_1157[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_27_fu_575_p3[18]),
        .I2(tmp_27_fu_575_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_4_reg_1157[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_27_fu_575_p3[16]),
        .I2(tmp_27_fu_575_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_4_reg_1157[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[22]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[22]),
        .I5(\tmp_10_4_reg_1157[0]_i_49_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[20]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[20]),
        .I5(\tmp_10_4_reg_1157[0]_i_50_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[18]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[18]),
        .I5(\tmp_10_4_reg_1157[0]_i_51_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[16]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[16]),
        .I5(\tmp_10_4_reg_1157[0]_i_52_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_20 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[30]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[30]),
        .O(tmp_27_fu_575_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_21 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[31]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[31]),
        .O(tmp_27_fu_575_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_22 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[28]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[28]),
        .O(tmp_27_fu_575_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_23 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[29]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[29]),
        .O(tmp_27_fu_575_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_24 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[26]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[26]),
        .O(tmp_27_fu_575_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_25 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[27]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[27]),
        .O(tmp_27_fu_575_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_26 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[24]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[24]),
        .O(tmp_27_fu_575_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_27 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[25]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[25]),
        .O(tmp_27_fu_575_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_28 
       (.I0(tmp_24_reg_1088[31]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[31]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_4_reg_1157[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_29 
       (.I0(tmp_24_reg_1088[29]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[29]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_4_reg_1157[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_27_fu_575_p3[30]),
        .I2(tmp_27_fu_575_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_4_reg_1157[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_30 
       (.I0(tmp_24_reg_1088[27]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[27]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_4_reg_1157[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_31 
       (.I0(tmp_24_reg_1088[25]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[25]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_4_reg_1157[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_27_fu_575_p3[14]),
        .I2(tmp_27_fu_575_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_4_reg_1157[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_27_fu_575_p3[12]),
        .I2(tmp_27_fu_575_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_4_reg_1157[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_27_fu_575_p3[10]),
        .I2(tmp_27_fu_575_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_4_reg_1157[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_27_fu_575_p3[8]),
        .I2(tmp_27_fu_575_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_4_reg_1157[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[14]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[14]),
        .I5(\tmp_10_4_reg_1157[0]_i_69_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[12]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[12]),
        .I5(\tmp_10_4_reg_1157[0]_i_70_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[10]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[10]),
        .I5(\tmp_10_4_reg_1157[0]_i_71_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_27_fu_575_p3[28]),
        .I2(tmp_27_fu_575_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_4_reg_1157[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[8]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[8]),
        .I5(\tmp_10_4_reg_1157[0]_i_72_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_41 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[22]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[22]),
        .O(tmp_27_fu_575_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_42 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[23]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[23]),
        .O(tmp_27_fu_575_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_43 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[20]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[20]),
        .O(tmp_27_fu_575_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_44 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[21]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[21]),
        .O(tmp_27_fu_575_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_45 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[18]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[18]),
        .O(tmp_27_fu_575_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_46 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[19]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[19]),
        .O(tmp_27_fu_575_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_47 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[16]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[16]),
        .O(tmp_27_fu_575_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_48 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[17]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[17]),
        .O(tmp_27_fu_575_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_49 
       (.I0(tmp_24_reg_1088[23]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[23]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_4_reg_1157[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_27_fu_575_p3[26]),
        .I2(tmp_27_fu_575_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_4_reg_1157[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_50 
       (.I0(tmp_24_reg_1088[21]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[21]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_4_reg_1157[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_51 
       (.I0(tmp_24_reg_1088[19]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[19]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_4_reg_1157[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_52 
       (.I0(tmp_24_reg_1088[17]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[17]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_4_reg_1157[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_53 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_27_fu_575_p3[6]),
        .I2(tmp_27_fu_575_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_4_reg_1157[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_27_fu_575_p3[4]),
        .I2(tmp_27_fu_575_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_4_reg_1157[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_27_fu_575_p3[2]),
        .I2(tmp_27_fu_575_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_4_reg_1157[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_27_fu_575_p3[0]),
        .I2(tmp_27_fu_575_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_4_reg_1157[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[6]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[6]),
        .I5(\tmp_10_4_reg_1157[0]_i_81_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[4]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[4]),
        .I5(\tmp_10_4_reg_1157[0]_i_82_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[2]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[2]),
        .I5(\tmp_10_4_reg_1157[0]_i_83_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_4_reg_1157[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_27_fu_575_p3[24]),
        .I2(tmp_27_fu_575_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_4_reg_1157[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[0]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[0]),
        .I5(\tmp_10_4_reg_1157[0]_i_84_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_61 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[14]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[14]),
        .O(tmp_27_fu_575_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_62 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[15]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[15]),
        .O(tmp_27_fu_575_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_63 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[12]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[12]),
        .O(tmp_27_fu_575_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_64 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[13]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[13]),
        .O(tmp_27_fu_575_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_65 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[10]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[10]),
        .O(tmp_27_fu_575_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_66 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[11]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[11]),
        .O(tmp_27_fu_575_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_67 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[8]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[8]),
        .O(tmp_27_fu_575_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_68 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[9]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[9]),
        .O(tmp_27_fu_575_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_69 
       (.I0(tmp_24_reg_1088[15]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[15]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_4_reg_1157[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[30]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[30]),
        .I5(\tmp_10_4_reg_1157[0]_i_28_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_70 
       (.I0(tmp_24_reg_1088[13]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[13]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_4_reg_1157[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_71 
       (.I0(tmp_24_reg_1088[11]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[11]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_4_reg_1157[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_72 
       (.I0(tmp_24_reg_1088[9]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[9]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_4_reg_1157[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_73 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[6]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[6]),
        .O(tmp_27_fu_575_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_74 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[7]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[7]),
        .O(tmp_27_fu_575_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_75 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[4]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[4]),
        .O(tmp_27_fu_575_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_76 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[5]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[5]),
        .O(tmp_27_fu_575_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_77 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[2]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[2]),
        .O(tmp_27_fu_575_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_78 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[3]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[3]),
        .O(tmp_27_fu_575_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_79 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[0]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[0]),
        .O(tmp_27_fu_575_p3[0]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[28]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[28]),
        .I5(\tmp_10_4_reg_1157[0]_i_29_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_4_reg_1157[0]_i_80 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(tmp_25_reg_1127[1]),
        .I2(r_V_1_4_reg_1083),
        .I3(tmp_24_reg_1088[1]),
        .O(tmp_27_fu_575_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_81 
       (.I0(tmp_24_reg_1088[7]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[7]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_4_reg_1157[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_82 
       (.I0(tmp_24_reg_1088[5]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[5]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_4_reg_1157[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_83 
       (.I0(tmp_24_reg_1088[3]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[3]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_4_reg_1157[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_4_reg_1157[0]_i_84 
       (.I0(tmp_24_reg_1088[1]),
        .I1(r_V_1_4_reg_1083),
        .I2(tmp_25_reg_1127[1]),
        .I3(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_4_reg_1157[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_4_reg_1157[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(tmp_25_reg_1127[26]),
        .I3(r_V_1_4_reg_1083),
        .I4(tmp_24_reg_1088[26]),
        .I5(\tmp_10_4_reg_1157[0]_i_30_n_0 ),
        .O(\tmp_10_4_reg_1157[0]_i_9_n_0 ));
  FDRE \tmp_10_4_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_10_4_fu_621_p2),
        .Q(tmp10_demorgan_fu_662_p6[4]),
        .R(1'b0));
  CARRY4 \tmp_10_4_reg_1157_reg[0]_i_1 
       (.CI(\tmp_10_4_reg_1157_reg[0]_i_2_n_0 ),
        .CO({tmp_10_4_fu_621_p2,\tmp_10_4_reg_1157_reg[0]_i_1_n_1 ,\tmp_10_4_reg_1157_reg[0]_i_1_n_2 ,\tmp_10_4_reg_1157_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1157[0]_i_3_n_0 ,\tmp_10_4_reg_1157[0]_i_4_n_0 ,\tmp_10_4_reg_1157[0]_i_5_n_0 ,\tmp_10_4_reg_1157[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_4_reg_1157_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1157[0]_i_7_n_0 ,\tmp_10_4_reg_1157[0]_i_8_n_0 ,\tmp_10_4_reg_1157[0]_i_9_n_0 ,\tmp_10_4_reg_1157[0]_i_10_n_0 }));
  CARRY4 \tmp_10_4_reg_1157_reg[0]_i_11 
       (.CI(\tmp_10_4_reg_1157_reg[0]_i_32_n_0 ),
        .CO({\tmp_10_4_reg_1157_reg[0]_i_11_n_0 ,\tmp_10_4_reg_1157_reg[0]_i_11_n_1 ,\tmp_10_4_reg_1157_reg[0]_i_11_n_2 ,\tmp_10_4_reg_1157_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1157[0]_i_33_n_0 ,\tmp_10_4_reg_1157[0]_i_34_n_0 ,\tmp_10_4_reg_1157[0]_i_35_n_0 ,\tmp_10_4_reg_1157[0]_i_36_n_0 }),
        .O(\NLW_tmp_10_4_reg_1157_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1157[0]_i_37_n_0 ,\tmp_10_4_reg_1157[0]_i_38_n_0 ,\tmp_10_4_reg_1157[0]_i_39_n_0 ,\tmp_10_4_reg_1157[0]_i_40_n_0 }));
  CARRY4 \tmp_10_4_reg_1157_reg[0]_i_2 
       (.CI(\tmp_10_4_reg_1157_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_4_reg_1157_reg[0]_i_2_n_0 ,\tmp_10_4_reg_1157_reg[0]_i_2_n_1 ,\tmp_10_4_reg_1157_reg[0]_i_2_n_2 ,\tmp_10_4_reg_1157_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1157[0]_i_12_n_0 ,\tmp_10_4_reg_1157[0]_i_13_n_0 ,\tmp_10_4_reg_1157[0]_i_14_n_0 ,\tmp_10_4_reg_1157[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_4_reg_1157_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1157[0]_i_16_n_0 ,\tmp_10_4_reg_1157[0]_i_17_n_0 ,\tmp_10_4_reg_1157[0]_i_18_n_0 ,\tmp_10_4_reg_1157[0]_i_19_n_0 }));
  CARRY4 \tmp_10_4_reg_1157_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_10_4_reg_1157_reg[0]_i_32_n_0 ,\tmp_10_4_reg_1157_reg[0]_i_32_n_1 ,\tmp_10_4_reg_1157_reg[0]_i_32_n_2 ,\tmp_10_4_reg_1157_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1157[0]_i_53_n_0 ,\tmp_10_4_reg_1157[0]_i_54_n_0 ,\tmp_10_4_reg_1157[0]_i_55_n_0 ,\tmp_10_4_reg_1157[0]_i_56_n_0 }),
        .O(\NLW_tmp_10_4_reg_1157_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1157[0]_i_57_n_0 ,\tmp_10_4_reg_1157[0]_i_58_n_0 ,\tmp_10_4_reg_1157[0]_i_59_n_0 ,\tmp_10_4_reg_1157[0]_i_60_n_0 }));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[24]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[24]),
        .I5(\tmp_10_5_reg_1162[0]_i_31_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_31_fu_594_p3[22]),
        .I2(tmp_31_fu_594_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_5_reg_1162[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_31_fu_594_p3[20]),
        .I2(tmp_31_fu_594_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_5_reg_1162[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_31_fu_594_p3[18]),
        .I2(tmp_31_fu_594_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_5_reg_1162[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_31_fu_594_p3[16]),
        .I2(tmp_31_fu_594_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_5_reg_1162[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[22]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[22]),
        .I5(\tmp_10_5_reg_1162[0]_i_49_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[20]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[20]),
        .I5(\tmp_10_5_reg_1162[0]_i_50_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[18]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[18]),
        .I5(\tmp_10_5_reg_1162[0]_i_51_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[16]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[16]),
        .I5(\tmp_10_5_reg_1162[0]_i_52_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_20 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[30]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[30]),
        .O(tmp_31_fu_594_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_21 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[31]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[31]),
        .O(tmp_31_fu_594_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_22 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[28]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[28]),
        .O(tmp_31_fu_594_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_23 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[29]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[29]),
        .O(tmp_31_fu_594_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_24 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[26]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[26]),
        .O(tmp_31_fu_594_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_25 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[27]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[27]),
        .O(tmp_31_fu_594_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_26 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[24]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[24]),
        .O(tmp_31_fu_594_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_27 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[25]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[25]),
        .O(tmp_31_fu_594_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_28 
       (.I0(tmp_28_reg_1100[31]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[31]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_5_reg_1162[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_29 
       (.I0(tmp_28_reg_1100[29]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[29]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_5_reg_1162[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_31_fu_594_p3[30]),
        .I2(tmp_31_fu_594_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_10_5_reg_1162[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_30 
       (.I0(tmp_28_reg_1100[27]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[27]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_5_reg_1162[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_31 
       (.I0(tmp_28_reg_1100[25]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[25]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_5_reg_1162[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_31_fu_594_p3[14]),
        .I2(tmp_31_fu_594_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_5_reg_1162[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_31_fu_594_p3[12]),
        .I2(tmp_31_fu_594_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_5_reg_1162[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_31_fu_594_p3[10]),
        .I2(tmp_31_fu_594_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_5_reg_1162[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_31_fu_594_p3[8]),
        .I2(tmp_31_fu_594_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_5_reg_1162[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[14]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[14]),
        .I5(\tmp_10_5_reg_1162[0]_i_69_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[12]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[12]),
        .I5(\tmp_10_5_reg_1162[0]_i_70_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[10]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[10]),
        .I5(\tmp_10_5_reg_1162[0]_i_71_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_31_fu_594_p3[28]),
        .I2(tmp_31_fu_594_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_10_5_reg_1162[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[8]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[8]),
        .I5(\tmp_10_5_reg_1162[0]_i_72_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_41 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[22]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[22]),
        .O(tmp_31_fu_594_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_42 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[23]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[23]),
        .O(tmp_31_fu_594_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_43 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[20]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[20]),
        .O(tmp_31_fu_594_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_44 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[21]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[21]),
        .O(tmp_31_fu_594_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_45 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[18]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[18]),
        .O(tmp_31_fu_594_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_46 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[19]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[19]),
        .O(tmp_31_fu_594_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_47 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[16]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[16]),
        .O(tmp_31_fu_594_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_48 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[17]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[17]),
        .O(tmp_31_fu_594_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_49 
       (.I0(tmp_28_reg_1100[23]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[23]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_10_5_reg_1162[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_31_fu_594_p3[26]),
        .I2(tmp_31_fu_594_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_10_5_reg_1162[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_50 
       (.I0(tmp_28_reg_1100[21]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[21]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_10_5_reg_1162[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_51 
       (.I0(tmp_28_reg_1100[19]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[19]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_10_5_reg_1162[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_52 
       (.I0(tmp_28_reg_1100[17]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[17]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_10_5_reg_1162[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_53 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_31_fu_594_p3[6]),
        .I2(tmp_31_fu_594_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_5_reg_1162[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_31_fu_594_p3[4]),
        .I2(tmp_31_fu_594_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_5_reg_1162[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_31_fu_594_p3[2]),
        .I2(tmp_31_fu_594_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_5_reg_1162[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_31_fu_594_p3[0]),
        .I2(tmp_31_fu_594_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_5_reg_1162[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[6]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[6]),
        .I5(\tmp_10_5_reg_1162[0]_i_81_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[4]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[4]),
        .I5(\tmp_10_5_reg_1162[0]_i_82_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[2]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[2]),
        .I5(\tmp_10_5_reg_1162[0]_i_83_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_5_reg_1162[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_31_fu_594_p3[24]),
        .I2(tmp_31_fu_594_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_10_5_reg_1162[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[0]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[0]),
        .I5(\tmp_10_5_reg_1162[0]_i_84_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_61 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[14]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[14]),
        .O(tmp_31_fu_594_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_62 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[15]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[15]),
        .O(tmp_31_fu_594_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_63 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[12]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[12]),
        .O(tmp_31_fu_594_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_64 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[13]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[13]),
        .O(tmp_31_fu_594_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_65 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[10]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[10]),
        .O(tmp_31_fu_594_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_66 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[11]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[11]),
        .O(tmp_31_fu_594_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_67 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[8]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[8]),
        .O(tmp_31_fu_594_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_68 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[9]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[9]),
        .O(tmp_31_fu_594_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_69 
       (.I0(tmp_28_reg_1100[15]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[15]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_10_5_reg_1162[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[30]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[30]),
        .I5(\tmp_10_5_reg_1162[0]_i_28_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_70 
       (.I0(tmp_28_reg_1100[13]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[13]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_10_5_reg_1162[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_71 
       (.I0(tmp_28_reg_1100[11]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[11]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_10_5_reg_1162[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_72 
       (.I0(tmp_28_reg_1100[9]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[9]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_10_5_reg_1162[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_73 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[6]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[6]),
        .O(tmp_31_fu_594_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_74 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[7]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[7]),
        .O(tmp_31_fu_594_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_75 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[4]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[4]),
        .O(tmp_31_fu_594_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_76 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[5]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[5]),
        .O(tmp_31_fu_594_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_77 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[2]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[2]),
        .O(tmp_31_fu_594_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_78 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[3]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[3]),
        .O(tmp_31_fu_594_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_79 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[0]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[0]),
        .O(tmp_31_fu_594_p3[0]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[28]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[28]),
        .I5(\tmp_10_5_reg_1162[0]_i_29_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_10_5_reg_1162[0]_i_80 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(tmp_29_reg_1132[1]),
        .I2(r_V_1_5_reg_1095),
        .I3(tmp_28_reg_1100[1]),
        .O(tmp_31_fu_594_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_81 
       (.I0(tmp_28_reg_1100[7]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[7]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_10_5_reg_1162[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_82 
       (.I0(tmp_28_reg_1100[5]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[5]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_10_5_reg_1162[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_83 
       (.I0(tmp_28_reg_1100[3]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[3]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_10_5_reg_1162[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_10_5_reg_1162[0]_i_84 
       (.I0(tmp_28_reg_1100[1]),
        .I1(r_V_1_5_reg_1095),
        .I2(tmp_29_reg_1132[1]),
        .I3(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_10_5_reg_1162[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_10_5_reg_1162[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(tmp_29_reg_1132[26]),
        .I3(r_V_1_5_reg_1095),
        .I4(tmp_28_reg_1100[26]),
        .I5(\tmp_10_5_reg_1162[0]_i_30_n_0 ),
        .O(\tmp_10_5_reg_1162[0]_i_9_n_0 ));
  FDRE \tmp_10_5_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_10_5_fu_626_p2),
        .Q(tmp10_demorgan_fu_662_p6[5]),
        .R(1'b0));
  CARRY4 \tmp_10_5_reg_1162_reg[0]_i_1 
       (.CI(\tmp_10_5_reg_1162_reg[0]_i_2_n_0 ),
        .CO({tmp_10_5_fu_626_p2,\tmp_10_5_reg_1162_reg[0]_i_1_n_1 ,\tmp_10_5_reg_1162_reg[0]_i_1_n_2 ,\tmp_10_5_reg_1162_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1162[0]_i_3_n_0 ,\tmp_10_5_reg_1162[0]_i_4_n_0 ,\tmp_10_5_reg_1162[0]_i_5_n_0 ,\tmp_10_5_reg_1162[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_5_reg_1162_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1162[0]_i_7_n_0 ,\tmp_10_5_reg_1162[0]_i_8_n_0 ,\tmp_10_5_reg_1162[0]_i_9_n_0 ,\tmp_10_5_reg_1162[0]_i_10_n_0 }));
  CARRY4 \tmp_10_5_reg_1162_reg[0]_i_11 
       (.CI(\tmp_10_5_reg_1162_reg[0]_i_32_n_0 ),
        .CO({\tmp_10_5_reg_1162_reg[0]_i_11_n_0 ,\tmp_10_5_reg_1162_reg[0]_i_11_n_1 ,\tmp_10_5_reg_1162_reg[0]_i_11_n_2 ,\tmp_10_5_reg_1162_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1162[0]_i_33_n_0 ,\tmp_10_5_reg_1162[0]_i_34_n_0 ,\tmp_10_5_reg_1162[0]_i_35_n_0 ,\tmp_10_5_reg_1162[0]_i_36_n_0 }),
        .O(\NLW_tmp_10_5_reg_1162_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1162[0]_i_37_n_0 ,\tmp_10_5_reg_1162[0]_i_38_n_0 ,\tmp_10_5_reg_1162[0]_i_39_n_0 ,\tmp_10_5_reg_1162[0]_i_40_n_0 }));
  CARRY4 \tmp_10_5_reg_1162_reg[0]_i_2 
       (.CI(\tmp_10_5_reg_1162_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_5_reg_1162_reg[0]_i_2_n_0 ,\tmp_10_5_reg_1162_reg[0]_i_2_n_1 ,\tmp_10_5_reg_1162_reg[0]_i_2_n_2 ,\tmp_10_5_reg_1162_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1162[0]_i_12_n_0 ,\tmp_10_5_reg_1162[0]_i_13_n_0 ,\tmp_10_5_reg_1162[0]_i_14_n_0 ,\tmp_10_5_reg_1162[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_5_reg_1162_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1162[0]_i_16_n_0 ,\tmp_10_5_reg_1162[0]_i_17_n_0 ,\tmp_10_5_reg_1162[0]_i_18_n_0 ,\tmp_10_5_reg_1162[0]_i_19_n_0 }));
  CARRY4 \tmp_10_5_reg_1162_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_10_5_reg_1162_reg[0]_i_32_n_0 ,\tmp_10_5_reg_1162_reg[0]_i_32_n_1 ,\tmp_10_5_reg_1162_reg[0]_i_32_n_2 ,\tmp_10_5_reg_1162_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1162[0]_i_53_n_0 ,\tmp_10_5_reg_1162[0]_i_54_n_0 ,\tmp_10_5_reg_1162[0]_i_55_n_0 ,\tmp_10_5_reg_1162[0]_i_56_n_0 }),
        .O(\NLW_tmp_10_5_reg_1162_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1162[0]_i_57_n_0 ,\tmp_10_5_reg_1162[0]_i_58_n_0 ,\tmp_10_5_reg_1162[0]_i_59_n_0 ,\tmp_10_5_reg_1162[0]_i_60_n_0 }));
  FDRE \tmp_12_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[31]),
        .Q(tmp_12_reg_1052[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[41]),
        .Q(tmp_12_reg_1052[10]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[42]),
        .Q(tmp_12_reg_1052[11]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[43]),
        .Q(tmp_12_reg_1052[12]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[44]),
        .Q(tmp_12_reg_1052[13]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[45]),
        .Q(tmp_12_reg_1052[14]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[46]),
        .Q(tmp_12_reg_1052[15]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[47]),
        .Q(tmp_12_reg_1052[16]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[48]),
        .Q(tmp_12_reg_1052[17]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[49]),
        .Q(tmp_12_reg_1052[18]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[50]),
        .Q(tmp_12_reg_1052[19]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[32]),
        .Q(tmp_12_reg_1052[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[51]),
        .Q(tmp_12_reg_1052[20]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[52]),
        .Q(tmp_12_reg_1052[21]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[53]),
        .Q(tmp_12_reg_1052[22]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[54]),
        .Q(tmp_12_reg_1052[23]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[55]),
        .Q(tmp_12_reg_1052[24]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[56]),
        .Q(tmp_12_reg_1052[25]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[57]),
        .Q(tmp_12_reg_1052[26]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[58]),
        .Q(tmp_12_reg_1052[27]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[59]),
        .Q(tmp_12_reg_1052[28]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[60]),
        .Q(tmp_12_reg_1052[29]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[33]),
        .Q(tmp_12_reg_1052[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[61]),
        .Q(tmp_12_reg_1052[30]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[62]),
        .Q(tmp_12_reg_1052[31]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[34]),
        .Q(tmp_12_reg_1052[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[35]),
        .Q(tmp_12_reg_1052[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[36]),
        .Q(tmp_12_reg_1052[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[37]),
        .Q(tmp_12_reg_1052[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[38]),
        .Q(tmp_12_reg_1052[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[39]),
        .Q(tmp_12_reg_1052[8]),
        .R(1'b0));
  FDRE \tmp_12_reg_1052_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_330_p2[40]),
        .Q(tmp_12_reg_1052[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1112[0]_i_1 
       (.I0(tmp_12_reg_1052[0]),
        .O(tmp_13_fu_462_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_13_reg_1112[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_13_reg_11120));
  FDRE \tmp_13_reg_1112_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[0]),
        .Q(tmp_13_reg_1112[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[10] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[10]),
        .Q(tmp_13_reg_1112[10]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[11] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[11]),
        .Q(tmp_13_reg_1112[11]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[12] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[12]),
        .Q(tmp_13_reg_1112[12]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[12]_i_1 
       (.CI(\tmp_13_reg_1112_reg[8]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[12]_i_1_n_0 ,\tmp_13_reg_1112_reg[12]_i_1_n_1 ,\tmp_13_reg_1112_reg[12]_i_1_n_2 ,\tmp_13_reg_1112_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[12:9]),
        .S(tmp_12_reg_1052[12:9]));
  FDRE \tmp_13_reg_1112_reg[13] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[13]),
        .Q(tmp_13_reg_1112[13]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[14] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[14]),
        .Q(tmp_13_reg_1112[14]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[15] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[15]),
        .Q(tmp_13_reg_1112[15]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[16] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[16]),
        .Q(tmp_13_reg_1112[16]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[16]_i_1 
       (.CI(\tmp_13_reg_1112_reg[12]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[16]_i_1_n_0 ,\tmp_13_reg_1112_reg[16]_i_1_n_1 ,\tmp_13_reg_1112_reg[16]_i_1_n_2 ,\tmp_13_reg_1112_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[16:13]),
        .S(tmp_12_reg_1052[16:13]));
  FDRE \tmp_13_reg_1112_reg[17] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[17]),
        .Q(tmp_13_reg_1112[17]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[18] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[18]),
        .Q(tmp_13_reg_1112[18]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[19] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[19]),
        .Q(tmp_13_reg_1112[19]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[1]),
        .Q(tmp_13_reg_1112[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[20] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[20]),
        .Q(tmp_13_reg_1112[20]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[20]_i_1 
       (.CI(\tmp_13_reg_1112_reg[16]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[20]_i_1_n_0 ,\tmp_13_reg_1112_reg[20]_i_1_n_1 ,\tmp_13_reg_1112_reg[20]_i_1_n_2 ,\tmp_13_reg_1112_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[20:17]),
        .S(tmp_12_reg_1052[20:17]));
  FDRE \tmp_13_reg_1112_reg[21] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[21]),
        .Q(tmp_13_reg_1112[21]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[22] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[22]),
        .Q(tmp_13_reg_1112[22]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[23] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[23]),
        .Q(tmp_13_reg_1112[23]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[24] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[24]),
        .Q(tmp_13_reg_1112[24]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[24]_i_1 
       (.CI(\tmp_13_reg_1112_reg[20]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[24]_i_1_n_0 ,\tmp_13_reg_1112_reg[24]_i_1_n_1 ,\tmp_13_reg_1112_reg[24]_i_1_n_2 ,\tmp_13_reg_1112_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[24:21]),
        .S(tmp_12_reg_1052[24:21]));
  FDRE \tmp_13_reg_1112_reg[25] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[25]),
        .Q(tmp_13_reg_1112[25]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[26] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[26]),
        .Q(tmp_13_reg_1112[26]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[27] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[27]),
        .Q(tmp_13_reg_1112[27]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[28] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[28]),
        .Q(tmp_13_reg_1112[28]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[28]_i_1 
       (.CI(\tmp_13_reg_1112_reg[24]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[28]_i_1_n_0 ,\tmp_13_reg_1112_reg[28]_i_1_n_1 ,\tmp_13_reg_1112_reg[28]_i_1_n_2 ,\tmp_13_reg_1112_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[28:25]),
        .S(tmp_12_reg_1052[28:25]));
  FDRE \tmp_13_reg_1112_reg[29] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[29]),
        .Q(tmp_13_reg_1112[29]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[2]),
        .Q(tmp_13_reg_1112[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[30] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[30]),
        .Q(tmp_13_reg_1112[30]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[31] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[31]),
        .Q(tmp_13_reg_1112[31]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[31]_i_2 
       (.CI(\tmp_13_reg_1112_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_13_reg_1112_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_13_reg_1112_reg[31]_i_2_n_2 ,\tmp_13_reg_1112_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_1112_reg[31]_i_2_O_UNCONNECTED [3],tmp_13_fu_462_p2[31:29]}),
        .S({1'b0,tmp_12_reg_1052[31:29]}));
  FDRE \tmp_13_reg_1112_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[3]),
        .Q(tmp_13_reg_1112[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[4]),
        .Q(tmp_13_reg_1112[4]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_reg_1112_reg[4]_i_1_n_0 ,\tmp_13_reg_1112_reg[4]_i_1_n_1 ,\tmp_13_reg_1112_reg[4]_i_1_n_2 ,\tmp_13_reg_1112_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_12_reg_1052[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[4:1]),
        .S(tmp_12_reg_1052[4:1]));
  FDRE \tmp_13_reg_1112_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[5]),
        .Q(tmp_13_reg_1112[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[6]),
        .Q(tmp_13_reg_1112[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[7]),
        .Q(tmp_13_reg_1112[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_1112_reg[8] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[8]),
        .Q(tmp_13_reg_1112[8]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1112_reg[8]_i_1 
       (.CI(\tmp_13_reg_1112_reg[4]_i_1_n_0 ),
        .CO({\tmp_13_reg_1112_reg[8]_i_1_n_0 ,\tmp_13_reg_1112_reg[8]_i_1_n_1 ,\tmp_13_reg_1112_reg[8]_i_1_n_2 ,\tmp_13_reg_1112_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_462_p2[8:5]),
        .S(tmp_12_reg_1052[8:5]));
  FDRE \tmp_13_reg_1112_reg[9] 
       (.C(ap_clk),
        .CE(tmp_13_reg_11120),
        .D(tmp_13_fu_462_p2[9]),
        .Q(tmp_13_reg_1112[9]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[31]),
        .Q(tmp_16_reg_1064[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[41]),
        .Q(tmp_16_reg_1064[10]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[42]),
        .Q(tmp_16_reg_1064[11]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[43]),
        .Q(tmp_16_reg_1064[12]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[44]),
        .Q(tmp_16_reg_1064[13]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[45]),
        .Q(tmp_16_reg_1064[14]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[46]),
        .Q(tmp_16_reg_1064[15]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[47]),
        .Q(tmp_16_reg_1064[16]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[48]),
        .Q(tmp_16_reg_1064[17]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[49]),
        .Q(tmp_16_reg_1064[18]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[50]),
        .Q(tmp_16_reg_1064[19]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[32]),
        .Q(tmp_16_reg_1064[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[51]),
        .Q(tmp_16_reg_1064[20]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[52]),
        .Q(tmp_16_reg_1064[21]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[53]),
        .Q(tmp_16_reg_1064[22]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[54]),
        .Q(tmp_16_reg_1064[23]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[55]),
        .Q(tmp_16_reg_1064[24]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[56]),
        .Q(tmp_16_reg_1064[25]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[57]),
        .Q(tmp_16_reg_1064[26]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[58]),
        .Q(tmp_16_reg_1064[27]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[59]),
        .Q(tmp_16_reg_1064[28]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[60]),
        .Q(tmp_16_reg_1064[29]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[33]),
        .Q(tmp_16_reg_1064[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[61]),
        .Q(tmp_16_reg_1064[30]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[62]),
        .Q(tmp_16_reg_1064[31]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[34]),
        .Q(tmp_16_reg_1064[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[35]),
        .Q(tmp_16_reg_1064[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[36]),
        .Q(tmp_16_reg_1064[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[37]),
        .Q(tmp_16_reg_1064[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[38]),
        .Q(tmp_16_reg_1064[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[39]),
        .Q(tmp_16_reg_1064[8]),
        .R(1'b0));
  FDRE \tmp_16_reg_1064_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_344_p2[40]),
        .Q(tmp_16_reg_1064[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_17_reg_1117[0]_i_1 
       (.I0(tmp_16_reg_1064[0]),
        .O(tmp_17_fu_467_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_17_reg_1117[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_17_reg_11170));
  FDRE \tmp_17_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[0]),
        .Q(tmp_17_reg_1117[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[10] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[10]),
        .Q(tmp_17_reg_1117[10]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[11] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[11]),
        .Q(tmp_17_reg_1117[11]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[12] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[12]),
        .Q(tmp_17_reg_1117[12]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[12]_i_1 
       (.CI(\tmp_17_reg_1117_reg[8]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[12]_i_1_n_0 ,\tmp_17_reg_1117_reg[12]_i_1_n_1 ,\tmp_17_reg_1117_reg[12]_i_1_n_2 ,\tmp_17_reg_1117_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[12:9]),
        .S(tmp_16_reg_1064[12:9]));
  FDRE \tmp_17_reg_1117_reg[13] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[13]),
        .Q(tmp_17_reg_1117[13]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[14] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[14]),
        .Q(tmp_17_reg_1117[14]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[15] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[15]),
        .Q(tmp_17_reg_1117[15]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[16] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[16]),
        .Q(tmp_17_reg_1117[16]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[16]_i_1 
       (.CI(\tmp_17_reg_1117_reg[12]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[16]_i_1_n_0 ,\tmp_17_reg_1117_reg[16]_i_1_n_1 ,\tmp_17_reg_1117_reg[16]_i_1_n_2 ,\tmp_17_reg_1117_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[16:13]),
        .S(tmp_16_reg_1064[16:13]));
  FDRE \tmp_17_reg_1117_reg[17] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[17]),
        .Q(tmp_17_reg_1117[17]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[18] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[18]),
        .Q(tmp_17_reg_1117[18]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[19] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[19]),
        .Q(tmp_17_reg_1117[19]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[1]),
        .Q(tmp_17_reg_1117[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[20] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[20]),
        .Q(tmp_17_reg_1117[20]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[20]_i_1 
       (.CI(\tmp_17_reg_1117_reg[16]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[20]_i_1_n_0 ,\tmp_17_reg_1117_reg[20]_i_1_n_1 ,\tmp_17_reg_1117_reg[20]_i_1_n_2 ,\tmp_17_reg_1117_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[20:17]),
        .S(tmp_16_reg_1064[20:17]));
  FDRE \tmp_17_reg_1117_reg[21] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[21]),
        .Q(tmp_17_reg_1117[21]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[22] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[22]),
        .Q(tmp_17_reg_1117[22]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[23] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[23]),
        .Q(tmp_17_reg_1117[23]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[24] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[24]),
        .Q(tmp_17_reg_1117[24]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[24]_i_1 
       (.CI(\tmp_17_reg_1117_reg[20]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[24]_i_1_n_0 ,\tmp_17_reg_1117_reg[24]_i_1_n_1 ,\tmp_17_reg_1117_reg[24]_i_1_n_2 ,\tmp_17_reg_1117_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[24:21]),
        .S(tmp_16_reg_1064[24:21]));
  FDRE \tmp_17_reg_1117_reg[25] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[25]),
        .Q(tmp_17_reg_1117[25]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[26] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[26]),
        .Q(tmp_17_reg_1117[26]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[27] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[27]),
        .Q(tmp_17_reg_1117[27]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[28] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[28]),
        .Q(tmp_17_reg_1117[28]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[28]_i_1 
       (.CI(\tmp_17_reg_1117_reg[24]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[28]_i_1_n_0 ,\tmp_17_reg_1117_reg[28]_i_1_n_1 ,\tmp_17_reg_1117_reg[28]_i_1_n_2 ,\tmp_17_reg_1117_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[28:25]),
        .S(tmp_16_reg_1064[28:25]));
  FDRE \tmp_17_reg_1117_reg[29] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[29]),
        .Q(tmp_17_reg_1117[29]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[2]),
        .Q(tmp_17_reg_1117[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[30] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[30]),
        .Q(tmp_17_reg_1117[30]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[31] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[31]),
        .Q(tmp_17_reg_1117[31]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[31]_i_2 
       (.CI(\tmp_17_reg_1117_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_17_reg_1117_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_17_reg_1117_reg[31]_i_2_n_2 ,\tmp_17_reg_1117_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_1117_reg[31]_i_2_O_UNCONNECTED [3],tmp_17_fu_467_p2[31:29]}),
        .S({1'b0,tmp_16_reg_1064[31:29]}));
  FDRE \tmp_17_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[3]),
        .Q(tmp_17_reg_1117[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[4]),
        .Q(tmp_17_reg_1117[4]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_17_reg_1117_reg[4]_i_1_n_0 ,\tmp_17_reg_1117_reg[4]_i_1_n_1 ,\tmp_17_reg_1117_reg[4]_i_1_n_2 ,\tmp_17_reg_1117_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_16_reg_1064[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[4:1]),
        .S(tmp_16_reg_1064[4:1]));
  FDRE \tmp_17_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[5]),
        .Q(tmp_17_reg_1117[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[6]),
        .Q(tmp_17_reg_1117[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[7]),
        .Q(tmp_17_reg_1117[7]),
        .R(1'b0));
  FDRE \tmp_17_reg_1117_reg[8] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[8]),
        .Q(tmp_17_reg_1117[8]),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1117_reg[8]_i_1 
       (.CI(\tmp_17_reg_1117_reg[4]_i_1_n_0 ),
        .CO({\tmp_17_reg_1117_reg[8]_i_1_n_0 ,\tmp_17_reg_1117_reg[8]_i_1_n_1 ,\tmp_17_reg_1117_reg[8]_i_1_n_2 ,\tmp_17_reg_1117_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_17_fu_467_p2[8:5]),
        .S(tmp_16_reg_1064[8:5]));
  FDRE \tmp_17_reg_1117_reg[9] 
       (.C(ap_clk),
        .CE(tmp_17_reg_11170),
        .D(tmp_17_fu_467_p2[9]),
        .Q(tmp_17_reg_1117[9]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[31]),
        .Q(tmp_20_reg_1076[0]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[41]),
        .Q(tmp_20_reg_1076[10]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[42]),
        .Q(tmp_20_reg_1076[11]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[43]),
        .Q(tmp_20_reg_1076[12]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[44]),
        .Q(tmp_20_reg_1076[13]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[45]),
        .Q(tmp_20_reg_1076[14]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[46]),
        .Q(tmp_20_reg_1076[15]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[47]),
        .Q(tmp_20_reg_1076[16]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[48]),
        .Q(tmp_20_reg_1076[17]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[49]),
        .Q(tmp_20_reg_1076[18]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[50]),
        .Q(tmp_20_reg_1076[19]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[32]),
        .Q(tmp_20_reg_1076[1]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[51]),
        .Q(tmp_20_reg_1076[20]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[52]),
        .Q(tmp_20_reg_1076[21]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[53]),
        .Q(tmp_20_reg_1076[22]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[54]),
        .Q(tmp_20_reg_1076[23]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[55]),
        .Q(tmp_20_reg_1076[24]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[56]),
        .Q(tmp_20_reg_1076[25]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[57]),
        .Q(tmp_20_reg_1076[26]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[58]),
        .Q(tmp_20_reg_1076[27]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[59]),
        .Q(tmp_20_reg_1076[28]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[60]),
        .Q(tmp_20_reg_1076[29]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[33]),
        .Q(tmp_20_reg_1076[2]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[61]),
        .Q(tmp_20_reg_1076[30]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[62]),
        .Q(tmp_20_reg_1076[31]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[34]),
        .Q(tmp_20_reg_1076[3]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[35]),
        .Q(tmp_20_reg_1076[4]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[36]),
        .Q(tmp_20_reg_1076[5]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[37]),
        .Q(tmp_20_reg_1076[6]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[38]),
        .Q(tmp_20_reg_1076[7]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[39]),
        .Q(tmp_20_reg_1076[8]),
        .R(1'b0));
  FDRE \tmp_20_reg_1076_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_358_p2[40]),
        .Q(tmp_20_reg_1076[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_21_reg_1122[0]_i_1 
       (.I0(tmp_20_reg_1076[0]),
        .O(tmp_21_fu_472_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_21_reg_1122[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_21_reg_11220));
  FDRE \tmp_21_reg_1122_reg[0] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[0]),
        .Q(tmp_21_reg_1122[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[10] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[10]),
        .Q(tmp_21_reg_1122[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[11] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[11]),
        .Q(tmp_21_reg_1122[11]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[12] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[12]),
        .Q(tmp_21_reg_1122[12]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[12]_i_1 
       (.CI(\tmp_21_reg_1122_reg[8]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[12]_i_1_n_0 ,\tmp_21_reg_1122_reg[12]_i_1_n_1 ,\tmp_21_reg_1122_reg[12]_i_1_n_2 ,\tmp_21_reg_1122_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[12:9]),
        .S(tmp_20_reg_1076[12:9]));
  FDRE \tmp_21_reg_1122_reg[13] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[13]),
        .Q(tmp_21_reg_1122[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[14] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[14]),
        .Q(tmp_21_reg_1122[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[15] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[15]),
        .Q(tmp_21_reg_1122[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[16] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[16]),
        .Q(tmp_21_reg_1122[16]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[16]_i_1 
       (.CI(\tmp_21_reg_1122_reg[12]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[16]_i_1_n_0 ,\tmp_21_reg_1122_reg[16]_i_1_n_1 ,\tmp_21_reg_1122_reg[16]_i_1_n_2 ,\tmp_21_reg_1122_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[16:13]),
        .S(tmp_20_reg_1076[16:13]));
  FDRE \tmp_21_reg_1122_reg[17] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[17]),
        .Q(tmp_21_reg_1122[17]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[18] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[18]),
        .Q(tmp_21_reg_1122[18]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[19] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[19]),
        .Q(tmp_21_reg_1122[19]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[1] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[1]),
        .Q(tmp_21_reg_1122[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[20] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[20]),
        .Q(tmp_21_reg_1122[20]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[20]_i_1 
       (.CI(\tmp_21_reg_1122_reg[16]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[20]_i_1_n_0 ,\tmp_21_reg_1122_reg[20]_i_1_n_1 ,\tmp_21_reg_1122_reg[20]_i_1_n_2 ,\tmp_21_reg_1122_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[20:17]),
        .S(tmp_20_reg_1076[20:17]));
  FDRE \tmp_21_reg_1122_reg[21] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[21]),
        .Q(tmp_21_reg_1122[21]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[22] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[22]),
        .Q(tmp_21_reg_1122[22]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[23] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[23]),
        .Q(tmp_21_reg_1122[23]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[24] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[24]),
        .Q(tmp_21_reg_1122[24]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[24]_i_1 
       (.CI(\tmp_21_reg_1122_reg[20]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[24]_i_1_n_0 ,\tmp_21_reg_1122_reg[24]_i_1_n_1 ,\tmp_21_reg_1122_reg[24]_i_1_n_2 ,\tmp_21_reg_1122_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[24:21]),
        .S(tmp_20_reg_1076[24:21]));
  FDRE \tmp_21_reg_1122_reg[25] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[25]),
        .Q(tmp_21_reg_1122[25]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[26] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[26]),
        .Q(tmp_21_reg_1122[26]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[27] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[27]),
        .Q(tmp_21_reg_1122[27]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[28] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[28]),
        .Q(tmp_21_reg_1122[28]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[28]_i_1 
       (.CI(\tmp_21_reg_1122_reg[24]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[28]_i_1_n_0 ,\tmp_21_reg_1122_reg[28]_i_1_n_1 ,\tmp_21_reg_1122_reg[28]_i_1_n_2 ,\tmp_21_reg_1122_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[28:25]),
        .S(tmp_20_reg_1076[28:25]));
  FDRE \tmp_21_reg_1122_reg[29] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[29]),
        .Q(tmp_21_reg_1122[29]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[2] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[2]),
        .Q(tmp_21_reg_1122[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[30] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[30]),
        .Q(tmp_21_reg_1122[30]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[31] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[31]),
        .Q(tmp_21_reg_1122[31]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[31]_i_2 
       (.CI(\tmp_21_reg_1122_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_21_reg_1122_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_21_reg_1122_reg[31]_i_2_n_2 ,\tmp_21_reg_1122_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_21_reg_1122_reg[31]_i_2_O_UNCONNECTED [3],tmp_21_fu_472_p2[31:29]}),
        .S({1'b0,tmp_20_reg_1076[31:29]}));
  FDRE \tmp_21_reg_1122_reg[3] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[3]),
        .Q(tmp_21_reg_1122[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[4] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[4]),
        .Q(tmp_21_reg_1122[4]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_21_reg_1122_reg[4]_i_1_n_0 ,\tmp_21_reg_1122_reg[4]_i_1_n_1 ,\tmp_21_reg_1122_reg[4]_i_1_n_2 ,\tmp_21_reg_1122_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_20_reg_1076[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[4:1]),
        .S(tmp_20_reg_1076[4:1]));
  FDRE \tmp_21_reg_1122_reg[5] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[5]),
        .Q(tmp_21_reg_1122[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[6] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[6]),
        .Q(tmp_21_reg_1122[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[7] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[7]),
        .Q(tmp_21_reg_1122[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_1122_reg[8] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[8]),
        .Q(tmp_21_reg_1122[8]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1122_reg[8]_i_1 
       (.CI(\tmp_21_reg_1122_reg[4]_i_1_n_0 ),
        .CO({\tmp_21_reg_1122_reg[8]_i_1_n_0 ,\tmp_21_reg_1122_reg[8]_i_1_n_1 ,\tmp_21_reg_1122_reg[8]_i_1_n_2 ,\tmp_21_reg_1122_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_472_p2[8:5]),
        .S(tmp_20_reg_1076[8:5]));
  FDRE \tmp_21_reg_1122_reg[9] 
       (.C(ap_clk),
        .CE(tmp_21_reg_11220),
        .D(tmp_21_fu_472_p2[9]),
        .Q(tmp_21_reg_1122[9]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[31]),
        .Q(tmp_24_reg_1088[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[41]),
        .Q(tmp_24_reg_1088[10]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[42]),
        .Q(tmp_24_reg_1088[11]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[43]),
        .Q(tmp_24_reg_1088[12]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[44]),
        .Q(tmp_24_reg_1088[13]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[45]),
        .Q(tmp_24_reg_1088[14]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[46]),
        .Q(tmp_24_reg_1088[15]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[47]),
        .Q(tmp_24_reg_1088[16]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[48]),
        .Q(tmp_24_reg_1088[17]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[49]),
        .Q(tmp_24_reg_1088[18]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[50]),
        .Q(tmp_24_reg_1088[19]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[32]),
        .Q(tmp_24_reg_1088[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[51]),
        .Q(tmp_24_reg_1088[20]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[52]),
        .Q(tmp_24_reg_1088[21]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[53]),
        .Q(tmp_24_reg_1088[22]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[54]),
        .Q(tmp_24_reg_1088[23]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[55]),
        .Q(tmp_24_reg_1088[24]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[56]),
        .Q(tmp_24_reg_1088[25]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[57]),
        .Q(tmp_24_reg_1088[26]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[58]),
        .Q(tmp_24_reg_1088[27]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[59]),
        .Q(tmp_24_reg_1088[28]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[60]),
        .Q(tmp_24_reg_1088[29]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[33]),
        .Q(tmp_24_reg_1088[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[61]),
        .Q(tmp_24_reg_1088[30]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[62]),
        .Q(tmp_24_reg_1088[31]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[34]),
        .Q(tmp_24_reg_1088[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[35]),
        .Q(tmp_24_reg_1088[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[36]),
        .Q(tmp_24_reg_1088[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[37]),
        .Q(tmp_24_reg_1088[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[38]),
        .Q(tmp_24_reg_1088[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[39]),
        .Q(tmp_24_reg_1088[8]),
        .R(1'b0));
  FDRE \tmp_24_reg_1088_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_372_p2[40]),
        .Q(tmp_24_reg_1088[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_25_reg_1127[0]_i_1 
       (.I0(tmp_24_reg_1088[0]),
        .O(tmp_25_fu_477_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_25_reg_1127[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_25_reg_11270));
  FDRE \tmp_25_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[0]),
        .Q(tmp_25_reg_1127[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[10] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[10]),
        .Q(tmp_25_reg_1127[10]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[11] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[11]),
        .Q(tmp_25_reg_1127[11]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[12] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[12]),
        .Q(tmp_25_reg_1127[12]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[12]_i_1 
       (.CI(\tmp_25_reg_1127_reg[8]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[12]_i_1_n_0 ,\tmp_25_reg_1127_reg[12]_i_1_n_1 ,\tmp_25_reg_1127_reg[12]_i_1_n_2 ,\tmp_25_reg_1127_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[12:9]),
        .S(tmp_24_reg_1088[12:9]));
  FDRE \tmp_25_reg_1127_reg[13] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[13]),
        .Q(tmp_25_reg_1127[13]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[14] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[14]),
        .Q(tmp_25_reg_1127[14]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[15] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[15]),
        .Q(tmp_25_reg_1127[15]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[16] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[16]),
        .Q(tmp_25_reg_1127[16]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[16]_i_1 
       (.CI(\tmp_25_reg_1127_reg[12]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[16]_i_1_n_0 ,\tmp_25_reg_1127_reg[16]_i_1_n_1 ,\tmp_25_reg_1127_reg[16]_i_1_n_2 ,\tmp_25_reg_1127_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[16:13]),
        .S(tmp_24_reg_1088[16:13]));
  FDRE \tmp_25_reg_1127_reg[17] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[17]),
        .Q(tmp_25_reg_1127[17]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[18] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[18]),
        .Q(tmp_25_reg_1127[18]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[19] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[19]),
        .Q(tmp_25_reg_1127[19]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[1]),
        .Q(tmp_25_reg_1127[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[20] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[20]),
        .Q(tmp_25_reg_1127[20]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[20]_i_1 
       (.CI(\tmp_25_reg_1127_reg[16]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[20]_i_1_n_0 ,\tmp_25_reg_1127_reg[20]_i_1_n_1 ,\tmp_25_reg_1127_reg[20]_i_1_n_2 ,\tmp_25_reg_1127_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[20:17]),
        .S(tmp_24_reg_1088[20:17]));
  FDRE \tmp_25_reg_1127_reg[21] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[21]),
        .Q(tmp_25_reg_1127[21]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[22] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[22]),
        .Q(tmp_25_reg_1127[22]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[23] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[23]),
        .Q(tmp_25_reg_1127[23]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[24] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[24]),
        .Q(tmp_25_reg_1127[24]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[24]_i_1 
       (.CI(\tmp_25_reg_1127_reg[20]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[24]_i_1_n_0 ,\tmp_25_reg_1127_reg[24]_i_1_n_1 ,\tmp_25_reg_1127_reg[24]_i_1_n_2 ,\tmp_25_reg_1127_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[24:21]),
        .S(tmp_24_reg_1088[24:21]));
  FDRE \tmp_25_reg_1127_reg[25] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[25]),
        .Q(tmp_25_reg_1127[25]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[26] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[26]),
        .Q(tmp_25_reg_1127[26]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[27] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[27]),
        .Q(tmp_25_reg_1127[27]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[28] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[28]),
        .Q(tmp_25_reg_1127[28]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[28]_i_1 
       (.CI(\tmp_25_reg_1127_reg[24]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[28]_i_1_n_0 ,\tmp_25_reg_1127_reg[28]_i_1_n_1 ,\tmp_25_reg_1127_reg[28]_i_1_n_2 ,\tmp_25_reg_1127_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[28:25]),
        .S(tmp_24_reg_1088[28:25]));
  FDRE \tmp_25_reg_1127_reg[29] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[29]),
        .Q(tmp_25_reg_1127[29]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[2]),
        .Q(tmp_25_reg_1127[2]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[30] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[30]),
        .Q(tmp_25_reg_1127[30]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[31] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[31]),
        .Q(tmp_25_reg_1127[31]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[31]_i_2 
       (.CI(\tmp_25_reg_1127_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_25_reg_1127_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_25_reg_1127_reg[31]_i_2_n_2 ,\tmp_25_reg_1127_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_25_reg_1127_reg[31]_i_2_O_UNCONNECTED [3],tmp_25_fu_477_p2[31:29]}),
        .S({1'b0,tmp_24_reg_1088[31:29]}));
  FDRE \tmp_25_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[3]),
        .Q(tmp_25_reg_1127[3]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[4]),
        .Q(tmp_25_reg_1127[4]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_25_reg_1127_reg[4]_i_1_n_0 ,\tmp_25_reg_1127_reg[4]_i_1_n_1 ,\tmp_25_reg_1127_reg[4]_i_1_n_2 ,\tmp_25_reg_1127_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_24_reg_1088[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[4:1]),
        .S(tmp_24_reg_1088[4:1]));
  FDRE \tmp_25_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[5]),
        .Q(tmp_25_reg_1127[5]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[6]),
        .Q(tmp_25_reg_1127[6]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[7]),
        .Q(tmp_25_reg_1127[7]),
        .R(1'b0));
  FDRE \tmp_25_reg_1127_reg[8] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[8]),
        .Q(tmp_25_reg_1127[8]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1127_reg[8]_i_1 
       (.CI(\tmp_25_reg_1127_reg[4]_i_1_n_0 ),
        .CO({\tmp_25_reg_1127_reg[8]_i_1_n_0 ,\tmp_25_reg_1127_reg[8]_i_1_n_1 ,\tmp_25_reg_1127_reg[8]_i_1_n_2 ,\tmp_25_reg_1127_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_25_fu_477_p2[8:5]),
        .S(tmp_24_reg_1088[8:5]));
  FDRE \tmp_25_reg_1127_reg[9] 
       (.C(ap_clk),
        .CE(tmp_25_reg_11270),
        .D(tmp_25_fu_477_p2[9]),
        .Q(tmp_25_reg_1127[9]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[31]),
        .Q(tmp_28_reg_1100[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[41]),
        .Q(tmp_28_reg_1100[10]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[42]),
        .Q(tmp_28_reg_1100[11]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[43]),
        .Q(tmp_28_reg_1100[12]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[44]),
        .Q(tmp_28_reg_1100[13]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[45]),
        .Q(tmp_28_reg_1100[14]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[46]),
        .Q(tmp_28_reg_1100[15]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[47]),
        .Q(tmp_28_reg_1100[16]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[48]),
        .Q(tmp_28_reg_1100[17]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[49]),
        .Q(tmp_28_reg_1100[18]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[50]),
        .Q(tmp_28_reg_1100[19]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[32]),
        .Q(tmp_28_reg_1100[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[51]),
        .Q(tmp_28_reg_1100[20]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[52]),
        .Q(tmp_28_reg_1100[21]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[53]),
        .Q(tmp_28_reg_1100[22]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[54]),
        .Q(tmp_28_reg_1100[23]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[55]),
        .Q(tmp_28_reg_1100[24]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[56]),
        .Q(tmp_28_reg_1100[25]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[57]),
        .Q(tmp_28_reg_1100[26]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[58]),
        .Q(tmp_28_reg_1100[27]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[59]),
        .Q(tmp_28_reg_1100[28]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[60]),
        .Q(tmp_28_reg_1100[29]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[33]),
        .Q(tmp_28_reg_1100[2]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[61]),
        .Q(tmp_28_reg_1100[30]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[62]),
        .Q(tmp_28_reg_1100[31]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[34]),
        .Q(tmp_28_reg_1100[3]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[35]),
        .Q(tmp_28_reg_1100[4]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[36]),
        .Q(tmp_28_reg_1100[5]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[37]),
        .Q(tmp_28_reg_1100[6]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[38]),
        .Q(tmp_28_reg_1100[7]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[39]),
        .Q(tmp_28_reg_1100[8]),
        .R(1'b0));
  FDRE \tmp_28_reg_1100_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_386_p2[40]),
        .Q(tmp_28_reg_1100[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_29_reg_1132[0]_i_1 
       (.I0(tmp_28_reg_1100[0]),
        .O(tmp_29_fu_482_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_29_reg_1132[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_29_reg_11320));
  FDRE \tmp_29_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[0]),
        .Q(tmp_29_reg_1132[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[10] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[10]),
        .Q(tmp_29_reg_1132[10]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[11] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[11]),
        .Q(tmp_29_reg_1132[11]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[12] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[12]),
        .Q(tmp_29_reg_1132[12]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[12]_i_1 
       (.CI(\tmp_29_reg_1132_reg[8]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[12]_i_1_n_0 ,\tmp_29_reg_1132_reg[12]_i_1_n_1 ,\tmp_29_reg_1132_reg[12]_i_1_n_2 ,\tmp_29_reg_1132_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[12:9]),
        .S(tmp_28_reg_1100[12:9]));
  FDRE \tmp_29_reg_1132_reg[13] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[13]),
        .Q(tmp_29_reg_1132[13]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[14] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[14]),
        .Q(tmp_29_reg_1132[14]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[15] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[15]),
        .Q(tmp_29_reg_1132[15]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[16] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[16]),
        .Q(tmp_29_reg_1132[16]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[16]_i_1 
       (.CI(\tmp_29_reg_1132_reg[12]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[16]_i_1_n_0 ,\tmp_29_reg_1132_reg[16]_i_1_n_1 ,\tmp_29_reg_1132_reg[16]_i_1_n_2 ,\tmp_29_reg_1132_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[16:13]),
        .S(tmp_28_reg_1100[16:13]));
  FDRE \tmp_29_reg_1132_reg[17] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[17]),
        .Q(tmp_29_reg_1132[17]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[18] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[18]),
        .Q(tmp_29_reg_1132[18]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[19] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[19]),
        .Q(tmp_29_reg_1132[19]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[1] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[1]),
        .Q(tmp_29_reg_1132[1]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[20] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[20]),
        .Q(tmp_29_reg_1132[20]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[20]_i_1 
       (.CI(\tmp_29_reg_1132_reg[16]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[20]_i_1_n_0 ,\tmp_29_reg_1132_reg[20]_i_1_n_1 ,\tmp_29_reg_1132_reg[20]_i_1_n_2 ,\tmp_29_reg_1132_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[20:17]),
        .S(tmp_28_reg_1100[20:17]));
  FDRE \tmp_29_reg_1132_reg[21] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[21]),
        .Q(tmp_29_reg_1132[21]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[22] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[22]),
        .Q(tmp_29_reg_1132[22]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[23] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[23]),
        .Q(tmp_29_reg_1132[23]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[24] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[24]),
        .Q(tmp_29_reg_1132[24]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[24]_i_1 
       (.CI(\tmp_29_reg_1132_reg[20]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[24]_i_1_n_0 ,\tmp_29_reg_1132_reg[24]_i_1_n_1 ,\tmp_29_reg_1132_reg[24]_i_1_n_2 ,\tmp_29_reg_1132_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[24:21]),
        .S(tmp_28_reg_1100[24:21]));
  FDRE \tmp_29_reg_1132_reg[25] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[25]),
        .Q(tmp_29_reg_1132[25]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[26] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[26]),
        .Q(tmp_29_reg_1132[26]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[27] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[27]),
        .Q(tmp_29_reg_1132[27]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[28] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[28]),
        .Q(tmp_29_reg_1132[28]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[28]_i_1 
       (.CI(\tmp_29_reg_1132_reg[24]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[28]_i_1_n_0 ,\tmp_29_reg_1132_reg[28]_i_1_n_1 ,\tmp_29_reg_1132_reg[28]_i_1_n_2 ,\tmp_29_reg_1132_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[28:25]),
        .S(tmp_28_reg_1100[28:25]));
  FDRE \tmp_29_reg_1132_reg[29] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[29]),
        .Q(tmp_29_reg_1132[29]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[2] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[2]),
        .Q(tmp_29_reg_1132[2]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[30] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[30]),
        .Q(tmp_29_reg_1132[30]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[31] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[31]),
        .Q(tmp_29_reg_1132[31]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[31]_i_2 
       (.CI(\tmp_29_reg_1132_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_29_reg_1132_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_29_reg_1132_reg[31]_i_2_n_2 ,\tmp_29_reg_1132_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_29_reg_1132_reg[31]_i_2_O_UNCONNECTED [3],tmp_29_fu_482_p2[31:29]}),
        .S({1'b0,tmp_28_reg_1100[31:29]}));
  FDRE \tmp_29_reg_1132_reg[3] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[3]),
        .Q(tmp_29_reg_1132[3]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[4] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[4]),
        .Q(tmp_29_reg_1132[4]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_29_reg_1132_reg[4]_i_1_n_0 ,\tmp_29_reg_1132_reg[4]_i_1_n_1 ,\tmp_29_reg_1132_reg[4]_i_1_n_2 ,\tmp_29_reg_1132_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_28_reg_1100[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[4:1]),
        .S(tmp_28_reg_1100[4:1]));
  FDRE \tmp_29_reg_1132_reg[5] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[5]),
        .Q(tmp_29_reg_1132[5]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[6] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[6]),
        .Q(tmp_29_reg_1132[6]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[7] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[7]),
        .Q(tmp_29_reg_1132[7]),
        .R(1'b0));
  FDRE \tmp_29_reg_1132_reg[8] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[8]),
        .Q(tmp_29_reg_1132[8]),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1132_reg[8]_i_1 
       (.CI(\tmp_29_reg_1132_reg[4]_i_1_n_0 ),
        .CO({\tmp_29_reg_1132_reg[8]_i_1_n_0 ,\tmp_29_reg_1132_reg[8]_i_1_n_1 ,\tmp_29_reg_1132_reg[8]_i_1_n_2 ,\tmp_29_reg_1132_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_29_fu_482_p2[8:5]),
        .S(tmp_28_reg_1100[8:5]));
  FDRE \tmp_29_reg_1132_reg[9] 
       (.C(ap_clk),
        .CE(tmp_29_reg_11320),
        .D(tmp_29_fu_482_p2[9]),
        .Q(tmp_29_reg_1132[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(period_V_read_reg_791[24]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(period_V_read_reg_791[25]),
        .O(\tmp_2_reg_852[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(period_V_read_reg_791[22]),
        .I2(period_V_read_reg_791[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_2_reg_852[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(period_V_read_reg_791[20]),
        .I2(period_V_read_reg_791[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_2_reg_852[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(period_V_read_reg_791[18]),
        .I2(period_V_read_reg_791[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_2_reg_852[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(period_V_read_reg_791[16]),
        .I2(period_V_read_reg_791[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_2_reg_852[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(period_V_read_reg_791[22]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(period_V_read_reg_791[23]),
        .O(\tmp_2_reg_852[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(period_V_read_reg_791[20]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(period_V_read_reg_791[21]),
        .O(\tmp_2_reg_852[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(period_V_read_reg_791[18]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(period_V_read_reg_791[19]),
        .O(\tmp_2_reg_852[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(period_V_read_reg_791[16]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(period_V_read_reg_791[17]),
        .O(\tmp_2_reg_852[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_21 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(period_V_read_reg_791[14]),
        .I2(period_V_read_reg_791[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_2_reg_852[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_22 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(period_V_read_reg_791[12]),
        .I2(period_V_read_reg_791[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_2_reg_852[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_23 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(period_V_read_reg_791[10]),
        .I2(period_V_read_reg_791[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_2_reg_852[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_24 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(period_V_read_reg_791[8]),
        .I2(period_V_read_reg_791[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_2_reg_852[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_25 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(period_V_read_reg_791[14]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(period_V_read_reg_791[15]),
        .O(\tmp_2_reg_852[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_26 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(period_V_read_reg_791[12]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(period_V_read_reg_791[13]),
        .O(\tmp_2_reg_852[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_27 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(period_V_read_reg_791[10]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(period_V_read_reg_791[11]),
        .O(\tmp_2_reg_852[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_28 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(period_V_read_reg_791[8]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(period_V_read_reg_791[9]),
        .O(\tmp_2_reg_852[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_29 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(period_V_read_reg_791[6]),
        .I2(period_V_read_reg_791[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_2_reg_852[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(period_V_read_reg_791[30]),
        .I2(period_V_read_reg_791[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_2_reg_852[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_30 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(period_V_read_reg_791[4]),
        .I2(period_V_read_reg_791[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_2_reg_852[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_31 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(period_V_read_reg_791[2]),
        .I2(period_V_read_reg_791[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_2_reg_852[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_32 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(period_V_read_reg_791[0]),
        .I2(period_V_read_reg_791[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_2_reg_852[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(period_V_read_reg_791[6]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(period_V_read_reg_791[7]),
        .O(\tmp_2_reg_852[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(period_V_read_reg_791[4]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(period_V_read_reg_791[5]),
        .O(\tmp_2_reg_852[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(period_V_read_reg_791[2]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(period_V_read_reg_791[3]),
        .O(\tmp_2_reg_852[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(period_V_read_reg_791[0]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(period_V_read_reg_791[1]),
        .O(\tmp_2_reg_852[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(period_V_read_reg_791[28]),
        .I2(period_V_read_reg_791[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_2_reg_852[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(period_V_read_reg_791[26]),
        .I2(period_V_read_reg_791[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_2_reg_852[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_2_reg_852[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(period_V_read_reg_791[24]),
        .I2(period_V_read_reg_791[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_2_reg_852[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(period_V_read_reg_791[30]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(period_V_read_reg_791[31]),
        .O(\tmp_2_reg_852[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(period_V_read_reg_791[28]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(period_V_read_reg_791[29]),
        .O(\tmp_2_reg_852[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_852[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(period_V_read_reg_791[26]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(period_V_read_reg_791[27]),
        .O(\tmp_2_reg_852[0]_i_9_n_0 ));
  FDRE \tmp_2_reg_852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(tmp_2_fu_210_p2),
        .Q(\tmp_2_reg_852_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \tmp_2_reg_852_reg[0]_i_1 
       (.CI(\tmp_2_reg_852_reg[0]_i_2_n_0 ),
        .CO({tmp_2_fu_210_p2,\tmp_2_reg_852_reg[0]_i_1_n_1 ,\tmp_2_reg_852_reg[0]_i_1_n_2 ,\tmp_2_reg_852_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_852[0]_i_3_n_0 ,\tmp_2_reg_852[0]_i_4_n_0 ,\tmp_2_reg_852[0]_i_5_n_0 ,\tmp_2_reg_852[0]_i_6_n_0 }),
        .O(\NLW_tmp_2_reg_852_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_852[0]_i_7_n_0 ,\tmp_2_reg_852[0]_i_8_n_0 ,\tmp_2_reg_852[0]_i_9_n_0 ,\tmp_2_reg_852[0]_i_10_n_0 }));
  CARRY4 \tmp_2_reg_852_reg[0]_i_11 
       (.CI(\tmp_2_reg_852_reg[0]_i_20_n_0 ),
        .CO({\tmp_2_reg_852_reg[0]_i_11_n_0 ,\tmp_2_reg_852_reg[0]_i_11_n_1 ,\tmp_2_reg_852_reg[0]_i_11_n_2 ,\tmp_2_reg_852_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_852[0]_i_21_n_0 ,\tmp_2_reg_852[0]_i_22_n_0 ,\tmp_2_reg_852[0]_i_23_n_0 ,\tmp_2_reg_852[0]_i_24_n_0 }),
        .O(\NLW_tmp_2_reg_852_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_852[0]_i_25_n_0 ,\tmp_2_reg_852[0]_i_26_n_0 ,\tmp_2_reg_852[0]_i_27_n_0 ,\tmp_2_reg_852[0]_i_28_n_0 }));
  CARRY4 \tmp_2_reg_852_reg[0]_i_2 
       (.CI(\tmp_2_reg_852_reg[0]_i_11_n_0 ),
        .CO({\tmp_2_reg_852_reg[0]_i_2_n_0 ,\tmp_2_reg_852_reg[0]_i_2_n_1 ,\tmp_2_reg_852_reg[0]_i_2_n_2 ,\tmp_2_reg_852_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_852[0]_i_12_n_0 ,\tmp_2_reg_852[0]_i_13_n_0 ,\tmp_2_reg_852[0]_i_14_n_0 ,\tmp_2_reg_852[0]_i_15_n_0 }),
        .O(\NLW_tmp_2_reg_852_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_852[0]_i_16_n_0 ,\tmp_2_reg_852[0]_i_17_n_0 ,\tmp_2_reg_852[0]_i_18_n_0 ,\tmp_2_reg_852[0]_i_19_n_0 }));
  CARRY4 \tmp_2_reg_852_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_2_reg_852_reg[0]_i_20_n_0 ,\tmp_2_reg_852_reg[0]_i_20_n_1 ,\tmp_2_reg_852_reg[0]_i_20_n_2 ,\tmp_2_reg_852_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_852[0]_i_29_n_0 ,\tmp_2_reg_852[0]_i_30_n_0 ,\tmp_2_reg_852[0]_i_31_n_0 ,\tmp_2_reg_852[0]_i_32_n_0 }),
        .O(\NLW_tmp_2_reg_852_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_852[0]_i_33_n_0 ,\tmp_2_reg_852[0]_i_34_n_0 ,\tmp_2_reg_852[0]_i_35_n_0 ,\tmp_2_reg_852[0]_i_36_n_0 }));
  FDRE \tmp_32_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [0]),
        .Q(tmp_32_reg_910[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [10]),
        .Q(tmp_32_reg_910[10]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [11]),
        .Q(tmp_32_reg_910[11]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [12]),
        .Q(tmp_32_reg_910[12]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [13]),
        .Q(tmp_32_reg_910[13]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [14]),
        .Q(tmp_32_reg_910[14]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [15]),
        .Q(tmp_32_reg_910[15]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [16]),
        .Q(tmp_32_reg_910[16]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [17]),
        .Q(tmp_32_reg_910[17]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [18]),
        .Q(tmp_32_reg_910[18]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [19]),
        .Q(tmp_32_reg_910[19]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [1]),
        .Q(tmp_32_reg_910[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [20]),
        .Q(tmp_32_reg_910[20]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [21]),
        .Q(tmp_32_reg_910[21]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [22]),
        .Q(tmp_32_reg_910[22]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [23]),
        .Q(tmp_32_reg_910[23]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [24]),
        .Q(tmp_32_reg_910[24]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [25]),
        .Q(tmp_32_reg_910[25]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [26]),
        .Q(tmp_32_reg_910[26]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [27]),
        .Q(tmp_32_reg_910[27]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [28]),
        .Q(tmp_32_reg_910[28]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [29]),
        .Q(tmp_32_reg_910[29]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [2]),
        .Q(tmp_32_reg_910[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [30]),
        .Q(tmp_32_reg_910[30]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [3]),
        .Q(tmp_32_reg_910[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [4]),
        .Q(tmp_32_reg_910[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [5]),
        .Q(tmp_32_reg_910[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [6]),
        .Q(tmp_32_reg_910[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [7]),
        .Q(tmp_32_reg_910[7]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [8]),
        .Q(tmp_32_reg_910[8]),
        .R(1'b0));
  FDRE \tmp_32_reg_910_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg [9]),
        .Q(tmp_32_reg_910[9]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [0]),
        .Q(tmp_34_reg_920[0]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [10]),
        .Q(tmp_34_reg_920[10]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [11]),
        .Q(tmp_34_reg_920[11]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [12]),
        .Q(tmp_34_reg_920[12]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [13]),
        .Q(tmp_34_reg_920[13]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [14]),
        .Q(tmp_34_reg_920[14]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [15]),
        .Q(tmp_34_reg_920[15]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [16]),
        .Q(tmp_34_reg_920[16]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [17]),
        .Q(tmp_34_reg_920[17]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [18]),
        .Q(tmp_34_reg_920[18]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [19]),
        .Q(tmp_34_reg_920[19]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [1]),
        .Q(tmp_34_reg_920[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [20]),
        .Q(tmp_34_reg_920[20]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [21]),
        .Q(tmp_34_reg_920[21]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [22]),
        .Q(tmp_34_reg_920[22]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [23]),
        .Q(tmp_34_reg_920[23]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [24]),
        .Q(tmp_34_reg_920[24]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [25]),
        .Q(tmp_34_reg_920[25]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [26]),
        .Q(tmp_34_reg_920[26]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [27]),
        .Q(tmp_34_reg_920[27]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [28]),
        .Q(tmp_34_reg_920[28]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [29]),
        .Q(tmp_34_reg_920[29]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [2]),
        .Q(tmp_34_reg_920[2]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [30]),
        .Q(tmp_34_reg_920[30]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [3]),
        .Q(tmp_34_reg_920[3]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [4]),
        .Q(tmp_34_reg_920[4]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [5]),
        .Q(tmp_34_reg_920[5]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [6]),
        .Q(tmp_34_reg_920[6]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [7]),
        .Q(tmp_34_reg_920[7]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [8]),
        .Q(tmp_34_reg_920[8]),
        .R(1'b0));
  FDRE \tmp_34_reg_920_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4 [9]),
        .Q(tmp_34_reg_920[9]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [0]),
        .Q(tmp_36_reg_930[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [10]),
        .Q(tmp_36_reg_930[10]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [11]),
        .Q(tmp_36_reg_930[11]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [12]),
        .Q(tmp_36_reg_930[12]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [13]),
        .Q(tmp_36_reg_930[13]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [14]),
        .Q(tmp_36_reg_930[14]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [15]),
        .Q(tmp_36_reg_930[15]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [16]),
        .Q(tmp_36_reg_930[16]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [17]),
        .Q(tmp_36_reg_930[17]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [18]),
        .Q(tmp_36_reg_930[18]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [19]),
        .Q(tmp_36_reg_930[19]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [1]),
        .Q(tmp_36_reg_930[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [20]),
        .Q(tmp_36_reg_930[20]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [21]),
        .Q(tmp_36_reg_930[21]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [22]),
        .Q(tmp_36_reg_930[22]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [23]),
        .Q(tmp_36_reg_930[23]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [24]),
        .Q(tmp_36_reg_930[24]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [25]),
        .Q(tmp_36_reg_930[25]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [26]),
        .Q(tmp_36_reg_930[26]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [27]),
        .Q(tmp_36_reg_930[27]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [28]),
        .Q(tmp_36_reg_930[28]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [29]),
        .Q(tmp_36_reg_930[29]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [2]),
        .Q(tmp_36_reg_930[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [30]),
        .Q(tmp_36_reg_930[30]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [3]),
        .Q(tmp_36_reg_930[3]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [4]),
        .Q(tmp_36_reg_930[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [5]),
        .Q(tmp_36_reg_930[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [6]),
        .Q(tmp_36_reg_930[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [7]),
        .Q(tmp_36_reg_930[7]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [8]),
        .Q(tmp_36_reg_930[8]),
        .R(1'b0));
  FDRE \tmp_36_reg_930_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5 [9]),
        .Q(tmp_36_reg_930[9]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [0]),
        .Q(tmp_38_reg_940[0]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [10]),
        .Q(tmp_38_reg_940[10]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [11]),
        .Q(tmp_38_reg_940[11]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [12]),
        .Q(tmp_38_reg_940[12]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [13]),
        .Q(tmp_38_reg_940[13]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [14]),
        .Q(tmp_38_reg_940[14]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [15]),
        .Q(tmp_38_reg_940[15]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [16]),
        .Q(tmp_38_reg_940[16]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [17]),
        .Q(tmp_38_reg_940[17]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [18]),
        .Q(tmp_38_reg_940[18]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [19]),
        .Q(tmp_38_reg_940[19]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [1]),
        .Q(tmp_38_reg_940[1]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [20]),
        .Q(tmp_38_reg_940[20]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [21]),
        .Q(tmp_38_reg_940[21]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [22]),
        .Q(tmp_38_reg_940[22]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [23]),
        .Q(tmp_38_reg_940[23]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [24]),
        .Q(tmp_38_reg_940[24]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [25]),
        .Q(tmp_38_reg_940[25]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [26]),
        .Q(tmp_38_reg_940[26]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [27]),
        .Q(tmp_38_reg_940[27]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [28]),
        .Q(tmp_38_reg_940[28]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [29]),
        .Q(tmp_38_reg_940[29]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [2]),
        .Q(tmp_38_reg_940[2]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [30]),
        .Q(tmp_38_reg_940[30]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [3]),
        .Q(tmp_38_reg_940[3]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [4]),
        .Q(tmp_38_reg_940[4]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [5]),
        .Q(tmp_38_reg_940[5]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [6]),
        .Q(tmp_38_reg_940[6]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [7]),
        .Q(tmp_38_reg_940[7]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [8]),
        .Q(tmp_38_reg_940[8]),
        .R(1'b0));
  FDRE \tmp_38_reg_940_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6 [9]),
        .Q(tmp_38_reg_940[9]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [0]),
        .Q(tmp_40_reg_950[0]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [10]),
        .Q(tmp_40_reg_950[10]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [11]),
        .Q(tmp_40_reg_950[11]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [12]),
        .Q(tmp_40_reg_950[12]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [13]),
        .Q(tmp_40_reg_950[13]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [14]),
        .Q(tmp_40_reg_950[14]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [15]),
        .Q(tmp_40_reg_950[15]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [16]),
        .Q(tmp_40_reg_950[16]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [17]),
        .Q(tmp_40_reg_950[17]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [18]),
        .Q(tmp_40_reg_950[18]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [19]),
        .Q(tmp_40_reg_950[19]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [1]),
        .Q(tmp_40_reg_950[1]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [20]),
        .Q(tmp_40_reg_950[20]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [21]),
        .Q(tmp_40_reg_950[21]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [22]),
        .Q(tmp_40_reg_950[22]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [23]),
        .Q(tmp_40_reg_950[23]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [24]),
        .Q(tmp_40_reg_950[24]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [25]),
        .Q(tmp_40_reg_950[25]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [26]),
        .Q(tmp_40_reg_950[26]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [27]),
        .Q(tmp_40_reg_950[27]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [28]),
        .Q(tmp_40_reg_950[28]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [29]),
        .Q(tmp_40_reg_950[29]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [2]),
        .Q(tmp_40_reg_950[2]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [30]),
        .Q(tmp_40_reg_950[30]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [3]),
        .Q(tmp_40_reg_950[3]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [4]),
        .Q(tmp_40_reg_950[4]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [5]),
        .Q(tmp_40_reg_950[5]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [6]),
        .Q(tmp_40_reg_950[6]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [7]),
        .Q(tmp_40_reg_950[7]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [8]),
        .Q(tmp_40_reg_950[8]),
        .R(1'b0));
  FDRE \tmp_40_reg_950_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7 [9]),
        .Q(tmp_40_reg_950[9]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [0]),
        .Q(tmp_42_reg_960[0]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [10]),
        .Q(tmp_42_reg_960[10]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [11]),
        .Q(tmp_42_reg_960[11]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [12]),
        .Q(tmp_42_reg_960[12]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [13]),
        .Q(tmp_42_reg_960[13]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [14]),
        .Q(tmp_42_reg_960[14]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [15]),
        .Q(tmp_42_reg_960[15]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [16]),
        .Q(tmp_42_reg_960[16]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [17]),
        .Q(tmp_42_reg_960[17]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [18]),
        .Q(tmp_42_reg_960[18]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [19]),
        .Q(tmp_42_reg_960[19]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [1]),
        .Q(tmp_42_reg_960[1]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [20]),
        .Q(tmp_42_reg_960[20]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [21]),
        .Q(tmp_42_reg_960[21]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [22]),
        .Q(tmp_42_reg_960[22]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [23]),
        .Q(tmp_42_reg_960[23]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [24]),
        .Q(tmp_42_reg_960[24]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [25]),
        .Q(tmp_42_reg_960[25]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [26]),
        .Q(tmp_42_reg_960[26]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [27]),
        .Q(tmp_42_reg_960[27]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [28]),
        .Q(tmp_42_reg_960[28]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [29]),
        .Q(tmp_42_reg_960[29]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [2]),
        .Q(tmp_42_reg_960[2]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [30]),
        .Q(tmp_42_reg_960[30]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [3]),
        .Q(tmp_42_reg_960[3]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [4]),
        .Q(tmp_42_reg_960[4]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [5]),
        .Q(tmp_42_reg_960[5]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [6]),
        .Q(tmp_42_reg_960[6]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [7]),
        .Q(tmp_42_reg_960[7]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [8]),
        .Q(tmp_42_reg_960[8]),
        .R(1'b0));
  FDRE \tmp_42_reg_960_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_2_reg_925[64]_i_1_n_0 ),
        .D(\pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8 [9]),
        .Q(tmp_42_reg_960[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_1_reg_990[0]_i_1 
       (.I0(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_1_reg_990[0]_i_2_n_0 ),
        .I3(\tmp_5_1_reg_990[0]_i_3_n_0 ),
        .I4(\tmp_5_1_reg_990[0]_i_4_n_0 ),
        .O(\tmp_5_1_reg_990[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_1_reg_990[0]_i_2 
       (.I0(\tmp_5_1_reg_990[0]_i_5_n_0 ),
        .I1(tmp_34_reg_920[29]),
        .I2(tmp_34_reg_920[28]),
        .I3(tmp_34_reg_920[30]),
        .I4(\tmp_5_1_reg_990[0]_i_6_n_0 ),
        .I5(\tmp_5_1_reg_990[0]_i_7_n_0 ),
        .O(\tmp_5_1_reg_990[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_1_reg_990[0]_i_3 
       (.I0(tmp_34_reg_920[5]),
        .I1(tmp_34_reg_920[4]),
        .I2(tmp_34_reg_920[7]),
        .I3(tmp_34_reg_920[6]),
        .I4(\tmp_5_1_reg_990[0]_i_8_n_0 ),
        .O(\tmp_5_1_reg_990[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_1_reg_990[0]_i_4 
       (.I0(tmp_34_reg_920[13]),
        .I1(tmp_34_reg_920[12]),
        .I2(tmp_34_reg_920[15]),
        .I3(tmp_34_reg_920[14]),
        .I4(\tmp_5_1_reg_990[0]_i_9_n_0 ),
        .O(\tmp_5_1_reg_990[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_990[0]_i_5 
       (.I0(tmp_34_reg_920[26]),
        .I1(tmp_34_reg_920[27]),
        .I2(tmp_34_reg_920[24]),
        .I3(tmp_34_reg_920[25]),
        .O(\tmp_5_1_reg_990[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_990[0]_i_6 
       (.I0(tmp_34_reg_920[18]),
        .I1(tmp_34_reg_920[19]),
        .I2(tmp_34_reg_920[16]),
        .I3(tmp_34_reg_920[17]),
        .O(\tmp_5_1_reg_990[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_990[0]_i_7 
       (.I0(tmp_34_reg_920[22]),
        .I1(tmp_34_reg_920[23]),
        .I2(tmp_34_reg_920[20]),
        .I3(tmp_34_reg_920[21]),
        .O(\tmp_5_1_reg_990[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_990[0]_i_8 
       (.I0(tmp_34_reg_920[2]),
        .I1(tmp_34_reg_920[3]),
        .I2(tmp_34_reg_920[0]),
        .I3(tmp_34_reg_920[1]),
        .O(\tmp_5_1_reg_990[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_990[0]_i_9 
       (.I0(tmp_34_reg_920[10]),
        .I1(tmp_34_reg_920[11]),
        .I2(tmp_34_reg_920[8]),
        .I3(tmp_34_reg_920[9]),
        .O(\tmp_5_1_reg_990[0]_i_9_n_0 ));
  FDRE \tmp_5_1_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_1_reg_990[0]_i_1_n_0 ),
        .Q(\tmp_5_1_reg_990_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_2_reg_1000[0]_i_1 
       (.I0(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_2_reg_1000[0]_i_3_n_0 ),
        .I3(\tmp_5_2_reg_1000[0]_i_4_n_0 ),
        .I4(\tmp_5_2_reg_1000[0]_i_5_n_0 ),
        .O(\tmp_5_2_reg_1000[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1000[0]_i_10 
       (.I0(tmp_36_reg_930[10]),
        .I1(tmp_36_reg_930[11]),
        .I2(tmp_36_reg_930[8]),
        .I3(tmp_36_reg_930[9]),
        .O(\tmp_5_2_reg_1000[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \tmp_5_2_reg_1000[0]_i_2 
       (.I0(or_cond_reg_859),
        .I1(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I2(tmp_reg_841),
        .I3(ap_CS_fsm_state15),
        .I4(\tmp_2_reg_852_reg_n_0_[0] ),
        .O(\tmp_5_2_reg_1000[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_2_reg_1000[0]_i_3 
       (.I0(\tmp_5_2_reg_1000[0]_i_6_n_0 ),
        .I1(tmp_36_reg_930[29]),
        .I2(tmp_36_reg_930[28]),
        .I3(tmp_36_reg_930[30]),
        .I4(\tmp_5_2_reg_1000[0]_i_7_n_0 ),
        .I5(\tmp_5_2_reg_1000[0]_i_8_n_0 ),
        .O(\tmp_5_2_reg_1000[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_2_reg_1000[0]_i_4 
       (.I0(tmp_36_reg_930[5]),
        .I1(tmp_36_reg_930[4]),
        .I2(tmp_36_reg_930[7]),
        .I3(tmp_36_reg_930[6]),
        .I4(\tmp_5_2_reg_1000[0]_i_9_n_0 ),
        .O(\tmp_5_2_reg_1000[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_2_reg_1000[0]_i_5 
       (.I0(tmp_36_reg_930[13]),
        .I1(tmp_36_reg_930[12]),
        .I2(tmp_36_reg_930[15]),
        .I3(tmp_36_reg_930[14]),
        .I4(\tmp_5_2_reg_1000[0]_i_10_n_0 ),
        .O(\tmp_5_2_reg_1000[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1000[0]_i_6 
       (.I0(tmp_36_reg_930[26]),
        .I1(tmp_36_reg_930[27]),
        .I2(tmp_36_reg_930[24]),
        .I3(tmp_36_reg_930[25]),
        .O(\tmp_5_2_reg_1000[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1000[0]_i_7 
       (.I0(tmp_36_reg_930[18]),
        .I1(tmp_36_reg_930[19]),
        .I2(tmp_36_reg_930[16]),
        .I3(tmp_36_reg_930[17]),
        .O(\tmp_5_2_reg_1000[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1000[0]_i_8 
       (.I0(tmp_36_reg_930[22]),
        .I1(tmp_36_reg_930[23]),
        .I2(tmp_36_reg_930[20]),
        .I3(tmp_36_reg_930[21]),
        .O(\tmp_5_2_reg_1000[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1000[0]_i_9 
       (.I0(tmp_36_reg_930[2]),
        .I1(tmp_36_reg_930[3]),
        .I2(tmp_36_reg_930[0]),
        .I3(tmp_36_reg_930[1]),
        .O(\tmp_5_2_reg_1000[0]_i_9_n_0 ));
  FDRE \tmp_5_2_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_2_reg_1000[0]_i_1_n_0 ),
        .Q(\tmp_5_2_reg_1000_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_3_reg_1010[0]_i_1 
       (.I0(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_3_reg_1010[0]_i_2_n_0 ),
        .I3(\tmp_5_3_reg_1010[0]_i_3_n_0 ),
        .I4(\tmp_5_3_reg_1010[0]_i_4_n_0 ),
        .O(\tmp_5_3_reg_1010[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_3_reg_1010[0]_i_2 
       (.I0(\tmp_5_3_reg_1010[0]_i_5_n_0 ),
        .I1(tmp_38_reg_940[29]),
        .I2(tmp_38_reg_940[28]),
        .I3(tmp_38_reg_940[30]),
        .I4(\tmp_5_3_reg_1010[0]_i_6_n_0 ),
        .I5(\tmp_5_3_reg_1010[0]_i_7_n_0 ),
        .O(\tmp_5_3_reg_1010[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_3_reg_1010[0]_i_3 
       (.I0(tmp_38_reg_940[5]),
        .I1(tmp_38_reg_940[4]),
        .I2(tmp_38_reg_940[7]),
        .I3(tmp_38_reg_940[6]),
        .I4(\tmp_5_3_reg_1010[0]_i_8_n_0 ),
        .O(\tmp_5_3_reg_1010[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_3_reg_1010[0]_i_4 
       (.I0(tmp_38_reg_940[13]),
        .I1(tmp_38_reg_940[12]),
        .I2(tmp_38_reg_940[15]),
        .I3(tmp_38_reg_940[14]),
        .I4(\tmp_5_3_reg_1010[0]_i_9_n_0 ),
        .O(\tmp_5_3_reg_1010[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1010[0]_i_5 
       (.I0(tmp_38_reg_940[26]),
        .I1(tmp_38_reg_940[27]),
        .I2(tmp_38_reg_940[24]),
        .I3(tmp_38_reg_940[25]),
        .O(\tmp_5_3_reg_1010[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1010[0]_i_6 
       (.I0(tmp_38_reg_940[18]),
        .I1(tmp_38_reg_940[19]),
        .I2(tmp_38_reg_940[16]),
        .I3(tmp_38_reg_940[17]),
        .O(\tmp_5_3_reg_1010[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1010[0]_i_7 
       (.I0(tmp_38_reg_940[22]),
        .I1(tmp_38_reg_940[23]),
        .I2(tmp_38_reg_940[20]),
        .I3(tmp_38_reg_940[21]),
        .O(\tmp_5_3_reg_1010[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1010[0]_i_8 
       (.I0(tmp_38_reg_940[2]),
        .I1(tmp_38_reg_940[3]),
        .I2(tmp_38_reg_940[0]),
        .I3(tmp_38_reg_940[1]),
        .O(\tmp_5_3_reg_1010[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1010[0]_i_9 
       (.I0(tmp_38_reg_940[10]),
        .I1(tmp_38_reg_940[11]),
        .I2(tmp_38_reg_940[8]),
        .I3(tmp_38_reg_940[9]),
        .O(\tmp_5_3_reg_1010[0]_i_9_n_0 ));
  FDRE \tmp_5_3_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_3_reg_1010[0]_i_1_n_0 ),
        .Q(\tmp_5_3_reg_1010_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_4_reg_1020[0]_i_1 
       (.I0(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_4_reg_1020[0]_i_2_n_0 ),
        .I3(\tmp_5_4_reg_1020[0]_i_3_n_0 ),
        .I4(\tmp_5_4_reg_1020[0]_i_4_n_0 ),
        .O(\tmp_5_4_reg_1020[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_4_reg_1020[0]_i_2 
       (.I0(\tmp_5_4_reg_1020[0]_i_5_n_0 ),
        .I1(tmp_40_reg_950[29]),
        .I2(tmp_40_reg_950[28]),
        .I3(tmp_40_reg_950[30]),
        .I4(\tmp_5_4_reg_1020[0]_i_6_n_0 ),
        .I5(\tmp_5_4_reg_1020[0]_i_7_n_0 ),
        .O(\tmp_5_4_reg_1020[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_4_reg_1020[0]_i_3 
       (.I0(tmp_40_reg_950[5]),
        .I1(tmp_40_reg_950[4]),
        .I2(tmp_40_reg_950[7]),
        .I3(tmp_40_reg_950[6]),
        .I4(\tmp_5_4_reg_1020[0]_i_8_n_0 ),
        .O(\tmp_5_4_reg_1020[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_4_reg_1020[0]_i_4 
       (.I0(tmp_40_reg_950[13]),
        .I1(tmp_40_reg_950[12]),
        .I2(tmp_40_reg_950[15]),
        .I3(tmp_40_reg_950[14]),
        .I4(\tmp_5_4_reg_1020[0]_i_9_n_0 ),
        .O(\tmp_5_4_reg_1020[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1020[0]_i_5 
       (.I0(tmp_40_reg_950[26]),
        .I1(tmp_40_reg_950[27]),
        .I2(tmp_40_reg_950[24]),
        .I3(tmp_40_reg_950[25]),
        .O(\tmp_5_4_reg_1020[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1020[0]_i_6 
       (.I0(tmp_40_reg_950[18]),
        .I1(tmp_40_reg_950[19]),
        .I2(tmp_40_reg_950[16]),
        .I3(tmp_40_reg_950[17]),
        .O(\tmp_5_4_reg_1020[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1020[0]_i_7 
       (.I0(tmp_40_reg_950[22]),
        .I1(tmp_40_reg_950[23]),
        .I2(tmp_40_reg_950[20]),
        .I3(tmp_40_reg_950[21]),
        .O(\tmp_5_4_reg_1020[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1020[0]_i_8 
       (.I0(tmp_40_reg_950[2]),
        .I1(tmp_40_reg_950[3]),
        .I2(tmp_40_reg_950[0]),
        .I3(tmp_40_reg_950[1]),
        .O(\tmp_5_4_reg_1020[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1020[0]_i_9 
       (.I0(tmp_40_reg_950[10]),
        .I1(tmp_40_reg_950[11]),
        .I2(tmp_40_reg_950[8]),
        .I3(tmp_40_reg_950[9]),
        .O(\tmp_5_4_reg_1020[0]_i_9_n_0 ));
  FDRE \tmp_5_4_reg_1020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_4_reg_1020[0]_i_1_n_0 ),
        .Q(\tmp_5_4_reg_1020_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_5_reg_1030[0]_i_1 
       (.I0(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_5_reg_1030[0]_i_2_n_0 ),
        .I3(\tmp_5_5_reg_1030[0]_i_3_n_0 ),
        .I4(\tmp_5_5_reg_1030[0]_i_4_n_0 ),
        .O(\tmp_5_5_reg_1030[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_5_reg_1030[0]_i_2 
       (.I0(\tmp_5_5_reg_1030[0]_i_5_n_0 ),
        .I1(tmp_42_reg_960[29]),
        .I2(tmp_42_reg_960[28]),
        .I3(tmp_42_reg_960[30]),
        .I4(\tmp_5_5_reg_1030[0]_i_6_n_0 ),
        .I5(\tmp_5_5_reg_1030[0]_i_7_n_0 ),
        .O(\tmp_5_5_reg_1030[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_5_reg_1030[0]_i_3 
       (.I0(tmp_42_reg_960[5]),
        .I1(tmp_42_reg_960[4]),
        .I2(tmp_42_reg_960[7]),
        .I3(tmp_42_reg_960[6]),
        .I4(\tmp_5_5_reg_1030[0]_i_8_n_0 ),
        .O(\tmp_5_5_reg_1030[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_5_reg_1030[0]_i_4 
       (.I0(tmp_42_reg_960[13]),
        .I1(tmp_42_reg_960[12]),
        .I2(tmp_42_reg_960[15]),
        .I3(tmp_42_reg_960[14]),
        .I4(\tmp_5_5_reg_1030[0]_i_9_n_0 ),
        .O(\tmp_5_5_reg_1030[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1030[0]_i_5 
       (.I0(tmp_42_reg_960[26]),
        .I1(tmp_42_reg_960[27]),
        .I2(tmp_42_reg_960[24]),
        .I3(tmp_42_reg_960[25]),
        .O(\tmp_5_5_reg_1030[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1030[0]_i_6 
       (.I0(tmp_42_reg_960[18]),
        .I1(tmp_42_reg_960[19]),
        .I2(tmp_42_reg_960[16]),
        .I3(tmp_42_reg_960[17]),
        .O(\tmp_5_5_reg_1030[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1030[0]_i_7 
       (.I0(tmp_42_reg_960[22]),
        .I1(tmp_42_reg_960[23]),
        .I2(tmp_42_reg_960[20]),
        .I3(tmp_42_reg_960[21]),
        .O(\tmp_5_5_reg_1030[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1030[0]_i_8 
       (.I0(tmp_42_reg_960[2]),
        .I1(tmp_42_reg_960[3]),
        .I2(tmp_42_reg_960[0]),
        .I3(tmp_42_reg_960[1]),
        .O(\tmp_5_5_reg_1030[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1030[0]_i_9 
       (.I0(tmp_42_reg_960[10]),
        .I1(tmp_42_reg_960[11]),
        .I2(tmp_42_reg_960[8]),
        .I3(tmp_42_reg_960[9]),
        .O(\tmp_5_5_reg_1030[0]_i_9_n_0 ));
  FDRE \tmp_5_5_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_5_reg_1030[0]_i_1_n_0 ),
        .Q(\tmp_5_5_reg_1030_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2222222E)) 
    \tmp_5_reg_980[0]_i_1 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(\tmp_5_2_reg_1000[0]_i_2_n_0 ),
        .I2(\tmp_5_reg_980[0]_i_2_n_0 ),
        .I3(\tmp_5_reg_980[0]_i_3_n_0 ),
        .I4(\tmp_5_reg_980[0]_i_4_n_0 ),
        .O(\tmp_5_reg_980[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_5_reg_980[0]_i_2 
       (.I0(\tmp_5_reg_980[0]_i_5_n_0 ),
        .I1(tmp_32_reg_910[29]),
        .I2(tmp_32_reg_910[28]),
        .I3(tmp_32_reg_910[30]),
        .I4(\tmp_5_reg_980[0]_i_6_n_0 ),
        .I5(\tmp_5_reg_980[0]_i_7_n_0 ),
        .O(\tmp_5_reg_980[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_980[0]_i_3 
       (.I0(tmp_32_reg_910[5]),
        .I1(tmp_32_reg_910[4]),
        .I2(tmp_32_reg_910[7]),
        .I3(tmp_32_reg_910[6]),
        .I4(\tmp_5_reg_980[0]_i_8_n_0 ),
        .O(\tmp_5_reg_980[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_980[0]_i_4 
       (.I0(tmp_32_reg_910[13]),
        .I1(tmp_32_reg_910[12]),
        .I2(tmp_32_reg_910[15]),
        .I3(tmp_32_reg_910[14]),
        .I4(\tmp_5_reg_980[0]_i_9_n_0 ),
        .O(\tmp_5_reg_980[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_980[0]_i_5 
       (.I0(tmp_32_reg_910[26]),
        .I1(tmp_32_reg_910[27]),
        .I2(tmp_32_reg_910[24]),
        .I3(tmp_32_reg_910[25]),
        .O(\tmp_5_reg_980[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_980[0]_i_6 
       (.I0(tmp_32_reg_910[18]),
        .I1(tmp_32_reg_910[19]),
        .I2(tmp_32_reg_910[16]),
        .I3(tmp_32_reg_910[17]),
        .O(\tmp_5_reg_980[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_980[0]_i_7 
       (.I0(tmp_32_reg_910[22]),
        .I1(tmp_32_reg_910[23]),
        .I2(tmp_32_reg_910[20]),
        .I3(tmp_32_reg_910[21]),
        .O(\tmp_5_reg_980[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_980[0]_i_8 
       (.I0(tmp_32_reg_910[2]),
        .I1(tmp_32_reg_910[3]),
        .I2(tmp_32_reg_910[0]),
        .I3(tmp_32_reg_910[1]),
        .O(\tmp_5_reg_980[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_980[0]_i_9 
       (.I0(tmp_32_reg_910[10]),
        .I1(tmp_32_reg_910[11]),
        .I2(tmp_32_reg_910[8]),
        .I3(tmp_32_reg_910[9]),
        .O(\tmp_5_reg_980[0]_i_9_n_0 ));
  FDRE \tmp_5_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_980[0]_i_1_n_0 ),
        .Q(\tmp_5_reg_980_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[24]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[24]),
        .I5(\tmp_6_reg_1137[0]_i_31_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_11_fu_499_p3[22]),
        .I2(tmp_11_fu_499_p3[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_6_reg_1137[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_11_fu_499_p3[20]),
        .I2(tmp_11_fu_499_p3[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_6_reg_1137[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_11_fu_499_p3[18]),
        .I2(tmp_11_fu_499_p3[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_6_reg_1137[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_11_fu_499_p3[16]),
        .I2(tmp_11_fu_499_p3[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_6_reg_1137[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[22]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[22]),
        .I5(\tmp_6_reg_1137[0]_i_49_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[20]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[20]),
        .I5(\tmp_6_reg_1137[0]_i_50_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[18]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[18]),
        .I5(\tmp_6_reg_1137[0]_i_51_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[16]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[16]),
        .I5(\tmp_6_reg_1137[0]_i_52_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_20 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[30]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[30]),
        .O(tmp_11_fu_499_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_21 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[31]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[31]),
        .O(tmp_11_fu_499_p3[31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_22 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[28]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[28]),
        .O(tmp_11_fu_499_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_23 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[29]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[29]),
        .O(tmp_11_fu_499_p3[29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_24 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[26]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[26]),
        .O(tmp_11_fu_499_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_25 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[27]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[27]),
        .O(tmp_11_fu_499_p3[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_26 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[24]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[24]),
        .O(tmp_11_fu_499_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_27 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[25]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[25]),
        .O(tmp_11_fu_499_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_28 
       (.I0(tmp_7_reg_1040[31]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[31]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_6_reg_1137[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_29 
       (.I0(tmp_7_reg_1040[29]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[29]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_6_reg_1137[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_11_fu_499_p3[30]),
        .I2(tmp_11_fu_499_p3[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_6_reg_1137[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_30 
       (.I0(tmp_7_reg_1040[27]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[27]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_6_reg_1137[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_31 
       (.I0(tmp_7_reg_1040[25]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[25]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_6_reg_1137[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_11_fu_499_p3[14]),
        .I2(tmp_11_fu_499_p3[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_6_reg_1137[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_11_fu_499_p3[12]),
        .I2(tmp_11_fu_499_p3[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_6_reg_1137[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_11_fu_499_p3[10]),
        .I2(tmp_11_fu_499_p3[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_6_reg_1137[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_11_fu_499_p3[8]),
        .I2(tmp_11_fu_499_p3[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_6_reg_1137[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_37 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[14]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[14]),
        .I5(\tmp_6_reg_1137[0]_i_69_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_38 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[12]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[12]),
        .I5(\tmp_6_reg_1137[0]_i_70_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_39 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[10]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[10]),
        .I5(\tmp_6_reg_1137[0]_i_71_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_11_fu_499_p3[28]),
        .I2(tmp_11_fu_499_p3[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_6_reg_1137[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_40 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[8]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[8]),
        .I5(\tmp_6_reg_1137[0]_i_72_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_41 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[22]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[22]),
        .O(tmp_11_fu_499_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_42 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[23]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[23]),
        .O(tmp_11_fu_499_p3[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_43 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[20]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[20]),
        .O(tmp_11_fu_499_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_44 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[21]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[21]),
        .O(tmp_11_fu_499_p3[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_45 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[18]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[18]),
        .O(tmp_11_fu_499_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_46 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[19]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[19]),
        .O(tmp_11_fu_499_p3[19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_47 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[16]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[16]),
        .O(tmp_11_fu_499_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_48 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[17]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[17]),
        .O(tmp_11_fu_499_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_49 
       (.I0(tmp_7_reg_1040[23]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[23]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_6_reg_1137[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_11_fu_499_p3[26]),
        .I2(tmp_11_fu_499_p3[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_6_reg_1137[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_50 
       (.I0(tmp_7_reg_1040[21]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[21]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_6_reg_1137[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_51 
       (.I0(tmp_7_reg_1040[19]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[19]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_6_reg_1137[0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_52 
       (.I0(tmp_7_reg_1040[17]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[17]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_6_reg_1137[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_53 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_11_fu_499_p3[6]),
        .I2(tmp_11_fu_499_p3[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_6_reg_1137[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_54 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_11_fu_499_p3[4]),
        .I2(tmp_11_fu_499_p3[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_6_reg_1137[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_55 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_11_fu_499_p3[2]),
        .I2(tmp_11_fu_499_p3[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_6_reg_1137[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_56 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_11_fu_499_p3[0]),
        .I2(tmp_11_fu_499_p3[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_6_reg_1137[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_57 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[6]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[6]),
        .I5(\tmp_6_reg_1137[0]_i_81_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_58 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[4]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[4]),
        .I5(\tmp_6_reg_1137[0]_i_82_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_59 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[2]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[2]),
        .I5(\tmp_6_reg_1137[0]_i_83_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_1137[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_11_fu_499_p3[24]),
        .I2(tmp_11_fu_499_p3[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_6_reg_1137[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_60 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[0]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[0]),
        .I5(\tmp_6_reg_1137[0]_i_84_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_61 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[14]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[14]),
        .O(tmp_11_fu_499_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_62 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[15]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[15]),
        .O(tmp_11_fu_499_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_63 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[12]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[12]),
        .O(tmp_11_fu_499_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_64 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[13]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[13]),
        .O(tmp_11_fu_499_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_65 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[10]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[10]),
        .O(tmp_11_fu_499_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_66 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[11]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[11]),
        .O(tmp_11_fu_499_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_67 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[8]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[8]),
        .O(tmp_11_fu_499_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_68 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[9]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[9]),
        .O(tmp_11_fu_499_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_69 
       (.I0(tmp_7_reg_1040[15]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[15]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_6_reg_1137[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[30]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[30]),
        .I5(\tmp_6_reg_1137[0]_i_28_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_70 
       (.I0(tmp_7_reg_1040[13]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[13]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_6_reg_1137[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_71 
       (.I0(tmp_7_reg_1040[11]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[11]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_6_reg_1137[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_72 
       (.I0(tmp_7_reg_1040[9]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[9]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_6_reg_1137[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_73 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[6]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[6]),
        .O(tmp_11_fu_499_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_74 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[7]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[7]),
        .O(tmp_11_fu_499_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_75 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[4]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[4]),
        .O(tmp_11_fu_499_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_76 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[5]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[5]),
        .O(tmp_11_fu_499_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_77 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[2]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[2]),
        .O(tmp_11_fu_499_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_78 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[3]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[3]),
        .O(tmp_11_fu_499_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_79 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[0]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[0]),
        .O(tmp_11_fu_499_p3[0]));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[28]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[28]),
        .I5(\tmp_6_reg_1137[0]_i_29_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_6_reg_1137[0]_i_80 
       (.I0(\tmp_5_reg_980_reg_n_0_[0] ),
        .I1(tmp_9_reg_1107[1]),
        .I2(r_V_1_reg_1035),
        .I3(tmp_7_reg_1040[1]),
        .O(tmp_11_fu_499_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_81 
       (.I0(tmp_7_reg_1040[7]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[7]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_6_reg_1137[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_82 
       (.I0(tmp_7_reg_1040[5]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[5]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_6_reg_1137[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_83 
       (.I0(tmp_7_reg_1040[3]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[3]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_6_reg_1137[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hAAE2551D)) 
    \tmp_6_reg_1137[0]_i_84 
       (.I0(tmp_7_reg_1040[1]),
        .I1(r_V_1_reg_1035),
        .I2(tmp_9_reg_1107[1]),
        .I3(\tmp_5_reg_980_reg_n_0_[0] ),
        .I4(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_6_reg_1137[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA9AA655500000000)) 
    \tmp_6_reg_1137[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(tmp_9_reg_1107[26]),
        .I3(r_V_1_reg_1035),
        .I4(tmp_7_reg_1040[26]),
        .I5(\tmp_6_reg_1137[0]_i_30_n_0 ),
        .O(\tmp_6_reg_1137[0]_i_9_n_0 ));
  FDRE \tmp_6_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_10_2_reg_1147[0]_i_1_n_0 ),
        .D(tmp_6_fu_601_p2),
        .Q(tmp9_demorgan_cast_fu_646_p1[0]),
        .R(1'b0));
  CARRY4 \tmp_6_reg_1137_reg[0]_i_1 
       (.CI(\tmp_6_reg_1137_reg[0]_i_2_n_0 ),
        .CO({tmp_6_fu_601_p2,\tmp_6_reg_1137_reg[0]_i_1_n_1 ,\tmp_6_reg_1137_reg[0]_i_1_n_2 ,\tmp_6_reg_1137_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_1137[0]_i_3_n_0 ,\tmp_6_reg_1137[0]_i_4_n_0 ,\tmp_6_reg_1137[0]_i_5_n_0 ,\tmp_6_reg_1137[0]_i_6_n_0 }),
        .O(\NLW_tmp_6_reg_1137_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1137[0]_i_7_n_0 ,\tmp_6_reg_1137[0]_i_8_n_0 ,\tmp_6_reg_1137[0]_i_9_n_0 ,\tmp_6_reg_1137[0]_i_10_n_0 }));
  CARRY4 \tmp_6_reg_1137_reg[0]_i_11 
       (.CI(\tmp_6_reg_1137_reg[0]_i_32_n_0 ),
        .CO({\tmp_6_reg_1137_reg[0]_i_11_n_0 ,\tmp_6_reg_1137_reg[0]_i_11_n_1 ,\tmp_6_reg_1137_reg[0]_i_11_n_2 ,\tmp_6_reg_1137_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_1137[0]_i_33_n_0 ,\tmp_6_reg_1137[0]_i_34_n_0 ,\tmp_6_reg_1137[0]_i_35_n_0 ,\tmp_6_reg_1137[0]_i_36_n_0 }),
        .O(\NLW_tmp_6_reg_1137_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1137[0]_i_37_n_0 ,\tmp_6_reg_1137[0]_i_38_n_0 ,\tmp_6_reg_1137[0]_i_39_n_0 ,\tmp_6_reg_1137[0]_i_40_n_0 }));
  CARRY4 \tmp_6_reg_1137_reg[0]_i_2 
       (.CI(\tmp_6_reg_1137_reg[0]_i_11_n_0 ),
        .CO({\tmp_6_reg_1137_reg[0]_i_2_n_0 ,\tmp_6_reg_1137_reg[0]_i_2_n_1 ,\tmp_6_reg_1137_reg[0]_i_2_n_2 ,\tmp_6_reg_1137_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_1137[0]_i_12_n_0 ,\tmp_6_reg_1137[0]_i_13_n_0 ,\tmp_6_reg_1137[0]_i_14_n_0 ,\tmp_6_reg_1137[0]_i_15_n_0 }),
        .O(\NLW_tmp_6_reg_1137_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1137[0]_i_16_n_0 ,\tmp_6_reg_1137[0]_i_17_n_0 ,\tmp_6_reg_1137[0]_i_18_n_0 ,\tmp_6_reg_1137[0]_i_19_n_0 }));
  CARRY4 \tmp_6_reg_1137_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_6_reg_1137_reg[0]_i_32_n_0 ,\tmp_6_reg_1137_reg[0]_i_32_n_1 ,\tmp_6_reg_1137_reg[0]_i_32_n_2 ,\tmp_6_reg_1137_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_1137[0]_i_53_n_0 ,\tmp_6_reg_1137[0]_i_54_n_0 ,\tmp_6_reg_1137[0]_i_55_n_0 ,\tmp_6_reg_1137[0]_i_56_n_0 }),
        .O(\NLW_tmp_6_reg_1137_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1137[0]_i_57_n_0 ,\tmp_6_reg_1137[0]_i_58_n_0 ,\tmp_6_reg_1137[0]_i_59_n_0 ,\tmp_6_reg_1137[0]_i_60_n_0 }));
  FDRE \tmp_7_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[31]),
        .Q(tmp_7_reg_1040[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[41]),
        .Q(tmp_7_reg_1040[10]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[42]),
        .Q(tmp_7_reg_1040[11]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[43]),
        .Q(tmp_7_reg_1040[12]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[44]),
        .Q(tmp_7_reg_1040[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[45]),
        .Q(tmp_7_reg_1040[14]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[46]),
        .Q(tmp_7_reg_1040[15]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[47]),
        .Q(tmp_7_reg_1040[16]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[48]),
        .Q(tmp_7_reg_1040[17]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[49]),
        .Q(tmp_7_reg_1040[18]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[50]),
        .Q(tmp_7_reg_1040[19]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[32]),
        .Q(tmp_7_reg_1040[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[51]),
        .Q(tmp_7_reg_1040[20]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[52]),
        .Q(tmp_7_reg_1040[21]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[53]),
        .Q(tmp_7_reg_1040[22]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[54]),
        .Q(tmp_7_reg_1040[23]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[55]),
        .Q(tmp_7_reg_1040[24]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[56]),
        .Q(tmp_7_reg_1040[25]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[57]),
        .Q(tmp_7_reg_1040[26]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[58]),
        .Q(tmp_7_reg_1040[27]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[59]),
        .Q(tmp_7_reg_1040[28]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[60]),
        .Q(tmp_7_reg_1040[29]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[33]),
        .Q(tmp_7_reg_1040[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[61]),
        .Q(tmp_7_reg_1040[30]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[62]),
        .Q(tmp_7_reg_1040[31]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[34]),
        .Q(tmp_7_reg_1040[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[35]),
        .Q(tmp_7_reg_1040[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[36]),
        .Q(tmp_7_reg_1040[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[37]),
        .Q(tmp_7_reg_1040[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[38]),
        .Q(tmp_7_reg_1040[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[39]),
        .Q(tmp_7_reg_1040[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_1040_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_1_2_reg_1059[65]_i_1_n_0 ),
        .D(grp_fu_316_p2[40]),
        .Q(tmp_7_reg_1040[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_1107[0]_i_1 
       (.I0(tmp_7_reg_1040[0]),
        .O(tmp_9_fu_457_p2[0]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp_9_reg_1107[31]_i_1 
       (.I0(\tmp_2_reg_852_reg_n_0_[0] ),
        .I1(\tmp_5_reg_980_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state17),
        .I3(or_cond_reg_859),
        .I4(\out_p_V_flag_demorga_reg_846_reg_n_0_[0] ),
        .I5(tmp_reg_841),
        .O(tmp_9_reg_11070));
  FDRE \tmp_9_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[0]),
        .Q(tmp_9_reg_1107[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[10] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[10]),
        .Q(tmp_9_reg_1107[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[11] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[11]),
        .Q(tmp_9_reg_1107[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[12] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[12]),
        .Q(tmp_9_reg_1107[12]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[12]_i_1 
       (.CI(\tmp_9_reg_1107_reg[8]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[12]_i_1_n_0 ,\tmp_9_reg_1107_reg[12]_i_1_n_1 ,\tmp_9_reg_1107_reg[12]_i_1_n_2 ,\tmp_9_reg_1107_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[12:9]),
        .S(tmp_7_reg_1040[12:9]));
  FDRE \tmp_9_reg_1107_reg[13] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[13]),
        .Q(tmp_9_reg_1107[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[14] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[14]),
        .Q(tmp_9_reg_1107[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[15] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[15]),
        .Q(tmp_9_reg_1107[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[16] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[16]),
        .Q(tmp_9_reg_1107[16]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[16]_i_1 
       (.CI(\tmp_9_reg_1107_reg[12]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[16]_i_1_n_0 ,\tmp_9_reg_1107_reg[16]_i_1_n_1 ,\tmp_9_reg_1107_reg[16]_i_1_n_2 ,\tmp_9_reg_1107_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[16:13]),
        .S(tmp_7_reg_1040[16:13]));
  FDRE \tmp_9_reg_1107_reg[17] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[17]),
        .Q(tmp_9_reg_1107[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[18] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[18]),
        .Q(tmp_9_reg_1107[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[19] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[19]),
        .Q(tmp_9_reg_1107[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[1]),
        .Q(tmp_9_reg_1107[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[20] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[20]),
        .Q(tmp_9_reg_1107[20]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[20]_i_1 
       (.CI(\tmp_9_reg_1107_reg[16]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[20]_i_1_n_0 ,\tmp_9_reg_1107_reg[20]_i_1_n_1 ,\tmp_9_reg_1107_reg[20]_i_1_n_2 ,\tmp_9_reg_1107_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[20:17]),
        .S(tmp_7_reg_1040[20:17]));
  FDRE \tmp_9_reg_1107_reg[21] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[21]),
        .Q(tmp_9_reg_1107[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[22] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[22]),
        .Q(tmp_9_reg_1107[22]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[23] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[23]),
        .Q(tmp_9_reg_1107[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[24] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[24]),
        .Q(tmp_9_reg_1107[24]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[24]_i_1 
       (.CI(\tmp_9_reg_1107_reg[20]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[24]_i_1_n_0 ,\tmp_9_reg_1107_reg[24]_i_1_n_1 ,\tmp_9_reg_1107_reg[24]_i_1_n_2 ,\tmp_9_reg_1107_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[24:21]),
        .S(tmp_7_reg_1040[24:21]));
  FDRE \tmp_9_reg_1107_reg[25] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[25]),
        .Q(tmp_9_reg_1107[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[26] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[26]),
        .Q(tmp_9_reg_1107[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[27] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[27]),
        .Q(tmp_9_reg_1107[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[28] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[28]),
        .Q(tmp_9_reg_1107[28]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[28]_i_1 
       (.CI(\tmp_9_reg_1107_reg[24]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[28]_i_1_n_0 ,\tmp_9_reg_1107_reg[28]_i_1_n_1 ,\tmp_9_reg_1107_reg[28]_i_1_n_2 ,\tmp_9_reg_1107_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[28:25]),
        .S(tmp_7_reg_1040[28:25]));
  FDRE \tmp_9_reg_1107_reg[29] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[29]),
        .Q(tmp_9_reg_1107[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[2]),
        .Q(tmp_9_reg_1107[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[30] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[30]),
        .Q(tmp_9_reg_1107[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[31] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[31]),
        .Q(tmp_9_reg_1107[31]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[31]_i_2 
       (.CI(\tmp_9_reg_1107_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_9_reg_1107_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_9_reg_1107_reg[31]_i_2_n_2 ,\tmp_9_reg_1107_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_9_reg_1107_reg[31]_i_2_O_UNCONNECTED [3],tmp_9_fu_457_p2[31:29]}),
        .S({1'b0,tmp_7_reg_1040[31:29]}));
  FDRE \tmp_9_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[3]),
        .Q(tmp_9_reg_1107[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[4]),
        .Q(tmp_9_reg_1107[4]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_9_reg_1107_reg[4]_i_1_n_0 ,\tmp_9_reg_1107_reg[4]_i_1_n_1 ,\tmp_9_reg_1107_reg[4]_i_1_n_2 ,\tmp_9_reg_1107_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_7_reg_1040[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[4:1]),
        .S(tmp_7_reg_1040[4:1]));
  FDRE \tmp_9_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[5]),
        .Q(tmp_9_reg_1107[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[6]),
        .Q(tmp_9_reg_1107[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[7]),
        .Q(tmp_9_reg_1107[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_1107_reg[8] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[8]),
        .Q(tmp_9_reg_1107[8]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_1107_reg[8]_i_1 
       (.CI(\tmp_9_reg_1107_reg[4]_i_1_n_0 ),
        .CO({\tmp_9_reg_1107_reg[8]_i_1_n_0 ,\tmp_9_reg_1107_reg[8]_i_1_n_1 ,\tmp_9_reg_1107_reg[8]_i_1_n_2 ,\tmp_9_reg_1107_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_9_fu_457_p2[8:5]),
        .S(tmp_7_reg_1040[8:5]));
  FDRE \tmp_9_reg_1107_reg[9] 
       (.C(ap_clk),
        .CE(tmp_9_reg_11070),
        .D(tmp_9_fu_457_p2[9]),
        .Q(tmp_9_reg_1107[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_s_fu_305_p3[55]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(tmp_s_fu_305_p3[56]),
        .O(\tmp_reg_841[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_s_fu_305_p3[53]),
        .I2(tmp_s_fu_305_p3[54]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_reg_841[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_s_fu_305_p3[51]),
        .I2(tmp_s_fu_305_p3[52]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_reg_841[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_s_fu_305_p3[49]),
        .I2(tmp_s_fu_305_p3[50]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_reg_841[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_s_fu_305_p3[47]),
        .I2(tmp_s_fu_305_p3[48]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_reg_841[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(tmp_s_fu_305_p3[53]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(tmp_s_fu_305_p3[54]),
        .O(\tmp_reg_841[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(tmp_s_fu_305_p3[51]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(tmp_s_fu_305_p3[52]),
        .O(\tmp_reg_841[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(tmp_s_fu_305_p3[49]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(tmp_s_fu_305_p3[50]),
        .O(\tmp_reg_841[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(tmp_s_fu_305_p3[47]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(tmp_s_fu_305_p3[48]),
        .O(\tmp_reg_841[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_21 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_s_fu_305_p3[45]),
        .I2(tmp_s_fu_305_p3[46]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_reg_841[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_22 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_s_fu_305_p3[43]),
        .I2(tmp_s_fu_305_p3[44]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_reg_841[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_23 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_s_fu_305_p3[41]),
        .I2(tmp_s_fu_305_p3[42]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_reg_841[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_24 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_s_fu_305_p3[39]),
        .I2(tmp_s_fu_305_p3[40]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_reg_841[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_25 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(tmp_s_fu_305_p3[45]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(tmp_s_fu_305_p3[46]),
        .O(\tmp_reg_841[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_26 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(tmp_s_fu_305_p3[43]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(tmp_s_fu_305_p3[44]),
        .O(\tmp_reg_841[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_27 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(tmp_s_fu_305_p3[41]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(tmp_s_fu_305_p3[42]),
        .O(\tmp_reg_841[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_28 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(tmp_s_fu_305_p3[39]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(tmp_s_fu_305_p3[40]),
        .O(\tmp_reg_841[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_29 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_s_fu_305_p3[37]),
        .I2(tmp_s_fu_305_p3[38]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_reg_841[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_s_fu_305_p3[61]),
        .I2(tmp_s_fu_305_p3[62]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_reg_841[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_30 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_s_fu_305_p3[35]),
        .I2(tmp_s_fu_305_p3[36]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_reg_841[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_31 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_s_fu_305_p3[33]),
        .I2(tmp_s_fu_305_p3[34]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_reg_841[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_32 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_s_fu_305_p3[31]),
        .I2(tmp_s_fu_305_p3[32]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_reg_841[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(tmp_s_fu_305_p3[37]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(tmp_s_fu_305_p3[38]),
        .O(\tmp_reg_841[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(tmp_s_fu_305_p3[35]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(tmp_s_fu_305_p3[36]),
        .O(\tmp_reg_841[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(tmp_s_fu_305_p3[33]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(tmp_s_fu_305_p3[34]),
        .O(\tmp_reg_841[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(tmp_s_fu_305_p3[31]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(tmp_s_fu_305_p3[32]),
        .O(\tmp_reg_841[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_s_fu_305_p3[59]),
        .I2(tmp_s_fu_305_p3[60]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_reg_841[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_s_fu_305_p3[57]),
        .I2(tmp_s_fu_305_p3[58]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_reg_841[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_reg_841[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(tmp_s_fu_305_p3[55]),
        .I2(tmp_s_fu_305_p3[56]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_reg_841[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(tmp_s_fu_305_p3[61]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(tmp_s_fu_305_p3[62]),
        .O(\tmp_reg_841[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(tmp_s_fu_305_p3[59]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(tmp_s_fu_305_p3[60]),
        .O(\tmp_reg_841[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_841[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(tmp_s_fu_305_p3[57]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(tmp_s_fu_305_p3[58]),
        .O(\tmp_reg_841[0]_i_9_n_0 ));
  FDRE \tmp_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(tmp_fu_183_p2),
        .Q(tmp_reg_841),
        .R(1'b0));
  CARRY4 \tmp_reg_841_reg[0]_i_1 
       (.CI(\tmp_reg_841_reg[0]_i_2_n_0 ),
        .CO({tmp_fu_183_p2,\tmp_reg_841_reg[0]_i_1_n_1 ,\tmp_reg_841_reg[0]_i_1_n_2 ,\tmp_reg_841_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_841[0]_i_3_n_0 ,\tmp_reg_841[0]_i_4_n_0 ,\tmp_reg_841[0]_i_5_n_0 ,\tmp_reg_841[0]_i_6_n_0 }),
        .O(\NLW_tmp_reg_841_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_841[0]_i_7_n_0 ,\tmp_reg_841[0]_i_8_n_0 ,\tmp_reg_841[0]_i_9_n_0 ,\tmp_reg_841[0]_i_10_n_0 }));
  CARRY4 \tmp_reg_841_reg[0]_i_11 
       (.CI(\tmp_reg_841_reg[0]_i_20_n_0 ),
        .CO({\tmp_reg_841_reg[0]_i_11_n_0 ,\tmp_reg_841_reg[0]_i_11_n_1 ,\tmp_reg_841_reg[0]_i_11_n_2 ,\tmp_reg_841_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_841[0]_i_21_n_0 ,\tmp_reg_841[0]_i_22_n_0 ,\tmp_reg_841[0]_i_23_n_0 ,\tmp_reg_841[0]_i_24_n_0 }),
        .O(\NLW_tmp_reg_841_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_841[0]_i_25_n_0 ,\tmp_reg_841[0]_i_26_n_0 ,\tmp_reg_841[0]_i_27_n_0 ,\tmp_reg_841[0]_i_28_n_0 }));
  CARRY4 \tmp_reg_841_reg[0]_i_2 
       (.CI(\tmp_reg_841_reg[0]_i_11_n_0 ),
        .CO({\tmp_reg_841_reg[0]_i_2_n_0 ,\tmp_reg_841_reg[0]_i_2_n_1 ,\tmp_reg_841_reg[0]_i_2_n_2 ,\tmp_reg_841_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_841[0]_i_12_n_0 ,\tmp_reg_841[0]_i_13_n_0 ,\tmp_reg_841[0]_i_14_n_0 ,\tmp_reg_841[0]_i_15_n_0 }),
        .O(\NLW_tmp_reg_841_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_841[0]_i_16_n_0 ,\tmp_reg_841[0]_i_17_n_0 ,\tmp_reg_841[0]_i_18_n_0 ,\tmp_reg_841[0]_i_19_n_0 }));
  CARRY4 \tmp_reg_841_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_reg_841_reg[0]_i_20_n_0 ,\tmp_reg_841_reg[0]_i_20_n_1 ,\tmp_reg_841_reg[0]_i_20_n_2 ,\tmp_reg_841_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_841[0]_i_29_n_0 ,\tmp_reg_841[0]_i_30_n_0 ,\tmp_reg_841[0]_i_31_n_0 ,\tmp_reg_841[0]_i_32_n_0 }),
        .O(\NLW_tmp_reg_841_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_841[0]_i_33_n_0 ,\tmp_reg_841[0]_i_34_n_0 ,\tmp_reg_841[0]_i_35_n_0 ,\tmp_reg_841[0]_i_36_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud
   (grp_fu_358_p2,
    S,
    \tmp_20_reg_1076_reg[5] ,
    \tmp_20_reg_1076_reg[5]_0 ,
    \tmp_20_reg_1076_reg[9] ,
    \tmp_20_reg_1076_reg[13] ,
    \tmp_20_reg_1076_reg[17] ,
    \tmp_20_reg_1076_reg[21] ,
    \tmp_20_reg_1076_reg[25] ,
    \tmp_20_reg_1076_reg[29] ,
    ap_clk,
    Q,
    \p_Val2_3_reg_935_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_358_p2;
  output [3:0]S;
  output [0:0]\tmp_20_reg_1076_reg[5] ;
  output [3:0]\tmp_20_reg_1076_reg[5]_0 ;
  output [3:0]\tmp_20_reg_1076_reg[9] ;
  output [3:0]\tmp_20_reg_1076_reg[13] ;
  output [3:0]\tmp_20_reg_1076_reg[17] ;
  output [3:0]\tmp_20_reg_1076_reg[21] ;
  output [3:0]\tmp_20_reg_1076_reg[25] ;
  output [3:0]\tmp_20_reg_1076_reg[29] ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_3_reg_935_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [1:0]grp_fu_358_p2;
  wire [33:0]\p_Val2_3_reg_935_reg[64] ;
  wire [3:0]\tmp_20_reg_1076_reg[13] ;
  wire [3:0]\tmp_20_reg_1076_reg[17] ;
  wire [3:0]\tmp_20_reg_1076_reg[21] ;
  wire [3:0]\tmp_20_reg_1076_reg[25] ;
  wire [3:0]\tmp_20_reg_1076_reg[29] ;
  wire [0:0]\tmp_20_reg_1076_reg[5] ;
  wire [3:0]\tmp_20_reg_1076_reg[5]_0 ;
  wire [3:0]\tmp_20_reg_1076_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.Q(Q),
        .S(S),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_358_p2(grp_fu_358_p2),
        .\p_Val2_3_reg_935_reg[64] (\p_Val2_3_reg_935_reg[64] ),
        .\tmp_20_reg_1076_reg[13] (\tmp_20_reg_1076_reg[13] ),
        .\tmp_20_reg_1076_reg[17] (\tmp_20_reg_1076_reg[17] ),
        .\tmp_20_reg_1076_reg[21] (\tmp_20_reg_1076_reg[21] ),
        .\tmp_20_reg_1076_reg[25] (\tmp_20_reg_1076_reg[25] ),
        .\tmp_20_reg_1076_reg[29] (\tmp_20_reg_1076_reg[29] ),
        .\tmp_20_reg_1076_reg[5] (\tmp_20_reg_1076_reg[5] ),
        .\tmp_20_reg_1076_reg[5]_0 (\tmp_20_reg_1076_reg[5]_0 ),
        .\tmp_20_reg_1076_reg[9] (\tmp_20_reg_1076_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0
   (grp_fu_372_p2,
    S,
    \tmp_24_reg_1088_reg[5] ,
    \tmp_24_reg_1088_reg[5]_0 ,
    \tmp_24_reg_1088_reg[9] ,
    \tmp_24_reg_1088_reg[13] ,
    \tmp_24_reg_1088_reg[17] ,
    \tmp_24_reg_1088_reg[21] ,
    \tmp_24_reg_1088_reg[25] ,
    \tmp_24_reg_1088_reg[29] ,
    ap_clk,
    Q,
    \p_Val2_4_reg_945_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_372_p2;
  output [3:0]S;
  output [0:0]\tmp_24_reg_1088_reg[5] ;
  output [3:0]\tmp_24_reg_1088_reg[5]_0 ;
  output [3:0]\tmp_24_reg_1088_reg[9] ;
  output [3:0]\tmp_24_reg_1088_reg[13] ;
  output [3:0]\tmp_24_reg_1088_reg[17] ;
  output [3:0]\tmp_24_reg_1088_reg[21] ;
  output [3:0]\tmp_24_reg_1088_reg[25] ;
  output [3:0]\tmp_24_reg_1088_reg[29] ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_4_reg_945_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [1:0]grp_fu_372_p2;
  wire [33:0]\p_Val2_4_reg_945_reg[64] ;
  wire [3:0]\tmp_24_reg_1088_reg[13] ;
  wire [3:0]\tmp_24_reg_1088_reg[17] ;
  wire [3:0]\tmp_24_reg_1088_reg[21] ;
  wire [3:0]\tmp_24_reg_1088_reg[25] ;
  wire [3:0]\tmp_24_reg_1088_reg[29] ;
  wire [0:0]\tmp_24_reg_1088_reg[5] ;
  wire [3:0]\tmp_24_reg_1088_reg[5]_0 ;
  wire [3:0]\tmp_24_reg_1088_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.Q(Q),
        .S(S),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_372_p2(grp_fu_372_p2),
        .\p_Val2_4_reg_945_reg[64] (\p_Val2_4_reg_945_reg[64] ),
        .\tmp_24_reg_1088_reg[13] (\tmp_24_reg_1088_reg[13] ),
        .\tmp_24_reg_1088_reg[17] (\tmp_24_reg_1088_reg[17] ),
        .\tmp_24_reg_1088_reg[21] (\tmp_24_reg_1088_reg[21] ),
        .\tmp_24_reg_1088_reg[25] (\tmp_24_reg_1088_reg[25] ),
        .\tmp_24_reg_1088_reg[29] (\tmp_24_reg_1088_reg[29] ),
        .\tmp_24_reg_1088_reg[5] (\tmp_24_reg_1088_reg[5] ),
        .\tmp_24_reg_1088_reg[5]_0 (\tmp_24_reg_1088_reg[5]_0 ),
        .\tmp_24_reg_1088_reg[9] (\tmp_24_reg_1088_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1
   (ain_s1,
    grp_fu_316_p2,
    grp_fu_330_p2,
    grp_fu_344_p2,
    grp_fu_358_p2,
    grp_fu_372_p2,
    grp_fu_386_p2,
    ap_clk,
    Q,
    bin_s1,
    S,
    \ain_s1_reg[7] ,
    \ain_s1_reg[11] ,
    \ain_s1_reg[15] ,
    \ain_s1_reg[19] ,
    \ain_s1_reg[23] ,
    \ain_s1_reg[27] ,
    \ain_s1_reg[29] ,
    bin_s1_0,
    \ain_s1_reg[3] ,
    \ain_s1_reg[7]_0 ,
    \ain_s1_reg[11]_0 ,
    \ain_s1_reg[15]_0 ,
    \ain_s1_reg[19]_0 ,
    \ain_s1_reg[23]_0 ,
    \ain_s1_reg[27]_0 ,
    \ain_s1_reg[29]_0 ,
    bin_s1_1,
    \ain_s1_reg[3]_0 ,
    \ain_s1_reg[7]_1 ,
    \ain_s1_reg[11]_1 ,
    \ain_s1_reg[15]_1 ,
    \ain_s1_reg[19]_1 ,
    \ain_s1_reg[23]_1 ,
    \ain_s1_reg[27]_1 ,
    \ain_s1_reg[29]_1 ,
    bin_s1_2,
    \ain_s1_reg[3]_1 ,
    \ain_s1_reg[7]_2 ,
    \ain_s1_reg[11]_2 ,
    \ain_s1_reg[15]_2 ,
    \ain_s1_reg[19]_2 ,
    \ain_s1_reg[23]_2 ,
    \ain_s1_reg[27]_2 ,
    \ain_s1_reg[29]_2 ,
    bin_s1_3,
    \ain_s1_reg[3]_2 ,
    \ain_s1_reg[7]_3 ,
    \ain_s1_reg[11]_3 ,
    \ain_s1_reg[15]_3 ,
    \ain_s1_reg[19]_3 ,
    \ain_s1_reg[23]_3 ,
    \ain_s1_reg[27]_3 ,
    \ain_s1_reg[29]_3 ,
    \p_Val2_5_reg_955_reg[64] );
  output [29:0]ain_s1;
  output [30:0]grp_fu_316_p2;
  output [30:0]grp_fu_330_p2;
  output [30:0]grp_fu_344_p2;
  output [30:0]grp_fu_358_p2;
  output [30:0]grp_fu_372_p2;
  output [32:0]grp_fu_386_p2;
  input ap_clk;
  input [31:0]Q;
  input [2:0]bin_s1;
  input [3:0]S;
  input [3:0]\ain_s1_reg[7] ;
  input [3:0]\ain_s1_reg[11] ;
  input [3:0]\ain_s1_reg[15] ;
  input [3:0]\ain_s1_reg[19] ;
  input [3:0]\ain_s1_reg[23] ;
  input [3:0]\ain_s1_reg[27] ;
  input [1:0]\ain_s1_reg[29] ;
  input [2:0]bin_s1_0;
  input [3:0]\ain_s1_reg[3] ;
  input [3:0]\ain_s1_reg[7]_0 ;
  input [3:0]\ain_s1_reg[11]_0 ;
  input [3:0]\ain_s1_reg[15]_0 ;
  input [3:0]\ain_s1_reg[19]_0 ;
  input [3:0]\ain_s1_reg[23]_0 ;
  input [3:0]\ain_s1_reg[27]_0 ;
  input [1:0]\ain_s1_reg[29]_0 ;
  input [2:0]bin_s1_1;
  input [3:0]\ain_s1_reg[3]_0 ;
  input [3:0]\ain_s1_reg[7]_1 ;
  input [3:0]\ain_s1_reg[11]_1 ;
  input [3:0]\ain_s1_reg[15]_1 ;
  input [3:0]\ain_s1_reg[19]_1 ;
  input [3:0]\ain_s1_reg[23]_1 ;
  input [3:0]\ain_s1_reg[27]_1 ;
  input [1:0]\ain_s1_reg[29]_1 ;
  input [2:0]bin_s1_2;
  input [3:0]\ain_s1_reg[3]_1 ;
  input [3:0]\ain_s1_reg[7]_2 ;
  input [3:0]\ain_s1_reg[11]_2 ;
  input [3:0]\ain_s1_reg[15]_2 ;
  input [3:0]\ain_s1_reg[19]_2 ;
  input [3:0]\ain_s1_reg[23]_2 ;
  input [3:0]\ain_s1_reg[27]_2 ;
  input [1:0]\ain_s1_reg[29]_2 ;
  input [2:0]bin_s1_3;
  input [3:0]\ain_s1_reg[3]_2 ;
  input [3:0]\ain_s1_reg[7]_3 ;
  input [3:0]\ain_s1_reg[11]_3 ;
  input [3:0]\ain_s1_reg[15]_3 ;
  input [3:0]\ain_s1_reg[19]_3 ;
  input [3:0]\ain_s1_reg[23]_3 ;
  input [3:0]\ain_s1_reg[27]_3 ;
  input [1:0]\ain_s1_reg[29]_3 ;
  input [33:0]\p_Val2_5_reg_955_reg[64] ;

  wire [31:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [3:0]\ain_s1_reg[11] ;
  wire [3:0]\ain_s1_reg[11]_0 ;
  wire [3:0]\ain_s1_reg[11]_1 ;
  wire [3:0]\ain_s1_reg[11]_2 ;
  wire [3:0]\ain_s1_reg[11]_3 ;
  wire [3:0]\ain_s1_reg[15] ;
  wire [3:0]\ain_s1_reg[15]_0 ;
  wire [3:0]\ain_s1_reg[15]_1 ;
  wire [3:0]\ain_s1_reg[15]_2 ;
  wire [3:0]\ain_s1_reg[15]_3 ;
  wire [3:0]\ain_s1_reg[19] ;
  wire [3:0]\ain_s1_reg[19]_0 ;
  wire [3:0]\ain_s1_reg[19]_1 ;
  wire [3:0]\ain_s1_reg[19]_2 ;
  wire [3:0]\ain_s1_reg[19]_3 ;
  wire [3:0]\ain_s1_reg[23] ;
  wire [3:0]\ain_s1_reg[23]_0 ;
  wire [3:0]\ain_s1_reg[23]_1 ;
  wire [3:0]\ain_s1_reg[23]_2 ;
  wire [3:0]\ain_s1_reg[23]_3 ;
  wire [3:0]\ain_s1_reg[27] ;
  wire [3:0]\ain_s1_reg[27]_0 ;
  wire [3:0]\ain_s1_reg[27]_1 ;
  wire [3:0]\ain_s1_reg[27]_2 ;
  wire [3:0]\ain_s1_reg[27]_3 ;
  wire [1:0]\ain_s1_reg[29] ;
  wire [1:0]\ain_s1_reg[29]_0 ;
  wire [1:0]\ain_s1_reg[29]_1 ;
  wire [1:0]\ain_s1_reg[29]_2 ;
  wire [1:0]\ain_s1_reg[29]_3 ;
  wire [3:0]\ain_s1_reg[3] ;
  wire [3:0]\ain_s1_reg[3]_0 ;
  wire [3:0]\ain_s1_reg[3]_1 ;
  wire [3:0]\ain_s1_reg[3]_2 ;
  wire [3:0]\ain_s1_reg[7] ;
  wire [3:0]\ain_s1_reg[7]_0 ;
  wire [3:0]\ain_s1_reg[7]_1 ;
  wire [3:0]\ain_s1_reg[7]_2 ;
  wire [3:0]\ain_s1_reg[7]_3 ;
  wire ap_clk;
  wire [2:0]bin_s1;
  wire [2:0]bin_s1_0;
  wire [2:0]bin_s1_1;
  wire [2:0]bin_s1_2;
  wire [2:0]bin_s1_3;
  wire [30:0]grp_fu_316_p2;
  wire [30:0]grp_fu_330_p2;
  wire [30:0]grp_fu_344_p2;
  wire [30:0]grp_fu_358_p2;
  wire [30:0]grp_fu_372_p2;
  wire [32:0]grp_fu_386_p2;
  wire [33:0]\p_Val2_5_reg_955_reg[64] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.DI(ain_s1[3:0]),
        .Q(Q),
        .S(S),
        .\ain_s1_reg[11]_0 (\ain_s1_reg[11] ),
        .\ain_s1_reg[11]_1 (\ain_s1_reg[11]_0 ),
        .\ain_s1_reg[11]_2 (\ain_s1_reg[11]_1 ),
        .\ain_s1_reg[11]_3 (\ain_s1_reg[11]_2 ),
        .\ain_s1_reg[11]_4 (\ain_s1_reg[11]_3 ),
        .\ain_s1_reg[15]_0 (\ain_s1_reg[15] ),
        .\ain_s1_reg[15]_1 (\ain_s1_reg[15]_0 ),
        .\ain_s1_reg[15]_2 (\ain_s1_reg[15]_1 ),
        .\ain_s1_reg[15]_3 (\ain_s1_reg[15]_2 ),
        .\ain_s1_reg[15]_4 (\ain_s1_reg[15]_3 ),
        .\ain_s1_reg[19]_0 (\ain_s1_reg[19] ),
        .\ain_s1_reg[19]_1 (\ain_s1_reg[19]_0 ),
        .\ain_s1_reg[19]_2 (\ain_s1_reg[19]_1 ),
        .\ain_s1_reg[19]_3 (\ain_s1_reg[19]_2 ),
        .\ain_s1_reg[19]_4 (\ain_s1_reg[19]_3 ),
        .\ain_s1_reg[23]_0 (\ain_s1_reg[23] ),
        .\ain_s1_reg[23]_1 (\ain_s1_reg[23]_0 ),
        .\ain_s1_reg[23]_2 (\ain_s1_reg[23]_1 ),
        .\ain_s1_reg[23]_3 (\ain_s1_reg[23]_2 ),
        .\ain_s1_reg[23]_4 (\ain_s1_reg[23]_3 ),
        .\ain_s1_reg[27]_0 (\ain_s1_reg[27] ),
        .\ain_s1_reg[27]_1 (\ain_s1_reg[27]_0 ),
        .\ain_s1_reg[27]_2 (\ain_s1_reg[27]_1 ),
        .\ain_s1_reg[27]_3 (\ain_s1_reg[27]_2 ),
        .\ain_s1_reg[27]_4 (\ain_s1_reg[27]_3 ),
        .\ain_s1_reg[29]_0 (\ain_s1_reg[29] ),
        .\ain_s1_reg[29]_1 (\ain_s1_reg[29]_0 ),
        .\ain_s1_reg[29]_2 (\ain_s1_reg[29]_1 ),
        .\ain_s1_reg[29]_3 (\ain_s1_reg[29]_2 ),
        .\ain_s1_reg[29]_4 (\ain_s1_reg[29]_3 ),
        .\ain_s1_reg[3]_0 (\ain_s1_reg[3] ),
        .\ain_s1_reg[3]_1 (\ain_s1_reg[3]_0 ),
        .\ain_s1_reg[3]_2 (\ain_s1_reg[3]_1 ),
        .\ain_s1_reg[3]_3 (\ain_s1_reg[3]_2 ),
        .\ain_s1_reg[7]_0 (\ain_s1_reg[7] ),
        .\ain_s1_reg[7]_1 (\ain_s1_reg[7]_0 ),
        .\ain_s1_reg[7]_2 (\ain_s1_reg[7]_1 ),
        .\ain_s1_reg[7]_3 (\ain_s1_reg[7]_2 ),
        .\ain_s1_reg[7]_4 (\ain_s1_reg[7]_3 ),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .bin_s1_0(bin_s1_0),
        .bin_s1_1(bin_s1_1),
        .bin_s1_2(bin_s1_2),
        .bin_s1_3(bin_s1_3),
        .grp_fu_316_p2(grp_fu_316_p2),
        .grp_fu_330_p2(grp_fu_330_p2),
        .grp_fu_344_p2(grp_fu_344_p2),
        .grp_fu_358_p2(grp_fu_358_p2),
        .grp_fu_372_p2(grp_fu_372_p2),
        .grp_fu_386_p2(grp_fu_386_p2),
        .\p_Val2_5_reg_955_reg[64] (\p_Val2_5_reg_955_reg[64] ),
        .\tmp_7_reg_1040_reg[13] (ain_s1[11:8]),
        .\tmp_7_reg_1040_reg[17] (ain_s1[15:12]),
        .\tmp_7_reg_1040_reg[21] (ain_s1[19:16]),
        .\tmp_7_reg_1040_reg[25] (ain_s1[23:20]),
        .\tmp_7_reg_1040_reg[29] (ain_s1[27:24]),
        .\tmp_7_reg_1040_reg[31] (ain_s1[29:28]),
        .\tmp_7_reg_1040_reg[9] (ain_s1[7:4]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2
   (grp_fu_316_p2,
    \tmp_7_reg_1040_reg[31] ,
    S,
    \tmp_7_reg_1040_reg[9] ,
    \tmp_7_reg_1040_reg[13] ,
    \tmp_7_reg_1040_reg[17] ,
    \tmp_7_reg_1040_reg[21] ,
    \tmp_7_reg_1040_reg[25] ,
    \tmp_7_reg_1040_reg[29] ,
    \tmp_7_reg_1040_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_s_reg_905_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_316_p2;
  output [2:0]\tmp_7_reg_1040_reg[31] ;
  output [3:0]S;
  output [3:0]\tmp_7_reg_1040_reg[9] ;
  output [3:0]\tmp_7_reg_1040_reg[13] ;
  output [3:0]\tmp_7_reg_1040_reg[17] ;
  output [3:0]\tmp_7_reg_1040_reg[21] ;
  output [3:0]\tmp_7_reg_1040_reg[25] ;
  output [3:0]\tmp_7_reg_1040_reg[29] ;
  output [1:0]\tmp_7_reg_1040_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_s_reg_905_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [1:0]grp_fu_316_p2;
  wire [33:0]\p_Val2_s_reg_905_reg[64] ;
  wire [3:0]\tmp_7_reg_1040_reg[13] ;
  wire [3:0]\tmp_7_reg_1040_reg[17] ;
  wire [3:0]\tmp_7_reg_1040_reg[21] ;
  wire [3:0]\tmp_7_reg_1040_reg[25] ;
  wire [3:0]\tmp_7_reg_1040_reg[29] ;
  wire [2:0]\tmp_7_reg_1040_reg[31] ;
  wire [1:0]\tmp_7_reg_1040_reg[31]_0 ;
  wire [3:0]\tmp_7_reg_1040_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.Q(Q),
        .S(S),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_316_p2(grp_fu_316_p2),
        .\p_Val2_s_reg_905_reg[64] (\p_Val2_s_reg_905_reg[64] ),
        .\tmp_7_reg_1040_reg[13] (\tmp_7_reg_1040_reg[13] ),
        .\tmp_7_reg_1040_reg[17] (\tmp_7_reg_1040_reg[17] ),
        .\tmp_7_reg_1040_reg[21] (\tmp_7_reg_1040_reg[21] ),
        .\tmp_7_reg_1040_reg[25] (\tmp_7_reg_1040_reg[25] ),
        .\tmp_7_reg_1040_reg[29] (\tmp_7_reg_1040_reg[29] ),
        .\tmp_7_reg_1040_reg[31] (\tmp_7_reg_1040_reg[31] ),
        .\tmp_7_reg_1040_reg[31]_0 (\tmp_7_reg_1040_reg[31]_0 ),
        .\tmp_7_reg_1040_reg[9] (\tmp_7_reg_1040_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3
   (grp_fu_330_p2,
    \tmp_12_reg_1052_reg[31] ,
    \tmp_12_reg_1052_reg[5] ,
    \tmp_12_reg_1052_reg[9] ,
    \tmp_12_reg_1052_reg[13] ,
    \tmp_12_reg_1052_reg[17] ,
    \tmp_12_reg_1052_reg[21] ,
    \tmp_12_reg_1052_reg[25] ,
    \tmp_12_reg_1052_reg[29] ,
    \tmp_12_reg_1052_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_1_reg_915_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_330_p2;
  output [2:0]\tmp_12_reg_1052_reg[31] ;
  output [3:0]\tmp_12_reg_1052_reg[5] ;
  output [3:0]\tmp_12_reg_1052_reg[9] ;
  output [3:0]\tmp_12_reg_1052_reg[13] ;
  output [3:0]\tmp_12_reg_1052_reg[17] ;
  output [3:0]\tmp_12_reg_1052_reg[21] ;
  output [3:0]\tmp_12_reg_1052_reg[25] ;
  output [3:0]\tmp_12_reg_1052_reg[29] ;
  output [1:0]\tmp_12_reg_1052_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_1_reg_915_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [1:0]grp_fu_330_p2;
  wire [33:0]\p_Val2_1_reg_915_reg[64] ;
  wire [3:0]\tmp_12_reg_1052_reg[13] ;
  wire [3:0]\tmp_12_reg_1052_reg[17] ;
  wire [3:0]\tmp_12_reg_1052_reg[21] ;
  wire [3:0]\tmp_12_reg_1052_reg[25] ;
  wire [3:0]\tmp_12_reg_1052_reg[29] ;
  wire [2:0]\tmp_12_reg_1052_reg[31] ;
  wire [1:0]\tmp_12_reg_1052_reg[31]_0 ;
  wire [3:0]\tmp_12_reg_1052_reg[5] ;
  wire [3:0]\tmp_12_reg_1052_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_330_p2(grp_fu_330_p2),
        .\p_Val2_1_reg_915_reg[64] (\p_Val2_1_reg_915_reg[64] ),
        .\tmp_12_reg_1052_reg[13] (\tmp_12_reg_1052_reg[13] ),
        .\tmp_12_reg_1052_reg[17] (\tmp_12_reg_1052_reg[17] ),
        .\tmp_12_reg_1052_reg[21] (\tmp_12_reg_1052_reg[21] ),
        .\tmp_12_reg_1052_reg[25] (\tmp_12_reg_1052_reg[25] ),
        .\tmp_12_reg_1052_reg[29] (\tmp_12_reg_1052_reg[29] ),
        .\tmp_12_reg_1052_reg[31] (\tmp_12_reg_1052_reg[31] ),
        .\tmp_12_reg_1052_reg[31]_0 (\tmp_12_reg_1052_reg[31]_0 ),
        .\tmp_12_reg_1052_reg[5] (\tmp_12_reg_1052_reg[5] ),
        .\tmp_12_reg_1052_reg[9] (\tmp_12_reg_1052_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4
   (grp_fu_344_p2,
    \tmp_16_reg_1064_reg[31] ,
    \tmp_16_reg_1064_reg[5] ,
    \tmp_16_reg_1064_reg[9] ,
    \tmp_16_reg_1064_reg[13] ,
    \tmp_16_reg_1064_reg[17] ,
    \tmp_16_reg_1064_reg[21] ,
    \tmp_16_reg_1064_reg[25] ,
    \tmp_16_reg_1064_reg[29] ,
    \tmp_16_reg_1064_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_2_reg_925_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_344_p2;
  output [2:0]\tmp_16_reg_1064_reg[31] ;
  output [3:0]\tmp_16_reg_1064_reg[5] ;
  output [3:0]\tmp_16_reg_1064_reg[9] ;
  output [3:0]\tmp_16_reg_1064_reg[13] ;
  output [3:0]\tmp_16_reg_1064_reg[17] ;
  output [3:0]\tmp_16_reg_1064_reg[21] ;
  output [3:0]\tmp_16_reg_1064_reg[25] ;
  output [3:0]\tmp_16_reg_1064_reg[29] ;
  output [1:0]\tmp_16_reg_1064_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_2_reg_925_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [1:0]grp_fu_344_p2;
  wire [33:0]\p_Val2_2_reg_925_reg[64] ;
  wire [3:0]\tmp_16_reg_1064_reg[13] ;
  wire [3:0]\tmp_16_reg_1064_reg[17] ;
  wire [3:0]\tmp_16_reg_1064_reg[21] ;
  wire [3:0]\tmp_16_reg_1064_reg[25] ;
  wire [3:0]\tmp_16_reg_1064_reg[29] ;
  wire [2:0]\tmp_16_reg_1064_reg[31] ;
  wire [1:0]\tmp_16_reg_1064_reg[31]_0 ;
  wire [3:0]\tmp_16_reg_1064_reg[5] ;
  wire [3:0]\tmp_16_reg_1064_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0 pwm_add_66ns_66s_cud_AddSubnS_0_U
       (.Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .grp_fu_344_p2(grp_fu_344_p2),
        .\p_Val2_2_reg_925_reg[64] (\p_Val2_2_reg_925_reg[64] ),
        .\tmp_16_reg_1064_reg[13] (\tmp_16_reg_1064_reg[13] ),
        .\tmp_16_reg_1064_reg[17] (\tmp_16_reg_1064_reg[17] ),
        .\tmp_16_reg_1064_reg[21] (\tmp_16_reg_1064_reg[21] ),
        .\tmp_16_reg_1064_reg[25] (\tmp_16_reg_1064_reg[25] ),
        .\tmp_16_reg_1064_reg[29] (\tmp_16_reg_1064_reg[29] ),
        .\tmp_16_reg_1064_reg[31] (\tmp_16_reg_1064_reg[31] ),
        .\tmp_16_reg_1064_reg[31]_0 (\tmp_16_reg_1064_reg[31]_0 ),
        .\tmp_16_reg_1064_reg[5] (\tmp_16_reg_1064_reg[5] ),
        .\tmp_16_reg_1064_reg[9] (\tmp_16_reg_1064_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0
   (grp_fu_344_p2,
    \tmp_16_reg_1064_reg[31] ,
    \tmp_16_reg_1064_reg[5] ,
    \tmp_16_reg_1064_reg[9] ,
    \tmp_16_reg_1064_reg[13] ,
    \tmp_16_reg_1064_reg[17] ,
    \tmp_16_reg_1064_reg[21] ,
    \tmp_16_reg_1064_reg[25] ,
    \tmp_16_reg_1064_reg[29] ,
    \tmp_16_reg_1064_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_2_reg_925_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_344_p2;
  output [2:0]\tmp_16_reg_1064_reg[31] ;
  output [3:0]\tmp_16_reg_1064_reg[5] ;
  output [3:0]\tmp_16_reg_1064_reg[9] ;
  output [3:0]\tmp_16_reg_1064_reg[13] ;
  output [3:0]\tmp_16_reg_1064_reg[17] ;
  output [3:0]\tmp_16_reg_1064_reg[21] ;
  output [3:0]\tmp_16_reg_1064_reg[25] ;
  output [3:0]\tmp_16_reg_1064_reg[29] ;
  output [1:0]\tmp_16_reg_1064_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_2_reg_925_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [29:1]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [1:0]grp_fu_344_p2;
  wire [33:0]\p_Val2_2_reg_925_reg[64] ;
  wire [3:0]\tmp_16_reg_1064_reg[13] ;
  wire [3:0]\tmp_16_reg_1064_reg[17] ;
  wire [3:0]\tmp_16_reg_1064_reg[21] ;
  wire [3:0]\tmp_16_reg_1064_reg[25] ;
  wire [3:0]\tmp_16_reg_1064_reg[29] ;
  wire [2:0]\tmp_16_reg_1064_reg[31] ;
  wire [1:0]\tmp_16_reg_1064_reg[31]_0 ;
  wire [3:0]\tmp_16_reg_1064_reg[5] ;
  wire [3:0]\tmp_16_reg_1064_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [2]),
        .Q(\tmp_16_reg_1064_reg[31] [0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [32]),
        .Q(\tmp_16_reg_1064_reg[31] [1]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [33]),
        .Q(\tmp_16_reg_1064_reg[31] [2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_2_reg_925_reg[64] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_344_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_344_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q),
        .\p_Val2_2_reg_925_reg[32] (\p_Val2_2_reg_925_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15 u2
       (.ain_s1(ain_s1),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .\tmp_16_reg_1064_reg[13] (\tmp_16_reg_1064_reg[13] ),
        .\tmp_16_reg_1064_reg[17] (\tmp_16_reg_1064_reg[17] ),
        .\tmp_16_reg_1064_reg[21] (\tmp_16_reg_1064_reg[21] ),
        .\tmp_16_reg_1064_reg[25] (\tmp_16_reg_1064_reg[25] ),
        .\tmp_16_reg_1064_reg[29] (\tmp_16_reg_1064_reg[29] ),
        .\tmp_16_reg_1064_reg[31] (\tmp_16_reg_1064_reg[31]_0 ),
        .\tmp_16_reg_1064_reg[5] (\tmp_16_reg_1064_reg[5] ),
        .\tmp_16_reg_1064_reg[9] (\tmp_16_reg_1064_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16
   (grp_fu_330_p2,
    \tmp_12_reg_1052_reg[31] ,
    \tmp_12_reg_1052_reg[5] ,
    \tmp_12_reg_1052_reg[9] ,
    \tmp_12_reg_1052_reg[13] ,
    \tmp_12_reg_1052_reg[17] ,
    \tmp_12_reg_1052_reg[21] ,
    \tmp_12_reg_1052_reg[25] ,
    \tmp_12_reg_1052_reg[29] ,
    \tmp_12_reg_1052_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_1_reg_915_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_330_p2;
  output [2:0]\tmp_12_reg_1052_reg[31] ;
  output [3:0]\tmp_12_reg_1052_reg[5] ;
  output [3:0]\tmp_12_reg_1052_reg[9] ;
  output [3:0]\tmp_12_reg_1052_reg[13] ;
  output [3:0]\tmp_12_reg_1052_reg[17] ;
  output [3:0]\tmp_12_reg_1052_reg[21] ;
  output [3:0]\tmp_12_reg_1052_reg[25] ;
  output [3:0]\tmp_12_reg_1052_reg[29] ;
  output [1:0]\tmp_12_reg_1052_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_1_reg_915_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [29:1]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [1:0]grp_fu_330_p2;
  wire [33:0]\p_Val2_1_reg_915_reg[64] ;
  wire [3:0]\tmp_12_reg_1052_reg[13] ;
  wire [3:0]\tmp_12_reg_1052_reg[17] ;
  wire [3:0]\tmp_12_reg_1052_reg[21] ;
  wire [3:0]\tmp_12_reg_1052_reg[25] ;
  wire [3:0]\tmp_12_reg_1052_reg[29] ;
  wire [2:0]\tmp_12_reg_1052_reg[31] ;
  wire [1:0]\tmp_12_reg_1052_reg[31]_0 ;
  wire [3:0]\tmp_12_reg_1052_reg[5] ;
  wire [3:0]\tmp_12_reg_1052_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [2]),
        .Q(\tmp_12_reg_1052_reg[31] [0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [32]),
        .Q(\tmp_12_reg_1052_reg[31] [1]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [33]),
        .Q(\tmp_12_reg_1052_reg[31] [2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_1_reg_915_reg[64] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_330_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_330_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q),
        .\p_Val2_1_reg_915_reg[32] (\p_Val2_1_reg_915_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18 u2
       (.ain_s1(ain_s1),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .\tmp_12_reg_1052_reg[13] (\tmp_12_reg_1052_reg[13] ),
        .\tmp_12_reg_1052_reg[17] (\tmp_12_reg_1052_reg[17] ),
        .\tmp_12_reg_1052_reg[21] (\tmp_12_reg_1052_reg[21] ),
        .\tmp_12_reg_1052_reg[25] (\tmp_12_reg_1052_reg[25] ),
        .\tmp_12_reg_1052_reg[29] (\tmp_12_reg_1052_reg[29] ),
        .\tmp_12_reg_1052_reg[31] (\tmp_12_reg_1052_reg[31]_0 ),
        .\tmp_12_reg_1052_reg[5] (\tmp_12_reg_1052_reg[5] ),
        .\tmp_12_reg_1052_reg[9] (\tmp_12_reg_1052_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19
   (grp_fu_316_p2,
    \tmp_7_reg_1040_reg[31] ,
    S,
    \tmp_7_reg_1040_reg[9] ,
    \tmp_7_reg_1040_reg[13] ,
    \tmp_7_reg_1040_reg[17] ,
    \tmp_7_reg_1040_reg[21] ,
    \tmp_7_reg_1040_reg[25] ,
    \tmp_7_reg_1040_reg[29] ,
    \tmp_7_reg_1040_reg[31]_0 ,
    ap_clk,
    Q,
    \p_Val2_s_reg_905_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_316_p2;
  output [2:0]\tmp_7_reg_1040_reg[31] ;
  output [3:0]S;
  output [3:0]\tmp_7_reg_1040_reg[9] ;
  output [3:0]\tmp_7_reg_1040_reg[13] ;
  output [3:0]\tmp_7_reg_1040_reg[17] ;
  output [3:0]\tmp_7_reg_1040_reg[21] ;
  output [3:0]\tmp_7_reg_1040_reg[25] ;
  output [3:0]\tmp_7_reg_1040_reg[29] ;
  output [1:0]\tmp_7_reg_1040_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_s_reg_905_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [29:1]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [1:0]grp_fu_316_p2;
  wire [33:0]\p_Val2_s_reg_905_reg[64] ;
  wire [3:0]\tmp_7_reg_1040_reg[13] ;
  wire [3:0]\tmp_7_reg_1040_reg[17] ;
  wire [3:0]\tmp_7_reg_1040_reg[21] ;
  wire [3:0]\tmp_7_reg_1040_reg[25] ;
  wire [3:0]\tmp_7_reg_1040_reg[29] ;
  wire [2:0]\tmp_7_reg_1040_reg[31] ;
  wire [1:0]\tmp_7_reg_1040_reg[31]_0 ;
  wire [3:0]\tmp_7_reg_1040_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [2]),
        .Q(\tmp_7_reg_1040_reg[31] [0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [32]),
        .Q(\tmp_7_reg_1040_reg[31] [1]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [33]),
        .Q(\tmp_7_reg_1040_reg[31] [2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_s_reg_905_reg[64] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_316_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_316_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q),
        .\p_Val2_s_reg_905_reg[32] (\p_Val2_s_reg_905_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21 u2
       (.S(S),
        .ain_s1(ain_s1),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .\tmp_7_reg_1040_reg[13] (\tmp_7_reg_1040_reg[13] ),
        .\tmp_7_reg_1040_reg[17] (\tmp_7_reg_1040_reg[17] ),
        .\tmp_7_reg_1040_reg[21] (\tmp_7_reg_1040_reg[21] ),
        .\tmp_7_reg_1040_reg[25] (\tmp_7_reg_1040_reg[25] ),
        .\tmp_7_reg_1040_reg[29] (\tmp_7_reg_1040_reg[29] ),
        .\tmp_7_reg_1040_reg[31] (\tmp_7_reg_1040_reg[31]_0 ),
        .\tmp_7_reg_1040_reg[9] (\tmp_7_reg_1040_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22
   (DI,
    \tmp_7_reg_1040_reg[9] ,
    \tmp_7_reg_1040_reg[13] ,
    \tmp_7_reg_1040_reg[17] ,
    \tmp_7_reg_1040_reg[21] ,
    \tmp_7_reg_1040_reg[25] ,
    \tmp_7_reg_1040_reg[29] ,
    \tmp_7_reg_1040_reg[31] ,
    grp_fu_316_p2,
    grp_fu_330_p2,
    grp_fu_344_p2,
    grp_fu_358_p2,
    grp_fu_372_p2,
    grp_fu_386_p2,
    ap_clk,
    Q,
    bin_s1,
    S,
    \ain_s1_reg[7]_0 ,
    \ain_s1_reg[11]_0 ,
    \ain_s1_reg[15]_0 ,
    \ain_s1_reg[19]_0 ,
    \ain_s1_reg[23]_0 ,
    \ain_s1_reg[27]_0 ,
    \ain_s1_reg[29]_0 ,
    bin_s1_0,
    \ain_s1_reg[3]_0 ,
    \ain_s1_reg[7]_1 ,
    \ain_s1_reg[11]_1 ,
    \ain_s1_reg[15]_1 ,
    \ain_s1_reg[19]_1 ,
    \ain_s1_reg[23]_1 ,
    \ain_s1_reg[27]_1 ,
    \ain_s1_reg[29]_1 ,
    bin_s1_1,
    \ain_s1_reg[3]_1 ,
    \ain_s1_reg[7]_2 ,
    \ain_s1_reg[11]_2 ,
    \ain_s1_reg[15]_2 ,
    \ain_s1_reg[19]_2 ,
    \ain_s1_reg[23]_2 ,
    \ain_s1_reg[27]_2 ,
    \ain_s1_reg[29]_2 ,
    bin_s1_2,
    \ain_s1_reg[3]_2 ,
    \ain_s1_reg[7]_3 ,
    \ain_s1_reg[11]_3 ,
    \ain_s1_reg[15]_3 ,
    \ain_s1_reg[19]_3 ,
    \ain_s1_reg[23]_3 ,
    \ain_s1_reg[27]_3 ,
    \ain_s1_reg[29]_3 ,
    bin_s1_3,
    \ain_s1_reg[3]_3 ,
    \ain_s1_reg[7]_4 ,
    \ain_s1_reg[11]_4 ,
    \ain_s1_reg[15]_4 ,
    \ain_s1_reg[19]_4 ,
    \ain_s1_reg[23]_4 ,
    \ain_s1_reg[27]_4 ,
    \ain_s1_reg[29]_4 ,
    \p_Val2_5_reg_955_reg[64] );
  output [3:0]DI;
  output [3:0]\tmp_7_reg_1040_reg[9] ;
  output [3:0]\tmp_7_reg_1040_reg[13] ;
  output [3:0]\tmp_7_reg_1040_reg[17] ;
  output [3:0]\tmp_7_reg_1040_reg[21] ;
  output [3:0]\tmp_7_reg_1040_reg[25] ;
  output [3:0]\tmp_7_reg_1040_reg[29] ;
  output [1:0]\tmp_7_reg_1040_reg[31] ;
  output [30:0]grp_fu_316_p2;
  output [30:0]grp_fu_330_p2;
  output [30:0]grp_fu_344_p2;
  output [30:0]grp_fu_358_p2;
  output [30:0]grp_fu_372_p2;
  output [32:0]grp_fu_386_p2;
  input ap_clk;
  input [31:0]Q;
  input [2:0]bin_s1;
  input [3:0]S;
  input [3:0]\ain_s1_reg[7]_0 ;
  input [3:0]\ain_s1_reg[11]_0 ;
  input [3:0]\ain_s1_reg[15]_0 ;
  input [3:0]\ain_s1_reg[19]_0 ;
  input [3:0]\ain_s1_reg[23]_0 ;
  input [3:0]\ain_s1_reg[27]_0 ;
  input [1:0]\ain_s1_reg[29]_0 ;
  input [2:0]bin_s1_0;
  input [3:0]\ain_s1_reg[3]_0 ;
  input [3:0]\ain_s1_reg[7]_1 ;
  input [3:0]\ain_s1_reg[11]_1 ;
  input [3:0]\ain_s1_reg[15]_1 ;
  input [3:0]\ain_s1_reg[19]_1 ;
  input [3:0]\ain_s1_reg[23]_1 ;
  input [3:0]\ain_s1_reg[27]_1 ;
  input [1:0]\ain_s1_reg[29]_1 ;
  input [2:0]bin_s1_1;
  input [3:0]\ain_s1_reg[3]_1 ;
  input [3:0]\ain_s1_reg[7]_2 ;
  input [3:0]\ain_s1_reg[11]_2 ;
  input [3:0]\ain_s1_reg[15]_2 ;
  input [3:0]\ain_s1_reg[19]_2 ;
  input [3:0]\ain_s1_reg[23]_2 ;
  input [3:0]\ain_s1_reg[27]_2 ;
  input [1:0]\ain_s1_reg[29]_2 ;
  input [2:0]bin_s1_2;
  input [3:0]\ain_s1_reg[3]_2 ;
  input [3:0]\ain_s1_reg[7]_3 ;
  input [3:0]\ain_s1_reg[11]_3 ;
  input [3:0]\ain_s1_reg[15]_3 ;
  input [3:0]\ain_s1_reg[19]_3 ;
  input [3:0]\ain_s1_reg[23]_3 ;
  input [3:0]\ain_s1_reg[27]_3 ;
  input [1:0]\ain_s1_reg[29]_3 ;
  input [2:0]bin_s1_3;
  input [3:0]\ain_s1_reg[3]_3 ;
  input [3:0]\ain_s1_reg[7]_4 ;
  input [3:0]\ain_s1_reg[11]_4 ;
  input [3:0]\ain_s1_reg[15]_4 ;
  input [3:0]\ain_s1_reg[19]_4 ;
  input [3:0]\ain_s1_reg[23]_4 ;
  input [3:0]\ain_s1_reg[27]_4 ;
  input [1:0]\ain_s1_reg[29]_4 ;
  input [33:0]\p_Val2_5_reg_955_reg[64] ;

  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [3:0]\ain_s1_reg[11]_0 ;
  wire [3:0]\ain_s1_reg[11]_1 ;
  wire [3:0]\ain_s1_reg[11]_2 ;
  wire [3:0]\ain_s1_reg[11]_3 ;
  wire [3:0]\ain_s1_reg[11]_4 ;
  wire [3:0]\ain_s1_reg[15]_0 ;
  wire [3:0]\ain_s1_reg[15]_1 ;
  wire [3:0]\ain_s1_reg[15]_2 ;
  wire [3:0]\ain_s1_reg[15]_3 ;
  wire [3:0]\ain_s1_reg[15]_4 ;
  wire [3:0]\ain_s1_reg[19]_0 ;
  wire [3:0]\ain_s1_reg[19]_1 ;
  wire [3:0]\ain_s1_reg[19]_2 ;
  wire [3:0]\ain_s1_reg[19]_3 ;
  wire [3:0]\ain_s1_reg[19]_4 ;
  wire [3:0]\ain_s1_reg[23]_0 ;
  wire [3:0]\ain_s1_reg[23]_1 ;
  wire [3:0]\ain_s1_reg[23]_2 ;
  wire [3:0]\ain_s1_reg[23]_3 ;
  wire [3:0]\ain_s1_reg[23]_4 ;
  wire [3:0]\ain_s1_reg[27]_0 ;
  wire [3:0]\ain_s1_reg[27]_1 ;
  wire [3:0]\ain_s1_reg[27]_2 ;
  wire [3:0]\ain_s1_reg[27]_3 ;
  wire [3:0]\ain_s1_reg[27]_4 ;
  wire [1:0]\ain_s1_reg[29]_0 ;
  wire [1:0]\ain_s1_reg[29]_1 ;
  wire [1:0]\ain_s1_reg[29]_2 ;
  wire [1:0]\ain_s1_reg[29]_3 ;
  wire [1:0]\ain_s1_reg[29]_4 ;
  wire [3:0]\ain_s1_reg[3]_0 ;
  wire [3:0]\ain_s1_reg[3]_1 ;
  wire [3:0]\ain_s1_reg[3]_2 ;
  wire [3:0]\ain_s1_reg[3]_3 ;
  wire [3:0]\ain_s1_reg[7]_0 ;
  wire [3:0]\ain_s1_reg[7]_1 ;
  wire [3:0]\ain_s1_reg[7]_2 ;
  wire [3:0]\ain_s1_reg[7]_3 ;
  wire [3:0]\ain_s1_reg[7]_4 ;
  wire ap_clk;
  wire [2:0]bin_s1;
  wire [2:0]bin_s1_0;
  wire [2:0]bin_s1_1;
  wire [2:0]bin_s1_2;
  wire [2:0]bin_s1_3;
  wire [32:0]bin_s1_4;
  wire carry_s1;
  wire facout_s1;
  wire [30:0]grp_fu_316_p2;
  wire [30:0]grp_fu_330_p2;
  wire [30:0]grp_fu_344_p2;
  wire [30:0]grp_fu_358_p2;
  wire [30:0]grp_fu_372_p2;
  wire [32:0]grp_fu_386_p2;
  wire [33:0]\p_Val2_5_reg_955_reg[64] ;
  wire \tmp_12_reg_1052_reg[10]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[10]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[10]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[10]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[14]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[14]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[14]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[14]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[18]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[18]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[18]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[18]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[22]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[22]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[22]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[22]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[26]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[26]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[26]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[26]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[2]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[2]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[2]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[2]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[30]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[30]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[30]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[30]_i_1_n_3 ;
  wire \tmp_12_reg_1052_reg[6]_i_1_n_0 ;
  wire \tmp_12_reg_1052_reg[6]_i_1_n_1 ;
  wire \tmp_12_reg_1052_reg[6]_i_1_n_2 ;
  wire \tmp_12_reg_1052_reg[6]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[10]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[10]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[10]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[10]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[14]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[14]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[14]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[14]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[18]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[18]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[18]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[18]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[22]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[22]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[22]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[22]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[26]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[26]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[26]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[26]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[2]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[2]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[2]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[2]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[30]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[30]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[30]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[30]_i_1_n_3 ;
  wire \tmp_16_reg_1064_reg[6]_i_1_n_0 ;
  wire \tmp_16_reg_1064_reg[6]_i_1_n_1 ;
  wire \tmp_16_reg_1064_reg[6]_i_1_n_2 ;
  wire \tmp_16_reg_1064_reg[6]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[10]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[10]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[10]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[10]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[14]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[14]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[14]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[14]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[18]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[18]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[18]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[18]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[22]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[22]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[22]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[22]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[26]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[26]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[26]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[26]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[2]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[2]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[2]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[2]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[30]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[30]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[30]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[30]_i_1_n_3 ;
  wire \tmp_20_reg_1076_reg[6]_i_1_n_0 ;
  wire \tmp_20_reg_1076_reg[6]_i_1_n_1 ;
  wire \tmp_20_reg_1076_reg[6]_i_1_n_2 ;
  wire \tmp_20_reg_1076_reg[6]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[10]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[10]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[10]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[10]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[14]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[14]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[14]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[14]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[18]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[18]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[18]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[18]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[22]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[22]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[22]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[22]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[26]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[26]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[26]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[26]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[2]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[2]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[2]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[2]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[30]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[30]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[30]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[30]_i_1_n_3 ;
  wire \tmp_24_reg_1088_reg[6]_i_1_n_0 ;
  wire \tmp_24_reg_1088_reg[6]_i_1_n_1 ;
  wire \tmp_24_reg_1088_reg[6]_i_1_n_2 ;
  wire \tmp_24_reg_1088_reg[6]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[10]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[10]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[10]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[10]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[14]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[14]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[14]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[14]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[18]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[18]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[18]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[18]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[22]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[22]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[22]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[22]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[26]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[26]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[26]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[26]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[2]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[2]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[2]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[2]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[30]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[30]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[30]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[30]_i_1_n_3 ;
  wire \tmp_28_reg_1100_reg[6]_i_1_n_0 ;
  wire \tmp_28_reg_1100_reg[6]_i_1_n_1 ;
  wire \tmp_28_reg_1100_reg[6]_i_1_n_2 ;
  wire \tmp_28_reg_1100_reg[6]_i_1_n_3 ;
  wire \tmp_7_reg_1040_reg[10]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[10]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[10]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[10]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[13] ;
  wire \tmp_7_reg_1040_reg[14]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[14]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[14]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[14]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[17] ;
  wire \tmp_7_reg_1040_reg[18]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[18]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[18]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[18]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[21] ;
  wire \tmp_7_reg_1040_reg[22]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[22]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[22]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[22]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[25] ;
  wire \tmp_7_reg_1040_reg[26]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[26]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[26]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[26]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[29] ;
  wire \tmp_7_reg_1040_reg[2]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[2]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[2]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[2]_i_1_n_3 ;
  wire \tmp_7_reg_1040_reg[30]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[30]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[30]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[30]_i_1_n_3 ;
  wire [1:0]\tmp_7_reg_1040_reg[31] ;
  wire \tmp_7_reg_1040_reg[6]_i_1_n_0 ;
  wire \tmp_7_reg_1040_reg[6]_i_1_n_1 ;
  wire \tmp_7_reg_1040_reg[6]_i_1_n_2 ;
  wire \tmp_7_reg_1040_reg[6]_i_1_n_3 ;
  wire [3:0]\tmp_7_reg_1040_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_1_reg_1047_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_1_reg_1047_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_2_reg_1059_reg[65]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_2_reg_1059_reg[65]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_3_reg_1071_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_3_reg_1071_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_4_reg_1083_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_4_reg_1083_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_5_reg_1095_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_5_reg_1095_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_reg_1035_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_reg_1035_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_12_reg_1052_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_16_reg_1064_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_20_reg_1076_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_24_reg_1088_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1100_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_7_reg_1040_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\tmp_7_reg_1040_reg[13] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\tmp_7_reg_1040_reg[13] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\tmp_7_reg_1040_reg[17] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\tmp_7_reg_1040_reg[17] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\tmp_7_reg_1040_reg[17] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\tmp_7_reg_1040_reg[17] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\tmp_7_reg_1040_reg[21] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\tmp_7_reg_1040_reg[21] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\tmp_7_reg_1040_reg[21] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\tmp_7_reg_1040_reg[21] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\tmp_7_reg_1040_reg[25] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\tmp_7_reg_1040_reg[25] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\tmp_7_reg_1040_reg[25] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\tmp_7_reg_1040_reg[25] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\tmp_7_reg_1040_reg[29] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\tmp_7_reg_1040_reg[29] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\tmp_7_reg_1040_reg[29] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\tmp_7_reg_1040_reg[29] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\tmp_7_reg_1040_reg[31] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\tmp_7_reg_1040_reg[31] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\tmp_7_reg_1040_reg[9] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\tmp_7_reg_1040_reg[9] [1]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\tmp_7_reg_1040_reg[9] [2]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\tmp_7_reg_1040_reg[9] [3]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\tmp_7_reg_1040_reg[13] [0]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\tmp_7_reg_1040_reg[13] [1]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [2]),
        .Q(bin_s1_4[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [12]),
        .Q(bin_s1_4[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [13]),
        .Q(bin_s1_4[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [14]),
        .Q(bin_s1_4[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [15]),
        .Q(bin_s1_4[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [16]),
        .Q(bin_s1_4[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [17]),
        .Q(bin_s1_4[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [18]),
        .Q(bin_s1_4[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [19]),
        .Q(bin_s1_4[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [20]),
        .Q(bin_s1_4[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [21]),
        .Q(bin_s1_4[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [3]),
        .Q(bin_s1_4[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [22]),
        .Q(bin_s1_4[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [23]),
        .Q(bin_s1_4[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [24]),
        .Q(bin_s1_4[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [25]),
        .Q(bin_s1_4[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [26]),
        .Q(bin_s1_4[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [27]),
        .Q(bin_s1_4[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [28]),
        .Q(bin_s1_4[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [29]),
        .Q(bin_s1_4[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [30]),
        .Q(bin_s1_4[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [31]),
        .Q(bin_s1_4[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [4]),
        .Q(bin_s1_4[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [32]),
        .Q(bin_s1_4[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [33]),
        .Q(bin_s1_4[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [5]),
        .Q(bin_s1_4[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [6]),
        .Q(bin_s1_4[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [7]),
        .Q(bin_s1_4[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [8]),
        .Q(bin_s1_4[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [9]),
        .Q(bin_s1_4[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [10]),
        .Q(bin_s1_4[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_955_reg[64] [11]),
        .Q(bin_s1_4[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_1_reg_1047_reg[65]_i_1 
       (.CI(\tmp_12_reg_1052_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_1_reg_1047_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_1_reg_1047_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_330_p2[30]}),
        .S({1'b0,1'b0,1'b0,bin_s1_0[2]}));
  CARRY4 \r_V_1_2_reg_1059_reg[65]_i_2 
       (.CI(\tmp_16_reg_1064_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_2_reg_1059_reg[65]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_2_reg_1059_reg[65]_i_2_O_UNCONNECTED [3:1],grp_fu_344_p2[30]}),
        .S({1'b0,1'b0,1'b0,bin_s1_1[2]}));
  CARRY4 \r_V_1_3_reg_1071_reg[65]_i_1 
       (.CI(\tmp_20_reg_1076_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_3_reg_1071_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_3_reg_1071_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_358_p2[30]}),
        .S({1'b0,1'b0,1'b0,bin_s1_2[2]}));
  CARRY4 \r_V_1_4_reg_1083_reg[65]_i_1 
       (.CI(\tmp_24_reg_1088_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_4_reg_1083_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_4_reg_1083_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_372_p2[30]}),
        .S({1'b0,1'b0,1'b0,bin_s1_3[2]}));
  CARRY4 \r_V_1_5_reg_1095_reg[65]_i_1 
       (.CI(\tmp_28_reg_1100_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_5_reg_1095_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_5_reg_1095_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_386_p2[32]}),
        .S({1'b0,1'b0,1'b0,bin_s1_4[32]}));
  CARRY4 \r_V_1_reg_1035_reg[65]_i_1 
       (.CI(\tmp_7_reg_1040_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_reg_1035_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_reg_1035_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_316_p2[30]}),
        .S({1'b0,1'b0,1'b0,bin_s1[2]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_386_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_386_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1052_reg[10]_i_1 
       (.CI(\tmp_12_reg_1052_reg[6]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[10]_i_1_n_0 ,\tmp_12_reg_1052_reg[10]_i_1_n_1 ,\tmp_12_reg_1052_reg[10]_i_1_n_2 ,\tmp_12_reg_1052_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_330_p2[11:8]),
        .S(\ain_s1_reg[11]_1 ));
  CARRY4 \tmp_12_reg_1052_reg[14]_i_1 
       (.CI(\tmp_12_reg_1052_reg[10]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[14]_i_1_n_0 ,\tmp_12_reg_1052_reg[14]_i_1_n_1 ,\tmp_12_reg_1052_reg[14]_i_1_n_2 ,\tmp_12_reg_1052_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_330_p2[15:12]),
        .S(\ain_s1_reg[15]_1 ));
  CARRY4 \tmp_12_reg_1052_reg[18]_i_1 
       (.CI(\tmp_12_reg_1052_reg[14]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[18]_i_1_n_0 ,\tmp_12_reg_1052_reg[18]_i_1_n_1 ,\tmp_12_reg_1052_reg[18]_i_1_n_2 ,\tmp_12_reg_1052_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_330_p2[19:16]),
        .S(\ain_s1_reg[19]_1 ));
  CARRY4 \tmp_12_reg_1052_reg[22]_i_1 
       (.CI(\tmp_12_reg_1052_reg[18]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[22]_i_1_n_0 ,\tmp_12_reg_1052_reg[22]_i_1_n_1 ,\tmp_12_reg_1052_reg[22]_i_1_n_2 ,\tmp_12_reg_1052_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_330_p2[23:20]),
        .S(\ain_s1_reg[23]_1 ));
  CARRY4 \tmp_12_reg_1052_reg[26]_i_1 
       (.CI(\tmp_12_reg_1052_reg[22]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[26]_i_1_n_0 ,\tmp_12_reg_1052_reg[26]_i_1_n_1 ,\tmp_12_reg_1052_reg[26]_i_1_n_2 ,\tmp_12_reg_1052_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_330_p2[27:24]),
        .S(\ain_s1_reg[27]_1 ));
  CARRY4 \tmp_12_reg_1052_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_12_reg_1052_reg[2]_i_1_n_0 ,\tmp_12_reg_1052_reg[2]_i_1_n_1 ,\tmp_12_reg_1052_reg[2]_i_1_n_2 ,\tmp_12_reg_1052_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1_0[0]),
        .DI(DI),
        .O(grp_fu_330_p2[3:0]),
        .S(\ain_s1_reg[3]_0 ));
  CARRY4 \tmp_12_reg_1052_reg[30]_i_1 
       (.CI(\tmp_12_reg_1052_reg[26]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[30]_i_1_n_0 ,\tmp_12_reg_1052_reg[30]_i_1_n_1 ,\tmp_12_reg_1052_reg[30]_i_1_n_2 ,\tmp_12_reg_1052_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_12_reg_1052_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_330_p2[29:28]}),
        .S({bin_s1_0[2:1],\ain_s1_reg[29]_1 }));
  CARRY4 \tmp_12_reg_1052_reg[6]_i_1 
       (.CI(\tmp_12_reg_1052_reg[2]_i_1_n_0 ),
        .CO({\tmp_12_reg_1052_reg[6]_i_1_n_0 ,\tmp_12_reg_1052_reg[6]_i_1_n_1 ,\tmp_12_reg_1052_reg[6]_i_1_n_2 ,\tmp_12_reg_1052_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_330_p2[7:4]),
        .S(\ain_s1_reg[7]_1 ));
  CARRY4 \tmp_16_reg_1064_reg[10]_i_1 
       (.CI(\tmp_16_reg_1064_reg[6]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[10]_i_1_n_0 ,\tmp_16_reg_1064_reg[10]_i_1_n_1 ,\tmp_16_reg_1064_reg[10]_i_1_n_2 ,\tmp_16_reg_1064_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_344_p2[11:8]),
        .S(\ain_s1_reg[11]_2 ));
  CARRY4 \tmp_16_reg_1064_reg[14]_i_1 
       (.CI(\tmp_16_reg_1064_reg[10]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[14]_i_1_n_0 ,\tmp_16_reg_1064_reg[14]_i_1_n_1 ,\tmp_16_reg_1064_reg[14]_i_1_n_2 ,\tmp_16_reg_1064_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_344_p2[15:12]),
        .S(\ain_s1_reg[15]_2 ));
  CARRY4 \tmp_16_reg_1064_reg[18]_i_1 
       (.CI(\tmp_16_reg_1064_reg[14]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[18]_i_1_n_0 ,\tmp_16_reg_1064_reg[18]_i_1_n_1 ,\tmp_16_reg_1064_reg[18]_i_1_n_2 ,\tmp_16_reg_1064_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_344_p2[19:16]),
        .S(\ain_s1_reg[19]_2 ));
  CARRY4 \tmp_16_reg_1064_reg[22]_i_1 
       (.CI(\tmp_16_reg_1064_reg[18]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[22]_i_1_n_0 ,\tmp_16_reg_1064_reg[22]_i_1_n_1 ,\tmp_16_reg_1064_reg[22]_i_1_n_2 ,\tmp_16_reg_1064_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_344_p2[23:20]),
        .S(\ain_s1_reg[23]_2 ));
  CARRY4 \tmp_16_reg_1064_reg[26]_i_1 
       (.CI(\tmp_16_reg_1064_reg[22]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[26]_i_1_n_0 ,\tmp_16_reg_1064_reg[26]_i_1_n_1 ,\tmp_16_reg_1064_reg[26]_i_1_n_2 ,\tmp_16_reg_1064_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_344_p2[27:24]),
        .S(\ain_s1_reg[27]_2 ));
  CARRY4 \tmp_16_reg_1064_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_16_reg_1064_reg[2]_i_1_n_0 ,\tmp_16_reg_1064_reg[2]_i_1_n_1 ,\tmp_16_reg_1064_reg[2]_i_1_n_2 ,\tmp_16_reg_1064_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1_1[0]),
        .DI(DI),
        .O(grp_fu_344_p2[3:0]),
        .S(\ain_s1_reg[3]_1 ));
  CARRY4 \tmp_16_reg_1064_reg[30]_i_1 
       (.CI(\tmp_16_reg_1064_reg[26]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[30]_i_1_n_0 ,\tmp_16_reg_1064_reg[30]_i_1_n_1 ,\tmp_16_reg_1064_reg[30]_i_1_n_2 ,\tmp_16_reg_1064_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_16_reg_1064_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_344_p2[29:28]}),
        .S({bin_s1_1[2:1],\ain_s1_reg[29]_2 }));
  CARRY4 \tmp_16_reg_1064_reg[6]_i_1 
       (.CI(\tmp_16_reg_1064_reg[2]_i_1_n_0 ),
        .CO({\tmp_16_reg_1064_reg[6]_i_1_n_0 ,\tmp_16_reg_1064_reg[6]_i_1_n_1 ,\tmp_16_reg_1064_reg[6]_i_1_n_2 ,\tmp_16_reg_1064_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_344_p2[7:4]),
        .S(\ain_s1_reg[7]_2 ));
  CARRY4 \tmp_20_reg_1076_reg[10]_i_1 
       (.CI(\tmp_20_reg_1076_reg[6]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[10]_i_1_n_0 ,\tmp_20_reg_1076_reg[10]_i_1_n_1 ,\tmp_20_reg_1076_reg[10]_i_1_n_2 ,\tmp_20_reg_1076_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_358_p2[11:8]),
        .S(\ain_s1_reg[11]_3 ));
  CARRY4 \tmp_20_reg_1076_reg[14]_i_1 
       (.CI(\tmp_20_reg_1076_reg[10]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[14]_i_1_n_0 ,\tmp_20_reg_1076_reg[14]_i_1_n_1 ,\tmp_20_reg_1076_reg[14]_i_1_n_2 ,\tmp_20_reg_1076_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_358_p2[15:12]),
        .S(\ain_s1_reg[15]_3 ));
  CARRY4 \tmp_20_reg_1076_reg[18]_i_1 
       (.CI(\tmp_20_reg_1076_reg[14]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[18]_i_1_n_0 ,\tmp_20_reg_1076_reg[18]_i_1_n_1 ,\tmp_20_reg_1076_reg[18]_i_1_n_2 ,\tmp_20_reg_1076_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_358_p2[19:16]),
        .S(\ain_s1_reg[19]_3 ));
  CARRY4 \tmp_20_reg_1076_reg[22]_i_1 
       (.CI(\tmp_20_reg_1076_reg[18]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[22]_i_1_n_0 ,\tmp_20_reg_1076_reg[22]_i_1_n_1 ,\tmp_20_reg_1076_reg[22]_i_1_n_2 ,\tmp_20_reg_1076_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_358_p2[23:20]),
        .S(\ain_s1_reg[23]_3 ));
  CARRY4 \tmp_20_reg_1076_reg[26]_i_1 
       (.CI(\tmp_20_reg_1076_reg[22]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[26]_i_1_n_0 ,\tmp_20_reg_1076_reg[26]_i_1_n_1 ,\tmp_20_reg_1076_reg[26]_i_1_n_2 ,\tmp_20_reg_1076_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_358_p2[27:24]),
        .S(\ain_s1_reg[27]_3 ));
  CARRY4 \tmp_20_reg_1076_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_20_reg_1076_reg[2]_i_1_n_0 ,\tmp_20_reg_1076_reg[2]_i_1_n_1 ,\tmp_20_reg_1076_reg[2]_i_1_n_2 ,\tmp_20_reg_1076_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1_2[0]),
        .DI(DI),
        .O(grp_fu_358_p2[3:0]),
        .S(\ain_s1_reg[3]_2 ));
  CARRY4 \tmp_20_reg_1076_reg[30]_i_1 
       (.CI(\tmp_20_reg_1076_reg[26]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[30]_i_1_n_0 ,\tmp_20_reg_1076_reg[30]_i_1_n_1 ,\tmp_20_reg_1076_reg[30]_i_1_n_2 ,\tmp_20_reg_1076_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_20_reg_1076_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_358_p2[29:28]}),
        .S({bin_s1_2[2:1],\ain_s1_reg[29]_3 }));
  CARRY4 \tmp_20_reg_1076_reg[6]_i_1 
       (.CI(\tmp_20_reg_1076_reg[2]_i_1_n_0 ),
        .CO({\tmp_20_reg_1076_reg[6]_i_1_n_0 ,\tmp_20_reg_1076_reg[6]_i_1_n_1 ,\tmp_20_reg_1076_reg[6]_i_1_n_2 ,\tmp_20_reg_1076_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_358_p2[7:4]),
        .S(\ain_s1_reg[7]_3 ));
  CARRY4 \tmp_24_reg_1088_reg[10]_i_1 
       (.CI(\tmp_24_reg_1088_reg[6]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[10]_i_1_n_0 ,\tmp_24_reg_1088_reg[10]_i_1_n_1 ,\tmp_24_reg_1088_reg[10]_i_1_n_2 ,\tmp_24_reg_1088_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_372_p2[11:8]),
        .S(\ain_s1_reg[11]_4 ));
  CARRY4 \tmp_24_reg_1088_reg[14]_i_1 
       (.CI(\tmp_24_reg_1088_reg[10]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[14]_i_1_n_0 ,\tmp_24_reg_1088_reg[14]_i_1_n_1 ,\tmp_24_reg_1088_reg[14]_i_1_n_2 ,\tmp_24_reg_1088_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_372_p2[15:12]),
        .S(\ain_s1_reg[15]_4 ));
  CARRY4 \tmp_24_reg_1088_reg[18]_i_1 
       (.CI(\tmp_24_reg_1088_reg[14]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[18]_i_1_n_0 ,\tmp_24_reg_1088_reg[18]_i_1_n_1 ,\tmp_24_reg_1088_reg[18]_i_1_n_2 ,\tmp_24_reg_1088_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_372_p2[19:16]),
        .S(\ain_s1_reg[19]_4 ));
  CARRY4 \tmp_24_reg_1088_reg[22]_i_1 
       (.CI(\tmp_24_reg_1088_reg[18]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[22]_i_1_n_0 ,\tmp_24_reg_1088_reg[22]_i_1_n_1 ,\tmp_24_reg_1088_reg[22]_i_1_n_2 ,\tmp_24_reg_1088_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_372_p2[23:20]),
        .S(\ain_s1_reg[23]_4 ));
  CARRY4 \tmp_24_reg_1088_reg[26]_i_1 
       (.CI(\tmp_24_reg_1088_reg[22]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[26]_i_1_n_0 ,\tmp_24_reg_1088_reg[26]_i_1_n_1 ,\tmp_24_reg_1088_reg[26]_i_1_n_2 ,\tmp_24_reg_1088_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_372_p2[27:24]),
        .S(\ain_s1_reg[27]_4 ));
  CARRY4 \tmp_24_reg_1088_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_24_reg_1088_reg[2]_i_1_n_0 ,\tmp_24_reg_1088_reg[2]_i_1_n_1 ,\tmp_24_reg_1088_reg[2]_i_1_n_2 ,\tmp_24_reg_1088_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1_3[0]),
        .DI(DI),
        .O(grp_fu_372_p2[3:0]),
        .S(\ain_s1_reg[3]_3 ));
  CARRY4 \tmp_24_reg_1088_reg[30]_i_1 
       (.CI(\tmp_24_reg_1088_reg[26]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[30]_i_1_n_0 ,\tmp_24_reg_1088_reg[30]_i_1_n_1 ,\tmp_24_reg_1088_reg[30]_i_1_n_2 ,\tmp_24_reg_1088_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_24_reg_1088_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_372_p2[29:28]}),
        .S({bin_s1_3[2:1],\ain_s1_reg[29]_4 }));
  CARRY4 \tmp_24_reg_1088_reg[6]_i_1 
       (.CI(\tmp_24_reg_1088_reg[2]_i_1_n_0 ),
        .CO({\tmp_24_reg_1088_reg[6]_i_1_n_0 ,\tmp_24_reg_1088_reg[6]_i_1_n_1 ,\tmp_24_reg_1088_reg[6]_i_1_n_2 ,\tmp_24_reg_1088_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_372_p2[7:4]),
        .S(\ain_s1_reg[7]_4 ));
  CARRY4 \tmp_28_reg_1100_reg[10]_i_1 
       (.CI(\tmp_28_reg_1100_reg[6]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[10]_i_1_n_0 ,\tmp_28_reg_1100_reg[10]_i_1_n_1 ,\tmp_28_reg_1100_reg[10]_i_1_n_2 ,\tmp_28_reg_1100_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_386_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_28_reg_1100_reg[14]_i_1 
       (.CI(\tmp_28_reg_1100_reg[10]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[14]_i_1_n_0 ,\tmp_28_reg_1100_reg[14]_i_1_n_1 ,\tmp_28_reg_1100_reg[14]_i_1_n_2 ,\tmp_28_reg_1100_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_386_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_28_reg_1100_reg[18]_i_1 
       (.CI(\tmp_28_reg_1100_reg[14]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[18]_i_1_n_0 ,\tmp_28_reg_1100_reg[18]_i_1_n_1 ,\tmp_28_reg_1100_reg[18]_i_1_n_2 ,\tmp_28_reg_1100_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_386_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_28_reg_1100_reg[22]_i_1 
       (.CI(\tmp_28_reg_1100_reg[18]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[22]_i_1_n_0 ,\tmp_28_reg_1100_reg[22]_i_1_n_1 ,\tmp_28_reg_1100_reg[22]_i_1_n_2 ,\tmp_28_reg_1100_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_386_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_28_reg_1100_reg[26]_i_1 
       (.CI(\tmp_28_reg_1100_reg[22]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[26]_i_1_n_0 ,\tmp_28_reg_1100_reg[26]_i_1_n_1 ,\tmp_28_reg_1100_reg[26]_i_1_n_2 ,\tmp_28_reg_1100_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_386_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_28_reg_1100_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_28_reg_1100_reg[2]_i_1_n_0 ,\tmp_28_reg_1100_reg[2]_i_1_n_1 ,\tmp_28_reg_1100_reg[2]_i_1_n_2 ,\tmp_28_reg_1100_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1_4[0]),
        .DI(DI),
        .O(grp_fu_386_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_28_reg_1100_reg[30]_i_1 
       (.CI(\tmp_28_reg_1100_reg[26]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[30]_i_1_n_0 ,\tmp_28_reg_1100_reg[30]_i_1_n_1 ,\tmp_28_reg_1100_reg[30]_i_1_n_2 ,\tmp_28_reg_1100_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_28_reg_1100_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_386_p2[31:30]}),
        .S({bin_s1_4[32],bin_s1_4[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_28_reg_1100_reg[6]_i_1 
       (.CI(\tmp_28_reg_1100_reg[2]_i_1_n_0 ),
        .CO({\tmp_28_reg_1100_reg[6]_i_1_n_0 ,\tmp_28_reg_1100_reg[6]_i_1_n_1 ,\tmp_28_reg_1100_reg[6]_i_1_n_2 ,\tmp_28_reg_1100_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_386_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  CARRY4 \tmp_7_reg_1040_reg[10]_i_1 
       (.CI(\tmp_7_reg_1040_reg[6]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[10]_i_1_n_0 ,\tmp_7_reg_1040_reg[10]_i_1_n_1 ,\tmp_7_reg_1040_reg[10]_i_1_n_2 ,\tmp_7_reg_1040_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[13] ),
        .O(grp_fu_316_p2[11:8]),
        .S(\ain_s1_reg[11]_0 ));
  CARRY4 \tmp_7_reg_1040_reg[14]_i_1 
       (.CI(\tmp_7_reg_1040_reg[10]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[14]_i_1_n_0 ,\tmp_7_reg_1040_reg[14]_i_1_n_1 ,\tmp_7_reg_1040_reg[14]_i_1_n_2 ,\tmp_7_reg_1040_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[17] ),
        .O(grp_fu_316_p2[15:12]),
        .S(\ain_s1_reg[15]_0 ));
  CARRY4 \tmp_7_reg_1040_reg[18]_i_1 
       (.CI(\tmp_7_reg_1040_reg[14]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[18]_i_1_n_0 ,\tmp_7_reg_1040_reg[18]_i_1_n_1 ,\tmp_7_reg_1040_reg[18]_i_1_n_2 ,\tmp_7_reg_1040_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[21] ),
        .O(grp_fu_316_p2[19:16]),
        .S(\ain_s1_reg[19]_0 ));
  CARRY4 \tmp_7_reg_1040_reg[22]_i_1 
       (.CI(\tmp_7_reg_1040_reg[18]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[22]_i_1_n_0 ,\tmp_7_reg_1040_reg[22]_i_1_n_1 ,\tmp_7_reg_1040_reg[22]_i_1_n_2 ,\tmp_7_reg_1040_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[25] ),
        .O(grp_fu_316_p2[23:20]),
        .S(\ain_s1_reg[23]_0 ));
  CARRY4 \tmp_7_reg_1040_reg[26]_i_1 
       (.CI(\tmp_7_reg_1040_reg[22]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[26]_i_1_n_0 ,\tmp_7_reg_1040_reg[26]_i_1_n_1 ,\tmp_7_reg_1040_reg[26]_i_1_n_2 ,\tmp_7_reg_1040_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[29] ),
        .O(grp_fu_316_p2[27:24]),
        .S(\ain_s1_reg[27]_0 ));
  CARRY4 \tmp_7_reg_1040_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_7_reg_1040_reg[2]_i_1_n_0 ,\tmp_7_reg_1040_reg[2]_i_1_n_1 ,\tmp_7_reg_1040_reg[2]_i_1_n_2 ,\tmp_7_reg_1040_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(DI),
        .O(grp_fu_316_p2[3:0]),
        .S(S));
  CARRY4 \tmp_7_reg_1040_reg[30]_i_1 
       (.CI(\tmp_7_reg_1040_reg[26]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[30]_i_1_n_0 ,\tmp_7_reg_1040_reg[30]_i_1_n_1 ,\tmp_7_reg_1040_reg[30]_i_1_n_2 ,\tmp_7_reg_1040_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1040_reg[31] }),
        .O({\NLW_tmp_7_reg_1040_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_316_p2[29:28]}),
        .S({bin_s1[2:1],\ain_s1_reg[29]_0 }));
  CARRY4 \tmp_7_reg_1040_reg[6]_i_1 
       (.CI(\tmp_7_reg_1040_reg[2]_i_1_n_0 ),
        .CO({\tmp_7_reg_1040_reg[6]_i_1_n_0 ,\tmp_7_reg_1040_reg[6]_i_1_n_1 ,\tmp_7_reg_1040_reg[6]_i_1_n_2 ,\tmp_7_reg_1040_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_7_reg_1040_reg[9] ),
        .O(grp_fu_316_p2[7:4]),
        .S(\ain_s1_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\p_Val2_5_reg_955_reg[32] (\p_Val2_5_reg_955_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24 u2
       (.DI(DI),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .\ain_s1_reg[11] (\tmp_7_reg_1040_reg[13] ),
        .\ain_s1_reg[15] (\tmp_7_reg_1040_reg[17] ),
        .\ain_s1_reg[19] (\tmp_7_reg_1040_reg[21] ),
        .\ain_s1_reg[23] (\tmp_7_reg_1040_reg[25] ),
        .\ain_s1_reg[27] (\tmp_7_reg_1040_reg[29] ),
        .\ain_s1_reg[29] (\tmp_7_reg_1040_reg[31] ),
        .\ain_s1_reg[7] (\tmp_7_reg_1040_reg[9] ),
        .bin_s1_4(bin_s1_4[29:1]),
        .carry_s1(carry_s1),
        .\tmp_28_reg_1100_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_28_reg_1100_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_28_reg_1100_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_28_reg_1100_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_28_reg_1100_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_28_reg_1100_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_28_reg_1100_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25
   (grp_fu_372_p2,
    S,
    \tmp_24_reg_1088_reg[5] ,
    \tmp_24_reg_1088_reg[5]_0 ,
    \tmp_24_reg_1088_reg[9] ,
    \tmp_24_reg_1088_reg[13] ,
    \tmp_24_reg_1088_reg[17] ,
    \tmp_24_reg_1088_reg[21] ,
    \tmp_24_reg_1088_reg[25] ,
    \tmp_24_reg_1088_reg[29] ,
    ap_clk,
    Q,
    \p_Val2_4_reg_945_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_372_p2;
  output [3:0]S;
  output [0:0]\tmp_24_reg_1088_reg[5] ;
  output [3:0]\tmp_24_reg_1088_reg[5]_0 ;
  output [3:0]\tmp_24_reg_1088_reg[9] ;
  output [3:0]\tmp_24_reg_1088_reg[13] ;
  output [3:0]\tmp_24_reg_1088_reg[17] ;
  output [3:0]\tmp_24_reg_1088_reg[21] ;
  output [3:0]\tmp_24_reg_1088_reg[25] ;
  output [3:0]\tmp_24_reg_1088_reg[29] ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_4_reg_945_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [29:1]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [1:0]grp_fu_372_p2;
  wire [33:0]\p_Val2_4_reg_945_reg[64] ;
  wire [3:0]\tmp_24_reg_1088_reg[13] ;
  wire [3:0]\tmp_24_reg_1088_reg[17] ;
  wire [3:0]\tmp_24_reg_1088_reg[21] ;
  wire [3:0]\tmp_24_reg_1088_reg[25] ;
  wire [3:0]\tmp_24_reg_1088_reg[29] ;
  wire [0:0]\tmp_24_reg_1088_reg[5] ;
  wire [3:0]\tmp_24_reg_1088_reg[5]_0 ;
  wire [3:0]\tmp_24_reg_1088_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [2]),
        .Q(\tmp_24_reg_1088_reg[5] ),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [32]),
        .Q(S[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [33]),
        .Q(S[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_4_reg_945_reg[64] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_372_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_372_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q),
        .\p_Val2_4_reg_945_reg[32] (\p_Val2_4_reg_945_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27 u2
       (.S(S[1:0]),
        .ain_s1(ain_s1),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .\tmp_24_reg_1088_reg[13] (\tmp_24_reg_1088_reg[13] ),
        .\tmp_24_reg_1088_reg[17] (\tmp_24_reg_1088_reg[17] ),
        .\tmp_24_reg_1088_reg[21] (\tmp_24_reg_1088_reg[21] ),
        .\tmp_24_reg_1088_reg[25] (\tmp_24_reg_1088_reg[25] ),
        .\tmp_24_reg_1088_reg[29] (\tmp_24_reg_1088_reg[29] ),
        .\tmp_24_reg_1088_reg[5] (\tmp_24_reg_1088_reg[5]_0 ),
        .\tmp_24_reg_1088_reg[9] (\tmp_24_reg_1088_reg[9] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28
   (grp_fu_358_p2,
    S,
    \tmp_20_reg_1076_reg[5] ,
    \tmp_20_reg_1076_reg[5]_0 ,
    \tmp_20_reg_1076_reg[9] ,
    \tmp_20_reg_1076_reg[13] ,
    \tmp_20_reg_1076_reg[17] ,
    \tmp_20_reg_1076_reg[21] ,
    \tmp_20_reg_1076_reg[25] ,
    \tmp_20_reg_1076_reg[29] ,
    ap_clk,
    Q,
    \p_Val2_3_reg_935_reg[64] ,
    ain_s1);
  output [1:0]grp_fu_358_p2;
  output [3:0]S;
  output [0:0]\tmp_20_reg_1076_reg[5] ;
  output [3:0]\tmp_20_reg_1076_reg[5]_0 ;
  output [3:0]\tmp_20_reg_1076_reg[9] ;
  output [3:0]\tmp_20_reg_1076_reg[13] ;
  output [3:0]\tmp_20_reg_1076_reg[17] ;
  output [3:0]\tmp_20_reg_1076_reg[21] ;
  output [3:0]\tmp_20_reg_1076_reg[25] ;
  output [3:0]\tmp_20_reg_1076_reg[29] ;
  input ap_clk;
  input [1:0]Q;
  input [33:0]\p_Val2_3_reg_935_reg[64] ;
  input [29:0]ain_s1;

  wire [1:0]Q;
  wire [3:0]S;
  wire [29:0]ain_s1;
  wire ap_clk;
  wire [29:1]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [1:0]grp_fu_358_p2;
  wire [33:0]\p_Val2_3_reg_935_reg[64] ;
  wire [3:0]\tmp_20_reg_1076_reg[13] ;
  wire [3:0]\tmp_20_reg_1076_reg[17] ;
  wire [3:0]\tmp_20_reg_1076_reg[21] ;
  wire [3:0]\tmp_20_reg_1076_reg[25] ;
  wire [3:0]\tmp_20_reg_1076_reg[29] ;
  wire [0:0]\tmp_20_reg_1076_reg[5] ;
  wire [3:0]\tmp_20_reg_1076_reg[5]_0 ;
  wire [3:0]\tmp_20_reg_1076_reg[9] ;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [2]),
        .Q(\tmp_20_reg_1076_reg[5] ),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [32]),
        .Q(S[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [33]),
        .Q(S[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_935_reg[64] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_358_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_358_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q),
        .\p_Val2_3_reg_935_reg[32] (\p_Val2_3_reg_935_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30 u2
       (.S(S[1:0]),
        .ain_s1(ain_s1),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .\tmp_20_reg_1076_reg[13] (\tmp_20_reg_1076_reg[13] ),
        .\tmp_20_reg_1076_reg[17] (\tmp_20_reg_1076_reg[17] ),
        .\tmp_20_reg_1076_reg[21] (\tmp_20_reg_1076_reg[21] ),
        .\tmp_20_reg_1076_reg[25] (\tmp_20_reg_1076_reg[25] ),
        .\tmp_20_reg_1076_reg[29] (\tmp_20_reg_1076_reg[29] ),
        .\tmp_20_reg_1076_reg[5] (\tmp_20_reg_1076_reg[5]_0 ),
        .\tmp_20_reg_1076_reg[9] (\tmp_20_reg_1076_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_2_reg_925_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_2_reg_925_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_2_reg_925_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__1_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_2_reg_925_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_2_reg_925_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_2_reg_925_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__1 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15
   (\tmp_16_reg_1064_reg[5] ,
    \tmp_16_reg_1064_reg[9] ,
    \tmp_16_reg_1064_reg[13] ,
    \tmp_16_reg_1064_reg[17] ,
    \tmp_16_reg_1064_reg[21] ,
    \tmp_16_reg_1064_reg[25] ,
    \tmp_16_reg_1064_reg[29] ,
    \tmp_16_reg_1064_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]\tmp_16_reg_1064_reg[5] ;
  output [3:0]\tmp_16_reg_1064_reg[9] ;
  output [3:0]\tmp_16_reg_1064_reg[13] ;
  output [3:0]\tmp_16_reg_1064_reg[17] ;
  output [3:0]\tmp_16_reg_1064_reg[21] ;
  output [3:0]\tmp_16_reg_1064_reg[25] ;
  output [3:0]\tmp_16_reg_1064_reg[29] ;
  output [1:0]\tmp_16_reg_1064_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_16_reg_1064_reg[13] ;
  wire [3:0]\tmp_16_reg_1064_reg[17] ;
  wire [3:0]\tmp_16_reg_1064_reg[21] ;
  wire [3:0]\tmp_16_reg_1064_reg[25] ;
  wire [3:0]\tmp_16_reg_1064_reg[29] ;
  wire [1:0]\tmp_16_reg_1064_reg[31] ;
  wire [3:0]\tmp_16_reg_1064_reg[5] ;
  wire [3:0]\tmp_16_reg_1064_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_16_reg_1064_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_16_reg_1064_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_16_reg_1064_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_16_reg_1064_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_16_reg_1064_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_16_reg_1064_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_16_reg_1064_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_16_reg_1064_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_16_reg_1064_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_16_reg_1064_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_16_reg_1064_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_16_reg_1064_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_16_reg_1064_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_16_reg_1064_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_16_reg_1064_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_16_reg_1064_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_16_reg_1064_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_16_reg_1064_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_16_reg_1064_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_16_reg_1064_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(\tmp_16_reg_1064_reg[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(\tmp_16_reg_1064_reg[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(\tmp_16_reg_1064_reg[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(\tmp_16_reg_1064_reg[5] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_16_reg_1064_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_16_reg_1064_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_16_reg_1064_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_16_reg_1064_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_16_reg_1064_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1064[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_16_reg_1064_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_1_reg_915_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_1_reg_915_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_1_reg_915_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__0_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_1_reg_915_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_1_reg_915_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_1_reg_915_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__0 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18
   (\tmp_12_reg_1052_reg[5] ,
    \tmp_12_reg_1052_reg[9] ,
    \tmp_12_reg_1052_reg[13] ,
    \tmp_12_reg_1052_reg[17] ,
    \tmp_12_reg_1052_reg[21] ,
    \tmp_12_reg_1052_reg[25] ,
    \tmp_12_reg_1052_reg[29] ,
    \tmp_12_reg_1052_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]\tmp_12_reg_1052_reg[5] ;
  output [3:0]\tmp_12_reg_1052_reg[9] ;
  output [3:0]\tmp_12_reg_1052_reg[13] ;
  output [3:0]\tmp_12_reg_1052_reg[17] ;
  output [3:0]\tmp_12_reg_1052_reg[21] ;
  output [3:0]\tmp_12_reg_1052_reg[25] ;
  output [3:0]\tmp_12_reg_1052_reg[29] ;
  output [1:0]\tmp_12_reg_1052_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_12_reg_1052_reg[13] ;
  wire [3:0]\tmp_12_reg_1052_reg[17] ;
  wire [3:0]\tmp_12_reg_1052_reg[21] ;
  wire [3:0]\tmp_12_reg_1052_reg[25] ;
  wire [3:0]\tmp_12_reg_1052_reg[29] ;
  wire [1:0]\tmp_12_reg_1052_reg[31] ;
  wire [3:0]\tmp_12_reg_1052_reg[5] ;
  wire [3:0]\tmp_12_reg_1052_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_12_reg_1052_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_12_reg_1052_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_12_reg_1052_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_12_reg_1052_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_12_reg_1052_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_12_reg_1052_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_12_reg_1052_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_12_reg_1052_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_12_reg_1052_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_12_reg_1052_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_12_reg_1052_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_12_reg_1052_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_12_reg_1052_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_12_reg_1052_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_12_reg_1052_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_12_reg_1052_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_12_reg_1052_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_12_reg_1052_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_12_reg_1052_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_12_reg_1052_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(\tmp_12_reg_1052_reg[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(\tmp_12_reg_1052_reg[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(\tmp_12_reg_1052_reg[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(\tmp_12_reg_1052_reg[5] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_12_reg_1052_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_12_reg_1052_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_12_reg_1052_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_12_reg_1052_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_12_reg_1052_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_1052[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_12_reg_1052_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_s_reg_905_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_s_reg_905_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_s_reg_905_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_s_reg_905_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_s_reg_905_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_s_reg_905_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21
   (S,
    \tmp_7_reg_1040_reg[9] ,
    \tmp_7_reg_1040_reg[13] ,
    \tmp_7_reg_1040_reg[17] ,
    \tmp_7_reg_1040_reg[21] ,
    \tmp_7_reg_1040_reg[25] ,
    \tmp_7_reg_1040_reg[29] ,
    \tmp_7_reg_1040_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_7_reg_1040_reg[9] ;
  output [3:0]\tmp_7_reg_1040_reg[13] ;
  output [3:0]\tmp_7_reg_1040_reg[17] ;
  output [3:0]\tmp_7_reg_1040_reg[21] ;
  output [3:0]\tmp_7_reg_1040_reg[25] ;
  output [3:0]\tmp_7_reg_1040_reg[29] ;
  output [1:0]\tmp_7_reg_1040_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_7_reg_1040_reg[13] ;
  wire [3:0]\tmp_7_reg_1040_reg[17] ;
  wire [3:0]\tmp_7_reg_1040_reg[21] ;
  wire [3:0]\tmp_7_reg_1040_reg[25] ;
  wire [3:0]\tmp_7_reg_1040_reg[29] ;
  wire [1:0]\tmp_7_reg_1040_reg[31] ;
  wire [3:0]\tmp_7_reg_1040_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_7_reg_1040_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_7_reg_1040_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_7_reg_1040_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_7_reg_1040_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_7_reg_1040_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_7_reg_1040_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_7_reg_1040_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_7_reg_1040_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_7_reg_1040_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_7_reg_1040_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_7_reg_1040_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_7_reg_1040_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_7_reg_1040_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_7_reg_1040_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_7_reg_1040_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_7_reg_1040_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_7_reg_1040_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_7_reg_1040_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_7_reg_1040_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_7_reg_1040_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_7_reg_1040_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_7_reg_1040_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_7_reg_1040_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_7_reg_1040_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_7_reg_1040_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_1040[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_7_reg_1040_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_5_reg_955_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_5_reg_955_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_5_reg_955_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__4_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_5_reg_955_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_5_reg_955_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_5_reg_955_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__4 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24
   (S,
    \tmp_28_reg_1100_reg[9] ,
    \tmp_28_reg_1100_reg[13] ,
    \tmp_28_reg_1100_reg[17] ,
    \tmp_28_reg_1100_reg[21] ,
    \tmp_28_reg_1100_reg[25] ,
    \tmp_28_reg_1100_reg[29] ,
    \tmp_28_reg_1100_reg[31] ,
    DI,
    carry_s1,
    bin_s1_4,
    \ain_s1_reg[7] ,
    \ain_s1_reg[11] ,
    \ain_s1_reg[15] ,
    \ain_s1_reg[19] ,
    \ain_s1_reg[23] ,
    \ain_s1_reg[27] ,
    \ain_s1_reg[29] );
  output [3:0]S;
  output [3:0]\tmp_28_reg_1100_reg[9] ;
  output [3:0]\tmp_28_reg_1100_reg[13] ;
  output [3:0]\tmp_28_reg_1100_reg[17] ;
  output [3:0]\tmp_28_reg_1100_reg[21] ;
  output [3:0]\tmp_28_reg_1100_reg[25] ;
  output [3:0]\tmp_28_reg_1100_reg[29] ;
  output [1:0]\tmp_28_reg_1100_reg[31] ;
  input [3:0]DI;
  input carry_s1;
  input [28:0]bin_s1_4;
  input [3:0]\ain_s1_reg[7] ;
  input [3:0]\ain_s1_reg[11] ;
  input [3:0]\ain_s1_reg[15] ;
  input [3:0]\ain_s1_reg[19] ;
  input [3:0]\ain_s1_reg[23] ;
  input [3:0]\ain_s1_reg[27] ;
  input [1:0]\ain_s1_reg[29] ;

  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\ain_s1_reg[11] ;
  wire [3:0]\ain_s1_reg[15] ;
  wire [3:0]\ain_s1_reg[19] ;
  wire [3:0]\ain_s1_reg[23] ;
  wire [3:0]\ain_s1_reg[27] ;
  wire [1:0]\ain_s1_reg[29] ;
  wire [3:0]\ain_s1_reg[7] ;
  wire [28:0]bin_s1_4;
  wire carry_s1;
  wire [3:0]\tmp_28_reg_1100_reg[13] ;
  wire [3:0]\tmp_28_reg_1100_reg[17] ;
  wire [3:0]\tmp_28_reg_1100_reg[21] ;
  wire [3:0]\tmp_28_reg_1100_reg[25] ;
  wire [3:0]\tmp_28_reg_1100_reg[29] ;
  wire [1:0]\tmp_28_reg_1100_reg[31] ;
  wire [3:0]\tmp_28_reg_1100_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[10]_i_2 
       (.I0(\ain_s1_reg[11] [3]),
        .I1(bin_s1_4[10]),
        .O(\tmp_28_reg_1100_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[10]_i_3 
       (.I0(\ain_s1_reg[11] [2]),
        .I1(bin_s1_4[9]),
        .O(\tmp_28_reg_1100_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[10]_i_4 
       (.I0(\ain_s1_reg[11] [1]),
        .I1(bin_s1_4[8]),
        .O(\tmp_28_reg_1100_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[10]_i_5 
       (.I0(\ain_s1_reg[11] [0]),
        .I1(bin_s1_4[7]),
        .O(\tmp_28_reg_1100_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[14]_i_2 
       (.I0(\ain_s1_reg[15] [3]),
        .I1(bin_s1_4[14]),
        .O(\tmp_28_reg_1100_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[14]_i_3 
       (.I0(\ain_s1_reg[15] [2]),
        .I1(bin_s1_4[13]),
        .O(\tmp_28_reg_1100_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[14]_i_4 
       (.I0(\ain_s1_reg[15] [1]),
        .I1(bin_s1_4[12]),
        .O(\tmp_28_reg_1100_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[14]_i_5 
       (.I0(\ain_s1_reg[15] [0]),
        .I1(bin_s1_4[11]),
        .O(\tmp_28_reg_1100_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[18]_i_2 
       (.I0(\ain_s1_reg[19] [3]),
        .I1(bin_s1_4[18]),
        .O(\tmp_28_reg_1100_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[18]_i_3 
       (.I0(\ain_s1_reg[19] [2]),
        .I1(bin_s1_4[17]),
        .O(\tmp_28_reg_1100_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[18]_i_4 
       (.I0(\ain_s1_reg[19] [1]),
        .I1(bin_s1_4[16]),
        .O(\tmp_28_reg_1100_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[18]_i_5 
       (.I0(\ain_s1_reg[19] [0]),
        .I1(bin_s1_4[15]),
        .O(\tmp_28_reg_1100_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[22]_i_2 
       (.I0(\ain_s1_reg[23] [3]),
        .I1(bin_s1_4[22]),
        .O(\tmp_28_reg_1100_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[22]_i_3 
       (.I0(\ain_s1_reg[23] [2]),
        .I1(bin_s1_4[21]),
        .O(\tmp_28_reg_1100_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[22]_i_4 
       (.I0(\ain_s1_reg[23] [1]),
        .I1(bin_s1_4[20]),
        .O(\tmp_28_reg_1100_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[22]_i_5 
       (.I0(\ain_s1_reg[23] [0]),
        .I1(bin_s1_4[19]),
        .O(\tmp_28_reg_1100_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[26]_i_2 
       (.I0(\ain_s1_reg[27] [3]),
        .I1(bin_s1_4[26]),
        .O(\tmp_28_reg_1100_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[26]_i_3 
       (.I0(\ain_s1_reg[27] [2]),
        .I1(bin_s1_4[25]),
        .O(\tmp_28_reg_1100_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[26]_i_4 
       (.I0(\ain_s1_reg[27] [1]),
        .I1(bin_s1_4[24]),
        .O(\tmp_28_reg_1100_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[26]_i_5 
       (.I0(\ain_s1_reg[27] [0]),
        .I1(bin_s1_4[23]),
        .O(\tmp_28_reg_1100_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[2]_i_2 
       (.I0(DI[3]),
        .I1(bin_s1_4[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[2]_i_3 
       (.I0(DI[2]),
        .I1(bin_s1_4[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[2]_i_4 
       (.I0(DI[1]),
        .I1(bin_s1_4[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[2]_i_5 
       (.I0(DI[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[30]_i_2 
       (.I0(\ain_s1_reg[29] [1]),
        .I1(bin_s1_4[28]),
        .O(\tmp_28_reg_1100_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[30]_i_3 
       (.I0(\ain_s1_reg[29] [0]),
        .I1(bin_s1_4[27]),
        .O(\tmp_28_reg_1100_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[6]_i_2 
       (.I0(\ain_s1_reg[7] [3]),
        .I1(bin_s1_4[6]),
        .O(\tmp_28_reg_1100_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[6]_i_3 
       (.I0(\ain_s1_reg[7] [2]),
        .I1(bin_s1_4[5]),
        .O(\tmp_28_reg_1100_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[6]_i_4 
       (.I0(\ain_s1_reg[7] [1]),
        .I1(bin_s1_4[4]),
        .O(\tmp_28_reg_1100_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1100[6]_i_5 
       (.I0(\ain_s1_reg[7] [0]),
        .I1(bin_s1_4[3]),
        .O(\tmp_28_reg_1100_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_4_reg_945_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_4_reg_945_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_4_reg_945_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__3_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_4_reg_945_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_4_reg_945_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_4_reg_945_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__3 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27
   (\tmp_24_reg_1088_reg[5] ,
    \tmp_24_reg_1088_reg[9] ,
    \tmp_24_reg_1088_reg[13] ,
    \tmp_24_reg_1088_reg[17] ,
    \tmp_24_reg_1088_reg[21] ,
    \tmp_24_reg_1088_reg[25] ,
    \tmp_24_reg_1088_reg[29] ,
    S,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]\tmp_24_reg_1088_reg[5] ;
  output [3:0]\tmp_24_reg_1088_reg[9] ;
  output [3:0]\tmp_24_reg_1088_reg[13] ;
  output [3:0]\tmp_24_reg_1088_reg[17] ;
  output [3:0]\tmp_24_reg_1088_reg[21] ;
  output [3:0]\tmp_24_reg_1088_reg[25] ;
  output [3:0]\tmp_24_reg_1088_reg[29] ;
  output [1:0]S;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [1:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_24_reg_1088_reg[13] ;
  wire [3:0]\tmp_24_reg_1088_reg[17] ;
  wire [3:0]\tmp_24_reg_1088_reg[21] ;
  wire [3:0]\tmp_24_reg_1088_reg[25] ;
  wire [3:0]\tmp_24_reg_1088_reg[29] ;
  wire [3:0]\tmp_24_reg_1088_reg[5] ;
  wire [3:0]\tmp_24_reg_1088_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_24_reg_1088_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_24_reg_1088_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_24_reg_1088_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_24_reg_1088_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_24_reg_1088_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_24_reg_1088_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_24_reg_1088_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_24_reg_1088_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_24_reg_1088_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_24_reg_1088_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_24_reg_1088_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_24_reg_1088_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_24_reg_1088_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_24_reg_1088_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_24_reg_1088_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_24_reg_1088_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_24_reg_1088_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_24_reg_1088_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_24_reg_1088_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_24_reg_1088_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(\tmp_24_reg_1088_reg[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(\tmp_24_reg_1088_reg[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(\tmp_24_reg_1088_reg[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(\tmp_24_reg_1088_reg[5] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_24_reg_1088_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_24_reg_1088_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_24_reg_1088_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1088[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_24_reg_1088_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \p_Val2_3_reg_935_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\p_Val2_3_reg_935_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_3_reg_935_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__2_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_3_reg_935_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\p_Val2_3_reg_935_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\p_Val2_3_reg_935_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__2 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30
   (\tmp_20_reg_1076_reg[5] ,
    \tmp_20_reg_1076_reg[9] ,
    \tmp_20_reg_1076_reg[13] ,
    \tmp_20_reg_1076_reg[17] ,
    \tmp_20_reg_1076_reg[21] ,
    \tmp_20_reg_1076_reg[25] ,
    \tmp_20_reg_1076_reg[29] ,
    S,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]\tmp_20_reg_1076_reg[5] ;
  output [3:0]\tmp_20_reg_1076_reg[9] ;
  output [3:0]\tmp_20_reg_1076_reg[13] ;
  output [3:0]\tmp_20_reg_1076_reg[17] ;
  output [3:0]\tmp_20_reg_1076_reg[21] ;
  output [3:0]\tmp_20_reg_1076_reg[25] ;
  output [3:0]\tmp_20_reg_1076_reg[29] ;
  output [1:0]S;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [1:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_20_reg_1076_reg[13] ;
  wire [3:0]\tmp_20_reg_1076_reg[17] ;
  wire [3:0]\tmp_20_reg_1076_reg[21] ;
  wire [3:0]\tmp_20_reg_1076_reg[25] ;
  wire [3:0]\tmp_20_reg_1076_reg[29] ;
  wire [3:0]\tmp_20_reg_1076_reg[5] ;
  wire [3:0]\tmp_20_reg_1076_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_20_reg_1076_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_20_reg_1076_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_20_reg_1076_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_20_reg_1076_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_20_reg_1076_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_20_reg_1076_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_20_reg_1076_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_20_reg_1076_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_20_reg_1076_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_20_reg_1076_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_20_reg_1076_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_20_reg_1076_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_20_reg_1076_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_20_reg_1076_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_20_reg_1076_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_20_reg_1076_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_20_reg_1076_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_20_reg_1076_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_20_reg_1076_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_20_reg_1076_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(\tmp_20_reg_1076_reg[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(\tmp_20_reg_1076_reg[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(\tmp_20_reg_1076_reg[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(\tmp_20_reg_1076_reg[5] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_20_reg_1076_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_20_reg_1076_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_20_reg_1076_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_1076[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_20_reg_1076_reg[9] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    ap_rst_n_inv,
    D,
    \rdata_reg[31]_i_5 ,
    out,
    interrupt,
    s_axi_ctrl_ARREADY,
    \ap_CS_fsm_reg[1] ,
    m_V_ce0,
    s_axi_ctrl_RVALID,
    \period_V_read_reg_791_reg[31] ,
    \max_duty_V_read_reg_796_reg[31] ,
    \min_duty_V_read_reg_803_reg[31] ,
    s_axi_ctrl_RDATA,
    ap_clk,
    s_axi_ctrl_WDATA,
    Q,
    \m_V_load_2_reg_771_reg[31]_i_2 ,
    \m_V_load_2_reg_771_reg[0]_i_2 ,
    \m_V_load_2_reg_771_reg[1]_i_2 ,
    \m_V_load_2_reg_771_reg[2]_i_2 ,
    \m_V_load_2_reg_771_reg[3]_i_2 ,
    \m_V_load_2_reg_771_reg[4]_i_2 ,
    \m_V_load_2_reg_771_reg[5]_i_2 ,
    \m_V_load_2_reg_771_reg[6]_i_2 ,
    \m_V_load_2_reg_771_reg[7]_i_2 ,
    \m_V_load_2_reg_771_reg[8]_i_2 ,
    \m_V_load_2_reg_771_reg[9]_i_2 ,
    \m_V_load_2_reg_771_reg[10]_i_2 ,
    \m_V_load_2_reg_771_reg[11]_i_2 ,
    \m_V_load_2_reg_771_reg[12]_i_2 ,
    \m_V_load_2_reg_771_reg[13]_i_2 ,
    \m_V_load_2_reg_771_reg[14]_i_2 ,
    \m_V_load_2_reg_771_reg[15]_i_2 ,
    \m_V_load_2_reg_771_reg[16]_i_2 ,
    \m_V_load_2_reg_771_reg[17]_i_2 ,
    \m_V_load_2_reg_771_reg[18]_i_2 ,
    \m_V_load_2_reg_771_reg[19]_i_2 ,
    \m_V_load_2_reg_771_reg[20]_i_2 ,
    \m_V_load_2_reg_771_reg[21]_i_2 ,
    \m_V_load_2_reg_771_reg[22]_i_2 ,
    \m_V_load_2_reg_771_reg[23]_i_2 ,
    \m_V_load_2_reg_771_reg[24]_i_2 ,
    \m_V_load_2_reg_771_reg[25]_i_2 ,
    \m_V_load_2_reg_771_reg[26]_i_2 ,
    \m_V_load_2_reg_771_reg[27]_i_2 ,
    \m_V_load_2_reg_771_reg[28]_i_2 ,
    \m_V_load_2_reg_771_reg[29]_i_2 ,
    \m_V_load_2_reg_771_reg[30]_i_2 ,
    \m_V_load_2_reg_771_reg[31]_i_3 ,
    \rdata_reg[31]_i_5_0 ,
    \rdata_reg[2]_i_4 ,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[7]_i_4 ,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARADDR,
    \rdata_reg[0]_i_3 ,
    \rdata_reg[1]_i_3 ,
    \rdata_reg[4]_i_3 ,
    \rdata_reg[5]_i_3 ,
    \rdata_reg[6]_i_3 ,
    \rdata_reg[8]_i_3 ,
    \rdata_reg[9]_i_3 ,
    \rdata_reg[10]_i_3 ,
    \rdata_reg[11]_i_3 ,
    \rdata_reg[12]_i_3 ,
    \rdata_reg[13]_i_3 ,
    \rdata_reg[14]_i_3 ,
    \rdata_reg[15]_i_3 ,
    \rdata_reg[16]_i_3 ,
    \rdata_reg[17]_i_3 ,
    \rdata_reg[18]_i_3 ,
    \rdata_reg[19]_i_3 ,
    \rdata_reg[20]_i_3 ,
    \rdata_reg[21]_i_3 ,
    \rdata_reg[22]_i_3 ,
    \rdata_reg[23]_i_3 ,
    \rdata_reg[24]_i_3 ,
    \rdata_reg[25]_i_3 ,
    \rdata_reg[26]_i_3 ,
    \rdata_reg[27]_i_3 ,
    \rdata_reg[28]_i_3 ,
    \rdata_reg[29]_i_3 ,
    \rdata_reg[30]_i_3 ,
    \rdata_reg[31]_i_6 ,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_WSTRB,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[15] ,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_AWADDR,
    ap_rst_n,
    s_axi_ctrl_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output ap_rst_n_inv;
  output [31:0]D;
  output \rdata_reg[31]_i_5 ;
  output [2:0]out;
  output interrupt;
  output s_axi_ctrl_ARREADY;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output m_V_ce0;
  output s_axi_ctrl_RVALID;
  output [31:0]\period_V_read_reg_791_reg[31] ;
  output [31:0]\max_duty_V_read_reg_796_reg[31] ;
  output [31:0]\min_duty_V_read_reg_803_reg[31] ;
  output [31:0]s_axi_ctrl_RDATA;
  input ap_clk;
  input [31:0]s_axi_ctrl_WDATA;
  input [6:0]Q;
  input \m_V_load_2_reg_771_reg[31]_i_2 ;
  input \m_V_load_2_reg_771_reg[0]_i_2 ;
  input \m_V_load_2_reg_771_reg[1]_i_2 ;
  input \m_V_load_2_reg_771_reg[2]_i_2 ;
  input \m_V_load_2_reg_771_reg[3]_i_2 ;
  input \m_V_load_2_reg_771_reg[4]_i_2 ;
  input \m_V_load_2_reg_771_reg[5]_i_2 ;
  input \m_V_load_2_reg_771_reg[6]_i_2 ;
  input \m_V_load_2_reg_771_reg[7]_i_2 ;
  input \m_V_load_2_reg_771_reg[8]_i_2 ;
  input \m_V_load_2_reg_771_reg[9]_i_2 ;
  input \m_V_load_2_reg_771_reg[10]_i_2 ;
  input \m_V_load_2_reg_771_reg[11]_i_2 ;
  input \m_V_load_2_reg_771_reg[12]_i_2 ;
  input \m_V_load_2_reg_771_reg[13]_i_2 ;
  input \m_V_load_2_reg_771_reg[14]_i_2 ;
  input \m_V_load_2_reg_771_reg[15]_i_2 ;
  input \m_V_load_2_reg_771_reg[16]_i_2 ;
  input \m_V_load_2_reg_771_reg[17]_i_2 ;
  input \m_V_load_2_reg_771_reg[18]_i_2 ;
  input \m_V_load_2_reg_771_reg[19]_i_2 ;
  input \m_V_load_2_reg_771_reg[20]_i_2 ;
  input \m_V_load_2_reg_771_reg[21]_i_2 ;
  input \m_V_load_2_reg_771_reg[22]_i_2 ;
  input \m_V_load_2_reg_771_reg[23]_i_2 ;
  input \m_V_load_2_reg_771_reg[24]_i_2 ;
  input \m_V_load_2_reg_771_reg[25]_i_2 ;
  input \m_V_load_2_reg_771_reg[26]_i_2 ;
  input \m_V_load_2_reg_771_reg[27]_i_2 ;
  input \m_V_load_2_reg_771_reg[28]_i_2 ;
  input \m_V_load_2_reg_771_reg[29]_i_2 ;
  input \m_V_load_2_reg_771_reg[30]_i_2 ;
  input \m_V_load_2_reg_771_reg[31]_i_3 ;
  input \rdata_reg[31]_i_5_0 ;
  input \rdata_reg[2]_i_4 ;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[7]_i_4 ;
  input s_axi_ctrl_WVALID;
  input s_axi_ctrl_ARVALID;
  input [6:0]s_axi_ctrl_ARADDR;
  input \rdata_reg[0]_i_3 ;
  input \rdata_reg[1]_i_3 ;
  input \rdata_reg[4]_i_3 ;
  input \rdata_reg[5]_i_3 ;
  input \rdata_reg[6]_i_3 ;
  input \rdata_reg[8]_i_3 ;
  input \rdata_reg[9]_i_3 ;
  input \rdata_reg[10]_i_3 ;
  input \rdata_reg[11]_i_3 ;
  input \rdata_reg[12]_i_3 ;
  input \rdata_reg[13]_i_3 ;
  input \rdata_reg[14]_i_3 ;
  input \rdata_reg[15]_i_3 ;
  input \rdata_reg[16]_i_3 ;
  input \rdata_reg[17]_i_3 ;
  input \rdata_reg[18]_i_3 ;
  input \rdata_reg[19]_i_3 ;
  input \rdata_reg[20]_i_3 ;
  input \rdata_reg[21]_i_3 ;
  input \rdata_reg[22]_i_3 ;
  input \rdata_reg[23]_i_3 ;
  input \rdata_reg[24]_i_3 ;
  input \rdata_reg[25]_i_3 ;
  input \rdata_reg[26]_i_3 ;
  input \rdata_reg[27]_i_3 ;
  input \rdata_reg[28]_i_3 ;
  input \rdata_reg[29]_i_3 ;
  input \rdata_reg[30]_i_3 ;
  input \rdata_reg[31]_i_6 ;
  input s_axi_ctrl_AWVALID;
  input [3:0]s_axi_ctrl_WSTRB;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[15] ;
  input s_axi_ctrl_BREADY;
  input [6:0]s_axi_ctrl_AWADDR;
  input ap_rst_n;
  input s_axi_ctrl_RREADY;

  wire \/FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_0 ;
  wire [0:0]ADDRARDADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_onehot_wstate[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[15] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs__0;
  wire aw_hs;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_idle;
  wire int_ap_idle_i_1_n_0;
  wire int_ap_ready;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_m_V_n_100;
  wire int_m_V_n_101;
  wire int_m_V_n_102;
  wire int_m_V_n_103;
  wire int_m_V_n_104;
  wire int_m_V_n_105;
  wire int_m_V_n_106;
  wire int_m_V_n_107;
  wire int_m_V_n_108;
  wire int_m_V_n_109;
  wire int_m_V_n_110;
  wire int_m_V_n_111;
  wire int_m_V_n_112;
  wire int_m_V_n_113;
  wire int_m_V_n_114;
  wire int_m_V_n_115;
  wire int_m_V_n_116;
  wire int_m_V_n_117;
  wire int_m_V_n_118;
  wire int_m_V_n_119;
  wire int_m_V_n_120;
  wire int_m_V_n_121;
  wire int_m_V_n_122;
  wire int_m_V_n_123;
  wire int_m_V_n_124;
  wire int_m_V_n_125;
  wire int_m_V_n_126;
  wire int_m_V_n_127;
  wire int_m_V_n_128;
  wire int_m_V_n_97;
  wire int_m_V_n_98;
  wire int_m_V_n_99;
  wire int_m_V_read;
  wire int_m_V_read0;
  wire int_m_V_write_i_1_n_0;
  wire int_m_V_write_reg_n_0;
  wire [31:0]int_max_duty_V0;
  wire \int_max_duty_V[31]_i_1_n_0 ;
  wire [31:0]int_min_duty_V0;
  wire \int_min_duty_V[31]_i_1_n_0 ;
  wire \int_min_duty_V[31]_i_3_n_0 ;
  wire [31:0]int_period_V0;
  wire \int_period_V[31]_i_1_n_0 ;
  wire \int_period_V[31]_i_3_n_0 ;
  wire interrupt;
  wire m_V_ce0;
  wire \m_V_load_2_reg_771_reg[0]_i_2 ;
  wire \m_V_load_2_reg_771_reg[10]_i_2 ;
  wire \m_V_load_2_reg_771_reg[11]_i_2 ;
  wire \m_V_load_2_reg_771_reg[12]_i_2 ;
  wire \m_V_load_2_reg_771_reg[13]_i_2 ;
  wire \m_V_load_2_reg_771_reg[14]_i_2 ;
  wire \m_V_load_2_reg_771_reg[15]_i_2 ;
  wire \m_V_load_2_reg_771_reg[16]_i_2 ;
  wire \m_V_load_2_reg_771_reg[17]_i_2 ;
  wire \m_V_load_2_reg_771_reg[18]_i_2 ;
  wire \m_V_load_2_reg_771_reg[19]_i_2 ;
  wire \m_V_load_2_reg_771_reg[1]_i_2 ;
  wire \m_V_load_2_reg_771_reg[20]_i_2 ;
  wire \m_V_load_2_reg_771_reg[21]_i_2 ;
  wire \m_V_load_2_reg_771_reg[22]_i_2 ;
  wire \m_V_load_2_reg_771_reg[23]_i_2 ;
  wire \m_V_load_2_reg_771_reg[24]_i_2 ;
  wire \m_V_load_2_reg_771_reg[25]_i_2 ;
  wire \m_V_load_2_reg_771_reg[26]_i_2 ;
  wire \m_V_load_2_reg_771_reg[27]_i_2 ;
  wire \m_V_load_2_reg_771_reg[28]_i_2 ;
  wire \m_V_load_2_reg_771_reg[29]_i_2 ;
  wire \m_V_load_2_reg_771_reg[2]_i_2 ;
  wire \m_V_load_2_reg_771_reg[30]_i_2 ;
  wire \m_V_load_2_reg_771_reg[31]_i_2 ;
  wire \m_V_load_2_reg_771_reg[31]_i_3 ;
  wire \m_V_load_2_reg_771_reg[3]_i_2 ;
  wire \m_V_load_2_reg_771_reg[4]_i_2 ;
  wire \m_V_load_2_reg_771_reg[5]_i_2 ;
  wire \m_V_load_2_reg_771_reg[6]_i_2 ;
  wire \m_V_load_2_reg_771_reg[7]_i_2 ;
  wire \m_V_load_2_reg_771_reg[8]_i_2 ;
  wire \m_V_load_2_reg_771_reg[9]_i_2 ;
  wire [31:0]\max_duty_V_read_reg_796_reg[31] ;
  wire [31:0]\min_duty_V_read_reg_803_reg[31] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [2:0]p_0_in;
  wire p_1_in;
  wire [31:0]\period_V_read_reg_791_reg[31] ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_3 ;
  wire \rdata_reg[11]_i_3 ;
  wire \rdata_reg[12]_i_3 ;
  wire \rdata_reg[13]_i_3 ;
  wire \rdata_reg[14]_i_3 ;
  wire \rdata_reg[15]_i_3 ;
  wire \rdata_reg[16]_i_3 ;
  wire \rdata_reg[17]_i_3 ;
  wire \rdata_reg[18]_i_3 ;
  wire \rdata_reg[19]_i_3 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_3 ;
  wire \rdata_reg[21]_i_3 ;
  wire \rdata_reg[22]_i_3 ;
  wire \rdata_reg[23]_i_3 ;
  wire \rdata_reg[24]_i_3 ;
  wire \rdata_reg[25]_i_3 ;
  wire \rdata_reg[26]_i_3 ;
  wire \rdata_reg[27]_i_3 ;
  wire \rdata_reg[28]_i_3 ;
  wire \rdata_reg[29]_i_3 ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[30]_i_3 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[31]_i_5_0 ;
  wire \rdata_reg[31]_i_6 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[4]_i_3 ;
  wire \rdata_reg[5]_i_3 ;
  wire \rdata_reg[6]_i_3 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_3 ;
  wire \rdata_reg[9]_i_3 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_ctrl_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_ctrl_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ctrl_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_ctrl_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_2 
       (.I0(s_axi_ctrl_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_ctrl_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_2_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(ap_start),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFEAA)) 
    int_ap_done_i_1
       (.I0(Q[6]),
        .I1(int_ap_done_i_2_n_0),
        .I2(int_ap_done_i_3_n_0),
        .I3(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_done_i_2
       (.I0(s_axi_ctrl_ARADDR[2]),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(s_axi_ctrl_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_ctrl_ARADDR[1]),
        .O(int_ap_done_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_done_i_3
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARADDR[6]),
        .I2(s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_ctrl_ARADDR[5]),
        .O(int_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(int_ap_idle_i_1_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_i_1_n_0),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(Q[6]),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_2
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(p_0_in[1]),
        .I2(\int_min_duty_V[31]_i_3_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s_axi_ctrl_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_auto_restart_i_2
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(\int_min_duty_V[31]_i_3_n_0 ),
        .I4(p_0_in[1]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(int_gie_i_2_n_0),
        .I3(p_0_in[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(p_0_in[2]),
        .I1(\int_min_duty_V[31]_i_3_n_0 ),
        .I2(p_0_in[1]),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(\int_min_duty_V[31]_i_3_n_0 ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(Q[6]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\int_min_duty_V[31]_i_3_n_0 ),
        .I4(p_0_in[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(Q[6]),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram int_m_V
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(p_0_in),
        .\ap_CS_fsm_reg[5] (Q[5:1]),
        .ap_clk(ap_clk),
        .ar_hs__0(ar_hs__0),
        .int_ap_idle_reg(\rdata[2]_i_3_n_0 ),
        .int_ap_ready_reg(\rdata[3]_i_3_n_0 ),
        .int_auto_restart_reg(\rdata[7]_i_3_n_0 ),
        .\int_isr_reg[0] (\rdata_reg[0]_i_2_n_0 ),
        .\int_isr_reg[1] (\rdata_reg[1]_i_2_n_0 ),
        .int_m_V_write_reg(int_m_V_write_reg_n_0),
        .\int_min_duty_V_reg[10] (\rdata[10]_i_2_n_0 ),
        .\int_min_duty_V_reg[11] (\rdata[11]_i_2_n_0 ),
        .\int_min_duty_V_reg[12] (\rdata[12]_i_2_n_0 ),
        .\int_min_duty_V_reg[13] (\rdata[13]_i_2_n_0 ),
        .\int_min_duty_V_reg[14] (\rdata[14]_i_2_n_0 ),
        .\int_min_duty_V_reg[15] (\rdata[15]_i_2_n_0 ),
        .\int_min_duty_V_reg[16] (\rdata[16]_i_2_n_0 ),
        .\int_min_duty_V_reg[17] (\rdata[17]_i_2_n_0 ),
        .\int_min_duty_V_reg[18] (\rdata[18]_i_2_n_0 ),
        .\int_min_duty_V_reg[19] (\rdata[19]_i_2_n_0 ),
        .\int_min_duty_V_reg[20] (\rdata[20]_i_2_n_0 ),
        .\int_min_duty_V_reg[21] (\rdata[21]_i_2_n_0 ),
        .\int_min_duty_V_reg[22] (\rdata[22]_i_2_n_0 ),
        .\int_min_duty_V_reg[23] (\rdata[23]_i_2_n_0 ),
        .\int_min_duty_V_reg[24] (\rdata[24]_i_2_n_0 ),
        .\int_min_duty_V_reg[25] (\rdata[25]_i_2_n_0 ),
        .\int_min_duty_V_reg[26] (\rdata[26]_i_2_n_0 ),
        .\int_min_duty_V_reg[27] (\rdata[27]_i_2_n_0 ),
        .\int_min_duty_V_reg[28] (\rdata[28]_i_2_n_0 ),
        .\int_min_duty_V_reg[29] (\rdata[29]_i_2_n_0 ),
        .\int_min_duty_V_reg[30] (\rdata[30]_i_2_n_0 ),
        .\int_min_duty_V_reg[31] (\rdata[31]_i_3_n_0 ),
        .\int_min_duty_V_reg[4] (\rdata[4]_i_2_n_0 ),
        .\int_min_duty_V_reg[5] (\rdata[5]_i_2_n_0 ),
        .\int_min_duty_V_reg[6] (\rdata[6]_i_2_n_0 ),
        .\int_min_duty_V_reg[8] (\rdata[8]_i_2_n_0 ),
        .\int_min_duty_V_reg[9] (\rdata[9]_i_2_n_0 ),
        .\m_V_load_2_reg_771_reg[0]_i_2 (\m_V_load_2_reg_771_reg[0]_i_2 ),
        .\m_V_load_2_reg_771_reg[10]_i_2 (\m_V_load_2_reg_771_reg[10]_i_2 ),
        .\m_V_load_2_reg_771_reg[11]_i_2 (\m_V_load_2_reg_771_reg[11]_i_2 ),
        .\m_V_load_2_reg_771_reg[12]_i_2 (\m_V_load_2_reg_771_reg[12]_i_2 ),
        .\m_V_load_2_reg_771_reg[13]_i_2 (\m_V_load_2_reg_771_reg[13]_i_2 ),
        .\m_V_load_2_reg_771_reg[14]_i_2 (\m_V_load_2_reg_771_reg[14]_i_2 ),
        .\m_V_load_2_reg_771_reg[15]_i_2 (\m_V_load_2_reg_771_reg[15]_i_2 ),
        .\m_V_load_2_reg_771_reg[16]_i_2 (\m_V_load_2_reg_771_reg[16]_i_2 ),
        .\m_V_load_2_reg_771_reg[17]_i_2 (\m_V_load_2_reg_771_reg[17]_i_2 ),
        .\m_V_load_2_reg_771_reg[18]_i_2 (\m_V_load_2_reg_771_reg[18]_i_2 ),
        .\m_V_load_2_reg_771_reg[19]_i_2 (\m_V_load_2_reg_771_reg[19]_i_2 ),
        .\m_V_load_2_reg_771_reg[1]_i_2 (\m_V_load_2_reg_771_reg[1]_i_2 ),
        .\m_V_load_2_reg_771_reg[20]_i_2 (\m_V_load_2_reg_771_reg[20]_i_2 ),
        .\m_V_load_2_reg_771_reg[21]_i_2 (\m_V_load_2_reg_771_reg[21]_i_2 ),
        .\m_V_load_2_reg_771_reg[22]_i_2 (\m_V_load_2_reg_771_reg[22]_i_2 ),
        .\m_V_load_2_reg_771_reg[23]_i_2 (\m_V_load_2_reg_771_reg[23]_i_2 ),
        .\m_V_load_2_reg_771_reg[24]_i_2 (\m_V_load_2_reg_771_reg[24]_i_2 ),
        .\m_V_load_2_reg_771_reg[25]_i_2 (\m_V_load_2_reg_771_reg[25]_i_2 ),
        .\m_V_load_2_reg_771_reg[26]_i_2 (\m_V_load_2_reg_771_reg[26]_i_2 ),
        .\m_V_load_2_reg_771_reg[27]_i_2 (\m_V_load_2_reg_771_reg[27]_i_2 ),
        .\m_V_load_2_reg_771_reg[28]_i_2 (\m_V_load_2_reg_771_reg[28]_i_2 ),
        .\m_V_load_2_reg_771_reg[29]_i_2 (\m_V_load_2_reg_771_reg[29]_i_2 ),
        .\m_V_load_2_reg_771_reg[2]_i_2 (\m_V_load_2_reg_771_reg[2]_i_2 ),
        .\m_V_load_2_reg_771_reg[30]_i_2 (\m_V_load_2_reg_771_reg[30]_i_2 ),
        .\m_V_load_2_reg_771_reg[31]_i_2 (\m_V_load_2_reg_771_reg[31]_i_2 ),
        .\m_V_load_2_reg_771_reg[31]_i_3 (\m_V_load_2_reg_771_reg[31]_i_3 ),
        .\m_V_load_2_reg_771_reg[3]_i_2 (\m_V_load_2_reg_771_reg[3]_i_2 ),
        .\m_V_load_2_reg_771_reg[4]_i_2 (\m_V_load_2_reg_771_reg[4]_i_2 ),
        .\m_V_load_2_reg_771_reg[5]_i_2 (\m_V_load_2_reg_771_reg[5]_i_2 ),
        .\m_V_load_2_reg_771_reg[6]_i_2 (\m_V_load_2_reg_771_reg[6]_i_2 ),
        .\m_V_load_2_reg_771_reg[7]_i_2 (\m_V_load_2_reg_771_reg[7]_i_2 ),
        .\m_V_load_2_reg_771_reg[8]_i_2 (\m_V_load_2_reg_771_reg[8]_i_2 ),
        .\m_V_load_2_reg_771_reg[9]_i_2 (\m_V_load_2_reg_771_reg[9]_i_2 ),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10]_i_3 (\rdata_reg[10]_i_3 ),
        .\rdata_reg[11]_i_3 (\rdata_reg[11]_i_3 ),
        .\rdata_reg[12]_i_3 (\rdata_reg[12]_i_3 ),
        .\rdata_reg[13]_i_3 (\rdata_reg[13]_i_3 ),
        .\rdata_reg[14]_i_3 (\rdata_reg[14]_i_3 ),
        .\rdata_reg[15]_i_3 (\rdata_reg[15]_i_3 ),
        .\rdata_reg[16]_i_3 (\rdata_reg[16]_i_3 ),
        .\rdata_reg[17]_i_3 (\rdata_reg[17]_i_3 ),
        .\rdata_reg[18]_i_3 (\rdata_reg[18]_i_3 ),
        .\rdata_reg[19]_i_3 (\rdata_reg[19]_i_3 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3 ),
        .\rdata_reg[20]_i_3 (\rdata_reg[20]_i_3 ),
        .\rdata_reg[21]_i_3 (\rdata_reg[21]_i_3 ),
        .\rdata_reg[22]_i_3 (\rdata_reg[22]_i_3 ),
        .\rdata_reg[23]_i_3 (\rdata_reg[23]_i_3 ),
        .\rdata_reg[24]_i_3 (\rdata_reg[24]_i_3 ),
        .\rdata_reg[25]_i_3 (\rdata_reg[25]_i_3 ),
        .\rdata_reg[26]_i_3 (\rdata_reg[26]_i_3 ),
        .\rdata_reg[27]_i_3 (\rdata_reg[27]_i_3 ),
        .\rdata_reg[28]_i_3 (\rdata_reg[28]_i_3 ),
        .\rdata_reg[29]_i_3 (\rdata_reg[29]_i_3 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_4 ),
        .\rdata_reg[30]_i_3 (\rdata_reg[30]_i_3 ),
        .\rdata_reg[31] ({int_m_V_n_97,int_m_V_n_98,int_m_V_n_99,int_m_V_n_100,int_m_V_n_101,int_m_V_n_102,int_m_V_n_103,int_m_V_n_104,int_m_V_n_105,int_m_V_n_106,int_m_V_n_107,int_m_V_n_108,int_m_V_n_109,int_m_V_n_110,int_m_V_n_111,int_m_V_n_112,int_m_V_n_113,int_m_V_n_114,int_m_V_n_115,int_m_V_n_116,int_m_V_n_117,int_m_V_n_118,int_m_V_n_119,int_m_V_n_120,int_m_V_n_121,int_m_V_n_122,int_m_V_n_123,int_m_V_n_124,int_m_V_n_125,int_m_V_n_126,int_m_V_n_127,int_m_V_n_128}),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_0 ),
        .\rdata_reg[31]_i_6 (\rdata_reg[31]_i_6 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_4 ),
        .\rdata_reg[4]_i_3 (\rdata_reg[4]_i_3 ),
        .\rdata_reg[5]_i_3 (\rdata_reg[5]_i_3 ),
        .\rdata_reg[6]_i_3 (\rdata_reg[6]_i_3 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8]_i_3 (\rdata_reg[8]_i_3 ),
        .\rdata_reg[9]_i_3 (\rdata_reg[9]_i_3 ),
        .rstate(rstate),
        .s_axi_ctrl_ARADDR({s_axi_ctrl_ARADDR[6],s_axi_ctrl_ARADDR[4:2]}),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
  LUT5 #(
    .INIT(32'h00040000)) 
    int_m_V_read_i_1
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_ctrl_ARADDR[6]),
        .O(int_m_V_read0));
  FDRE int_m_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_m_V_read0),
        .Q(int_m_V_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    int_m_V_write_i_1
       (.I0(s_axi_ctrl_AWADDR[6]),
        .I1(s_axi_ctrl_AWVALID),
        .I2(out[0]),
        .I3(s_axi_ctrl_AWADDR[5]),
        .I4(s_axi_ctrl_WVALID),
        .I5(int_m_V_write_reg_n_0),
        .O(int_m_V_write_i_1_n_0));
  FDRE int_m_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_m_V_write_i_1_n_0),
        .Q(int_m_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [0]),
        .O(int_max_duty_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [10]),
        .O(int_max_duty_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [11]),
        .O(int_max_duty_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [12]),
        .O(int_max_duty_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [13]),
        .O(int_max_duty_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [14]),
        .O(int_max_duty_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [15]),
        .O(int_max_duty_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [16]),
        .O(int_max_duty_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [17]),
        .O(int_max_duty_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [18]),
        .O(int_max_duty_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [19]),
        .O(int_max_duty_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [1]),
        .O(int_max_duty_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [20]),
        .O(int_max_duty_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [21]),
        .O(int_max_duty_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [22]),
        .O(int_max_duty_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_796_reg[31] [23]),
        .O(int_max_duty_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [24]),
        .O(int_max_duty_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [25]),
        .O(int_max_duty_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [26]),
        .O(int_max_duty_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [27]),
        .O(int_max_duty_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [28]),
        .O(int_max_duty_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [29]),
        .O(int_max_duty_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [2]),
        .O(int_max_duty_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [30]),
        .O(int_max_duty_V0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_max_duty_V[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(\int_min_duty_V[31]_i_3_n_0 ),
        .I3(p_0_in[2]),
        .O(\int_max_duty_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_796_reg[31] [31]),
        .O(int_max_duty_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [3]),
        .O(int_max_duty_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [4]),
        .O(int_max_duty_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [5]),
        .O(int_max_duty_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [6]),
        .O(int_max_duty_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_796_reg[31] [7]),
        .O(int_max_duty_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [8]),
        .O(int_max_duty_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_796_reg[31] [9]),
        .O(int_max_duty_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[0]),
        .Q(\max_duty_V_read_reg_796_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[10]),
        .Q(\max_duty_V_read_reg_796_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[11]),
        .Q(\max_duty_V_read_reg_796_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[12]),
        .Q(\max_duty_V_read_reg_796_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[13]),
        .Q(\max_duty_V_read_reg_796_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[14]),
        .Q(\max_duty_V_read_reg_796_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[15]),
        .Q(\max_duty_V_read_reg_796_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[16]),
        .Q(\max_duty_V_read_reg_796_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[17]),
        .Q(\max_duty_V_read_reg_796_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[18]),
        .Q(\max_duty_V_read_reg_796_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[19]),
        .Q(\max_duty_V_read_reg_796_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[1]),
        .Q(\max_duty_V_read_reg_796_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[20]),
        .Q(\max_duty_V_read_reg_796_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[21]),
        .Q(\max_duty_V_read_reg_796_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[22]),
        .Q(\max_duty_V_read_reg_796_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[23]),
        .Q(\max_duty_V_read_reg_796_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[24]),
        .Q(\max_duty_V_read_reg_796_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[25]),
        .Q(\max_duty_V_read_reg_796_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[26]),
        .Q(\max_duty_V_read_reg_796_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[27]),
        .Q(\max_duty_V_read_reg_796_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[28]),
        .Q(\max_duty_V_read_reg_796_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[29]),
        .Q(\max_duty_V_read_reg_796_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[2]),
        .Q(\max_duty_V_read_reg_796_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[30]),
        .Q(\max_duty_V_read_reg_796_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[31]),
        .Q(\max_duty_V_read_reg_796_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[3]),
        .Q(\max_duty_V_read_reg_796_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[4]),
        .Q(\max_duty_V_read_reg_796_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[5]),
        .Q(\max_duty_V_read_reg_796_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[6]),
        .Q(\max_duty_V_read_reg_796_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[7]),
        .Q(\max_duty_V_read_reg_796_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[8]),
        .Q(\max_duty_V_read_reg_796_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[9]),
        .Q(\max_duty_V_read_reg_796_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [0]),
        .O(int_min_duty_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [10]),
        .O(int_min_duty_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [11]),
        .O(int_min_duty_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [12]),
        .O(int_min_duty_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [13]),
        .O(int_min_duty_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [14]),
        .O(int_min_duty_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [15]),
        .O(int_min_duty_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [16]),
        .O(int_min_duty_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [17]),
        .O(int_min_duty_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [18]),
        .O(int_min_duty_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [19]),
        .O(int_min_duty_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [1]),
        .O(int_min_duty_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [20]),
        .O(int_min_duty_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [21]),
        .O(int_min_duty_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [22]),
        .O(int_min_duty_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_803_reg[31] [23]),
        .O(int_min_duty_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [24]),
        .O(int_min_duty_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [25]),
        .O(int_min_duty_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [26]),
        .O(int_min_duty_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [27]),
        .O(int_min_duty_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [28]),
        .O(int_min_duty_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [29]),
        .O(int_min_duty_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [2]),
        .O(int_min_duty_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [30]),
        .O(int_min_duty_V0[30]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_min_duty_V[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(\int_min_duty_V[31]_i_3_n_0 ),
        .I3(p_0_in[2]),
        .O(\int_min_duty_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_803_reg[31] [31]),
        .O(int_min_duty_V0[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_min_duty_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_ctrl_WVALID),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\int_min_duty_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [3]),
        .O(int_min_duty_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [4]),
        .O(int_min_duty_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [5]),
        .O(int_min_duty_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [6]),
        .O(int_min_duty_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_803_reg[31] [7]),
        .O(int_min_duty_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [8]),
        .O(int_min_duty_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_803_reg[31] [9]),
        .O(int_min_duty_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[0]),
        .Q(\min_duty_V_read_reg_803_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[10]),
        .Q(\min_duty_V_read_reg_803_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[11]),
        .Q(\min_duty_V_read_reg_803_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[12]),
        .Q(\min_duty_V_read_reg_803_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[13]),
        .Q(\min_duty_V_read_reg_803_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[14]),
        .Q(\min_duty_V_read_reg_803_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[15]),
        .Q(\min_duty_V_read_reg_803_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[16]),
        .Q(\min_duty_V_read_reg_803_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[17]),
        .Q(\min_duty_V_read_reg_803_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[18]),
        .Q(\min_duty_V_read_reg_803_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[19]),
        .Q(\min_duty_V_read_reg_803_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[1]),
        .Q(\min_duty_V_read_reg_803_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[20]),
        .Q(\min_duty_V_read_reg_803_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[21]),
        .Q(\min_duty_V_read_reg_803_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[22]),
        .Q(\min_duty_V_read_reg_803_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[23]),
        .Q(\min_duty_V_read_reg_803_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[24]),
        .Q(\min_duty_V_read_reg_803_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[25]),
        .Q(\min_duty_V_read_reg_803_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[26]),
        .Q(\min_duty_V_read_reg_803_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[27]),
        .Q(\min_duty_V_read_reg_803_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[28]),
        .Q(\min_duty_V_read_reg_803_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[29]),
        .Q(\min_duty_V_read_reg_803_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[2]),
        .Q(\min_duty_V_read_reg_803_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[30]),
        .Q(\min_duty_V_read_reg_803_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[31]),
        .Q(\min_duty_V_read_reg_803_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[3]),
        .Q(\min_duty_V_read_reg_803_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[4]),
        .Q(\min_duty_V_read_reg_803_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[5]),
        .Q(\min_duty_V_read_reg_803_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[6]),
        .Q(\min_duty_V_read_reg_803_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[7]),
        .Q(\min_duty_V_read_reg_803_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[8]),
        .Q(\min_duty_V_read_reg_803_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[9]),
        .Q(\min_duty_V_read_reg_803_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [0]),
        .O(int_period_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [10]),
        .O(int_period_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [11]),
        .O(int_period_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [12]),
        .O(int_period_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [13]),
        .O(int_period_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [14]),
        .O(int_period_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [15]),
        .O(int_period_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [16]),
        .O(int_period_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [17]),
        .O(int_period_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [18]),
        .O(int_period_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [19]),
        .O(int_period_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [1]),
        .O(int_period_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [20]),
        .O(int_period_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [21]),
        .O(int_period_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [22]),
        .O(int_period_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\period_V_read_reg_791_reg[31] [23]),
        .O(int_period_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [24]),
        .O(int_period_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [25]),
        .O(int_period_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [26]),
        .O(int_period_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [27]),
        .O(int_period_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [28]),
        .O(int_period_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [29]),
        .O(int_period_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [2]),
        .O(int_period_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [30]),
        .O(int_period_V0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_period_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(p_0_in[2]),
        .I2(\int_period_V[31]_i_3_n_0 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(\int_period_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\period_V_read_reg_791_reg[31] [31]),
        .O(int_period_V0[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \int_period_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(s_axi_ctrl_WVALID),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_period_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [3]),
        .O(int_period_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [4]),
        .O(int_period_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [5]),
        .O(int_period_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [6]),
        .O(int_period_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\period_V_read_reg_791_reg[31] [7]),
        .O(int_period_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [8]),
        .O(int_period_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\period_V_read_reg_791_reg[31] [9]),
        .O(int_period_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[0]),
        .Q(\period_V_read_reg_791_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[10]),
        .Q(\period_V_read_reg_791_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[11]),
        .Q(\period_V_read_reg_791_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[12]),
        .Q(\period_V_read_reg_791_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[13]),
        .Q(\period_V_read_reg_791_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[14]),
        .Q(\period_V_read_reg_791_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[15]),
        .Q(\period_V_read_reg_791_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[16]),
        .Q(\period_V_read_reg_791_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[17]),
        .Q(\period_V_read_reg_791_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[18]),
        .Q(\period_V_read_reg_791_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[19]),
        .Q(\period_V_read_reg_791_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[1]),
        .Q(\period_V_read_reg_791_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[20]),
        .Q(\period_V_read_reg_791_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[21]),
        .Q(\period_V_read_reg_791_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[22]),
        .Q(\period_V_read_reg_791_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[23]),
        .Q(\period_V_read_reg_791_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[24]),
        .Q(\period_V_read_reg_791_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[25]),
        .Q(\period_V_read_reg_791_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[26]),
        .Q(\period_V_read_reg_791_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[27]),
        .Q(\period_V_read_reg_791_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[28]),
        .Q(\period_V_read_reg_791_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[29]),
        .Q(\period_V_read_reg_791_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[2]),
        .Q(\period_V_read_reg_791_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[30]),
        .Q(\period_V_read_reg_791_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[31]),
        .Q(\period_V_read_reg_791_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[3]),
        .Q(\period_V_read_reg_791_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[4]),
        .Q(\period_V_read_reg_791_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[5]),
        .Q(\period_V_read_reg_791_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[6]),
        .Q(\period_V_read_reg_791_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[7]),
        .Q(\period_V_read_reg_791_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[8]),
        .Q(\period_V_read_reg_791_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[9]),
        .Q(\period_V_read_reg_791_reg[31] [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(p_1_in),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \m_V_load_2_reg_771[31]_i_4 
       (.I0(ADDRARDADDR),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(m_V_ce0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[31]_i_8_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\period_V_read_reg_791_reg[31] [0]),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\max_duty_V_read_reg_796_reg[31] [0]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\min_duty_V_read_reg_803_reg[31] [0]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[10]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [10]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [10]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[11]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [11]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [11]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[12]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [12]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [12]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[13]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [13]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [13]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[14]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [14]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [14]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[15]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [15]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [15]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[16]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [16]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [16]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[17]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [17]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [17]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[18]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [18]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [18]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[19]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [19]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [19]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_4 
       (.I0(p_1_in),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(int_ap_done),
        .I4(\rdata[31]_i_8_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\period_V_read_reg_791_reg[31] [1]),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\max_duty_V_read_reg_796_reg[31] [1]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\min_duty_V_read_reg_803_reg[31] [1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[20]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [20]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [20]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[21]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [21]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [21]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[22]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [22]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [22]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[23]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [23]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [23]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[24]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [24]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [24]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[25]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [25]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [25]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[26]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [26]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [26]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[27]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [27]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [27]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[28]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [28]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [28]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[29]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [29]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [29]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(int_ap_idle),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(\rdata[2]_i_5_n_0 ),
        .I5(s_axi_ctrl_ARADDR[6]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_5 
       (.I0(\period_V_read_reg_791_reg[31] [2]),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\max_duty_V_read_reg_796_reg[31] [2]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\min_duty_V_read_reg_803_reg[31] [2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[30]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [30]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [30]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_ctrl_ARVALID),
        .I3(int_m_V_read),
        .O(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_10 
       (.I0(s_axi_ctrl_WVALID),
        .I1(int_m_V_write_reg_n_0),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_ctrl_ARVALID),
        .O(\rdata_reg[31]_i_5 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [31]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [31]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_4 
       (.I0(s_axi_ctrl_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[31]_i_7 
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[0]),
        .I3(s_axi_ctrl_ARADDR[1]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_8 
       (.I0(s_axi_ctrl_ARADDR[1]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[5]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[0]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_9 
       (.I0(s_axi_ctrl_ARADDR[1]),
        .I1(s_axi_ctrl_ARADDR[0]),
        .I2(s_axi_ctrl_ARADDR[5]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(\rdata[3]_i_5_n_0 ),
        .I5(s_axi_ctrl_ARADDR[6]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_5 
       (.I0(\period_V_read_reg_791_reg[31] [3]),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\max_duty_V_read_reg_796_reg[31] [3]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\min_duty_V_read_reg_803_reg[31] [3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[4]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [4]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [4]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[5]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [5]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [5]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[6]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [6]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [6]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(data0),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(\rdata[7]_i_5_n_0 ),
        .I5(s_axi_ctrl_ARADDR[6]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\period_V_read_reg_791_reg[31] [7]),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\max_duty_V_read_reg_796_reg[31] [7]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\min_duty_V_read_reg_803_reg[31] [7]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[8]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [8]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [8]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[9]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\min_duty_V_read_reg_803_reg[31] [9]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\max_duty_V_read_reg_796_reg[31] [9]),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\period_V_read_reg_791_reg[31] [9]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_128),
        .Q(s_axi_ctrl_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(\rdata[31]_i_7_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_118),
        .Q(s_axi_ctrl_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_117),
        .Q(s_axi_ctrl_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_116),
        .Q(s_axi_ctrl_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_115),
        .Q(s_axi_ctrl_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_114),
        .Q(s_axi_ctrl_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_113),
        .Q(s_axi_ctrl_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_112),
        .Q(s_axi_ctrl_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_111),
        .Q(s_axi_ctrl_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_110),
        .Q(s_axi_ctrl_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_109),
        .Q(s_axi_ctrl_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_127),
        .Q(s_axi_ctrl_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\rdata[1]_i_5_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(\rdata[31]_i_7_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_108),
        .Q(s_axi_ctrl_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_107),
        .Q(s_axi_ctrl_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_106),
        .Q(s_axi_ctrl_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_105),
        .Q(s_axi_ctrl_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_104),
        .Q(s_axi_ctrl_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_103),
        .Q(s_axi_ctrl_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_102),
        .Q(s_axi_ctrl_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_101),
        .Q(s_axi_ctrl_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_100),
        .Q(s_axi_ctrl_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_99),
        .Q(s_axi_ctrl_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_126),
        .Q(s_axi_ctrl_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_98),
        .Q(s_axi_ctrl_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_97),
        .Q(s_axi_ctrl_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_125),
        .Q(s_axi_ctrl_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_124),
        .Q(s_axi_ctrl_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_123),
        .Q(s_axi_ctrl_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_122),
        .Q(s_axi_ctrl_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_121),
        .Q(s_axi_ctrl_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_120),
        .Q(s_axi_ctrl_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_119),
        .Q(s_axi_ctrl_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_ctrl_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_ctrl_RREADY),
        .I3(int_m_V_read),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_ctrl_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_ctrl_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_ctrl_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(int_m_V_read),
        .I2(rstate[1]),
        .O(s_axi_ctrl_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(out[0]),
        .I1(s_axi_ctrl_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    D,
    \rdata_reg[31] ,
    ap_clk,
    s_axi_ctrl_WDATA,
    \m_V_load_2_reg_771_reg[31]_i_2 ,
    \m_V_load_2_reg_771_reg[0]_i_2 ,
    \m_V_load_2_reg_771_reg[1]_i_2 ,
    \m_V_load_2_reg_771_reg[2]_i_2 ,
    \m_V_load_2_reg_771_reg[3]_i_2 ,
    \m_V_load_2_reg_771_reg[4]_i_2 ,
    \m_V_load_2_reg_771_reg[5]_i_2 ,
    \m_V_load_2_reg_771_reg[6]_i_2 ,
    \m_V_load_2_reg_771_reg[7]_i_2 ,
    \m_V_load_2_reg_771_reg[8]_i_2 ,
    \m_V_load_2_reg_771_reg[9]_i_2 ,
    \m_V_load_2_reg_771_reg[10]_i_2 ,
    \m_V_load_2_reg_771_reg[11]_i_2 ,
    \m_V_load_2_reg_771_reg[12]_i_2 ,
    \m_V_load_2_reg_771_reg[13]_i_2 ,
    \m_V_load_2_reg_771_reg[14]_i_2 ,
    \m_V_load_2_reg_771_reg[15]_i_2 ,
    \m_V_load_2_reg_771_reg[16]_i_2 ,
    \m_V_load_2_reg_771_reg[17]_i_2 ,
    \m_V_load_2_reg_771_reg[18]_i_2 ,
    \m_V_load_2_reg_771_reg[19]_i_2 ,
    \m_V_load_2_reg_771_reg[20]_i_2 ,
    \m_V_load_2_reg_771_reg[21]_i_2 ,
    \m_V_load_2_reg_771_reg[22]_i_2 ,
    \m_V_load_2_reg_771_reg[23]_i_2 ,
    \m_V_load_2_reg_771_reg[24]_i_2 ,
    \m_V_load_2_reg_771_reg[25]_i_2 ,
    \m_V_load_2_reg_771_reg[26]_i_2 ,
    \m_V_load_2_reg_771_reg[27]_i_2 ,
    \m_V_load_2_reg_771_reg[28]_i_2 ,
    \m_V_load_2_reg_771_reg[29]_i_2 ,
    \m_V_load_2_reg_771_reg[30]_i_2 ,
    \m_V_load_2_reg_771_reg[31]_i_3 ,
    \rdata_reg[31]_i_5 ,
    \rdata_reg[2]_i_4 ,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[7]_i_4 ,
    \int_isr_reg[0] ,
    s_axi_ctrl_ARADDR,
    ar_hs__0,
    \rdata_reg[0]_i_3 ,
    \int_isr_reg[1] ,
    \rdata_reg[1]_i_3 ,
    int_ap_idle_reg,
    int_ap_ready_reg,
    \int_min_duty_V_reg[4] ,
    \rdata_reg[4]_i_3 ,
    \int_min_duty_V_reg[5] ,
    \rdata_reg[5]_i_3 ,
    \int_min_duty_V_reg[6] ,
    \rdata_reg[6]_i_3 ,
    int_auto_restart_reg,
    \int_min_duty_V_reg[8] ,
    \rdata_reg[8]_i_3 ,
    \int_min_duty_V_reg[9] ,
    \rdata_reg[9]_i_3 ,
    \int_min_duty_V_reg[10] ,
    \rdata_reg[10]_i_3 ,
    \int_min_duty_V_reg[11] ,
    \rdata_reg[11]_i_3 ,
    \int_min_duty_V_reg[12] ,
    \rdata_reg[12]_i_3 ,
    \int_min_duty_V_reg[13] ,
    \rdata_reg[13]_i_3 ,
    \int_min_duty_V_reg[14] ,
    \rdata_reg[14]_i_3 ,
    \int_min_duty_V_reg[15] ,
    \rdata_reg[15]_i_3 ,
    \int_min_duty_V_reg[16] ,
    \rdata_reg[16]_i_3 ,
    \int_min_duty_V_reg[17] ,
    \rdata_reg[17]_i_3 ,
    \int_min_duty_V_reg[18] ,
    \rdata_reg[18]_i_3 ,
    \int_min_duty_V_reg[19] ,
    \rdata_reg[19]_i_3 ,
    \int_min_duty_V_reg[20] ,
    \rdata_reg[20]_i_3 ,
    \int_min_duty_V_reg[21] ,
    \rdata_reg[21]_i_3 ,
    \int_min_duty_V_reg[22] ,
    \rdata_reg[22]_i_3 ,
    \int_min_duty_V_reg[23] ,
    \rdata_reg[23]_i_3 ,
    \int_min_duty_V_reg[24] ,
    \rdata_reg[24]_i_3 ,
    \int_min_duty_V_reg[25] ,
    \rdata_reg[25]_i_3 ,
    \int_min_duty_V_reg[26] ,
    \rdata_reg[26]_i_3 ,
    \int_min_duty_V_reg[27] ,
    \rdata_reg[27]_i_3 ,
    \int_min_duty_V_reg[28] ,
    \rdata_reg[28]_i_3 ,
    \int_min_duty_V_reg[29] ,
    \rdata_reg[29]_i_3 ,
    \int_min_duty_V_reg[30] ,
    \rdata_reg[30]_i_3 ,
    \int_min_duty_V_reg[31] ,
    \rdata_reg[31]_i_6 ,
    s_axi_ctrl_ARVALID,
    rstate,
    Q,
    \ap_CS_fsm_reg[5] ,
    s_axi_ctrl_WSTRB,
    int_m_V_write_reg,
    s_axi_ctrl_WVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output [31:0]D;
  output [31:0]\rdata_reg[31] ;
  input ap_clk;
  input [31:0]s_axi_ctrl_WDATA;
  input \m_V_load_2_reg_771_reg[31]_i_2 ;
  input \m_V_load_2_reg_771_reg[0]_i_2 ;
  input \m_V_load_2_reg_771_reg[1]_i_2 ;
  input \m_V_load_2_reg_771_reg[2]_i_2 ;
  input \m_V_load_2_reg_771_reg[3]_i_2 ;
  input \m_V_load_2_reg_771_reg[4]_i_2 ;
  input \m_V_load_2_reg_771_reg[5]_i_2 ;
  input \m_V_load_2_reg_771_reg[6]_i_2 ;
  input \m_V_load_2_reg_771_reg[7]_i_2 ;
  input \m_V_load_2_reg_771_reg[8]_i_2 ;
  input \m_V_load_2_reg_771_reg[9]_i_2 ;
  input \m_V_load_2_reg_771_reg[10]_i_2 ;
  input \m_V_load_2_reg_771_reg[11]_i_2 ;
  input \m_V_load_2_reg_771_reg[12]_i_2 ;
  input \m_V_load_2_reg_771_reg[13]_i_2 ;
  input \m_V_load_2_reg_771_reg[14]_i_2 ;
  input \m_V_load_2_reg_771_reg[15]_i_2 ;
  input \m_V_load_2_reg_771_reg[16]_i_2 ;
  input \m_V_load_2_reg_771_reg[17]_i_2 ;
  input \m_V_load_2_reg_771_reg[18]_i_2 ;
  input \m_V_load_2_reg_771_reg[19]_i_2 ;
  input \m_V_load_2_reg_771_reg[20]_i_2 ;
  input \m_V_load_2_reg_771_reg[21]_i_2 ;
  input \m_V_load_2_reg_771_reg[22]_i_2 ;
  input \m_V_load_2_reg_771_reg[23]_i_2 ;
  input \m_V_load_2_reg_771_reg[24]_i_2 ;
  input \m_V_load_2_reg_771_reg[25]_i_2 ;
  input \m_V_load_2_reg_771_reg[26]_i_2 ;
  input \m_V_load_2_reg_771_reg[27]_i_2 ;
  input \m_V_load_2_reg_771_reg[28]_i_2 ;
  input \m_V_load_2_reg_771_reg[29]_i_2 ;
  input \m_V_load_2_reg_771_reg[30]_i_2 ;
  input \m_V_load_2_reg_771_reg[31]_i_3 ;
  input \rdata_reg[31]_i_5 ;
  input \rdata_reg[2]_i_4 ;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[7]_i_4 ;
  input \int_isr_reg[0] ;
  input [3:0]s_axi_ctrl_ARADDR;
  input ar_hs__0;
  input \rdata_reg[0]_i_3 ;
  input \int_isr_reg[1] ;
  input \rdata_reg[1]_i_3 ;
  input int_ap_idle_reg;
  input int_ap_ready_reg;
  input \int_min_duty_V_reg[4] ;
  input \rdata_reg[4]_i_3 ;
  input \int_min_duty_V_reg[5] ;
  input \rdata_reg[5]_i_3 ;
  input \int_min_duty_V_reg[6] ;
  input \rdata_reg[6]_i_3 ;
  input int_auto_restart_reg;
  input \int_min_duty_V_reg[8] ;
  input \rdata_reg[8]_i_3 ;
  input \int_min_duty_V_reg[9] ;
  input \rdata_reg[9]_i_3 ;
  input \int_min_duty_V_reg[10] ;
  input \rdata_reg[10]_i_3 ;
  input \int_min_duty_V_reg[11] ;
  input \rdata_reg[11]_i_3 ;
  input \int_min_duty_V_reg[12] ;
  input \rdata_reg[12]_i_3 ;
  input \int_min_duty_V_reg[13] ;
  input \rdata_reg[13]_i_3 ;
  input \int_min_duty_V_reg[14] ;
  input \rdata_reg[14]_i_3 ;
  input \int_min_duty_V_reg[15] ;
  input \rdata_reg[15]_i_3 ;
  input \int_min_duty_V_reg[16] ;
  input \rdata_reg[16]_i_3 ;
  input \int_min_duty_V_reg[17] ;
  input \rdata_reg[17]_i_3 ;
  input \int_min_duty_V_reg[18] ;
  input \rdata_reg[18]_i_3 ;
  input \int_min_duty_V_reg[19] ;
  input \rdata_reg[19]_i_3 ;
  input \int_min_duty_V_reg[20] ;
  input \rdata_reg[20]_i_3 ;
  input \int_min_duty_V_reg[21] ;
  input \rdata_reg[21]_i_3 ;
  input \int_min_duty_V_reg[22] ;
  input \rdata_reg[22]_i_3 ;
  input \int_min_duty_V_reg[23] ;
  input \rdata_reg[23]_i_3 ;
  input \int_min_duty_V_reg[24] ;
  input \rdata_reg[24]_i_3 ;
  input \int_min_duty_V_reg[25] ;
  input \rdata_reg[25]_i_3 ;
  input \int_min_duty_V_reg[26] ;
  input \rdata_reg[26]_i_3 ;
  input \int_min_duty_V_reg[27] ;
  input \rdata_reg[27]_i_3 ;
  input \int_min_duty_V_reg[28] ;
  input \rdata_reg[28]_i_3 ;
  input \int_min_duty_V_reg[29] ;
  input \rdata_reg[29]_i_3 ;
  input \int_min_duty_V_reg[30] ;
  input \rdata_reg[30]_i_3 ;
  input \int_min_duty_V_reg[31] ;
  input \rdata_reg[31]_i_6 ;
  input s_axi_ctrl_ARVALID;
  input [1:0]rstate;
  input [2:0]Q;
  input [4:0]\ap_CS_fsm_reg[5] ;
  input [3:0]s_axi_ctrl_WSTRB;
  input int_m_V_write_reg;
  input s_axi_ctrl_WVALID;

  wire [0:0]ADDRARDADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire [4:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ar_hs__0;
  wire \gen_write[1].mem_reg_i_10_n_0 ;
  wire \gen_write[1].mem_reg_i_2_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_i_9_n_0 ;
  wire int_ap_idle_reg;
  wire int_ap_ready_reg;
  wire int_auto_restart_reg;
  wire \int_isr_reg[0] ;
  wire \int_isr_reg[1] ;
  wire [2:0]int_m_V_address1;
  wire [7:2]int_m_V_q1;
  wire int_m_V_write_reg;
  wire \int_min_duty_V_reg[10] ;
  wire \int_min_duty_V_reg[11] ;
  wire \int_min_duty_V_reg[12] ;
  wire \int_min_duty_V_reg[13] ;
  wire \int_min_duty_V_reg[14] ;
  wire \int_min_duty_V_reg[15] ;
  wire \int_min_duty_V_reg[16] ;
  wire \int_min_duty_V_reg[17] ;
  wire \int_min_duty_V_reg[18] ;
  wire \int_min_duty_V_reg[19] ;
  wire \int_min_duty_V_reg[20] ;
  wire \int_min_duty_V_reg[21] ;
  wire \int_min_duty_V_reg[22] ;
  wire \int_min_duty_V_reg[23] ;
  wire \int_min_duty_V_reg[24] ;
  wire \int_min_duty_V_reg[25] ;
  wire \int_min_duty_V_reg[26] ;
  wire \int_min_duty_V_reg[27] ;
  wire \int_min_duty_V_reg[28] ;
  wire \int_min_duty_V_reg[29] ;
  wire \int_min_duty_V_reg[30] ;
  wire \int_min_duty_V_reg[31] ;
  wire \int_min_duty_V_reg[4] ;
  wire \int_min_duty_V_reg[5] ;
  wire \int_min_duty_V_reg[6] ;
  wire \int_min_duty_V_reg[8] ;
  wire \int_min_duty_V_reg[9] ;
  wire [0:0]m_V_address0;
  wire \m_V_load_2_reg_771_reg[0]_i_2 ;
  wire \m_V_load_2_reg_771_reg[10]_i_2 ;
  wire \m_V_load_2_reg_771_reg[11]_i_2 ;
  wire \m_V_load_2_reg_771_reg[12]_i_2 ;
  wire \m_V_load_2_reg_771_reg[13]_i_2 ;
  wire \m_V_load_2_reg_771_reg[14]_i_2 ;
  wire \m_V_load_2_reg_771_reg[15]_i_2 ;
  wire \m_V_load_2_reg_771_reg[16]_i_2 ;
  wire \m_V_load_2_reg_771_reg[17]_i_2 ;
  wire \m_V_load_2_reg_771_reg[18]_i_2 ;
  wire \m_V_load_2_reg_771_reg[19]_i_2 ;
  wire \m_V_load_2_reg_771_reg[1]_i_2 ;
  wire \m_V_load_2_reg_771_reg[20]_i_2 ;
  wire \m_V_load_2_reg_771_reg[21]_i_2 ;
  wire \m_V_load_2_reg_771_reg[22]_i_2 ;
  wire \m_V_load_2_reg_771_reg[23]_i_2 ;
  wire \m_V_load_2_reg_771_reg[24]_i_2 ;
  wire \m_V_load_2_reg_771_reg[25]_i_2 ;
  wire \m_V_load_2_reg_771_reg[26]_i_2 ;
  wire \m_V_load_2_reg_771_reg[27]_i_2 ;
  wire \m_V_load_2_reg_771_reg[28]_i_2 ;
  wire \m_V_load_2_reg_771_reg[29]_i_2 ;
  wire \m_V_load_2_reg_771_reg[2]_i_2 ;
  wire \m_V_load_2_reg_771_reg[30]_i_2 ;
  wire \m_V_load_2_reg_771_reg[31]_i_2 ;
  wire \m_V_load_2_reg_771_reg[31]_i_3 ;
  wire \m_V_load_2_reg_771_reg[3]_i_2 ;
  wire \m_V_load_2_reg_771_reg[4]_i_2 ;
  wire \m_V_load_2_reg_771_reg[5]_i_2 ;
  wire \m_V_load_2_reg_771_reg[6]_i_2 ;
  wire \m_V_load_2_reg_771_reg[7]_i_2 ;
  wire \m_V_load_2_reg_771_reg[8]_i_2 ;
  wire \m_V_load_2_reg_771_reg[9]_i_2 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_3 ;
  wire \rdata_reg[11]_i_3 ;
  wire \rdata_reg[12]_i_3 ;
  wire \rdata_reg[13]_i_3 ;
  wire \rdata_reg[14]_i_3 ;
  wire \rdata_reg[15]_i_3 ;
  wire \rdata_reg[16]_i_3 ;
  wire \rdata_reg[17]_i_3 ;
  wire \rdata_reg[18]_i_3 ;
  wire \rdata_reg[19]_i_3 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_3 ;
  wire \rdata_reg[21]_i_3 ;
  wire \rdata_reg[22]_i_3 ;
  wire \rdata_reg[23]_i_3 ;
  wire \rdata_reg[24]_i_3 ;
  wire \rdata_reg[25]_i_3 ;
  wire \rdata_reg[26]_i_3 ;
  wire \rdata_reg[27]_i_3 ;
  wire \rdata_reg[28]_i_3 ;
  wire \rdata_reg[29]_i_3 ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[30]_i_3 ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[31]_i_6 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[4]_i_3 ;
  wire \rdata_reg[5]_i_3 ;
  wire \rdata_reg[6]_i_3 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_3 ;
  wire \rdata_reg[9]_i_3 ;
  wire [1:0]rstate;
  wire [3:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,\gen_write[1].mem_reg_i_2_n_0 ,m_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_m_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_ctrl_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 ,\gen_write[1].mem_reg_i_9_n_0 ,\gen_write[1].mem_reg_i_10_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(\ap_CS_fsm_reg[5] [3]),
        .I1(\ap_CS_fsm_reg[5] [4]),
        .O(ADDRARDADDR));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(int_m_V_write_reg),
        .I2(s_axi_ctrl_WVALID),
        .O(\gen_write[1].mem_reg_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(\ap_CS_fsm_reg[5] [2]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [4]),
        .I3(\ap_CS_fsm_reg[5] [3]),
        .O(\gen_write[1].mem_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(\ap_CS_fsm_reg[5] [4]),
        .I1(\ap_CS_fsm_reg[5] [2]),
        .I2(\ap_CS_fsm_reg[5] [1]),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(\ap_CS_fsm_reg[5] [3]),
        .O(m_V_address0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_ctrl_ARADDR[2]),
        .I1(s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[2]),
        .O(int_m_V_address1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_ctrl_ARADDR[1]),
        .I1(s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[1]),
        .O(int_m_V_address1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[0]),
        .O(int_m_V_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_ctrl_WSTRB[3]),
        .I1(int_m_V_write_reg),
        .I2(s_axi_ctrl_WVALID),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_ctrl_WSTRB[2]),
        .I1(int_m_V_write_reg),
        .I2(s_axi_ctrl_WVALID),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_ctrl_WSTRB[1]),
        .I1(int_m_V_write_reg),
        .I2(s_axi_ctrl_WVALID),
        .O(\gen_write[1].mem_reg_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[0]_i_2 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[10]_i_1 
       (.I0(DOADO[10]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[10]_i_2 ),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[11]_i_1 
       (.I0(DOADO[11]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[11]_i_2 ),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[12]_i_1 
       (.I0(DOADO[12]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[12]_i_2 ),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[13]_i_1 
       (.I0(DOADO[13]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[13]_i_2 ),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[14]_i_1 
       (.I0(DOADO[14]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[14]_i_2 ),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[15]_i_1 
       (.I0(DOADO[15]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[15]_i_2 ),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[16]_i_1 
       (.I0(DOADO[16]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[16]_i_2 ),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[17]_i_1 
       (.I0(DOADO[17]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[17]_i_2 ),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[18]_i_1 
       (.I0(DOADO[18]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[18]_i_2 ),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[19]_i_1 
       (.I0(DOADO[19]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[19]_i_2 ),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[1]_i_2 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[20]_i_1 
       (.I0(DOADO[20]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[20]_i_2 ),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[21]_i_1 
       (.I0(DOADO[21]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[21]_i_2 ),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[22]_i_1 
       (.I0(DOADO[22]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[22]_i_2 ),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[23]_i_1 
       (.I0(DOADO[23]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[23]_i_2 ),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[24]_i_1 
       (.I0(DOADO[24]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[24]_i_2 ),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[25]_i_1 
       (.I0(DOADO[25]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[25]_i_2 ),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[26]_i_1 
       (.I0(DOADO[26]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[26]_i_2 ),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[27]_i_1 
       (.I0(DOADO[27]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[27]_i_2 ),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[28]_i_1 
       (.I0(DOADO[28]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[28]_i_2 ),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[29]_i_1 
       (.I0(DOADO[29]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[29]_i_2 ),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[2]_i_2 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[30]_i_1 
       (.I0(DOADO[30]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[30]_i_2 ),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[31]_i_1 
       (.I0(DOADO[31]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[31]_i_3 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[3]_i_2 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[4]_i_2 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[5]_i_2 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[6]_i_2 ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[7]_i_2 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[8]_i_1 
       (.I0(DOADO[8]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[8]_i_2 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_V_load_2_reg_771[9]_i_1 
       (.I0(DOADO[9]),
        .I1(\m_V_load_2_reg_771_reg[31]_i_2 ),
        .I2(\m_V_load_2_reg_771_reg[9]_i_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[0]_i_1 
       (.I0(\int_isr_reg[0] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[0]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[0]_i_3 ),
        .O(\rdata_reg[31] [0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[10]_i_1 
       (.I0(\int_min_duty_V_reg[10] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[10]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[10]_i_3 ),
        .O(\rdata_reg[31] [10]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[11]_i_1 
       (.I0(\int_min_duty_V_reg[11] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[11]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[11]_i_3 ),
        .O(\rdata_reg[31] [11]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[12]_i_1 
       (.I0(\int_min_duty_V_reg[12] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[12]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[12]_i_3 ),
        .O(\rdata_reg[31] [12]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[13]_i_1 
       (.I0(\int_min_duty_V_reg[13] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[13]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[13]_i_3 ),
        .O(\rdata_reg[31] [13]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[14]_i_1 
       (.I0(\int_min_duty_V_reg[14] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[14]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[14]_i_3 ),
        .O(\rdata_reg[31] [14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[15]_i_1 
       (.I0(\int_min_duty_V_reg[15] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[15]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[15]_i_3 ),
        .O(\rdata_reg[31] [15]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[16]_i_1 
       (.I0(\int_min_duty_V_reg[16] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[16]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[16]_i_3 ),
        .O(\rdata_reg[31] [16]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[17]_i_1 
       (.I0(\int_min_duty_V_reg[17] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[17]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[17]_i_3 ),
        .O(\rdata_reg[31] [17]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[18]_i_1 
       (.I0(\int_min_duty_V_reg[18] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[18]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[18]_i_3 ),
        .O(\rdata_reg[31] [18]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[19]_i_1 
       (.I0(\int_min_duty_V_reg[19] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[19]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[19]_i_3 ),
        .O(\rdata_reg[31] [19]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\int_isr_reg[1] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[1]_i_3 ),
        .O(\rdata_reg[31] [1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[20]_i_1 
       (.I0(\int_min_duty_V_reg[20] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[20]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[20]_i_3 ),
        .O(\rdata_reg[31] [20]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[21]_i_1 
       (.I0(\int_min_duty_V_reg[21] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[21]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[21]_i_3 ),
        .O(\rdata_reg[31] [21]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[22]_i_1 
       (.I0(\int_min_duty_V_reg[22] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[22]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[22]_i_3 ),
        .O(\rdata_reg[31] [22]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[23]_i_1 
       (.I0(\int_min_duty_V_reg[23] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[23]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[23]_i_3 ),
        .O(\rdata_reg[31] [23]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[24]_i_1 
       (.I0(\int_min_duty_V_reg[24] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[24]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[24]_i_3 ),
        .O(\rdata_reg[31] [24]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[25]_i_1 
       (.I0(\int_min_duty_V_reg[25] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[25]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[25]_i_3 ),
        .O(\rdata_reg[31] [25]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[26]_i_1 
       (.I0(\int_min_duty_V_reg[26] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[26]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[26]_i_3 ),
        .O(\rdata_reg[31] [26]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[27]_i_1 
       (.I0(\int_min_duty_V_reg[27] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[27]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[27]_i_3 ),
        .O(\rdata_reg[31] [27]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[28]_i_1 
       (.I0(\int_min_duty_V_reg[28] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[28]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[28]_i_3 ),
        .O(\rdata_reg[31] [28]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[29]_i_1 
       (.I0(\int_min_duty_V_reg[29] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[29]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[29]_i_3 ),
        .O(\rdata_reg[31] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(\rdata_reg[31]_i_5 ),
        .I2(\rdata_reg[2]_i_4 ),
        .O(int_m_V_q1[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[30]_i_1 
       (.I0(\int_min_duty_V_reg[30] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[30]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[30]_i_3 ),
        .O(\rdata_reg[31] [30]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[31]_i_2 
       (.I0(\int_min_duty_V_reg[31] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[31]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[31]_i_6 ),
        .O(\rdata_reg[31] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(DOBDO[3]),
        .I1(\rdata_reg[31]_i_5 ),
        .I2(\rdata_reg[3]_i_4 ),
        .O(int_m_V_q1[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[4]_i_1 
       (.I0(\int_min_duty_V_reg[4] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[4]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[4]_i_3 ),
        .O(\rdata_reg[31] [4]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[5]_i_1 
       (.I0(\int_min_duty_V_reg[5] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[5]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[5]_i_3 ),
        .O(\rdata_reg[31] [5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[6]_i_1 
       (.I0(\int_min_duty_V_reg[6] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[6]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[6]_i_3 ),
        .O(\rdata_reg[31] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\rdata_reg[31]_i_5 ),
        .I2(\rdata_reg[7]_i_4 ),
        .O(int_m_V_q1[7]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[8]_i_1 
       (.I0(\int_min_duty_V_reg[8] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[8]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[8]_i_3 ),
        .O(\rdata_reg[31] [8]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\int_min_duty_V_reg[9] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(ar_hs__0),
        .I3(DOBDO[9]),
        .I4(\rdata_reg[31]_i_5 ),
        .I5(\rdata_reg[9]_i_3 ),
        .O(\rdata_reg[31] [9]));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(int_m_V_q1[2]),
        .I1(int_ap_idle_reg),
        .O(\rdata_reg[31] [2]),
        .S(ar_hs__0));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(int_m_V_q1[3]),
        .I1(int_ap_ready_reg),
        .O(\rdata_reg[31] [3]),
        .S(ar_hs__0));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(int_m_V_q1[7]),
        .I1(int_auto_restart_reg),
        .O(\rdata_reg[31] [7]),
        .S(ar_hs__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [32:0]\r_V_reg_820_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0 pwm_mul_33s_32ns_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\r_V_reg_820_reg[32] (\r_V_reg_820_reg[32] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_33s_32ns_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14
   (buff4_reg,
    Q,
    \r_V_reg_820_reg[32] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [31:0]Q;
  input [32:0]\r_V_reg_820_reg[32] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [32:17]a_reg0;
  wire ap_clk;
  wire [31:0]b_reg0;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [14:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [32:0]\r_V_reg_820_reg[32] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_reg_820_reg[32] [32]),
        .Q(a_reg0[32]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[17]),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[27]),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[28]),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[28]),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[29]),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[29]),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[30]),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[30]),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[31]),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[31]),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[32]),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[18]),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[19]),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[20]),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[21]),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[22]),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[23]),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[24]),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[25]),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[26]),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_820_reg[32] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,b_reg0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[32],a_reg0[32],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_pwm_0_0,pwm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pwm,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ctrl_AWADDR,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_BRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    out_V);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR" *) input [6:0]s_axi_ctrl_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID" *) input s_axi_ctrl_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY" *) output s_axi_ctrl_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA" *) input [31:0]s_axi_ctrl_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB" *) input [3:0]s_axi_ctrl_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID" *) input s_axi_ctrl_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY" *) output s_axi_ctrl_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP" *) output [1:0]s_axi_ctrl_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID" *) output s_axi_ctrl_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY" *) input s_axi_ctrl_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR" *) input [6:0]s_axi_ctrl_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID" *) input s_axi_ctrl_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY" *) output s_axi_ctrl_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA" *) output [31:0]s_axi_ctrl_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP" *) output [1:0]s_axi_ctrl_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID" *) output s_axi_ctrl_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_ctrl_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, PortType data, PortType.PROP_SRC false" *) output [5:0]out_V;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]out_V;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [1:0]s_axi_ctrl_BRESP;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire [1:0]s_axi_ctrl_RRESP;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;

  (* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "19'b0000000000000000001" *) 
  (* ap_ST_fsm_state10 = "19'b0000000001000000000" *) 
  (* ap_ST_fsm_state11 = "19'b0000000010000000000" *) 
  (* ap_ST_fsm_state12 = "19'b0000000100000000000" *) 
  (* ap_ST_fsm_state13 = "19'b0000001000000000000" *) 
  (* ap_ST_fsm_state14 = "19'b0000010000000000000" *) 
  (* ap_ST_fsm_state15 = "19'b0000100000000000000" *) 
  (* ap_ST_fsm_state16 = "19'b0001000000000000000" *) 
  (* ap_ST_fsm_state17 = "19'b0010000000000000000" *) 
  (* ap_ST_fsm_state18 = "19'b0100000000000000000" *) 
  (* ap_ST_fsm_state19 = "19'b1000000000000000000" *) 
  (* ap_ST_fsm_state2 = "19'b0000000000000000010" *) 
  (* ap_ST_fsm_state3 = "19'b0000000000000000100" *) 
  (* ap_ST_fsm_state4 = "19'b0000000000000001000" *) 
  (* ap_ST_fsm_state5 = "19'b0000000000000010000" *) 
  (* ap_ST_fsm_state6 = "19'b0000000000000100000" *) 
  (* ap_ST_fsm_state7 = "19'b0000000000001000000" *) 
  (* ap_ST_fsm_state8 = "19'b0000000000010000000" *) 
  (* ap_ST_fsm_state9 = "19'b0000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .out_V(out_V),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWREADY(s_axi_ctrl_AWREADY),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_BRESP(s_axi_ctrl_BRESP),
        .s_axi_ctrl_BVALID(s_axi_ctrl_BVALID),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_RRESP(s_axi_ctrl_RRESP),
        .s_axi_ctrl_RVALID(s_axi_ctrl_RVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WREADY(s_axi_ctrl_WREADY),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
