{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"accessMemory_0"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"accessMemory_0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"42"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"accessMemory_0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":90
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"40"
                  , "Latency":"512"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":102
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"583"
                  , "Latency":"64"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"9"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"647"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"647"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"accessMemory_0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":11
      , "name":"accessMemory_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":12
          , "name":"accessMemory_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"42"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"accessMemory_1.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"40"
                  , "Latency":"512"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"583"
                  , "Latency":"64"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":166
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"18"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"647"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"647"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"accessMemory_1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":19
      , "name":"accessMemory_2"
      , "children":
      [
        {
          "type":"bb"
          , "id":20
          , "name":"accessMemory_2.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"42"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"accessMemory_2.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":306
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"40"
                  , "Latency":"512"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":318
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"583"
                  , "Latency":"64"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"26"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"647"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"647"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"accessMemory_2.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":27
      , "name":"accessMemory_3"
      , "children":
      [
        {
          "type":"bb"
          , "id":28
          , "name":"accessMemory_3.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"42"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"accessMemory_3.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"40"
                  , "Latency":"512"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":426
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"583"
                  , "Latency":"64"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"replicated_random_access_kernels_single.cl"
                    , "line":382
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"34"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"647"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"647"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"accessMemory_3.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":10
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3
      , "to":8
    }
    , {
      "from":6
      , "to":9
    }
    , {
      "from":7
      , "to":9
    }
    , {
      "from":9
      , "to":5
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":7
      , "to":10
    }
    , {
      "from":10
      , "to":6
    }
    , {
      "from":12
      , "to":17
    }
    , {
      "from":15
      , "to":18
    }
    , {
      "from":16
      , "to":18
    }
    , {
      "from":18
      , "to":14
    }
    , {
      "from":17
      , "to":15
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":10
      , "to":15
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":20
      , "to":25
    }
    , {
      "from":23
      , "to":26
    }
    , {
      "from":24
      , "to":26
    }
    , {
      "from":26
      , "to":22
    }
    , {
      "from":25
      , "to":23
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":24
      , "to":10
    }
    , {
      "from":10
      , "to":23
    }
    , {
      "from":28
      , "to":33
    }
    , {
      "from":31
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":34
      , "to":30
    }
    , {
      "from":33
      , "to":31
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":32
      , "to":10
    }
    , {
      "from":10
      , "to":31
    }
  ]
}
