// Seed: 2936520908
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wor   id_4,
    output wor   id_5,
    output logic id_6
);
  wire id_8, id_9;
  always id_6 <= 1;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4,
    output tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output logic id_8,
    input tri id_9,
    input tri1 id_10
);
  initial #1 id_8 <= 1'b0;
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_5, id_6, id_3, id_2, id_7, id_8
  );
endmodule
