{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"lu"
      , "children":
      [
        {
          "type":"inst"
          , "id":21
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"211"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":256
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":256
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":269
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":269
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":306
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":306
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":320
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":326
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":326
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":368
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"13"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":376
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":376
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":382
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":395
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":402
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":402
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":418
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":41
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":42
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":45
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":441
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":63
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":64
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":221
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":65
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":221
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":67
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":71
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":66
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":221
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":69
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":73
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":75
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":227
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":76
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":227
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":77
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":78
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":79
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":226
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":80
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":226
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":81
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":82
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":68
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":70
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":72
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":74
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":84
      , "name":"top_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":99
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":473
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"211"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":499
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"207"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":514
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_lu_col"
              , "Start Cycle":"204"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":103
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":526
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_row"
              , "Start Cycle":"217"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":104
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":532
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"217"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":105
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":545
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_lu_col"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":106
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":551
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_row"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":107
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":551
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":108
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":551
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":109
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":565
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":111
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":577
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":123
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":124
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":463
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":125
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":463
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":126
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":128
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":130
              , "name":"current_lu_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":487
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":131
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":487
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":132
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":133
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":134
              , "name":"current_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":488
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":135
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":488
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":136
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":137
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":127
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":129
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":138
      , "name":"left_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":153
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":608
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"211"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":155
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":630
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"206"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":156
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":630
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"207"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":157
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":630
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"207"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":158
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":630
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"207"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":159
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":637
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_col"
              , "Start Cycle":"214"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":160
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":651
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_lu_row"
              , "Start Cycle":"204"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":161
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_lu_row"
              , "Start Cycle":"12"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":162
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":671
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_col"
              , "Start Cycle":"12"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":163
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":164
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":165
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":166
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":167
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":691
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":169
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":704
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":170
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":704
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":171
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":704
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":172
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":704
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":184
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":185
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":599
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":186
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":599
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":188
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":190
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":187
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":599
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":192
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":194
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":196
              , "name":"current_lu_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":622
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":197
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":622
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":198
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":199
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":200
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":623
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":201
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":623
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":202
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":203
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":189
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":191
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":193
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":195
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":204
      , "name":"inner_update_mm0"
      , "children":
      [
        {
          "type":"inst"
          , "id":219
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":739
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":220
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":743
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":221
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":747
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":222
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":809
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":223
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":817
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":224
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":840
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":225
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":840
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":226
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":857
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":234
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":235
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":726
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":236
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":726
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":237
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":239
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":241
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":727
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":242
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":727
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":243
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":244
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":245
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":728
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":246
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":728
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":247
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":248
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":238
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":240
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":249
      , "name":"inner_update_mm1"
      , "children":
      [
        {
          "type":"inst"
          , "id":264
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":892
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":265
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":896
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":266
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":900
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":267
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":962
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":268
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":970
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":269
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":993
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":270
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":993
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":271
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1010
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":279
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":280
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":879
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":281
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":879
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":282
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":284
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":286
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":880
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":287
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":880
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":288
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":289
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":290
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":881
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":291
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":881
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":292
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":293
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":283
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":285
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":294
      , "name":"inner_update_mm2"
      , "children":
      [
        {
          "type":"inst"
          , "id":309
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1045
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":310
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1049
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":311
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1053
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":312
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1115
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":313
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1123
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":314
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1146
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":315
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1146
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":316
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1163
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":324
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":325
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1032
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":326
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1032
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":327
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":329
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":331
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1033
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":332
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1033
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":333
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":334
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":335
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1034
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":336
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1034
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":337
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":338
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":328
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":330
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":339
      , "name":"inner_update_mm3"
      , "children":
      [
        {
          "type":"inst"
          , "id":354
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":355
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":356
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1206
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":357
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1268
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":358
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1276
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":359
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":360
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":361
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":369
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":370
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1185
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":371
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1185
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":372
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":374
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":376
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1186
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":377
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1186
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":378
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":379
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":380
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1187
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":381
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1187
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":382
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":383
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":373
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":375
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":384
      , "name":"inner_update_mm4"
      , "children":
      [
        {
          "type":"inst"
          , "id":399
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1351
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":400
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1355
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":401
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1359
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":402
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1421
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":403
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":404
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":405
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":406
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1469
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":414
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":415
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1338
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":416
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1338
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":417
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":419
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":421
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1339
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":422
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1339
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":423
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":424
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":425
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1340
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":426
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1340
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":427
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":428
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":418
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":420
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":68
      , "to":22
    }
    , {
      "from":68
      , "to":26
    }
    , {
      "from":68
      , "to":32
    }
    , {
      "from":68
      , "to":38
    }
    , {
      "from":68
      , "to":41
    }
    , {
      "from":68
      , "to":45
    }
    , {
      "from":67
      , "to":68
    }
    , {
      "from":70
      , "to":23
    }
    , {
      "from":70
      , "to":27
    }
    , {
      "from":70
      , "to":33
    }
    , {
      "from":70
      , "to":38
    }
    , {
      "from":70
      , "to":43
    }
    , {
      "from":70
      , "to":45
    }
    , {
      "from":69
      , "to":70
    }
    , {
      "from":21
      , "to":72
    }
    , {
      "from":36
      , "to":72
    }
    , {
      "from":24
      , "to":72
    }
    , {
      "from":29
      , "to":72
    }
    , {
      "from":72
      , "to":40
    }
    , {
      "from":72
      , "to":71
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":21
      , "to":74
    }
    , {
      "from":37
      , "to":74
    }
    , {
      "from":25
      , "to":74
    }
    , {
      "from":30
      , "to":74
    }
    , {
      "from":74
      , "to":42
    }
    , {
      "from":74
      , "to":73
    }
    , {
      "from":73
      , "to":74
    }
    , {
      "from":77
      , "to":31
    }
    , {
      "from":28
      , "to":78
    }
    , {
      "from":81
      , "to":34
    }
    , {
      "from":35
      , "to":82
    }
    , {
      "from":127
      , "to":101
    }
    , {
      "from":127
      , "to":107
    }
    , {
      "from":127
      , "to":109
    }
    , {
      "from":127
      , "to":111
    }
    , {
      "from":126
      , "to":127
    }
    , {
      "from":99
      , "to":129
    }
    , {
      "from":104
      , "to":129
    }
    , {
      "from":108
      , "to":129
    }
    , {
      "from":129
      , "to":128
    }
    , {
      "from":132
      , "to":105
    }
    , {
      "from":102
      , "to":133
    }
    , {
      "from":136
      , "to":106
    }
    , {
      "from":103
      , "to":137
    }
    , {
      "from":153
      , "to":189
    }
    , {
      "from":189
      , "to":155
    }
    , {
      "from":164
      , "to":189
    }
    , {
      "from":189
      , "to":169
    }
    , {
      "from":189
      , "to":188
    }
    , {
      "from":188
      , "to":189
    }
    , {
      "from":191
      , "to":156
    }
    , {
      "from":191
      , "to":163
    }
    , {
      "from":191
      , "to":167
    }
    , {
      "from":191
      , "to":170
    }
    , {
      "from":190
      , "to":191
    }
    , {
      "from":153
      , "to":193
    }
    , {
      "from":193
      , "to":157
    }
    , {
      "from":166
      , "to":193
    }
    , {
      "from":193
      , "to":171
    }
    , {
      "from":193
      , "to":192
    }
    , {
      "from":192
      , "to":193
    }
    , {
      "from":195
      , "to":158
    }
    , {
      "from":195
      , "to":165
    }
    , {
      "from":195
      , "to":167
    }
    , {
      "from":195
      , "to":172
    }
    , {
      "from":194
      , "to":195
    }
    , {
      "from":198
      , "to":161
    }
    , {
      "from":160
      , "to":199
    }
    , {
      "from":202
      , "to":162
    }
    , {
      "from":159
      , "to":203
    }
    , {
      "from":238
      , "to":224
    }
    , {
      "from":238
      , "to":226
    }
    , {
      "from":237
      , "to":238
    }
    , {
      "from":219
      , "to":240
    }
    , {
      "from":225
      , "to":240
    }
    , {
      "from":240
      , "to":239
    }
    , {
      "from":243
      , "to":222
    }
    , {
      "from":220
      , "to":244
    }
    , {
      "from":247
      , "to":223
    }
    , {
      "from":221
      , "to":248
    }
    , {
      "from":283
      , "to":269
    }
    , {
      "from":283
      , "to":271
    }
    , {
      "from":282
      , "to":283
    }
    , {
      "from":264
      , "to":285
    }
    , {
      "from":270
      , "to":285
    }
    , {
      "from":285
      , "to":284
    }
    , {
      "from":288
      , "to":267
    }
    , {
      "from":265
      , "to":289
    }
    , {
      "from":292
      , "to":268
    }
    , {
      "from":266
      , "to":293
    }
    , {
      "from":328
      , "to":314
    }
    , {
      "from":328
      , "to":316
    }
    , {
      "from":327
      , "to":328
    }
    , {
      "from":309
      , "to":330
    }
    , {
      "from":315
      , "to":330
    }
    , {
      "from":330
      , "to":329
    }
    , {
      "from":333
      , "to":312
    }
    , {
      "from":310
      , "to":334
    }
    , {
      "from":337
      , "to":313
    }
    , {
      "from":311
      , "to":338
    }
    , {
      "from":373
      , "to":359
    }
    , {
      "from":373
      , "to":361
    }
    , {
      "from":372
      , "to":373
    }
    , {
      "from":354
      , "to":375
    }
    , {
      "from":360
      , "to":375
    }
    , {
      "from":375
      , "to":374
    }
    , {
      "from":378
      , "to":357
    }
    , {
      "from":355
      , "to":379
    }
    , {
      "from":382
      , "to":358
    }
    , {
      "from":356
      , "to":383
    }
    , {
      "from":418
      , "to":404
    }
    , {
      "from":418
      , "to":406
    }
    , {
      "from":417
      , "to":418
    }
    , {
      "from":399
      , "to":420
    }
    , {
      "from":405
      , "to":420
    }
    , {
      "from":420
      , "to":419
    }
    , {
      "from":423
      , "to":402
    }
    , {
      "from":400
      , "to":424
    }
    , {
      "from":427
      , "to":403
    }
    , {
      "from":401
      , "to":428
    }
  ]
}
