verilog xil_defaultlib --include "../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ipshared/3242" --include "../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ipshared/814a/hdl/verilog" --include "../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ipshared/1017/hdl/verilog" --include "../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ipshared/8745/hdl/verilog" --include "../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ipshared/2340/hdl/verilog" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_clk_wiz_0/Cnt4bits_ILA_MA_clk_wiz_0_clk_wiz.v" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_clk_wiz_0/Cnt4bits_ILA_MA_clk_wiz_0.v" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_util_vector_logic_0_0/sim/Cnt4bits_ILA_MA_util_vector_logic_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
