// Seed: 4111119414
module module_0 ();
  always begin : LABEL_0
    id_1 <= 1;
    if (1'b0) begin : LABEL_0
      id_1 <= id_1;
      if (1) if (1'h0) id_1 <= 1;
    end else id_1 <= id_1;
    id_1 <= 1;
  end
  assign id_2 = id_2 && id_2;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
