/*
 * Copyright (c) 2020 TDK Invensense
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_SENSOR_ICM42605_ICM42605_REG_H_
#define ZEPHYR_DRIVERS_SENSOR_ICM42605_ICM42605_REG_H_

/* Accessible from all banks */
#define REG_REG_BANK_SEL 0x7F

/* BANK 0 */
#define ICM20648_REG_WHO_AM_I		  0x00
#define ICM20648_REG_USER_CTRL		  0x03
#define ICM20648_REG_LP_CONFIG		  0x05
#define ICM20648_REG_PWR_MGMT_1		  0x06
#define ICM20648_REG_PWR_MGMT_2		  0x07
#define ICM20648_REG_INT_PIN_CFG	  0x0F
#define ICM20648_REG_INT_ENABLE		  0x10
#define ICM20648_REG_INT_ENABLE_1	  0x11
#define ICM20648_REG_INT_ENABLE_2	  0x12
#define ICM20648_REG_INT_ENABLE_3	  0x13
#define ICM20648_REG_I2C_MST_STATUS	  0x17
#define ICM20648_REG_INT_STATUS		  0x19
#define ICM20648_REG_INT_STATUS_1	  0x1A
#define ICM20648_REG_INT_STATUS_2	  0x1B
#define ICM20648_REG_INT_STATUS_3	  0x1C
#define ICM20648_REG_DELAY_TIMEH	  0x28
#define ICM20648_REG_DELAY_TIMEL	  0x29
#define ICM20648_REG_ACCEL_XOUT_H	  0x2D
#define ICM20648_REG_ACCEL_XOUT_L	  0x2E
#define ICM20648_REG_ACCEL_YOUT_H	  0x2F
#define ICM20648_REG_ACCEL_YOUT_L	  0x30
#define ICM20648_REG_ACCEL_ZOUT_H	  0x31
#define ICM20648_REG_ACCEL_ZOUT_L	  0x32
#define ICM20648_REG_GYRO_XOUT_H	  0x33
#define ICM20648_REG_GYRO_XOUT_L	  0x34
#define ICM20648_REG_GYRO_YOUT_H	  0x35
#define ICM20648_REG_GYRO_YOUT_L	  0x36
#define ICM20648_REG_GYRO_ZOUT_H	  0x37
#define ICM20648_REG_GYRO_ZOUT_L	  0x38
#define ICM20648_REG_TEMP_OUT_H		  0x39
#define ICM20648_REG_TEMP_OUT_L		  0x3A
#define ICM20648_REG_EXT_SLV_SENS_DATA_00 0x3B
#define ICM20648_REG_EXT_SLV_SENS_DATA_01 0x3C
#define ICM20648_REG_EXT_SLV_SENS_DATA_02 0x3D
#define ICM20648_REG_EXT_SLV_SENS_DATA_03 0x3E
#define ICM20648_REG_EXT_SLV_SENS_DATA_04 0x3F
#define ICM20648_REG_EXT_SLV_SENS_DATA_05 0x40
#define ICM20648_REG_EXT_SLV_SENS_DATA_06 0x41
#define ICM20648_REG_EXT_SLV_SENS_DATA_07 0x42
#define ICM20648_REG_EXT_SLV_SENS_DATA_08 0x43
#define ICM20648_REG_EXT_SLV_SENS_DATA_09 0x44
#define ICM20648_REG_EXT_SLV_SENS_DATA_10 0x45
#define ICM20648_REG_EXT_SLV_SENS_DATA_11 0x46
#define ICM20648_REG_EXT_SLV_SENS_DATA_12 0x47
#define ICM20648_REG_EXT_SLV_SENS_DATA_13 0x48
#define ICM20648_REG_EXT_SLV_SENS_DATA_14 0x49
#define ICM20648_REG_EXT_SLV_SENS_DATA_15 0x4A
#define ICM20648_REG_EXT_SLV_SENS_DATA_16 0x4B
#define ICM20648_REG_EXT_SLV_SENS_DATA_17 0x4C
#define ICM20648_REG_EXT_SLV_SENS_DATA_18 0x4D
#define ICM20648_REG_EXT_SLV_SENS_DATA_19 0x4E
#define ICM20648_REG_EXT_SLV_SENS_DATA_20 0x4F
#define ICM20648_REG_EXT_SLV_SENS_DATA_21 0x50
#define ICM20648_REG_EXT_SLV_SENS_DATA_22 0x51
#define ICM20648_REG_EXT_SLV_SENS_DATA_23 0x52
#define ICM20648_REG_FIFO_EN_1		  0x66
#define ICM20648_REG_FIFO_EN_2		  0x67
#define ICM20648_REG_FIFO_RST		  0x68
#define ICM20648_REG_FIFO_MODE		  0x69
#define ICM20648_REG_FIFO_COUNTH	  0x70
#define ICM20648_REG_FIFO_COUNTL	  0x71
#define ICM20648_REG_FIFO_R_W		  0x72
#define ICM20648_REG_DATA_RDY_STATUS	  0x74
#define ICM20648_REG_FIFO_CFG		  0x76

/* BANK 1 */
#define ICM20648_REG_SELF_TEST_X_GYRO	     0x02
#define ICM20648_REG_SELF_TEST_Y_GYRO	     0x03
#define ICM20648_REG_SELF_TEST_Z_GYRO	     0x04
#define ICM20648_REG_SELF_TEST_X_ACCEL	     0x0E
#define ICM20648_REG_SELF_TEST_Y_ACCEL	     0x0F
#define ICM20648_REG_SELF_TEST_Z_ACCEL	     0x10
#define ICM20648_REG_XA_OFFS_H		     0x14
#define ICM20648_REG_XA_OFFS_L		     0x15
#define ICM20648_REG_YA_OFFS_H		     0x17
#define ICM20648_REG_YA_OFFS_L		     0x18
#define ICM20648_REG_ZA_OFFS_H		     0x1A
#define ICM20648_REG_ZA_OFFS_L		     0x1B
#define ICM20648_REG_TIMEBASE_CORRECTION_PLL 0x28

/* BANK 2 */
#define ICM20648_REG_GYRO_SMPLRT_DIV	    0x00
#define ICM20648_REG_GYRO_CONFIG_1	    0x01
#define ICM20648_REG_GYRO_CONFIG_2	    0x02
#define ICM20648_REG_XG_OFFS_USRH	    0x03
#define ICM20648_REG_XG_OFFS_USRL	    0x04
#define ICM20648_REG_YG_OFFS_USRH	    0x05
#define ICM20648_REG_YG_OFFS_USRL	    0x06
#define ICM20648_REG_ZG_OFFS_USRH	    0x07
#define ICM20648_REG_ZG_OFFS_USRL	    0x08
#define ICM20648_REG_ODR_ALIGN_EN	    0x09
#define ICM20648_REG_ACCEL_SMPLRT_DIV_1	    0x10
#define ICM20648_REG_ACCEL_SMPLRT_DIV_2	    0x11
#define ICM20648_REG_ACCEL_INTEL_CTRL	    0x12
#define ICM20648_REG_ACCEL_WOM_THR	    0x13
#define ICM20648_REG_ACCEL_CONFIG	    0x14
#define ICM20648_REG_ACCEL_CONFIG_2 0x15
#define ICM20648_REG_FSYNC_CONFIG   0x52
#define ICM20648_REG_TEMP_CONFIG    0x53
#define ICM20648_REG_MOD_CTRL_USR   0x54

/* BANK 3 */
#define ICM20648_REG_I2C_MST_ODR_CONFIG 0x00
#define ICM20648_REG_I2C_MST_CTRL	0x01
#define ICM20648_REG_I2C_MST_DELAY_CTRL 0x02
#define ICM20648_REG_I2C_SLV0_ADDR	0x03
#define ICM20648_REG_I2C_SLV0_REG	0x04
#define ICM20648_REG_I2C_SLV0_CTRL	0x05
#define ICM20648_REG_I2C_SLV0_DO	0x06
#define ICM20648_REG_I2C_SLV1_ADDR	0x07
#define ICM20648_REG_I2C_SLV1_REG	0x08
#define ICM20648_REG_I2C_SLV1_CTRL	0x09
#define ICM20648_REG_I2C_SLV1_DO	0x0A
#define ICM20648_REG_I2C_SLV2_ADDR	0x0B
#define ICM20648_REG_I2C_SLV2_REG	0x0C
#define ICM20648_REG_I2C_SLV2_CTRL	0x0D
#define ICM20648_REG_I2C_SLV2_DO	0x0E
#define ICM20648_REG_I2C_SLV3_ADDR	0x0F
#define ICM20648_REG_I2C_SLV3_REG	0x10
#define ICM20648_REG_I2C_SLV3_CTRL	0x11
#define ICM20648_REG_I2C_SLV3_DO	0x12
#define ICM20648_REG_I2C_SLV4_ADDR	0x13
#define ICM20648_REG_I2C_SLV4_REG	0x14
#define ICM20648_REG_I2C_SLV4_CTRL	0x15
#define ICM20648_REG_I2C_SLV4_DO	0x16
#define ICM20648_REG_I2C_SLV4_DI	0x17

#define ICM20648_WHO_AM_I 0xE0

#define ICM20648_HARDWARE_FIFO_SIZE		2048
#endif /* __SENSOR_ICM42605_ICM42605_REG__ */
