Vivado Simulator v2024.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ncking/Programs/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'data' [/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/top.sv:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_clock(count_max=100000)
Compiling module xil_defaultlib.synch_rom(FILENAME="temperature_...
Compiling module xil_defaultlib.magnitude_to_8_bcd
Compiling module xil_defaultlib.mod_n_counter(MODULO=8)
Compiling module xil_defaultlib.bcd_to_7segment
Compiling module xil_defaultlib.array_bcd_to_7segment_default
Compiling module xil_defaultlib.param_mux(width_select=3,width_i...
Compiling module xil_defaultlib.display_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
