Analysis & Synthesis report for tanhcal
Mon Jul 27 20:31:10 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tanhcal|controll:inst|ps
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated
 16. Parameter Settings for User Entity Instance: datapath:inst6|rom:inst|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1
 19. Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_out:mac_out2
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 27 20:31:10 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; tanhcal                                         ;
; Top-level Entity Name              ; tanhcal                                         ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 534                                             ;
;     Total combinational functions  ; 532                                             ;
;     Dedicated logic registers      ; 57                                              ;
; Total registers                    ; 57                                              ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 128                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX15BF14A7     ;                    ;
; Top-level entity name                                                      ; tanhcal            ; tanhcal            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; counter.v                        ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/counter.v                                       ;         ;
; tim.v                            ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/tim.v                                           ;         ;
; thim.v                           ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/thim.v                                          ;         ;
; rgstr.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/rgstr.v                                         ;         ;
; rom.v                            ; yes             ; User Wizard-Generated File             ; C:/altera/13.0sp1/myca6/rom.v                                           ;         ;
; datapath.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/altera/13.0sp1/myca6/datapath.bdf                                    ;         ;
; controll.v                       ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/controll.v                                      ;         ;
; tanhcal.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/altera/13.0sp1/myca6/tanhcal.bdf                                     ;         ;
; multi.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/multi.v                                         ;         ;
; addsubcode.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/myca6/addsubcode.v                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ep91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/myca6/db/altsyncram_ep91.tdf                          ;         ;
; data.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/myca6/data.mif                                        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_1ht.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/myca6/db/mult_1ht.tdf                                 ;         ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf      ;         ;
; lpm_mult.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.inc          ;         ;
; db/mac_mult_r2h1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/myca6/db/mac_mult_r2h1.tdf                            ;         ;
; db/mult_jul.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/myca6/db/mult_jul.tdf                                 ;         ;
; alt_mac_out.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_out.tdf       ;         ;
; alt_zaccum.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_zaccum.inc        ;         ;
; db/mac_out_kv82.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/myca6/db/mac_out_kv82.tdf                             ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary     ;
+--------------------------+----------------------+
; Resource                 ; Usage                ;
+--------------------------+----------------------+
; I/O pins                 ; 36                   ;
; Total memory bits        ; 128                  ;
; DSP block 9-bit elements ; 0                    ;
; Maximum fan-out node     ; controll:inst|ps.010 ;
; Maximum fan-out          ; 103                  ;
; Total fan-out            ; 2019                 ;
; Average fan-out          ; 2.98                 ;
+--------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tanhcal                                         ; 532 (0)           ; 57 (0)       ; 128         ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; |tanhcal                                                                                                                                       ; work         ;
;    |controll:inst|                               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|controll:inst                                                                                                                         ; work         ;
;    |datapath:inst6|                              ; 525 (0)           ; 51 (0)       ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6                                                                                                                        ; work         ;
;       |addsubcode:inst12|                        ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|addsubcode:inst12                                                                                                      ; work         ;
;       |counter:inst1|                            ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|counter:inst1                                                                                                          ; work         ;
;       |multi:inst11|                             ; 343 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11                                                                                                           ; work         ;
;          |lpm_mult:Mult0|                        ; 343 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0                                                                                            ; work         ;
;             |mult_1ht:auto_generated|            ; 343 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ; work         ;
;                |alt_mac_mult:mac_mult1|          ; 343 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                   |mac_mult_r2h1:auto_generated| ; 343 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ; work         ;
;                      |mult_jul:mult1|            ; 343 (343)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ; work         ;
;       |rgstr:inst5|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rgstr:inst5                                                                                                            ; work         ;
;       |rgstr:inst6|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rgstr:inst6                                                                                                            ; work         ;
;       |rgstr:inst7|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rgstr:inst7                                                                                                            ; work         ;
;       |rom:inst|                                 ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rom:inst                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component                                                                               ; work         ;
;             |altsyncram_ep91:auto_generated|     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated                                                ; work         ;
;       |thim:inst2|                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|thim:inst2                                                                                                             ; work         ;
;       |tim:inst10|                               ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|tim:inst10                                                                                                             ; work         ;
;       |tim:inst3|                                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|tim:inst3                                                                                                              ; work         ;
;       |tim:inst9|                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |tanhcal|datapath:inst6|tim:inst9                                                                                                              ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8            ; 16           ; --           ; --           ; 128  ; data.mif ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |tanhcal|datapath:inst6|rom:inst ; C:/altera/13.0sp1/myca6/rom.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |tanhcal|controll:inst|ps                    ;
+--------+--------+--------+--------+--------+--------+--------+
; Name   ; ps.101 ; ps.100 ; ps.011 ; ps.010 ; ps.001 ; ps.000 ;
+--------+--------+--------+--------+--------+--------+--------+
; ps.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; ps.001 ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; ps.010 ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; ps.011 ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; ps.100 ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; ps.101 ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; datapath:inst6|tim:inst9|lastbus[15]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[14]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[13]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[12]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[11]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[10]                ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[9]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[8]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[7]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[6]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[5]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[4]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[3]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[2]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[1]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst9|lastbus[0]                 ; controll:inst|lde                     ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[15]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[14]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[13]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[12]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[11]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[10]               ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[9]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[8]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[7]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[6]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[5]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[4]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[3]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[2]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[1]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst10|lastbus[0]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[15]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[15]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[14]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[13]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[12]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[11]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[10]                  ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[9]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[14]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[12]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[13]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[10]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[11]                ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[8]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[9]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[8]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[7]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[6]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[5]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[4]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[3]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[2]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[1]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[6]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[7]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[4]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[5]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|thim:inst2|fbus[0]                   ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[2]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[3]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[1]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; datapath:inst6|tim:inst3|lastbus[0]                 ; datapath:inst6|tim:inst10|lastbus[15] ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controll:inst|ps~4                    ; Lost fanout        ;
; controll:inst|ps~5                    ; Lost fanout        ;
; controll:inst|ps~6                    ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tanhcal|datapath:inst6|counter:inst1|num[2] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tanhcal|datapath:inst6|thim:inst2|fbus[13]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst6|rom:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; data.mif             ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ep91      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------+
; Parameter Name                                 ; Value         ; Type                       ;
+------------------------------------------------+---------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16            ; Untyped                    ;
; LPM_WIDTHB                                     ; 16            ; Untyped                    ;
; LPM_WIDTHP                                     ; 32            ; Untyped                    ;
; LPM_WIDTHR                                     ; 32            ; Untyped                    ;
; LPM_WIDTHS                                     ; 1             ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                    ;
; LPM_PIPELINE                                   ; 0             ; Untyped                    ;
; LATENCY                                        ; 0             ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                    ;
; USE_EAB                                        ; OFF           ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_1ht      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                    ;
+------------------------------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                        ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                     ;
; DATAA_WIDTH                  ; 16            ; Untyped                                                                                     ;
; DATAB_WIDTH                  ; 16            ; Untyped                                                                                     ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                     ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                     ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                     ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                     ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                     ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                     ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                     ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                     ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                     ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                     ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                     ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                     ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                     ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                     ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                     ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                     ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                     ;
; USING_SATURATION             ; NO            ; Untyped                                                                                     ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                     ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                     ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                     ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                     ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                     ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                     ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                     ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                     ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                     ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                     ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                     ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                     ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                     ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                     ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                     ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                     ;
; CBXI_PARAMETER               ; mac_mult_r2h1 ; Untyped                                                                                     ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                      ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                   ;
; DATAA_WIDTH                   ; 32           ; Untyped                                                                                   ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                   ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                   ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                   ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                   ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                   ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                   ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                   ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                   ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                   ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                   ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                   ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                   ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                   ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                   ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                   ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                   ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                   ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                   ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                   ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                   ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                   ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                   ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                   ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                   ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                   ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                   ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                   ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                   ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                   ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                   ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                   ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                   ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                   ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                   ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                   ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                   ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                   ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                   ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                   ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                   ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                   ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                   ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                   ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                   ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                   ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                   ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                   ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                   ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                   ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                   ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                   ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                   ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                   ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                   ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                   ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                   ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                   ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                   ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                   ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                   ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                   ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                   ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                   ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                   ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                   ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                   ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                   ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                   ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                   ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                   ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                   ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                   ;
; USING_SATURATION              ; NO           ; Untyped                                                                                   ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                   ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                   ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                   ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                   ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                   ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                   ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                   ;
; CBXI_PARAMETER                ; mac_out_kv82 ; Untyped                                                                                   ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; datapath:inst6|rom:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 8                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; datapath:inst6|multi:inst11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 32                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 27 20:31:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tanhcal -c tanhcal
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file tim.v
    Info (12023): Found entity 1: tim
Info (12021): Found 1 design units, including 1 entities, in source file thim.v
    Info (12023): Found entity 1: thim
Info (12021): Found 1 design units, including 1 entities, in source file rgstr.v
    Info (12023): Found entity 1: rgstr
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file addsub.v
    Info (12023): Found entity 1: addsub
Info (12021): Found 1 design units, including 1 entities, in source file controll.v
    Info (12023): Found entity 1: controll
Info (12021): Found 1 design units, including 1 entities, in source file tanhcal.bdf
    Info (12023): Found entity 1: tanhcal
Info (12021): Found 1 design units, including 1 entities, in source file romcode.v
    Info (12023): Found entity 1: romcode
Info (12021): Found 1 design units, including 1 entities, in source file multi.v
    Info (12023): Found entity 1: multi
Info (12021): Found 1 design units, including 1 entities, in source file addsubcode.v
    Info (12023): Found entity 1: addsubcode
Info (12127): Elaborating entity "tanhcal" for the top level hierarchy
Info (12128): Elaborating entity "controll" for hierarchy "controll:inst"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:inst6"
Info (12128): Elaborating entity "counter" for hierarchy "datapath:inst6|counter:inst1"
Warning (10230): Verilog HDL assignment warning at counter.v(6): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "rgstr" for hierarchy "datapath:inst6|rgstr:inst7"
Info (12128): Elaborating entity "tim" for hierarchy "datapath:inst6|tim:inst9"
Info (10041): Inferred latch for "lastbus[0]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[1]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[2]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[3]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[4]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[5]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[6]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[7]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[8]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[9]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[10]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[11]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[12]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[13]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[14]" at tim.v(3)
Info (10041): Inferred latch for "lastbus[15]" at tim.v(3)
Info (12128): Elaborating entity "addsubcode" for hierarchy "datapath:inst6|addsubcode:inst12"
Info (12128): Elaborating entity "multi" for hierarchy "datapath:inst6|multi:inst11"
Info (12128): Elaborating entity "thim" for hierarchy "datapath:inst6|thim:inst2"
Info (10041): Inferred latch for "fbus[0]" at thim.v(3)
Info (10041): Inferred latch for "fbus[1]" at thim.v(3)
Info (10041): Inferred latch for "fbus[2]" at thim.v(3)
Info (10041): Inferred latch for "fbus[3]" at thim.v(3)
Info (10041): Inferred latch for "fbus[4]" at thim.v(3)
Info (10041): Inferred latch for "fbus[5]" at thim.v(3)
Info (10041): Inferred latch for "fbus[6]" at thim.v(3)
Info (10041): Inferred latch for "fbus[7]" at thim.v(3)
Info (10041): Inferred latch for "fbus[8]" at thim.v(3)
Info (10041): Inferred latch for "fbus[9]" at thim.v(3)
Info (10041): Inferred latch for "fbus[10]" at thim.v(3)
Info (10041): Inferred latch for "fbus[11]" at thim.v(3)
Info (10041): Inferred latch for "fbus[12]" at thim.v(3)
Info (10041): Inferred latch for "fbus[13]" at thim.v(3)
Info (10041): Inferred latch for "fbus[14]" at thim.v(3)
Info (10041): Inferred latch for "fbus[15]" at thim.v(3)
Info (12128): Elaborating entity "rom" for hierarchy "datapath:inst6|rom:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:inst6|rom:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:inst6|rom:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:inst6|rom:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ep91.tdf
    Info (12023): Found entity 1: altsyncram_ep91
Info (12128): Elaborating entity "altsyncram_ep91" for hierarchy "datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:inst6|multi:inst11|Mult0"
Info (12130): Elaborated megafunction instantiation "datapath:inst6|multi:inst11|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "datapath:inst6|multi:inst11|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf
    Info (12023): Found entity 1: mult_1ht
Info (270001): Converted 1 DSP block slices
    Info (270002): Used 1 DSP blocks before DSP block balancing
        Info (270003): Used 1 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 1 DSP blocks
    Info (270013): Converted the following 1 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out2"
            Info (270004): DSP block output node "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|mac_mult1"
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1"
Info (12133): Instantiated megafunction "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1" with the following parameter:
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "UNSIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "UNSIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "16"
    Info (12134): Parameter "datab_width" = "16"
    Info (12134): Parameter "output_width" = "32"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf
    Info (12023): Found entity 1: mac_mult_r2h1
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jul.tdf
    Info (12023): Found entity 1: mult_jul
Info (12130): Elaborated megafunction instantiation "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_out:mac_out2"
Info (12133): Instantiated megafunction "datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_out:mac_out2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "32"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "32"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf
    Info (12023): Found entity 1: mac_out_kv82
Info (13014): Ignored 480 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
    Info (13019): Ignored 464 SOFT buffer(s)
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst9|lastbus[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst10|lastbus[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|thim:inst2|fbus[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Warning (13012): Latch datapath:inst6|tim:inst3|lastbus[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controll:inst|ps.010
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 582 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 4687 megabytes
    Info: Processing ended: Mon Jul 27 20:31:10 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


