

================================================================
== Vitis HLS Report for 'ChenIDct_1_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Tue Jun 18 12:24:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.375 us|  0.375 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |       73|       73|        18|          8|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y"   --->   Operation 22 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 0, i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 23 'store' 'store_ln171' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_12 = load i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 25 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%icmp_ln178 = icmp_eq  i4 %i_12, i4 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 26 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln178 = add i4 %i_12, i4 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 27 'add' 'add_ln178' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.inc.split, void %for.inc197.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 28 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.28ns)   --->   "%xor_ln181 = xor i4 %i_12, i4 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:181]   --->   Operation 29 'xor' 'xor_ln181' <Predicate = (!icmp_ln178)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 30 'zext' 'zext_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%QuantBuff_addr_1 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln182" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 31 'getelementptr' 'QuantBuff_addr_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%QuantBuff_load_1 = load i6 %QuantBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 32 'load' 'QuantBuff_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 33 'sext' 'sext_ln186' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %sext_ln186" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 34 'zext' 'zext_ln186' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%QuantBuff_addr_3 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln186" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 35 'getelementptr' 'QuantBuff_addr_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%QuantBuff_load_3 = load i6 %QuantBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 36 'load' 'QuantBuff_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 %add_ln178, i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 37 'store' 'store_ln171' <Predicate = (!icmp_ln178)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 38 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (1.29ns)   --->   "%QuantBuff_load_1 = load i6 %QuantBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 39 'load' 'QuantBuff_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%QuantBuff_load_3 = load i6 %QuantBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 40 'load' 'QuantBuff_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln189 = add i6 %zext_ln178_1, i6 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:189]   --->   Operation 41 'add' 'add_ln189' <Predicate = (!icmp_ln178)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i6 %add_ln189" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 42 'zext' 'zext_ln190' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%QuantBuff_addr_5 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln190" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 43 'getelementptr' 'QuantBuff_addr_5' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%QuantBuff_load_5 = load i6 %QuantBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 44 'load' 'QuantBuff_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 45 'sext' 'sext_ln194' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i6 %sext_ln194" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 46 'zext' 'zext_ln194' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%QuantBuff_addr_7 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln194" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 47 'getelementptr' 'QuantBuff_addr_7' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%QuantBuff_load_7 = load i6 %QuantBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 48 'load' 'QuantBuff_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%a0 = shl i32 %QuantBuff_load_1, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 49 'shl' 'a0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln184_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 50 'bitconcatenate' 'zext_ln184_cast' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i5 %zext_ln184_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 51 'zext' 'zext_ln184' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%QuantBuff_addr_2 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln184" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 52 'getelementptr' 'QuantBuff_addr_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%QuantBuff_load_2 = load i6 %QuantBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 53 'load' 'QuantBuff_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%a1 = shl i32 %QuantBuff_load_3, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 54 'shl' 'a1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.29ns)   --->   "%QuantBuff_load_5 = load i6 %QuantBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 55 'load' 'QuantBuff_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i5 %zext_ln184_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 56 'sext' 'sext_ln192' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i6 %sext_ln192" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 57 'zext' 'zext_ln192' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%QuantBuff_addr_6 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln192" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 58 'getelementptr' 'QuantBuff_addr_6' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.29ns)   --->   "%QuantBuff_load_6 = load i6 %QuantBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 59 'load' 'QuantBuff_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/2] (1.29ns)   --->   "%QuantBuff_load_7 = load i6 %QuantBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 60 'load' 'QuantBuff_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 61 'sext' 'sext_ln200' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.89ns)   --->   "%mul_ln200 = mul i40 %sext_ln200, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 62 'mul' 'mul_ln200' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln201_1 = sext i32 %a1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 63 'sext' 'sext_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.89ns)   --->   "%mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 64 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 65 'zext' 'zext_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%QuantBuff_addr = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln178" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 66 'getelementptr' 'QuantBuff_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 67 'load' 'QuantBuff_load' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 68 [1/2] (1.29ns)   --->   "%QuantBuff_load_2 = load i6 %QuantBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 68 'load' 'QuantBuff_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln188_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 69 'bitconcatenate' 'zext_ln188_cast' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i6 %zext_ln188_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 70 'zext' 'zext_ln188' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%QuantBuff_addr_4 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln188" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 71 'getelementptr' 'QuantBuff_addr_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.29ns)   --->   "%QuantBuff_load_4 = load i6 %QuantBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 72 'load' 'QuantBuff_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%a2 = shl i32 %QuantBuff_load_5, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 73 'shl' 'a2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (1.29ns)   --->   "%QuantBuff_load_6 = load i6 %QuantBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 74 'load' 'QuantBuff_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%a3 = shl i32 %QuantBuff_load_7, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 75 'shl' 'a3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.89ns)   --->   "%mul_ln200 = mul i40 %sext_ln200, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 76 'mul' 'mul_ln200' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln200_3 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 77 'sext' 'sext_ln200_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.89ns)   --->   "%mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 78 'mul' 'mul_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i32 %a2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 79 'sext' 'sext_ln201' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.89ns)   --->   "%mul_ln201 = mul i41 %sext_ln201, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 80 'mul' 'mul_ln201' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (2.89ns)   --->   "%mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 81 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 82 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln178)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 83 [1/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 83 'load' 'QuantBuff_load' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 84 [1/2] (1.29ns)   --->   "%QuantBuff_load_4 = load i6 %QuantBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 84 'load' 'QuantBuff_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 85 [1/2] (2.89ns)   --->   "%mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 85 'mul' 'mul_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (2.89ns)   --->   "%mul_ln201 = mul i41 %sext_ln201, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 86 'mul' 'mul_ln201' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (2.89ns)   --->   "%mul_ln202 = mul i41 %sext_ln201_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 87 'mul' 'mul_ln202' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (2.89ns)   --->   "%mul_ln202_1 = mul i41 %sext_ln201, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 88 'mul' 'mul_ln202_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 89 'sext' 'sext_ln203' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i40 %mul_ln200" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 90 'sext' 'sext_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln200_2 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 91 'sext' 'sext_ln200_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.19ns)   --->   "%add_ln200 = add i41 %mul_ln200_1, i41 %sext_ln200_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 92 'add' 'add_ln200' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%c0 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln200, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 93 'partselect' 'c0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.19ns)   --->   "%add_ln201 = add i41 %mul_ln201, i41 %mul_ln201_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 94 'add' 'add_ln201' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%c1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln201, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 95 'partselect' 'c1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (2.89ns)   --->   "%mul_ln202 = mul i41 %sext_ln201_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 96 'mul' 'mul_ln202' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (2.89ns)   --->   "%mul_ln202_1 = mul i41 %sext_ln201, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 97 'mul' 'mul_ln202_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (2.89ns)   --->   "%mul_ln203 = mul i41 %sext_ln203, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 98 'mul' 'mul_ln203' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/2] (2.89ns)   --->   "%mul_ln203_1 = mul i40 %sext_ln200_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 99 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%b0 = shl i32 %QuantBuff_load, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 100 'shl' 'b0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%b2 = shl i32 %QuantBuff_load_2, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 101 'shl' 'b2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%b1 = shl i32 %QuantBuff_load_4, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 102 'shl' 'b1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%b3 = shl i32 %QuantBuff_load_6, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 103 'shl' 'b3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.19ns)   --->   "%add_ln202 = add i41 %mul_ln202_1, i41 %mul_ln202" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 104 'add' 'add_ln202' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%c2 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln202, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 105 'partselect' 'c2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (2.89ns)   --->   "%mul_ln203 = mul i41 %sext_ln203, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 106 'mul' 'mul_ln203' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (2.89ns)   --->   "%mul_ln203_1 = mul i40 %sext_ln200_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 107 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.14ns)   --->   "%add_ln207 = add i32 %b1, i32 %b0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 108 'add' 'add_ln207' <Predicate = (!icmp_ln178)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.14ns)   --->   "%sub_ln208 = sub i32 %b0, i32 %b1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 109 'sub' 'sub_ln208' <Predicate = (!icmp_ln178)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i32 %b2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 110 'sext' 'sext_ln211' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i32 %b3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 111 'sext' 'sext_ln210' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.89ns)   --->   "%mul_ln211 = mul i41 %sext_ln211, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 112 'mul' 'mul_ln211' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [2/2] (2.89ns)   --->   "%mul_ln211_1 = mul i41 %sext_ln210, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 113 'mul' 'mul_ln211_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i40 %mul_ln203_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 114 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.19ns)   --->   "%add_ln203 = add i41 %sext_ln203_1, i41 %mul_ln203" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 115 'add' 'add_ln203' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%c3 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln203, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 116 'partselect' 'c3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i32 %add_ln207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 117 'sext' 'sext_ln207' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (2.89ns)   --->   "%mul_ln207 = mul i41 %sext_ln207, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 118 'mul' 'mul_ln207' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/2] (2.89ns)   --->   "%mul_ln210 = mul i41 %sext_ln211, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 119 'mul' 'mul_ln210' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/2] (2.89ns)   --->   "%mul_ln211 = mul i41 %sext_ln211, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 120 'mul' 'mul_ln211' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/2] (2.89ns)   --->   "%mul_ln211_1 = mul i41 %sext_ln210, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 121 'mul' 'mul_ln211_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 122 [1/2] (2.89ns)   --->   "%mul_ln207 = mul i41 %sext_ln207, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 122 'mul' 'mul_ln207' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%a0_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln207, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 123 'partselect' 'a0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i32 %sub_ln208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 124 'sext' 'sext_ln208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [2/2] (2.89ns)   --->   "%mul_ln208 = mul i41 %sext_ln208, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 125 'mul' 'mul_ln208' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/2] (2.89ns)   --->   "%mul_ln210 = mul i41 %sext_ln211, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 126 'mul' 'mul_ln210' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/2] (2.89ns)   --->   "%mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 127 'mul' 'mul_ln210_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (1.19ns)   --->   "%add_ln211 = add i41 %mul_ln211_1, i41 %mul_ln211" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 128 'add' 'add_ln211' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%a3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln211, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 129 'partselect' 'a3_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.14ns)   --->   "%a0_5 = add i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:220]   --->   Operation 130 'add' 'a0_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.14ns)   --->   "%a1_3 = sub i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:221]   --->   Operation 131 'sub' 'a1_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.14ns)   --->   "%a2_3 = sub i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:222]   --->   Operation 132 'sub' 'a2_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.14ns)   --->   "%a3_5 = add i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:223]   --->   Operation 133 'add' 'a3_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.14ns)   --->   "%sub_ln226 = sub i32 %a2_3, i32 %a1_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 134 'sub' 'sub_ln226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln227 = add i32 %a2_3, i32 %a1_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 135 'add' 'add_ln227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 136 [1/2] (2.89ns)   --->   "%mul_ln208 = mul i41 %sext_ln208, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 136 'mul' 'mul_ln208' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%a1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln208, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 137 'partselect' 'a1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/2] (2.89ns)   --->   "%mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 138 'mul' 'mul_ln210_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i32 %sub_ln226" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 139 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (2.89ns)   --->   "%mul_ln226 = mul i41 %sext_ln226, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 140 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i32 %add_ln227" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 141 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [2/2] (2.89ns)   --->   "%mul_ln227 = mul i41 %sext_ln227, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 142 'mul' 'mul_ln227' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 221 'ret' 'ret_ln0' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 143 [1/1] (1.19ns)   --->   "%add_ln210 = add i41 %mul_ln210_1, i41 %mul_ln210" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 143 'add' 'add_ln210' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%a2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln210, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 144 'partselect' 'a2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.14ns)   --->   "%b0_2 = add i32 %a3_1, i32 %a0_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:213]   --->   Operation 145 'add' 'b0_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (1.14ns)   --->   "%b3_2 = sub i32 %a0_1, i32 %a3_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:216]   --->   Operation 146 'sub' 'b3_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/2] (2.89ns)   --->   "%mul_ln226 = mul i41 %sext_ln226, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 147 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%c1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln226, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 148 'partselect' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/2] (2.89ns)   --->   "%mul_ln227 = mul i41 %sext_ln227, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 149 'mul' 'mul_ln227' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%c2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln227, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 150 'partselect' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 152 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.93ns)   --->   "%aptr = add i10 %zext_ln230, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 153 'add' 'aptr' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (1.14ns)   --->   "%add_ln231 = add i32 %a3_5, i32 %b0_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 154 'add' 'add_ln231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 155 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 156 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln231" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 157 'getelementptr' 'IDCTBuff_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.29ns)   --->   "%store_ln231 = store i32 %add_ln231, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 158 'store' 'store_ln231' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_11 : Operation 159 [1/1] (1.14ns)   --->   "%sub_ln245 = sub i32 %b0_2, i32 %a3_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 159 'sub' 'sub_ln245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 160 [1/1] (1.14ns)   --->   "%b1_2 = add i32 %a2_1, i32 %a1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:214]   --->   Operation 160 'add' 'b1_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.14ns)   --->   "%b2_2 = sub i32 %a1_1, i32 %a2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:215]   --->   Operation 161 'sub' 'b2_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln232_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 1, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 162 'bitconcatenate' 'zext_ln232_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 163 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.93ns)   --->   "%aptr_8 = add i10 %zext_ln232, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 164 'add' 'aptr_8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.14ns)   --->   "%add_ln233 = add i32 %c2_1, i32 %b1_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 165 'add' 'add_ln233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_8, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 166 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %lshr_ln7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 167 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_4 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln233" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 168 'getelementptr' 'IDCTBuff_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.29ns)   --->   "%store_ln233 = store i32 %add_ln233, i9 %IDCTBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 169 'store' 'store_ln233' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 170 [1/1] (1.14ns)   --->   "%sub_ln243 = sub i32 %b1_2, i32 %c2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 170 'sub' 'sub_ln243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln234_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i3.i2, i2 2, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 171 'bitconcatenate' 'zext_ln234_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i7 %zext_ln234_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 172 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.93ns)   --->   "%aptr_9 = add i10 %zext_ln234, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 173 'add' 'aptr_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (1.14ns)   --->   "%add_ln235 = add i32 %c1_1, i32 %b2_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 174 'add' 'add_ln235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_9, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 175 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %lshr_ln8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 176 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_5 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln235" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 177 'getelementptr' 'IDCTBuff_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (1.29ns)   --->   "%store_ln235 = store i32 %add_ln235, i9 %IDCTBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 178 'store' 'store_ln235' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_13 : Operation 179 [1/1] (1.14ns)   --->   "%sub_ln241 = sub i32 %b2_2, i32 %c1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 179 'sub' 'sub_ln241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 180 'sext' 'sext_ln236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i7 %sext_ln236" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 181 'zext' 'zext_ln236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.93ns)   --->   "%aptr_10 = add i10 %zext_ln236, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 182 'add' 'aptr_10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (1.14ns)   --->   "%add_ln237 = add i32 %a0_5, i32 %b3_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 183 'add' 'add_ln237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_10, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 184 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i8 %lshr_ln9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 185 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_6 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln237" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 186 'getelementptr' 'IDCTBuff_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.29ns)   --->   "%store_ln237 = store i32 %add_ln237, i9 %IDCTBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 187 'store' 'store_ln237' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_14 : Operation 188 [1/1] (1.14ns)   --->   "%sub_ln239 = sub i32 %b3_2, i32 %a0_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 188 'sub' 'sub_ln239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.23>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln238_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 4, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 189 'bitconcatenate' 'zext_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i8 %zext_ln238_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 190 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.93ns)   --->   "%aptr_11 = add i10 %zext_ln238, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 191 'add' 'aptr_11' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_11, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 192 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i8 %lshr_ln10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 193 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_7 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln239" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 194 'getelementptr' 'IDCTBuff_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (1.29ns)   --->   "%store_ln239 = store i32 %sub_ln239, i9 %IDCTBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 195 'store' 'store_ln239' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 16 <SV = 15> <Delay = 2.23>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln240_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 5, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 196 'bitconcatenate' 'zext_ln240_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i8 %zext_ln240_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 197 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.93ns)   --->   "%aptr_12 = add i10 %zext_ln240, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 198 'add' 'aptr_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_12, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 199 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i8 %lshr_ln11" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 200 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_8 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln241" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 201 'getelementptr' 'IDCTBuff_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln241 = store i32 %sub_ln241, i9 %IDCTBuff_addr_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 202 'store' 'store_ln241' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i7 %zext_ln234_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 203 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i8 %sext_ln242" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 204 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.93ns)   --->   "%aptr_13 = add i10 %zext_ln242, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 205 'add' 'aptr_13' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_13, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 206 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 207 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i8 %sext_ln244" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 208 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.93ns)   --->   "%aptr_14 = add i10 %zext_ln244, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 209 'add' 'aptr_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_14, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 210 'partselect' 'lshr_ln13' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i8 %lshr_ln12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 211 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_9 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln243" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 212 'getelementptr' 'IDCTBuff_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.29ns)   --->   "%store_ln243 = store i32 %sub_ln243, i9 %IDCTBuff_addr_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 213 'store' 'store_ln243' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 214 'specpipeline' 'specpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 216 'specloopname' 'specloopname_ln178' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i8 %lshr_ln13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 217 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_10 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln245" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 218 'getelementptr' 'IDCTBuff_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.29ns)   --->   "%store_ln245 = store i32 %sub_ln245, i9 %IDCTBuff_addr_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 219 'store' 'store_ln245' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 220 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.039ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln171', benchmarks/chstone/jpeg/src/jpeg_decode.c:171) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [6]  (0.460 ns)
	'load' operation 4 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:230) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [9]  (0.000 ns)
	'xor' operation 4 bit ('xor_ln181', benchmarks/chstone/jpeg/src/jpeg_decode.c:181) [22]  (0.282 ns)
	'getelementptr' operation 6 bit ('QuantBuff_addr_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:182) [24]  (0.000 ns)
	'load' operation 32 bit ('QuantBuff_load_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:182) on array 'QuantBuff' [25]  (1.297 ns)

 <State 2>: 2.137ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln189', benchmarks/chstone/jpeg/src/jpeg_decode.c:189) [42]  (0.840 ns)
	'getelementptr' operation 6 bit ('QuantBuff_addr_5', benchmarks/chstone/jpeg/src/jpeg_decode.c:190) [44]  (0.000 ns)
	'load' operation 32 bit ('QuantBuff_load_5', benchmarks/chstone/jpeg/src/jpeg_decode.c:190) on array 'QuantBuff' [45]  (1.297 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'shl' operation 32 bit ('a0', benchmarks/chstone/jpeg/src/jpeg_decode.c:182) [26]  (0.000 ns)
	'mul' operation 40 bit ('mul_ln200', benchmarks/chstone/jpeg/src/jpeg_decode.c:200) [59]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 40 bit ('mul_ln200', benchmarks/chstone/jpeg/src/jpeg_decode.c:200) [59]  (2.893 ns)

 <State 5>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln200_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:200) [63]  (2.893 ns)

 <State 6>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln202', benchmarks/chstone/jpeg/src/jpeg_decode.c:202) [72]  (2.893 ns)

 <State 7>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln203', benchmarks/chstone/jpeg/src/jpeg_decode.c:203) [76]  (2.893 ns)

 <State 8>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln207', benchmarks/chstone/jpeg/src/jpeg_decode.c:207) [83]  (2.893 ns)

 <State 9>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln207', benchmarks/chstone/jpeg/src/jpeg_decode.c:207) [83]  (2.893 ns)

 <State 10>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln208', benchmarks/chstone/jpeg/src/jpeg_decode.c:208) [87]  (2.893 ns)

 <State 11>: 3.581ns
The critical path consists of the following:
	'add' operation 32 bit ('b0', benchmarks/chstone/jpeg/src/jpeg_decode.c:213) [99]  (1.142 ns)
	'add' operation 32 bit ('add_ln231', benchmarks/chstone/jpeg/src/jpeg_decode.c:231) [119]  (1.142 ns)
	'store' operation 0 bit ('store_ln231', benchmarks/chstone/jpeg/src/jpeg_decode.c:231) of variable 'add_ln231', benchmarks/chstone/jpeg/src/jpeg_decode.c:231 on array 'IDCTBuff' [123]  (1.297 ns)

 <State 12>: 3.581ns
The critical path consists of the following:
	'add' operation 32 bit ('b1', benchmarks/chstone/jpeg/src/jpeg_decode.c:214) [100]  (1.142 ns)
	'add' operation 32 bit ('add_ln233', benchmarks/chstone/jpeg/src/jpeg_decode.c:233) [127]  (1.142 ns)
	'store' operation 0 bit ('store_ln233', benchmarks/chstone/jpeg/src/jpeg_decode.c:233) of variable 'add_ln233', benchmarks/chstone/jpeg/src/jpeg_decode.c:233 on array 'IDCTBuff' [131]  (1.297 ns)

 <State 13>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln235', benchmarks/chstone/jpeg/src/jpeg_decode.c:235) [135]  (1.142 ns)
	'store' operation 0 bit ('store_ln235', benchmarks/chstone/jpeg/src/jpeg_decode.c:235) of variable 'add_ln235', benchmarks/chstone/jpeg/src/jpeg_decode.c:235 on array 'IDCTBuff' [139]  (1.297 ns)

 <State 14>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln237', benchmarks/chstone/jpeg/src/jpeg_decode.c:237) [143]  (1.142 ns)
	'store' operation 0 bit ('store_ln237', benchmarks/chstone/jpeg/src/jpeg_decode.c:237) of variable 'add_ln237', benchmarks/chstone/jpeg/src/jpeg_decode.c:237 on array 'IDCTBuff' [147]  (1.297 ns)

 <State 15>: 2.231ns
The critical path consists of the following:
	'add' operation 10 bit ('aptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:238) [150]  (0.933 ns)
	'getelementptr' operation 9 bit ('IDCTBuff_addr_7', benchmarks/chstone/jpeg/src/jpeg_decode.c:239) [154]  (0.000 ns)
	'store' operation 0 bit ('store_ln239', benchmarks/chstone/jpeg/src/jpeg_decode.c:239) of variable 'sub_ln239', benchmarks/chstone/jpeg/src/jpeg_decode.c:239 on array 'IDCTBuff' [155]  (1.297 ns)

 <State 16>: 2.231ns
The critical path consists of the following:
	'add' operation 10 bit ('aptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:240) [158]  (0.933 ns)
	'getelementptr' operation 9 bit ('IDCTBuff_addr_8', benchmarks/chstone/jpeg/src/jpeg_decode.c:241) [162]  (0.000 ns)
	'store' operation 0 bit ('store_ln241', benchmarks/chstone/jpeg/src/jpeg_decode.c:241) of variable 'sub_ln241', benchmarks/chstone/jpeg/src/jpeg_decode.c:241 on array 'IDCTBuff' [163]  (1.297 ns)

 <State 17>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('IDCTBuff_addr_9', benchmarks/chstone/jpeg/src/jpeg_decode.c:243) [170]  (0.000 ns)
	'store' operation 0 bit ('store_ln243', benchmarks/chstone/jpeg/src/jpeg_decode.c:243) of variable 'sub_ln243', benchmarks/chstone/jpeg/src/jpeg_decode.c:243 on array 'IDCTBuff' [171]  (1.297 ns)

 <State 18>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('IDCTBuff_addr_10', benchmarks/chstone/jpeg/src/jpeg_decode.c:245) [178]  (0.000 ns)
	'store' operation 0 bit ('store_ln245', benchmarks/chstone/jpeg/src/jpeg_decode.c:245) of variable 'sub_ln245', benchmarks/chstone/jpeg/src/jpeg_decode.c:245 on array 'IDCTBuff' [179]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
