
*** Running vivado
    with args -log sccomp_dataflow.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sccomp_dataflow.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sccomp_dataflow.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/sources_1/ip/imen/imen.dcp' for cell 'IM'
INFO: [Netlist 29-17] Analyzing 523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/constrs_1/new/icf.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/constrs_1/new/icf.xdc:45]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.434 ; gain = 482.191
Finished Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/constrs_1/new/icf.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/sources_1/ip/imen/imen.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.434 ; gain = 769.566
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1001.434 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b2ade2ae

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 206f2d31f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1004.309 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 206f2d31f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.821 . Memory (MB): peak = 1004.309 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1101 unconnected nets.
INFO: [Opt 31-11] Eliminated 3 unconnected cells.
Phase 3 Sweep | Checksum: cd884b5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1004.309 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.309 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cd884b5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1004.309 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cd884b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1004.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1004.309 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/sccomp_dataflow_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1004.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1004.309 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 41bf0179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1004.309 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 41bf0179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1004.309 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 41bf0179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 41bf0179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 41bf0179

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 46620c5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 46620c5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 59e5168a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: e9e7773e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: e9e7773e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1.2.1 Place Init Design | Checksum: 75cc8689

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1.2 Build Placer Netlist Model | Checksum: 75cc8689

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 75cc8689

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 1 Placer Initialization | Checksum: 75cc8689

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c4e41d22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4e41d22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18371f98a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16fb30c54

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16fb30c54

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13c835ab0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13c835ab0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10bf75e0f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f4ca40d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f4ca40d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f4ca40d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.277 ; gain = 17.969
Phase 3 Detail Placement | Checksum: f4ca40d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.277 ; gain = 17.969

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 10138ff62

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.375 ; gain = 46.066

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=25.734. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629
Phase 4.1 Post Commit Optimization | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: f4f90122

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 16b8a8f62

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16b8a8f62

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629
Ending Placer Task | Checksum: 1398322c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.938 ; gain = 46.629
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1050.938 ; gain = 46.629
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1050.938 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1050.938 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1050.938 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1050.938 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a5e7785d ConstDB: 0 ShapeSum: 939baa6c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13aec8bc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.156 ; gain = 145.219

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13aec8bc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.156 ; gain = 145.219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13aec8bc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.156 ; gain = 145.219

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13aec8bc1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1196.156 ; gain = 145.219
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 271badea1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1204.188 ; gain = 153.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.324 | TNS=0.000  | WHS=-0.274 | THS=-11.483|

Phase 2 Router Initialization | Checksum: 203563644

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 76a258a4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1243
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a7509715

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1204.188 ; gain = 153.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.871 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18d0a804e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 20c5190a0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1204.188 ; gain = 153.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.871 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f6b4b76b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1204.188 ; gain = 153.250
Phase 4 Rip-up And Reroute | Checksum: 1f6b4b76b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29ce27ddc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.950 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 29ce27ddc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29ce27ddc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250
Phase 5 Delay and Skew Optimization | Checksum: 29ce27ddc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2016bae1b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1204.188 ; gain = 153.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.950 | TNS=0.000  | WHS=-0.540 | THS=-12.577|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1ad7b74c1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1434.461 ; gain = 383.523
Phase 6.1 Hold Fix Iter | Checksum: 1ad7b74c1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1434.461 ; gain = 383.523
Phase 6 Post Hold Fix | Checksum: 193ce902c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1434.461 ; gain = 383.523

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.77242 %
  Global Horizontal Routing Utilization  = 2.2294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 155fc7309

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1434.461 ; gain = 383.523

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155fc7309

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1434.461 ; gain = 383.523

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1fb4be4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 1434.461 ; gain = 383.523

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1c5d0dee2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1434.461 ; gain = 383.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=19.950 | TNS=0.000  | WHS=0.146  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c5d0dee2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1434.461 ; gain = 383.523
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1434.461 ; gain = 383.523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1434.461 ; gain = 383.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.879 . Memory (MB): peak = 1434.461 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/sccomp_dataflow_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 12:33:31 2021...

*** Running vivado
    with args -log sccomp_dataflow.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sccomp_dataflow.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sccomp_dataflow.tcl -notrace
Command: open_checkpoint sccomp_dataflow_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 206.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/.Xil/Vivado-10552-DESKTOP-TPAPSK1/dcp/sccomp_dataflow.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/constrs_1/new/icf.xdc:45]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 991.391 ; gain = 482.473
Finished Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/.Xil/Vivado-10552-DESKTOP-TPAPSK1/dcp/sccomp_dataflow.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1003.176 ; gain = 11.785
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.815 . Memory (MB): peak = 1003.176 ; gain = 11.785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.176 ; gain = 796.414
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sccomp_dataflow.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1404.367 ; gain = 401.191
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file sccomp_dataflow.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 12:34:30 2021...

*** Running vivado
    with args -log sccomp_dataflow.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sccomp_dataflow.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sccomp_dataflow.tcl -notrace
Command: open_checkpoint sccomp_dataflow_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 207.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/.Xil/Vivado-11080-DESKTOP-TPAPSK1/dcp/sccomp_dataflow.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/constrs_1/new/icf.xdc:45]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 991.660 ; gain = 482.465
Finished Parsing XDC File [D:/computer_composition/MIPS54/cpu_54/cpu_54.runs/impl_1/.Xil/Vivado-11080-DESKTOP-TPAPSK1/dcp/sccomp_dataflow.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1003.434 ; gain = 11.773
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1003.434 ; gain = 11.773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.434 ; gain = 796.336
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sccomp_dataflow.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1404.336 ; gain = 400.902
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file sccomp_dataflow.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 17:59:31 2021...
