<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">

<link href="global.css" rel="stylesheet" type="text/css" />

<head>
<title>
Ian G. Harris, Publications
</title>
</head>

<body>

<div class="topbanner">
  <p>
     <h1> Ian G. Harris </h1>
     <h2> Associate Professor, Department of Computer Science </h2>
     <h2> University of California Irvine </h2>
  </p>
  
</div>


<!-- bgwrapper wraps the sidemenu and the main divs -->
<div id="bgwrapper">

<div class="sidemenu">
  <ul class="navigate">
    <li> <a href="index.html"> Home </a> </li>
    <li> <a href="publications.html"> Publications </a> </li>
    <li> <a href="courses.html"> Courses </a> </li>
    <li> <a href="projects.html"> Projects </a> </li>
    <li> <a href="contact.html"> Contact </a> </li>
</div>

<div class="main">

<br class="littlebr" />

  <h3> Publications (since 1999) </h3>

  <ul class="papers">

<li>

Ian G. Harris, <span class="doctitle"> "Capturing Assertions from
Natural Language Descriptions"</span>, <span class="cjtitle"> Workshop
on Natural Language Analysis in Software Engineering
(NaturaLiSE) </span>, May 2013.

<li>

Zi-Shun Huang and Ian G. Harris, <span
  class="doctitle">"Return-Oriented Vulnerabilities in ARM
  Executables"</span>, to appear in <span class="cjtitle"> Homeland Security Affairs Journal</span>.


<li>

M. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span
  class="doctitle">"Hardware-Assisted Detection of Malicious Software
  in Embedded Systems"</span>, <span class="cjtitle">IEEE Embedded
  Systems Letters (ESL)</span>, vol. 4, num. 4 </li>

<li>

Ian G. Harris, <span class="doctitle">"Generating Formal System Models
  from Natural Language Descriptions"</span>, <span class="cjtitle">IEEE
  High Level Design Validation and Test Workshop (HLDVT)</span>, November
  2012.
</li>

<li>

<b> Best Paper Award </b>, Zi-Shun Huang and Ian G. Harris, <span
  class="doctitle">"Return-Oriented Vulnerabilities in ARM
  Executables"</span>, <span class="cjtitle">IEEE International Conference
  on Technologies for Homeland Security (HST)</span>, November 2012.

<li>

M. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span
  class="doctitle">"Adaptable Intrusion Detection Using Partial
  Runtime Reconfiguration"</span>, <span class="cjtitle">IEEE International
  Conference on Computer Design (ICCD)</span>, October 2012.
</li>

<li>

M. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span
class="doctitle">"Minimization of Trojan Footprint by Reducing Delay
and Area Impact"</span>, <span class="cjtitle">IEEE International Symposium
on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS)</span>,
October 2012.
</li>

<li>

Ian G. Harris, <span class="doctitle">"Extracting Design Information
  from Natural Language Specifications"</span>, <span
  class="cjtitle">IEEE/ACM Design Automation Conference (DAC)</span>,
  June 2012.  </li>

<li>
Patricia S. Lee and Ian G. Harris, <span class="doctitle">"Test
  Generation for Subtractive Specification Errors"</span>, <span
  class="cjtitle">IEEE VLSI Test Symposium (VTS)</span>, April 2012.
</li>


<li>
Sharon Barner, Ian G. Harris, Daniel Kroening, and
Orna Raz eds., <span class="doctitle">"Hardware and Software:
  Verification and Testing, 6th International Haifa Verification
  Conference, HVC 2010 Haifa, Israel, October 2010 Revised Selected
  Papers, Lecture Notes in Computer Science"</span>, vol. 6504, Springer,
2010.
</li>


    <li>
      Dhiraj K. Pradhan and Ian G. Harris eds.,
    <span class="doctitle"><a href="http://www.amazon.com/Practical-Design-Verification-Dhiraj-Pradhan/dp/0521859727/ref=sr_1_1?ie=UTF8&s=books&qid=1247782387&sr=1-1">Practical Design Verification</a></span>, Cambridge University Press, 2009
    </li>

    <li>
      S. Verma and Ian G. Harris,
	<span class="doctitle"><a href="http://www.amazon.com/Practical-Design-Verification-Dhiraj-Pradhan/dp/0521859727/ref=sr_1_1?ie=UTF8&s=books&qid=1247782387&sr=1-1">"SystemVerilog and Vera in a Verification Flow</a>"</span>, in Practical Design Verification, Cambridge University Press, 2009
    </li>
    
    <li>
      Ian G. Harris and Dhiraj Pradhan eds.
	<span class="doctitle"><a href="http://ieeexplore.ieee.org/xpl/tocresult.jsp?isYear=2008&isnumber=4475221&Submit32=Go+To+Issues">"Design Verification and Validation"</a></span>,
	Special Section of <span class="cjtitle">IEEE Transactions on VLSI Systems</span>, April 2008.
    </li>
    
    <li>
      K. Ramineni, S. Verma, and I. G. Harris
	 <span class="doctitle">"Evaluation of an Efficient Control
Oriented Coverage Metric"</span>, <span class="cjtitle">IEEE High Level
      Design Validation and Test Workshop</span>, 2008.
    </li>

    <li>
      S. Verma, I. G. Harris, and K. Ramineni,<span class="doctitle"> <a
        href="./pubdir/harris_date07.pdf">
	 "Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions"</a></span>,
	<span class="cjtitle">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>,
	2007.	
    </li>
    
    <li>
      T. Alrahem, A. Chen, N. DiGiussepe, J. Gee, S.-P. Hsiao, S. Mattox, T. Park, A. Tam, I. G. Harris, and M. Carlsson, 
<span class="doctitle"><A href="./pubdir/harris_defcon07.pdf">
	 "INTERSTATE: A Stateful Protocol Fuzzer for SIP" </a></span>,
	<span class="cjtitle"> DEFCON 15</span>, 2007.
    </li>

    <li>
      F. Fummi, I. G. Harris, C. Marconcini, and G. Pravadelli,
	<span class="doctitle"><a href="./pubdir/harris_mtv07.pdf">"A CLP-based Functional ATPG for Extended FSMs"</a></span>, 

	<span class="cjtitle">IEEE Microprocessor Test and Verification Workshop</span>, 
	2007.
    </li>
    
    <li>
      K. Ramineni, I. G. Harris, and S. Verma, <span class="doctitle">
	 "Improving Feasible Interactions Among Multiple Processes"</span>,
	<span class="cjtitle">IEEE High Level Design Validation and Test Workshop</span>,
	2007.
    </li>
    
    <li>
      S. Verma, I. G. Harris, and K. Ramineni,<span class="doctitle">
	 "Automatic Generation of Functional Coverage Models from CTL"</span>,
	<span class="cjtitle">IEEE High Level Design Validation and Test Workshop</span>,
	2007.	
    </li>
    
    <li> I. G. Harris, <span class="doctitle"><a
        href="./pubdir/date04_harris.pdf">
        "Covalidation of Complex Hardware/Software Systems"</a></span>
        <span class="booktitle">System-on-Chip: Next Generation Electronics</span>,
        Institution of Electrical Engineers Publishing (Bashir
        M. Al-Hashimi ed.), 2006.
    </li>	

    <li> M. Heath, W. Burleson, I. G. Harris, <span class="doctitle"><a
        href="./pubdir/date04_harris.pdf">
        "Synchro-Tokens: A Deterministic GALS Methodology for
        Chip-Level Debug and Test" </a></span>, <span class="cjtitle">IEEE Transactions on
        Computers</span>, vol. 54, num. 12, December 2005.
    </li>
    
    <li> I. G. Harris, <span class="doctitle"><a
        href="./pubdir/date04_harris.pdf">
        "Hardware/Software Covalidation" </a></span> , <span
        class="cjtitle">IEE Proceedings on Computers and Digital Techniques</span>, vol. 152, num. 3, May 2005.
    </li>	

    <li> S. Verma, K. Ramineni, and I. G. Harris, <span class="doctitle"><a
        href="./pubdir/date04_harris.pdf"> "An
        Efficient Control-Oriented Coverage Metric" </a></span> , IEEE
        Asian South Pacific Design Automation Conference (ASPDAC),
        January 2005.
    </li>


    <li> I. G. Harris, <span class="doctitle"><a
        href="./pubdir/date04_harris.pdf"> "Tacking
        Concurrency and Timing Problems"</a></span> <span class="booktitle"> Test and
        Validation of Hardware/Software Systems Starting with
        System-Level Descriptions</span>, Springer-Verlag Publishing,
        Matteo Sonza Reorda and Zebo Peng eds., 2005. 
    </li>	


    <li>
        M. Heath, W. Burleson, and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/date04_harris.pdf">
	"Eliminating Nondeterminism to Enable Chip-Level Test of
        Globally-Asynchronous Locally-Synchronous SoCs"
	</a></span>, <span class="cjtitle">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>,
	February 2004.
    </li>
    

    <li>
        E. Gaudette, M. Moussa, and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/hldvt03_harris.pdf">
	"A Method for the Evaluation of Behavioral Fault Models"
	</a></span>,
	<span class="cjtitle">IEEE High-Level Design, Validation, and Test Workshop
	(HLDVT)</span>, November 2003.
	<!-- pp 169-172 -->	
    </li>

    <li>
        D. A. Fernandes and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/itc03_harris.pdf">
	"Application of Built in Self-Test for Interconnect Testing of
        FPGAs"
	</a></span>,
	<span class="cjtitle">IEEE International Test Conference</span>, September 2003.
	<!-- pp 1248-1257 -->	
    </li>
    
    <li>
	I. G. Harris,
        <span class="doctitle"><a href="./pubdir/dnt03_harris.pdf">
	"Fault Models and Test Generation for Hardware-Software Covalidation",
	</a></span>
	<span class="cjtitle">IEEE Design and Test of Computers</span>, volume 20, number 4, 
	July-August 2003.
	<!-- pp 40-47 -->	
    </li>

    <li>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <span class="doctitle"><a href="./pubdir/jcsc_harris.pdf">
	"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous 
	Systems",
	</a></span>
	<span class="cjtitle">Journal for Circuits, Systems and Computers</span>, volume 12, number 3,
	June 2003.
	<!-- pp 305-332 -->	
    </li>

    <li>
      M. Heath and I. G. Harris
        <span class="doctitle"><a href="./pubdir/mtv03_harris.pdf">
	"A Deterministic Globally Asynchronous Locally Synchronous
        Microprocessor Architecture",	
	</a></span>
	<span class="cjtitle">IEEE Microprocessor Test and Verification Workshop (MTV)</span>, May 2003.
	<!-- pp 119-124 -->	
    </li>


    <li>
      Z. Zeng, Q. Zhang, I. G. Harris, and M. Ciesielski,
        <span class="doctitle"><a href="./pubdir/date03.pdf">
	"Fast Computation of Data Correlation Using BDDs",
        </a></span>
	<span class="cjtitle">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>, 
	March 2003.
    </li>


    <li>
      Q. Zhang and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/tcad_pbist.pdf">
	"Partial BIST Insertion to Eliminate Data Correlation", 	
	</a></span>
	<span class="cjtitle">IEEE Transactions on Computer-Aided Design</span>, March 2003.
    </li>

    <li>
      I. G. Harris and R. Tessier,
        <span class="doctitle"><a href="./pubdir/tcad_fpga.pdf">
	"Testing and Diagnosis of Interconnect Faults in Cluster-Based FPGA
	Architectures", 
	</a></span>
	<span class="cjtitle">IEEE Transactions on Computer-Aided Design</span>, November 2002.
    </li>

    <li>
      F. Xin and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/hldvt02.pdf">
	"Test Generation for Hardware-Software Covalidation Using Non-Linear 
	Programming",
	</a></span>
	<span class="cjtitle">IEEE Workshop on High Level Design Validation and Test (HLDVT)</span>, 
	October 2002.
    </li>	


    <li>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <span class="doctitle"><a href="./pubdir/etw02.pdf">
	"ATPG for Timing-Induced Functional 
	Errors on Trigger Events in Hardware-Software Systems" </a></span>,
	<span class="cjtitle">IEEE European Test Workshop (ETW)</span>, May 2002
    </li>
	

    <li>
      I. G. Harris,
        <span class="doctitle"><a href="./pubdir/hldvt01hwsw.pdf">
	"Hardware-Software Covalidation: 
	Fault Models and Test Generation"</a></span>,
	<span class="cjtitle">IEEE Workshop on High Level Design Validation and
	Test (HLDVT)</span>, November 2001
    </li>	
	

    <li>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <span class="doctitle"><a href="./pubdir/hldvt01cfsm.pdf">
	"Test Pattern Generation for 
	Timing-Induced Errors in Hardware-Software Systems"</a></span>,
	<span class="cjtitle">IEEE Workshop on High Level Design Validation and
	Test (HLDVT)</span>, November 2001
    </li>
	

    <li>
      I. G. Harris, P. Menon, and R. Tessier,
        <span class="doctitle"><a href="./pubdir/itc01fpga.pdf">
	"BIST-Based Path Delay Testing in FPGA Arichitectures"</a></span>,	
	<span class="cjtitle">IEEE International Test Conference (ITC)</span>, October 2001.
    </li>
	

    <li>
      Q. Zhang and I. G. Harris,
        <span class="doctitle"><a href="./pubdir/itc01funct.pdf">
	"A Validation Fault Model for Timing-Induced Functional Errors"</a></span>,
        <span class="cjtitle">IEEE International Test Conference (ITC)</span>, October 2001.
    </li>
	

    <li>
      W. Burleson, A. Ganz, and I. G. Harris, 
	"Educational Innovations in Multimedia Systems",
	<span class="cjtitle">ASEE Journal of Engineering Education</span>, January 2001.
    </li>
	

    <li>
      Q. Zhang and I. G. Harris,
	"A Data Flow Coverage Metric For Validation of Behavioral HDL
      Descriptions", <span class="cjtitle">International Conference on Computer-Aided Design (ICCAD)</span>, 2000.
    </li>

    <li>
      I. G. Harris and R. Tessier,
      <span class="doctitle"><a HREF="./pubdir/iccad00fpga.pdf">
      "Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures"</a></span>, <span class="cjtitle">International Conference on Computer-Aided Design (ICCAD)</span>, 2000.
    </li>     

    <li>
      Q. Zhang and I. G. Harris,
      <span class="doctitle"><a HREF="./pubdir/funct_itc00.pdf"> "A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions" </a></span>,
      <span class="cjtitle">International Test Conference (ITC)</span>, October 2000.
    </li>
    
    <li>
      I. G. Harris and Russell Tessier,
      <span class="doctitle"><a HREF="./pubdir/fpga_dac00.pdf"> "Interconnect Testing of Cluster-based FPGA Architectures"</a></span>,
      <span class="cjtitle">Design Automation Conference (DAC)</span>, 2000.
    </li>  

    <li>
      Q. Zhang and I. G. Harris,
      <span class="doctitle"><a HREF="./pubdir/reconv_iccad99.pdf"> "Partial BIST Insertion to Eliminate Data
      Correlation"</a></span>,
      <span class="cjtitle">International Conference on Computer-Aided Design (ICCAD)</span>, 1999.
    </li>

    <li>
      Q. Zhang and I. G. Harris,
      <span class="doctitle"><a HREF="./pubdir/funct_hldvt.pdf"> "Mutation Analysis for the Evaluation of
      Functional Fault Models"</a></span>,
      <span class="cjtitle">High-Level Design, Validation, and Test Workshop (HLDVT)</span>, 1999.
    </li>

</ul>


</div> <!-- close main div -->

</div> <!--  close bgwrapper -->

<hr class="bottombar" />

</body>
</html>


