Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Apr 17 18:05:05 2015
| Host              : Thinkpad running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.212        0.000                      0               128093        0.255        0.000                      0               128093        3.000        0.000                       0                 13859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           6.212        0.000                      0                   56        0.255        0.000                      0                   56        4.500        0.000                       0                    27  
  clkout1                                                                                                                                                      18.751        0.000                       0                     1  
  clkout2                                                                                                                                                      38.751        0.000                       0                     1  
  clkout3          36.034        0.000                      0               128036        0.539        0.000                      0               128036       38.750        0.000                       0                 13826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             7.217        0.000                      0                    1        0.397        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                  
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y18   clkdv/bufclkfb/I     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.839ns (25.533%)  route 2.447ns (74.467%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.703     2.431    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.567     8.546    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.599     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429     8.642    display/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.839ns (25.533%)  route 2.447ns (74.467%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.703     2.431    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.567     8.546    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.599     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429     8.642    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.839ns (25.533%)  route 2.447ns (74.467%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.703     2.431    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.567     8.546    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.599     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429     8.642    display/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.839ns (25.533%)  route 2.447ns (74.467%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.703     2.431    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.567     8.546    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
                         clock pessimism              0.599     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429     8.642    display/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.839ns (24.887%)  route 2.532ns (75.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.788     2.516    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.489     8.468    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X65Y116        FDRE (Setup_fdre_C_CE)      -0.205     8.749    display/myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.839ns (24.887%)  route 2.532ns (75.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.788     2.516    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.489     8.468    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X65Y116        FDRE (Setup_fdre_C_CE)      -0.205     8.749    display/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.839ns (24.887%)  route 2.532ns (75.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.788     2.516    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.489     8.468    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X65Y116        FDRE (Setup_fdre_C_CE)      -0.205     8.749    display/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.839ns (24.887%)  route 2.532ns (75.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.788     2.516    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.489     8.468    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X65Y116        FDRE (Setup_fdre_C_CE)      -0.205     8.749    display/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.839ns (24.887%)  route 2.532ns (75.113%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.788     2.516    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X64Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.489     8.468    display/myvgatimer/xy/CLK
    SLICE_X64Y116                                                     r  display/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205     8.749    display/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.839ns (25.030%)  route 2.513ns (74.970%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.685    -0.855    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        1.420     0.983    display/myvgatimer/xy/vga_addr[2]
    SLICE_X72Y119        LUT5 (Prop_lut5_I0_O)        0.296     1.279 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.324     1.604    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.124     1.728 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.769     2.497    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X65Y119        FDRE                                         r  display/myvgatimer/xy/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.485     8.464    display/myvgatimer/xy/CLK
    SLICE_X65Y119                                                     r  display/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.560     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X65Y119        FDRE (Setup_fdre_C_CE)      -0.205     8.745    display/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  6.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.581    -0.583    display/myvgatimer/CLK
    SLICE_X73Y119                                                     r  display/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  display/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.263    display/myvgatimer/clk_count[0]
    SLICE_X73Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.221 r  display/myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/myvgatimer/n_0_clk_count[1]_i_1
    SLICE_X73Y119        FDRE                                         r  display/myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.850    -0.822    display/myvgatimer/CLK
    SLICE_X73Y119                                                     r  display/myvgatimer/clk_count_reg[1]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X73Y119        FDRE (Hold_fdre_C_D)         0.107    -0.476    display/myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.579    -0.585    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.259    display/myvgatimer/xy/x[0]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.043    -0.216 r  display/myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    display/myvgatimer/xy/p_0_in[3]
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.849    -0.824    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[3]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.107    -0.478    display/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.557    -0.607    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  display/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.286    display/myvgatimer/xy/y[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  display/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    display/myvgatimer/xy/n_0_y[9]_i_2
    SLICE_X65Y117        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.826    -0.847    display/myvgatimer/xy/CLK
    SLICE_X65Y117                                                     r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X65Y117        FDRE (Hold_fdre_C_D)         0.091    -0.503    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.557    -0.607    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  display/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.276    display/myvgatimer/xy/y[0]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  display/myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    display/myvgatimer/xy/n_0_y[1]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.826    -0.846    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.107    -0.500    display/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.557    -0.607    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  display/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.274    display/myvgatimer/xy/y[0]
    SLICE_X65Y116        LUT5 (Prop_lut5_I4_O)        0.043    -0.231 r  display/myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    display/myvgatimer/xy/n_0_y[3]_i_1
    SLICE_X65Y116        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.826    -0.846    display/myvgatimer/xy/CLK
    SLICE_X65Y116                                                     r  display/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.107    -0.500    display/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.579    -0.585    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.248    display/myvgatimer/xy/x[0]
    SLICE_X72Y121        LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  display/myvgatimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/myvgatimer/xy/p_0_in[1]
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.849    -0.824    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.107    -0.478    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.581    -0.583    display/myvgatimer/CLK
    SLICE_X73Y119                                                     r  display/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  display/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.263    display/myvgatimer/clk_count[0]
    SLICE_X73Y119        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  display/myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    display/myvgatimer/n_0_clk_count[0]_i_1
    SLICE_X73Y119        FDRE                                         r  display/myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.850    -0.822    display/myvgatimer/CLK
    SLICE_X73Y119                                                     r  display/myvgatimer/clk_count_reg[0]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X73Y119        FDRE (Hold_fdre_C_D)         0.091    -0.492    display/myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.039%)  route 0.193ns (50.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.581    -0.583    display/myvgatimer/xy/CLK
    SLICE_X72Y119                                                     r  display/myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  display/myvgatimer/xy/x_reg[7]/Q
                         net (fo=8, routed)           0.193    -0.249    display/myvgatimer/xy/x[7]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    display/myvgatimer/xy/p_0_in[9]
    SLICE_X72Y120        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.850    -0.823    display/myvgatimer/xy/CLK
    SLICE_X72Y120                                                     r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X72Y120        FDRE (Hold_fdre_C_D)         0.091    -0.479    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.554    -0.610    display/myvgatimer/xy/CLK
    SLICE_X65Y119                                                     r  display/myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  display/myvgatimer/xy/y_reg[7]/Q
                         net (fo=10, routed)          0.200    -0.269    display/myvgatimer/xy/y[7]
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.042    -0.227 r  display/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    display/myvgatimer/xy/n_0_y[8]_i_1
    SLICE_X65Y119        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.823    -0.849    display/myvgatimer/xy/CLK
    SLICE_X65Y119                                                     r  display/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.107    -0.503    display/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.579    -0.585    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.259    display/myvgatimer/xy/x[0]
    SLICE_X72Y121        LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  display/myvgatimer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    display/myvgatimer/xy/p_0_in[2]
    SLICE_X72Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.849    -0.824    display/myvgatimer/xy/CLK
    SLICE_X72Y121                                                     r  display/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.092    -0.493    display/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                    
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   clkdv/buf100/I0                        
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X73Y119    display/myvgatimer/clk_count_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X73Y119    display/myvgatimer/clk_count_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X72Y121    display/myvgatimer/xy/x_reg[0]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X72Y121    display/myvgatimer/xy/x_reg[1]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X72Y121    display/myvgatimer/xy/x_reg[2]/C       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X65Y119    display/myvgatimer/xy/y_reg[6]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X65Y119    display/myvgatimer/xy/y_reg[7]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X65Y119    display/myvgatimer/xy/y_reg[8]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X73Y119    display/myvgatimer/clk_count_reg[0]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X73Y119    display/myvgatimer/clk_count_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X72Y121    display/myvgatimer/xy/x_reg[0]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X72Y121    display/myvgatimer/xy/x_reg[1]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X73Y119    display/myvgatimer/clk_count_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X73Y119    display/myvgatimer/clk_count_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X72Y119    display/myvgatimer/xy/x_reg[4]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X72Y119    display/myvgatimer/xy/x_reg[5]/C       



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkdv/mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.034ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        43.599ns  (logic 3.841ns (8.810%)  route 39.758ns (91.190%))
  Logic Levels:           17  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 78.660 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.888    23.197    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X77Y99         LUT3 (Prop_lut3_I1_O)        0.124    23.321 r  mips/dp/regFile/rf_reg_2304_2431_0_0_i_3/O
                         net (fo=122, routed)         8.486    31.807    memIO/screenmem/I690
    SLICE_X9Y53          LUT6 (Prop_lut6_I2_O)        0.124    31.931 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1235/O
                         net (fo=1, routed)           0.000    31.931    mips/dp/regFile/I53
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I0_O)      0.212    32.143 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_960/O
                         net (fo=1, routed)           0.000    32.143    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_960
    SLICE_X9Y53          MUXF8 (Prop_muxf8_I1_O)      0.094    32.237 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_623/O
                         net (fo=1, routed)           2.108    34.345    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_623
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.316    34.661 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_375/O
                         net (fo=1, routed)           0.000    34.661    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_375
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    34.878 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_192/O
                         net (fo=1, routed)           2.978    37.856    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_192
    SLICE_X55Y127        LUT6 (Prop_lut6_I5_O)        0.299    38.155 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_101/O
                         net (fo=1, routed)           0.000    38.155    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_101
    SLICE_X55Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    38.367 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           2.347    40.714    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_37
    SLICE_X51Y166        LUT6 (Prop_lut6_I3_O)        0.299    41.013 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.851    42.864    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X12Y163        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.680    78.660    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y163                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.569    79.228    
                         clock uncertainty           -0.102    79.126    
    SLICE_X12Y163        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.898    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.898    
                         arrival time                         -42.864    
  -------------------------------------------------------------------
                         slack                                 36.034    

Slack (MET) :             36.462ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        43.239ns  (logic 4.624ns (10.694%)  route 38.615ns (89.306%))
  Logic Levels:           21  (LUT4=1 LUT5=2 LUT6=10 MUXF7=4 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 78.660 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.382     1.102    mips/dp/regFile/Q[5]
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.124     1.226 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.000     1.226    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_55
    SLICE_X17Y171        MUXF7 (Prop_muxf7_I1_O)      0.217     1.443 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=45, routed)          1.631     3.075    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X12Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     3.403 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=59, routed)          3.570     6.973    mips/dp/regFile/ReadData10[4]
    SLICE_X3Y193         LUT6 (Prop_lut6_I1_O)        0.331     7.304 r  mips/dp/regFile/rf_reg_0_127_0_0_i_89/O
                         net (fo=68, routed)          1.496     8.800    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_89
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  mips/dp/regFile/rf_reg_0_255_0_0_i_53/O
                         net (fo=1, routed)           0.778     9.702    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_53
    SLICE_X4Y173         LUT6 (Prop_lut6_I0_O)        0.124     9.826 r  mips/dp/regFile/rf_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          1.611    11.437    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_23
    SLICE_X18Y176        LUT5 (Prop_lut5_I2_O)        0.124    11.561 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_81/O
                         net (fo=15, routed)          0.797    12.358    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_81
    SLICE_X19Y178        LUT5 (Prop_lut5_I2_O)        0.124    12.482 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_26/O
                         net (fo=2, routed)           0.468    12.950    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_26
    SLICE_X13Y179        LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  mips/dp/regFile/rf_reg_0_127_0_0_i_102/O
                         net (fo=2, routed)           0.844    13.917    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_102
    SLICE_X7Y181         LUT6 (Prop_lut6_I0_O)        0.124    14.041 r  mips/dp/regFile/rf_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.433    14.474    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_38
    SLICE_X7Y181         LUT4 (Prop_lut4_I2_O)        0.150    14.624 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14401, routed)      16.711    31.335    memIO/screenmem/rf_reg_3968_4095_0_0/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    31.661 r  memIO/screenmem/rf_reg_3968_4095_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.661    memIO/screenmem/rf_reg_3968_4095_0_0/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    31.902 r  memIO/screenmem/rf_reg_3968_4095_0_0/F7.SP/O
                         net (fo=1, routed)           1.392    33.294    memIO/screenmem/n_1_rf_reg_3968_4095_0_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.298    33.592 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1058/O
                         net (fo=1, routed)           0.000    33.592    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1058
    SLICE_X49Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    33.809 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_812/O
                         net (fo=1, routed)           0.000    33.809    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_812
    SLICE_X49Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    33.903 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_538/O
                         net (fo=1, routed)           1.822    35.725    mips/dp/regFile/I32
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.316    36.041 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_348/O
                         net (fo=1, routed)           0.000    36.041    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_348
    SLICE_X57Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    36.279 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_175/O
                         net (fo=1, routed)           0.000    36.279    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_175
    SLICE_X57Y80         MUXF8 (Prop_muxf8_I0_O)      0.104    36.383 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.941    38.324    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_94
    SLICE_X48Y110        LUT6 (Prop_lut6_I1_O)        0.316    38.640 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           1.933    40.573    memIO/dmem/I708
    SLICE_X48Y157        LUT6 (Prop_lut6_I5_O)        0.124    40.697 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.806    42.503    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X12Y163        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.680    78.660    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y163                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.569    79.228    
                         clock uncertainty           -0.102    79.126    
    SLICE_X12Y163        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.965    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.965    
                         arrival time                         -42.503    
  -------------------------------------------------------------------
                         slack                                 36.462    

Slack (MET) :             36.503ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        43.130ns  (logic 3.841ns (8.906%)  route 39.289ns (91.094%))
  Logic Levels:           17  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 78.659 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.888    23.197    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X77Y99         LUT3 (Prop_lut3_I1_O)        0.124    23.321 r  mips/dp/regFile/rf_reg_2304_2431_0_0_i_3/O
                         net (fo=122, routed)         8.486    31.807    memIO/screenmem/I690
    SLICE_X9Y53          LUT6 (Prop_lut6_I2_O)        0.124    31.931 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1235/O
                         net (fo=1, routed)           0.000    31.931    mips/dp/regFile/I53
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I0_O)      0.212    32.143 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_960/O
                         net (fo=1, routed)           0.000    32.143    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_960
    SLICE_X9Y53          MUXF8 (Prop_muxf8_I1_O)      0.094    32.237 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_623/O
                         net (fo=1, routed)           2.108    34.345    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_623
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.316    34.661 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_375/O
                         net (fo=1, routed)           0.000    34.661    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_375
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    34.878 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_192/O
                         net (fo=1, routed)           2.978    37.856    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_192
    SLICE_X55Y127        LUT6 (Prop_lut6_I5_O)        0.299    38.155 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_101/O
                         net (fo=1, routed)           0.000    38.155    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_101
    SLICE_X55Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    38.367 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           2.347    40.714    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_37
    SLICE_X51Y166        LUT6 (Prop_lut6_I3_O)        0.299    41.013 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.382    42.395    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X12Y165        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.679    78.659    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y165                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.569    79.227    
                         clock uncertainty           -0.102    79.125    
    SLICE_X12Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.897    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.897    
                         arrival time                         -42.395    
  -------------------------------------------------------------------
                         slack                                 36.503    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.854ns  (logic 4.624ns (10.790%)  route 38.230ns (89.210%))
  Logic Levels:           21  (LUT4=1 LUT5=2 LUT6=10 MUXF7=4 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 78.659 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.382     1.102    mips/dp/regFile/Q[5]
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.124     1.226 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.000     1.226    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_55
    SLICE_X17Y171        MUXF7 (Prop_muxf7_I1_O)      0.217     1.443 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=45, routed)          1.631     3.075    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X12Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     3.403 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=59, routed)          3.570     6.973    mips/dp/regFile/ReadData10[4]
    SLICE_X3Y193         LUT6 (Prop_lut6_I1_O)        0.331     7.304 r  mips/dp/regFile/rf_reg_0_127_0_0_i_89/O
                         net (fo=68, routed)          1.496     8.800    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_89
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  mips/dp/regFile/rf_reg_0_255_0_0_i_53/O
                         net (fo=1, routed)           0.778     9.702    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_53
    SLICE_X4Y173         LUT6 (Prop_lut6_I0_O)        0.124     9.826 r  mips/dp/regFile/rf_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          1.611    11.437    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_23
    SLICE_X18Y176        LUT5 (Prop_lut5_I2_O)        0.124    11.561 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_81/O
                         net (fo=15, routed)          0.797    12.358    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_81
    SLICE_X19Y178        LUT5 (Prop_lut5_I2_O)        0.124    12.482 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_26/O
                         net (fo=2, routed)           0.468    12.950    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_26
    SLICE_X13Y179        LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  mips/dp/regFile/rf_reg_0_127_0_0_i_102/O
                         net (fo=2, routed)           0.844    13.917    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_102
    SLICE_X7Y181         LUT6 (Prop_lut6_I0_O)        0.124    14.041 r  mips/dp/regFile/rf_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.433    14.474    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_38
    SLICE_X7Y181         LUT4 (Prop_lut4_I2_O)        0.150    14.624 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14401, routed)      16.711    31.335    memIO/screenmem/rf_reg_3968_4095_0_0/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    31.661 r  memIO/screenmem/rf_reg_3968_4095_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.661    memIO/screenmem/rf_reg_3968_4095_0_0/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    31.902 r  memIO/screenmem/rf_reg_3968_4095_0_0/F7.SP/O
                         net (fo=1, routed)           1.392    33.294    memIO/screenmem/n_1_rf_reg_3968_4095_0_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.298    33.592 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1058/O
                         net (fo=1, routed)           0.000    33.592    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1058
    SLICE_X49Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    33.809 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_812/O
                         net (fo=1, routed)           0.000    33.809    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_812
    SLICE_X49Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    33.903 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_538/O
                         net (fo=1, routed)           1.822    35.725    mips/dp/regFile/I32
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.316    36.041 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_348/O
                         net (fo=1, routed)           0.000    36.041    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_348
    SLICE_X57Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    36.279 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_175/O
                         net (fo=1, routed)           0.000    36.279    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_175
    SLICE_X57Y80         MUXF8 (Prop_muxf8_I0_O)      0.104    36.383 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.941    38.324    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_94
    SLICE_X48Y110        LUT6 (Prop_lut6_I1_O)        0.316    38.640 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           1.933    40.573    memIO/dmem/I708
    SLICE_X48Y157        LUT6 (Prop_lut6_I5_O)        0.124    40.697 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.421    42.119    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X12Y165        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.679    78.659    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y165                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.569    79.227    
                         clock uncertainty           -0.102    79.125    
    SLICE_X12Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.964    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.964    
                         arrival time                         -42.119    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             37.153ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.523ns  (logic 3.646ns (8.574%)  route 38.877ns (91.426%))
  Logic Levels:           17  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 78.659 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.493    22.801    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.124    22.925 r  mips/dp/regFile/rf_reg_8192_8319_0_0_i_3/O
                         net (fo=122, routed)         9.156    32.081    memIO/screenmem/I683
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.124    32.205 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1330/O
                         net (fo=1, routed)           0.000    32.205    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1330
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I1_O)      0.245    32.450 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1031/O
                         net (fo=1, routed)           0.000    32.450    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1031
    SLICE_X9Y50          MUXF8 (Prop_muxf8_I0_O)      0.104    32.554 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_680/O
                         net (fo=1, routed)           2.386    34.940    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_680
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.316    35.256 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_398/O
                         net (fo=1, routed)           0.000    35.256    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_398
    SLICE_X55Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    35.501 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_208/O
                         net (fo=1, routed)           0.000    35.501    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_208
    SLICE_X55Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    35.605 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           2.539    38.144    mips/dp/regFile/I8
    SLICE_X52Y131        LUT6 (Prop_lut6_I4_O)        0.316    38.460 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           2.337    40.797    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_41
    SLICE_X31Y164        LUT6 (Prop_lut6_I3_O)        0.124    40.921 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.866    41.787    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X12Y165        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.679    78.659    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y165                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.569    79.227    
                         clock uncertainty           -0.102    79.125    
    SLICE_X12Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.940    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.940    
                         arrival time                         -41.787    
  -------------------------------------------------------------------
                         slack                                 37.153    

Slack (MET) :             37.156ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.521ns  (logic 3.646ns (8.575%)  route 38.875ns (91.425%))
  Logic Levels:           17  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 78.660 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.493    22.801    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.124    22.925 r  mips/dp/regFile/rf_reg_8192_8319_0_0_i_3/O
                         net (fo=122, routed)         9.156    32.081    memIO/screenmem/I683
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.124    32.205 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1330/O
                         net (fo=1, routed)           0.000    32.205    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1330
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I1_O)      0.245    32.450 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1031/O
                         net (fo=1, routed)           0.000    32.450    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1031
    SLICE_X9Y50          MUXF8 (Prop_muxf8_I0_O)      0.104    32.554 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_680/O
                         net (fo=1, routed)           2.386    34.940    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_680
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.316    35.256 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_398/O
                         net (fo=1, routed)           0.000    35.256    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_398
    SLICE_X55Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    35.501 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_208/O
                         net (fo=1, routed)           0.000    35.501    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_208
    SLICE_X55Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    35.605 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           2.539    38.144    mips/dp/regFile/I8
    SLICE_X52Y131        LUT6 (Prop_lut6_I4_O)        0.316    38.460 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           2.337    40.797    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_41
    SLICE_X31Y164        LUT6 (Prop_lut6_I3_O)        0.124    40.921 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.864    41.785    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X12Y163        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.680    78.660    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y163                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.569    79.228    
                         clock uncertainty           -0.102    79.126    
    SLICE_X12Y163        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.941    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.941    
                         arrival time                         -41.785    
  -------------------------------------------------------------------
                         slack                                 37.156    

Slack (MET) :             37.506ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.097ns  (logic 3.454ns (8.205%)  route 38.643ns (91.795%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 78.659 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.493    22.801    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.124    22.925 r  mips/dp/regFile/rf_reg_8192_8319_0_0_i_3/O
                         net (fo=122, routed)         9.938    32.863    memIO/screenmem/I683
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    32.987 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_801/O
                         net (fo=1, routed)           0.000    32.987    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_801
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    33.199 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_492/O
                         net (fo=1, routed)           0.000    33.199    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_492
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I1_O)      0.094    33.293 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_307/O
                         net (fo=1, routed)           2.244    35.537    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_307
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.316    35.853 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_149/O
                         net (fo=1, routed)           0.000    35.853    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_149
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    36.070 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           1.475    37.545    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_80
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.299    37.844 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           1.720    39.564    mips/dp/regFile/I150
    SLICE_X44Y146        LUT6 (Prop_lut6_I4_O)        0.124    39.688 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.673    41.361    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X12Y165        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.679    78.659    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y165                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.569    79.227    
                         clock uncertainty           -0.102    79.125    
    SLICE_X12Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.867    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.867    
                         arrival time                         -41.361    
  -------------------------------------------------------------------
                         slack                                 37.506    

Slack (MET) :             37.648ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        41.956ns  (logic 3.454ns (8.233%)  route 38.502ns (91.767%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 78.660 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.472     1.192    mips/dp/regFile/Q[5]
    SLICE_X23Y170        LUT6 (Prop_lut6_I2_O)        0.124     1.316 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000     1.316    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_64
    SLICE_X23Y170        MUXF7 (Prop_muxf7_I0_O)      0.212     1.528 f  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=23, routed)          1.061     2.590    mips/dp/regFile/O507[17]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.329     2.919 f  mips/dp/regFile/rf_reg_0_127_0_0_i_158/O
                         net (fo=8, routed)           1.226     4.145    mips/dp/regFile/O515
    SLICE_X5Y172         LUT3 (Prop_lut3_I2_O)        0.327     4.472 f  mips/dp/regFile/rf_reg_0_127_0_0_i_147/O
                         net (fo=2, routed)           0.676     5.147    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_147
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  mips/dp/regFile/rf_reg_0_127_0_0_i_86/O
                         net (fo=157, routed)         4.565     9.837    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_86
    SLICE_X0Y197         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  mips/dp/regFile/rf_reg_0_255_0_0_i_62/O
                         net (fo=2, routed)           0.631    10.591    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_62
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.124    10.715 r  mips/dp/regFile/rf_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.469    11.184    mips/dp/regFile/OUT10_in[8]
    SLICE_X4Y195         LUT5 (Prop_lut5_I3_O)        0.124    11.308 r  mips/dp/regFile/rf_reg_0_255_0_0_i_9/O
                         net (fo=114, routed)        11.493    22.801    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_9
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.124    22.925 r  mips/dp/regFile/rf_reg_8192_8319_0_0_i_3/O
                         net (fo=122, routed)         9.938    32.863    memIO/screenmem/I683
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    32.987 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_801/O
                         net (fo=1, routed)           0.000    32.987    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_801
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    33.199 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_492/O
                         net (fo=1, routed)           0.000    33.199    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_492
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I1_O)      0.094    33.293 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_307/O
                         net (fo=1, routed)           2.244    35.537    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_307
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.316    35.853 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_149/O
                         net (fo=1, routed)           0.000    35.853    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_149
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    36.070 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           1.475    37.545    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_80
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.299    37.844 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           1.720    39.564    mips/dp/regFile/I150
    SLICE_X44Y146        LUT6 (Prop_lut6_I4_O)        0.124    39.688 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.532    41.220    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X12Y163        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.680    78.660    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y163                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.569    79.228    
                         clock uncertainty           -0.102    79.126    
    SLICE_X12Y163        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.868    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.868    
                         arrival time                         -41.220    
  -------------------------------------------------------------------
                         slack                                 37.648    

Slack (MET) :             43.264ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/screenmem/rf_reg_6144_6271_3_3/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        35.772ns  (logic 2.194ns (6.133%)  route 33.578ns (93.867%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 78.657 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.382     1.102    mips/dp/regFile/Q[5]
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.124     1.226 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.000     1.226    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_55
    SLICE_X17Y171        MUXF7 (Prop_muxf7_I1_O)      0.217     1.443 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=45, routed)          1.631     3.075    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X12Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     3.403 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=59, routed)          3.570     6.973    mips/dp/regFile/ReadData10[4]
    SLICE_X3Y193         LUT6 (Prop_lut6_I1_O)        0.331     7.304 r  mips/dp/regFile/rf_reg_0_127_0_0_i_89/O
                         net (fo=68, routed)          1.496     8.800    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_89
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  mips/dp/regFile/rf_reg_0_255_0_0_i_53/O
                         net (fo=1, routed)           0.778     9.702    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_53
    SLICE_X4Y173         LUT6 (Prop_lut6_I0_O)        0.124     9.826 r  mips/dp/regFile/rf_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          1.380    11.206    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_23
    SLICE_X16Y175        LUT6 (Prop_lut6_I3_O)        0.124    11.330 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_29/O
                         net (fo=2, routed)           1.024    12.354    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_29
    SLICE_X11Y188        LUT6 (Prop_lut6_I4_O)        0.124    12.478 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=432, routed)        11.426    23.904    mips/dp/regFile/O5
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  mips/dp/regFile/rf_reg_6144_6271_0_0_i_2/O
                         net (fo=55, routed)          6.989    31.017    mips/dp/regFile/n_0_rf_reg_6144_6271_0_0_i_2
    SLICE_X15Y91         LUT5 (Prop_lut5_I1_O)        0.118    31.135 r  mips/dp/regFile/rf_reg_6144_6271_0_0_i_1/O
                         net (fo=16, routed)          3.902    35.037    memIO/screenmem/rf_reg_6144_6271_3_3/WE
    SLICE_X14Y27         RAMD64E                                      r  memIO/screenmem/rf_reg_6144_6271_3_3/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.678    78.657    memIO/screenmem/rf_reg_6144_6271_3_3/WCLK
    SLICE_X14Y27                                                      r  memIO/screenmem/rf_reg_6144_6271_3_3/DP.HIGH/CLK
                         clock pessimism              0.480    79.138    
                         clock uncertainty           -0.102    79.036    
    SLICE_X14Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    78.301    memIO/screenmem/rf_reg_6144_6271_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         78.301    
                         arrival time                         -35.037    
  -------------------------------------------------------------------
                         slack                                 43.264    

Slack (MET) :             43.264ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/screenmem/rf_reg_6144_6271_3_3/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        35.772ns  (logic 2.194ns (6.133%)  route 33.578ns (93.867%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 78.657 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.804    -0.736    mips/dp/clk12
    SLICE_X19Y167                                                     r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=55, routed)          1.382     1.102    mips/dp/regFile/Q[5]
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.124     1.226 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.000     1.226    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_55
    SLICE_X17Y171        MUXF7 (Prop_muxf7_I1_O)      0.217     1.443 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=45, routed)          1.631     3.075    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X12Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     3.403 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=59, routed)          3.570     6.973    mips/dp/regFile/ReadData10[4]
    SLICE_X3Y193         LUT6 (Prop_lut6_I1_O)        0.331     7.304 r  mips/dp/regFile/rf_reg_0_127_0_0_i_89/O
                         net (fo=68, routed)          1.496     8.800    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_89
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  mips/dp/regFile/rf_reg_0_255_0_0_i_53/O
                         net (fo=1, routed)           0.778     9.702    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_53
    SLICE_X4Y173         LUT6 (Prop_lut6_I0_O)        0.124     9.826 r  mips/dp/regFile/rf_reg_0_255_0_0_i_23/O
                         net (fo=13, routed)          1.380    11.206    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_23
    SLICE_X16Y175        LUT6 (Prop_lut6_I3_O)        0.124    11.330 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_29/O
                         net (fo=2, routed)           1.024    12.354    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_29
    SLICE_X11Y188        LUT6 (Prop_lut6_I4_O)        0.124    12.478 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=432, routed)        11.426    23.904    mips/dp/regFile/O5
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  mips/dp/regFile/rf_reg_6144_6271_0_0_i_2/O
                         net (fo=55, routed)          6.989    31.017    mips/dp/regFile/n_0_rf_reg_6144_6271_0_0_i_2
    SLICE_X15Y91         LUT5 (Prop_lut5_I1_O)        0.118    31.135 r  mips/dp/regFile/rf_reg_6144_6271_0_0_i_1/O
                         net (fo=16, routed)          3.902    35.037    memIO/screenmem/rf_reg_6144_6271_3_3/WE
    SLICE_X14Y27         RAMD64E                                      r  memIO/screenmem/rf_reg_6144_6271_3_3/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.678    78.657    memIO/screenmem/rf_reg_6144_6271_3_3/WCLK
    SLICE_X14Y27                                                      r  memIO/screenmem/rf_reg_6144_6271_3_3/DP.LOW/CLK
                         clock pessimism              0.480    79.138    
                         clock uncertainty           -0.102    79.036    
    SLICE_X14Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    78.301    memIO/screenmem/rf_reg_6144_6271_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                         78.301    
                         arrival time                         -35.037    
  -------------------------------------------------------------------
                         slack                                 43.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.360ns (57.052%)  route 0.271ns (42.948%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.642    -0.522    mips/dp/clk12
    SLICE_X22Y169                                                     r  mips/dp/pcreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mips/dp/pcreg_reg[15]/Q
                         net (fo=1, routed)           0.096    -0.285    mips/dp/regFile/Q[13]
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  mips/dp/regFile/pcreg_reg[16]_i_5/O[2]
                         net (fo=3, routed)           0.175     0.001    mips/dp/regFile/pcreg1[14]
    SLICE_X22Y169        LUT6 (Prop_lut6_I4_O)        0.108     0.109 r  mips/dp/regFile/pcreg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.109    mips/dp/p_2_in[15]
    SLICE_X22Y169        FDRE                                         r  mips/dp/pcreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.916    -0.757    mips/dp/clk12
    SLICE_X22Y169                                                     r  mips/dp/pcreg_reg[15]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X22Y169        FDRE (Hold_fdre_C_D)         0.092    -0.430    mips/dp/pcreg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.358ns (55.661%)  route 0.285ns (44.339%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.638    -0.526    mips/dp/clk12
    SLICE_X22Y173                                                     r  mips/dp/pcreg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mips/dp/pcreg_reg[30]/Q
                         net (fo=1, routed)           0.097    -0.288    mips/dp/regFile/Q[28]
    SLICE_X21Y173        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.178 r  mips/dp/regFile/pcreg_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.188     0.010    mips/dp/regFile/pcreg1[29]
    SLICE_X22Y173        LUT6 (Prop_lut6_I2_O)        0.107     0.117 r  mips/dp/regFile/pcreg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.117    mips/dp/p_2_in[30]
    SLICE_X22Y173        FDRE                                         r  mips/dp/pcreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.911    -0.762    mips/dp/clk12
    SLICE_X22Y173                                                     r  mips/dp/pcreg_reg[30]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X22Y173        FDRE (Hold_fdre_C_D)         0.092    -0.434    mips/dp/pcreg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.433ns (58.311%)  route 0.310ns (41.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.641    -0.523    mips/dp/regFile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y172                                                     r  mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y172        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.135 r  mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.191     0.056    mips/dp/regFile/ReadData20[27]
    SLICE_X15Y173        LUT6 (Prop_lut6_I0_O)        0.045     0.101 r  mips/dp/regFile/rf_reg_0_255_27_27_i_1/O
                         net (fo=133, routed)         0.119     0.220    memIO/dmem/rf_reg_7680_7935_27_27/D
    SLICE_X12Y173        RAMS64E                                      r  memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.911    -0.762    memIO/dmem/rf_reg_7680_7935_27_27/WCLK
    SLICE_X12Y173                                                     r  memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_D/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X12Y173        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.368    memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.360ns (51.635%)  route 0.337ns (48.365%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.641    -0.523    mips/dp/clk12
    SLICE_X19Y170                                                     r  mips/dp/pcreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mips/dp/pcreg_reg[19]/Q
                         net (fo=1, routed)           0.106    -0.276    mips/dp/regFile/Q[17]
    SLICE_X21Y170        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.165 r  mips/dp/regFile/pcreg_reg[20]_i_4/O[2]
                         net (fo=3, routed)           0.231     0.066    mips/dp/regFile/pcreg1[18]
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.108     0.174 r  mips/dp/regFile/pcreg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.174    mips/dp/p_2_in[19]
    SLICE_X19Y170        FDRE                                         r  mips/dp/pcreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.915    -0.758    mips/dp/clk12
    SLICE_X19Y170                                                     r  mips/dp/pcreg_reg[19]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X19Y170        FDRE (Hold_fdre_C_D)         0.092    -0.431    mips/dp/pcreg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.360ns (51.495%)  route 0.339ns (48.505%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.643    -0.521    mips/dp/clk12
    SLICE_X19Y168                                                     r  mips/dp/pcreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mips/dp/pcreg_reg[11]/Q
                         net (fo=1, routed)           0.161    -0.219    mips/dp/regFile/Q[9]
    SLICE_X21Y168        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.108 r  mips/dp/regFile/pcreg_reg[12]_i_5/O[2]
                         net (fo=3, routed)           0.178     0.070    mips/dp/regFile/pcreg1[10]
    SLICE_X19Y168        LUT6 (Prop_lut6_I4_O)        0.108     0.178 r  mips/dp/regFile/pcreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mips/dp/p_2_in[11]
    SLICE_X19Y168        FDRE                                         r  mips/dp/pcreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.917    -0.756    mips/dp/clk12
    SLICE_X19Y168                                                     r  mips/dp/pcreg_reg[11]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X19Y168        FDRE (Hold_fdre_C_D)         0.092    -0.429    mips/dp/pcreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.358ns (44.580%)  route 0.445ns (55.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.641    -0.523    mips/dp/clk12
    SLICE_X19Y170                                                     r  mips/dp/pcreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mips/dp/pcreg_reg[18]/Q
                         net (fo=1, routed)           0.111    -0.271    mips/dp/regFile/Q[16]
    SLICE_X21Y170        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.161 r  mips/dp/regFile/pcreg_reg[20]_i_4/O[1]
                         net (fo=3, routed)           0.139    -0.022    mips/dp/regFile/pcreg1[17]
    SLICE_X22Y170        LUT6 (Prop_lut6_I1_O)        0.107     0.085 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.196     0.280    mips/dp/regFile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X14Y170        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.915    -0.758    mips/dp/regFile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y170                                                     r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.271    -0.487    
    SLICE_X14Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.340    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.360ns (50.273%)  route 0.356ns (49.727%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.640    -0.524    mips/dp/clk12
    SLICE_X19Y172                                                     r  mips/dp/pcreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mips/dp/pcreg_reg[27]/Q
                         net (fo=1, routed)           0.106    -0.277    mips/dp/regFile/Q[25]
    SLICE_X21Y172        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.166 r  mips/dp/regFile/pcreg_reg[28]_i_3/O[2]
                         net (fo=3, routed)           0.250     0.084    mips/dp/regFile/pcreg1[26]
    SLICE_X19Y172        LUT6 (Prop_lut6_I4_O)        0.108     0.192 r  mips/dp/regFile/pcreg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.192    mips/dp/p_2_in[27]
    SLICE_X19Y172        FDRE                                         r  mips/dp/pcreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.913    -0.760    mips/dp/clk12
    SLICE_X19Y172                                                     r  mips/dp/pcreg_reg[27]/C
                         clock pessimism              0.236    -0.524    
    SLICE_X19Y172        FDRE (Hold_fdre_C_D)         0.092    -0.432    mips/dp/pcreg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.433ns (58.311%)  route 0.310ns (41.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.641    -0.523    mips/dp/regFile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y172                                                     r  mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y172        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.135 r  mips/dp/regFile/rf_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.191     0.056    mips/dp/regFile/ReadData20[27]
    SLICE_X15Y173        LUT6 (Prop_lut6_I0_O)        0.045     0.101 r  mips/dp/regFile/rf_reg_0_255_27_27_i_1/O
                         net (fo=133, routed)         0.119     0.220    memIO/dmem/rf_reg_7680_7935_27_27/D
    SLICE_X12Y173        RAMS64E                                      r  memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.911    -0.762    memIO/dmem/rf_reg_7680_7935_27_27/WCLK
    SLICE_X12Y173                                                     r  memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_B/CLK
                         clock pessimism              0.250    -0.512    
    SLICE_X12Y173        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.407    memIO/dmem/rf_reg_7680_7935_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.360ns (50.093%)  route 0.359ns (49.907%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.640    -0.524    mips/dp/clk12
    SLICE_X19Y171                                                     r  mips/dp/pcreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mips/dp/pcreg_reg[23]/Q
                         net (fo=1, routed)           0.106    -0.277    mips/dp/regFile/Q[21]
    SLICE_X21Y171        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.166 r  mips/dp/regFile/pcreg_reg[24]_i_4/O[2]
                         net (fo=3, routed)           0.253     0.087    mips/dp/regFile/pcreg1[22]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.108     0.195 r  mips/dp/regFile/pcreg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.195    mips/dp/p_2_in[23]
    SLICE_X19Y171        FDRE                                         r  mips/dp/pcreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.914    -0.759    mips/dp/clk12
    SLICE_X19Y171                                                     r  mips/dp/pcreg_reg[23]/C
                         clock pessimism              0.235    -0.524    
    SLICE_X19Y171        FDRE (Hold_fdre_C_D)         0.092    -0.432    mips/dp/pcreg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.358ns (49.733%)  route 0.362ns (50.267%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.641    -0.523    mips/dp/clk12
    SLICE_X19Y170                                                     r  mips/dp/pcreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mips/dp/pcreg_reg[18]/Q
                         net (fo=1, routed)           0.111    -0.271    mips/dp/regFile/Q[16]
    SLICE_X21Y170        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.161 r  mips/dp/regFile/pcreg_reg[20]_i_4/O[1]
                         net (fo=3, routed)           0.251     0.090    mips/dp/regFile/pcreg1[17]
    SLICE_X19Y170        LUT6 (Prop_lut6_I4_O)        0.107     0.197 r  mips/dp/regFile/pcreg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.197    mips/dp/p_2_in[18]
    SLICE_X19Y170        FDRE                                         r  mips/dp/pcreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.915    -0.758    mips/dp/clk12
    SLICE_X19Y170                                                     r  mips/dp/pcreg_reg[18]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X19Y170        FDRE (Hold_fdre_C_D)         0.092    -0.431    mips/dp/pcreg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform:           { 0 40 }
Period:             80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                          
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     80.000  77.845   BUFGCTRL_X0Y16   clkdv/buf12/I0                               
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     80.000  78.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X22Y167    mips/dp/pcreg_reg[0]/C                       
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X19Y168    mips/dp/pcreg_reg[10]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X19Y168    mips/dp/pcreg_reg[11]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X19Y168    mips/dp/pcreg_reg[12]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X19Y169    mips/dp/pcreg_reg[13]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X22Y169    mips/dp/pcreg_reg[14]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X22Y169    mips/dp/pcreg_reg[15]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X22Y169    mips/dp/pcreg_reg[16]/C                      
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   80.000  133.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                           
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y143    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_A/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y143    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_B/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y143    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_C/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y143    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_D/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y191     memIO/dmem/rf_reg_0_255_29_29/RAMS64E_A/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y191     memIO/dmem/rf_reg_0_255_29_29/RAMS64E_B/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y191     memIO/dmem/rf_reg_0_255_29_29/RAMS64E_C/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y191     memIO/dmem/rf_reg_0_255_29_29/RAMS64E_D/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y158     memIO/dmem/rf_reg_0_255_6_6/RAMS64E_A/CLK    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X8Y158     memIO/dmem/rf_reg_0_255_6_6/RAMS64E_B/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y155    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_A/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y155    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_B/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y155    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_C/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y155    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_D/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y149    memIO/dmem/rf_reg_0_255_10_10/RAMS64E_A/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y149    memIO/dmem/rf_reg_0_255_10_10/RAMS64E_B/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y149    memIO/dmem/rf_reg_0_255_10_10/RAMS64E_C/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y149    memIO/dmem/rf_reg_0_255_10_10/RAMS64E_D/CLK  
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X30Y159    memIO/dmem/rf_reg_0_255_11_11/RAMS64E_A/CLK  
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X30Y159    memIO/dmem/rf_reg_0_255_11_11/RAMS64E_B/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.810ns  (logic 0.718ns (39.668%)  route 1.092ns (60.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 67.882 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.994    67.883    clkdv/clkout0
    SLICE_X52Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.419    68.302 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.457    68.758    clkdv/p_0_in
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.299    69.057 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.635    69.693    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.402    77.291    
                         clock uncertainty           -0.222    77.069    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.910    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.910    
                         arrival time                         -69.693    
  -------------------------------------------------------------------
                         slack                                  7.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.227ns (35.468%)  route 0.413ns (64.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.586    -1.017    clkdv/clkout0
    SLICE_X52Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.889 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.163    -0.726    clkdv/p_0_in
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.099    -0.627 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.250    -0.377    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.547    -1.155    
                         clock uncertainty            0.222    -0.933    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.774    clkdv/buf12
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.397    





