// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/28/2025 21:34:57"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module demo_top_bb (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	rstn,
	start,
	ready,
	mode,
	m_u_rx,
	s_u_rx,
	m_u_tx,
	s_u_tx);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	rstn;
input 	start;
output 	ready;
input 	mode;
input 	m_u_rx;
input 	s_u_rx;
output 	m_u_tx;
output 	s_u_tx;

// Design Ports Information
// ready	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_u_tx	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_u_tx	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_u_rx	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_u_rx	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \start~input_o ;
wire \rstn~input_o ;
wire \start_prev~0_combout ;
wire \start_prev~q ;
wire \state~8_combout ;
wire \mode~input_o ;
wire \Selector2~0_combout ;
wire \Selector5~0_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \state.READ~q ;
wire \Selector2~1_combout ;
wire \state.SEND~q ;
wire \bus|master1|counter[0]~8_combout ;
wire \d1_valid~0_combout ;
wire \d1_valid~q ;
wire \bus|master1|state~34_combout ;
wire \bus|bus|decoder|Selector1~2_combout ;
wire \bus|bus|decoder|Selector5~1_combout ;
wire \bus|bus|decoder|state~8_combout ;
wire \bus|master1|counter[2]~13 ;
wire \bus|master1|counter[3]~14_combout ;
wire \bus|master1|Equal3~0_combout ;
wire \bus|master1|counter[3]~15 ;
wire \bus|master1|counter[4]~16_combout ;
wire \bus|master1|counter[4]~17 ;
wire \bus|master1|counter[5]~22_combout ;
wire \bus|master1|counter[5]~23 ;
wire \bus|master1|counter[6]~24_combout ;
wire \bus|master1|counter[6]~25 ;
wire \bus|master1|counter[7]~26_combout ;
wire \bus|master1|Equal0~0_combout ;
wire \bus|master1|Equal3~1_combout ;
wire \bus|slave1|sp|counter[0]~8_combout ;
wire \bus|bus|decoder|ssel~0_combout ;
wire \bus|bus|decoder|ssel[1]~1_combout ;
wire \bus|bus|decoder|ssel~2_combout ;
wire \bus|bus|decoder|mvalid_decoder|out1~0_combout ;
wire \bus|slave1|sp|counter[3]~19 ;
wire \bus|slave1|sp|counter[4]~20_combout ;
wire \m1_rw_mode~1_combout ;
wire \m1_rw_mode~0_combout ;
wire \m1_rw_mode~q ;
wire \bus|master1|mode~0_combout ;
wire \bus|master1|mode~1_combout ;
wire \bus|master1|mode~q ;
wire \bus|bb_master|master|counter[0]~8_combout ;
wire \bus|bb_master|master|state~33_combout ;
wire \bus|bb_master|master|state~34_combout ;
wire \bus|bb_master|master|state.REQ~q ;
wire \bus|bb_master|master|Selector22~0_combout ;
wire \bus|bb_master|master|state.SADDR~q ;
wire \bus|bb_master|master|state~35_combout ;
wire \bus|bb_master|master|state.ADDR~q ;
wire \bus|bb_master|master|Equal3~0_combout ;
wire \bus|bb_master|master|Equal3~1_combout ;
wire \bus|bb_master|master|Selector19~0_combout ;
wire \bus|bb_master|master|Selector19~1_combout ;
wire \bus|bb_master|master|counter[2]~18_combout ;
wire \bus|bb_master|master|counter[2]~19_combout ;
wire \bus|bb_master|master|counter[2]~20_combout ;
wire \bus|bb_master|master|Selector19~2_combout ;
wire \bus|bb_master|master|Selector19~3_combout ;
wire \bus|bb_master|master|state.RDATA~q ;
wire \bus|bb_master|master|counter[2]~21_combout ;
wire \bus|bb_master|master|counter[0]~9 ;
wire \bus|bb_master|master|counter[1]~10_combout ;
wire \bus|bb_master|master|counter[1]~11 ;
wire \bus|bb_master|master|counter[2]~12_combout ;
wire \bus|bb_master|master|counter[2]~13 ;
wire \bus|bb_master|master|counter[3]~14_combout ;
wire \bus|bb_master|master|counter[3]~15 ;
wire \bus|bb_master|master|counter[4]~16_combout ;
wire \bus|bb_master|master|counter[4]~17 ;
wire \bus|bb_master|master|counter[5]~22_combout ;
wire \bus|bb_master|master|counter[5]~23 ;
wire \bus|bb_master|master|counter[6]~24_combout ;
wire \bus|bb_master|master|counter[6]~25 ;
wire \bus|bb_master|master|counter[7]~26_combout ;
wire \bus|bb_master|master|Equal0~0_combout ;
wire \bus|bb_master|master|Equal0~1_combout ;
wire \bus|bb_master|master|Equal0~2_combout ;
wire \bus|bb_master|master|state~26_combout ;
wire \bus|bb_master|master|state~32_combout ;
wire \bus|bb_master|master|state.WAIT~q ;
wire \bus|bb_master|master|state~29_combout ;
wire \bus|bb_master|master|state~27_combout ;
wire \bus|bb_master|master|state~28_combout ;
wire \bus|bb_master|master|Selector20~0_combout ;
wire \bus|bb_master|master|state.WDATA~q ;
wire \bus|bb_master|master|state~23_combout ;
wire \bus|bus|decoder|mvalid_decoder|out3~0_combout ;
wire \bus|bb_slave|slave|counter[0]~8_combout ;
wire \bus|bb_slave|slave|counter[2]~13 ;
wire \bus|bb_slave|slave|counter[3]~14_combout ;
wire \bus|bb_slave|slave|counter[5]~20_combout ;
wire \bus|bb_slave|slave|counter[3]~15 ;
wire \bus|bb_slave|slave|counter[4]~16_combout ;
wire \bus|bb_slave|slave|counter[4]~17 ;
wire \bus|bb_slave|slave|counter[5]~23_combout ;
wire \bus|bb_slave|slave|counter[5]~24 ;
wire \bus|bb_slave|slave|counter[6]~25_combout ;
wire \bus|bb_slave|slave|counter[6]~26 ;
wire \bus|bb_slave|slave|counter[7]~27_combout ;
wire \bus|bb_slave|slave|Equal1~0_combout ;
wire \bus|bb_slave|slave|Equal1~2_combout ;
wire \bus|bb_slave|slave|Selector1~0_combout ;
wire \bus|bb_slave|slave|state.ADDR~q ;
wire \bus|bb_slave|slave|counter[5]~21_combout ;
wire \bus|bb_slave|slave|counter[5]~22_combout ;
wire \bus|bb_slave|slave|Equal1~1_combout ;
wire \bus|bb_slave|slave|counter[5]~18_combout ;
wire \bus|bb_slave|slave|counter[5]~19_combout ;
wire \bus|bb_slave|slave|counter[0]~9 ;
wire \bus|bb_slave|slave|counter[1]~10_combout ;
wire \bus|bb_slave|slave|counter[1]~11 ;
wire \bus|bb_slave|slave|counter[2]~12_combout ;
wire \bus|bb_slave|slave|Equal2~0_combout ;
wire \bus|bb_slave|slave|Equal2~1_combout ;
wire \bus|bb_slave|slave|Selector17~0_combout ;
wire \bus|bb_slave|slave|smemwen~q ;
wire \bus|bb_slave|Selector1~0_combout ;
wire \bus|bb_slave|state.WSEND~q ;
wire \bus|bb_slave|slave|Selector16~0_combout ;
wire \bus|bb_slave|slave|smemren~q ;
wire \bus|bb_slave|state~8_combout ;
wire \bus|bb_slave|state~9_combout ;
wire \bus|bb_slave|state.IDLE~q ;
wire \bus|bb_slave|u_en~0_combout ;
wire \bus|bb_slave|u_en~q ;
wire \bus|bb_slave|uart_module|bd|Add1~0_combout ;
wire \bus|bb_slave|uart_module|bd|Equal1~2_combout ;
wire \bus|bb_slave|uart_module|bd|Equal1~0_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~23 ;
wire \bus|bb_slave|uart_module|bd|Add1~24_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~5_combout ;
wire \bus|bb_slave|uart_module|bd|Equal1~3_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~0_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~1 ;
wire \bus|bb_slave|uart_module|bd|Add1~2_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~3 ;
wire \bus|bb_slave|uart_module|bd|Add1~4_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~5 ;
wire \bus|bb_slave|uart_module|bd|Add1~6_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~3_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~7 ;
wire \bus|bb_slave|uart_module|bd|Add1~8_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~2_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~9 ;
wire \bus|bb_slave|uart_module|bd|Add1~10_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~11 ;
wire \bus|bb_slave|uart_module|bd|Add1~12_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~1_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~13 ;
wire \bus|bb_slave|uart_module|bd|Add1~14_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~15 ;
wire \bus|bb_slave|uart_module|bd|Add1~16_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~17 ;
wire \bus|bb_slave|uart_module|bd|Add1~18_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~19 ;
wire \bus|bb_slave|uart_module|bd|Add1~20_combout ;
wire \bus|bb_slave|uart_module|bd|tx_acc~4_combout ;
wire \bus|bb_slave|uart_module|bd|Add1~21 ;
wire \bus|bb_slave|uart_module|bd|Add1~22_combout ;
wire \bus|bb_slave|uart_module|bd|Equal1~1_combout ;
wire \bus|bb_slave|uart_module|bd|Equal3~0_combout ;
wire \bus|bb_slave|uart_module|bd|Equal3~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[0]~8_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[11]~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector1~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector1~2_combout ;
wire \bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[2]~20_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[1]~10_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[1]~11 ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[2]~12_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[3]~14_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[3]~15 ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[4]~16_combout ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[4]~17 ;
wire \bus|bb_slave|uart_module|transmitter|bit_pos[5]~18_combout ;
wire \bus|bb_slave|uart_module|transmitter|state~11_combout ;
wire \bus|bb_slave|uart_module|transmitter|state~12_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector2~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector2~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ;
wire \bus|bb_slave|uart_module|transmitter|Selector3~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ;
wire \bus|bb_slave|uart_module|transmitter|Selector0~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ;
wire \bus|bb_slave|Selector2~0_combout ;
wire \bus|bb_slave|Selector2~1_combout ;
wire \bus|bb_slave|state.RSEND~q ;
wire \bus|bb_slave|Selector3~0_combout ;
wire \bus|bb_slave|state.RDATA~q ;
wire \bus|bb_slave|uart_module|bd|Add0~9 ;
wire \bus|bb_slave|uart_module|bd|Add0~10_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~11 ;
wire \bus|bb_slave|uart_module|bd|Add0~12_combout ;
wire \bus|bb_slave|uart_module|bd|rx_acc~2_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~13 ;
wire \bus|bb_slave|uart_module|bd|Add0~14_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~15 ;
wire \bus|bb_slave|uart_module|bd|Add0~16_combout ;
wire \bus|bb_slave|uart_module|bd|rx_acc~3_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~0_combout ;
wire \bus|bb_slave|uart_module|bd|Equal0~1_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~1 ;
wire \bus|bb_slave|uart_module|bd|Add0~2_combout ;
wire \bus|bb_slave|uart_module|bd|rx_acc~0_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~3 ;
wire \bus|bb_slave|uart_module|bd|Add0~4_combout ;
wire \bus|bb_slave|uart_module|bd|rx_acc~1_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~5 ;
wire \bus|bb_slave|uart_module|bd|Add0~6_combout ;
wire \bus|bb_slave|uart_module|bd|Add0~7 ;
wire \bus|bb_slave|uart_module|bd|Add0~8_combout ;
wire \bus|bb_slave|uart_module|bd|Equal0~0_combout ;
wire \bus|bb_slave|uart_module|bd|Equal2~0_combout ;
wire \bus|bb_slave|uart_module|bd|Equal2~1_combout ;
wire \s_u_rx~input_o ;
wire \bus|bb_slave|uart_module|receiver|sample[2]~4_combout ;
wire \bus|bb_slave|uart_module|receiver|words[1]~0_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[3]~10_combout ;
wire \bus|bb_slave|uart_module|receiver|Add0~1_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[2]~7_combout ;
wire \bus|bb_slave|uart_module|receiver|Equal1~0_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[2]~2_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[0]~8_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[1]~9_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[2]~3_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[3]~5_combout ;
wire \bus|bb_slave|uart_module|receiver|Add0~0_combout ;
wire \bus|bb_slave|uart_module|receiver|sample[3]~6_combout ;
wire \bus|bb_slave|uart_module|receiver|state~12_combout ;
wire \bus|bb_slave|uart_module|receiver|Selector11~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Equal2~0_combout ;
wire \bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Add1~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Add1~1_combout ;
wire \bus|bb_slave|uart_module|receiver|Add1~2_combout ;
wire \bus|bb_slave|uart_module|receiver|state~13_combout ;
wire \bus|bb_slave|uart_module|receiver|state~14_combout ;
wire \bus|bb_slave|uart_module|receiver|state~15_combout ;
wire \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0_combout ;
wire \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ;
wire \bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ;
wire \bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q ;
wire \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0_combout ;
wire \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ;
wire \bus|bb_slave|uart_module|receiver|words[0]~2_combout ;
wire \bus|bb_slave|uart_module|receiver|words[1]~1_combout ;
wire \bus|bb_slave|uart_module|receiver|ready~0_combout ;
wire \bus|bb_slave|uart_module|receiver|ready~1_combout ;
wire \bus|bb_slave|uart_module|receiver|ready~2_combout ;
wire \bus|bb_slave|uart_module|receiver|ready~q ;
wire \bus|bb_slave|slave|Selector2~0_combout ;
wire \bus|bb_slave|slave|Selector2~1_combout ;
wire \bus|bb_slave|slave|state.RDATA~q ;
wire \bus|bb_slave|slave|state~13_combout ;
wire \bus|bb_slave|slave|Selector0~0_combout ;
wire \bus|bb_slave|slave|state~14_combout ;
wire \bus|bb_slave|slave|state.IDLE~q ;
wire \bus|bb_slave|slave|mode~0_combout ;
wire \bus|bb_slave|slave|mode~q ;
wire \bus|bb_slave|slave|Selector3~0_combout ;
wire \bus|bb_slave|slave|Selector3~1_combout ;
wire \bus|bb_slave|slave|state.WDATA~q ;
wire \bus|bb_slave|slave|Selector4~0_combout ;
wire \bus|bb_slave|slave|state.SREADY~q ;
wire \bus|bb_slave|slave|Selector6~0_combout ;
wire \bus|bb_slave|slave|state.RVALID~q ;
wire \bus|bb_slave|slave|Selector15~0_combout ;
wire \bus|bb_slave|slave|svalid~q ;
wire \bus|bb_master|master|state~24_combout ;
wire \bus|bb_master|master|Add2~0_combout ;
wire \bus|bb_master|master|Add2~16_combout ;
wire \bus|bb_master|master|Add2~1 ;
wire \bus|bb_master|master|Add2~2_combout ;
wire \bus|bb_master|master|Add2~17_combout ;
wire \bus|bb_master|master|Add2~3 ;
wire \bus|bb_master|master|Add2~4_combout ;
wire \bus|bb_master|master|Add2~6_combout ;
wire \bus|bb_master|master|Add2~5 ;
wire \bus|bb_master|master|Add2~7_combout ;
wire \bus|bb_master|master|Add2~15_combout ;
wire \bus|bb_master|master|Add2~8 ;
wire \bus|bb_master|master|Add2~9_combout ;
wire \bus|bb_master|master|Add2~14_combout ;
wire \bus|bb_master|master|Add2~10 ;
wire \bus|bb_master|master|Add2~11_combout ;
wire \bus|bb_master|master|Add2~13_combout ;
wire \bus|bb_master|master|state~20_combout ;
wire \bus|bb_master|master|Add2~12 ;
wire \bus|bb_master|master|Add2~18_combout ;
wire \bus|bb_master|master|Add2~20_combout ;
wire \bus|bb_master|master|Add2~19 ;
wire \bus|bb_master|master|Add2~21_combout ;
wire \bus|bb_master|master|Add2~23_combout ;
wire \bus|bb_master|master|state~21_combout ;
wire \bus|bb_master|master|state~22_combout ;
wire \bus|bb_master|master|state~25_combout ;
wire \bus|bb_master|master|state~30_combout ;
wire \bus|bb_master|master|state~31_combout ;
wire \bus|bb_master|master|state.IDLE~q ;
wire \bus|bb_master|fifo_queue|rp[1]~1_combout ;
wire \bus|bb_master|fifo_queue|Add1~0_combout ;
wire \bus|bb_master|fifo_queue|rp[2]~3_combout ;
wire \bus|bb_master|fifo_queue|wp[1]~2_combout ;
wire \bus|bb_master|fifo_queue|Add0~0_combout ;
wire \bus|bb_master|fifo_queue|wp[2]~0_combout ;
wire \bus|bb_master|fifo_queue|always0~0_combout ;
wire \bus|bb_master|fifo_queue|always0~1_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[0]~13_combout ;
wire \m_u_rx~input_o ;
wire \bus|bb_master|uart_module|receiver|rx_sync~q ;
wire \bus|bb_master|uart_module|receiver|Selector0~0_combout ;
wire \bus|bb_master|uart_module|receiver|state.RX_IDLE~q ;
wire \bus|bb_master|uart_module|receiver|Selector3~6_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[3]~22 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[4]~23_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[4]~24 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[5]~25_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[5]~26 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[6]~27_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[6]~28 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[7]~29_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[7]~30 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[8]~31_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[8]~32 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[9]~33_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[9]~34 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[10]~35_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~2_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[10]~36 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[11]~37_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[11]~38 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[12]~39_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~3_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~1_combout ;
wire \bus|bb_master|uart_module|receiver|Equal2~0_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~4_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[0]~5_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[0]~6 ;
wire \bus|bb_master|uart_module|receiver|c_bits[1]~7_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[1]~8 ;
wire \bus|bb_master|uart_module|receiver|c_bits[2]~9_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[2]~10 ;
wire \bus|bb_master|uart_module|receiver|c_bits[3]~11_combout ;
wire \bus|bb_master|uart_module|receiver|c_bits[3]~12 ;
wire \bus|bb_master|uart_module|receiver|c_bits[4]~14_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~5_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~7_combout ;
wire \bus|bb_master|uart_module|receiver|Selector17~2_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~8_combout ;
wire \bus|bb_master|uart_module|receiver|state.RX_DATA~q ;
wire \bus|bb_master|uart_module|receiver|Selector3~0_combout ;
wire \bus|bb_master|uart_module|receiver|Selector1~0_combout ;
wire \bus|bb_master|uart_module|receiver|Selector1~1_combout ;
wire \bus|bb_master|uart_module|receiver|state.RX_START~q ;
wire \bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[0]~14 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[1]~17_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[1]~18 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[2]~19_combout ;
wire \bus|bb_master|uart_module|receiver|c_clocks[2]~20 ;
wire \bus|bb_master|uart_module|receiver|c_clocks[3]~21_combout ;
wire \bus|bb_master|uart_module|receiver|Equal2~1_combout ;
wire \bus|bb_master|uart_module|receiver|Equal2~2_combout ;
wire \bus|bb_master|uart_module|receiver|Equal2~3_combout ;
wire \bus|bb_master|uart_module|receiver|Selector3~9_combout ;
wire \bus|bb_master|uart_module|receiver|Selector2~2_combout ;
wire \bus|bb_master|uart_module|receiver|state.RX_END~q ;
wire \bus|bb_master|uart_module|receiver|Selector17~0_combout ;
wire \bus|bb_master|uart_module|receiver|Selector17~1_combout ;
wire \bus|bb_master|uart_module|receiver|ready~q ;
wire \bus|bb_master|prev_u_ready~0_combout ;
wire \bus|bb_master|prev_u_ready~q ;
wire \bus|bb_master|fifo_enq~0_combout ;
wire \bus|bb_master|fifo_enq~q ;
wire \bus|bb_master|fifo_queue|always0~2_combout ;
wire \bus|bb_master|fifo_queue|wp[0]~1_combout ;
wire \bus|bb_master|fifo_queue|Equal0~0_combout ;
wire \bus|bb_master|fifo_deq~0_combout ;
wire \bus|bb_master|fifo_deq~1_combout ;
wire \bus|bb_master|dvalid~q ;
wire \bus|bb_master|fifo_queue|rp[1]~0_combout ;
wire \bus|bb_master|fifo_queue|rp[0]~2_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~0_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~1_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[24]~0_combout ;
wire \bus|bb_master|fifo_din~0_combout ;
wire \bus|bb_master|fifo_din[4]~1_combout ;
wire \bus|bb_master|fifo_queue|queue~188_combout ;
wire \bus|bb_master|fifo_queue|queue~191_combout ;
wire \bus|bb_master|fifo_queue|queue~195_combout ;
wire \bus|bb_master|fifo_queue|queue~45_q ;
wire \bus|bb_master|fifo_queue|queue~198_combout ;
wire \bus|bb_master|fifo_queue|queue~91_q ;
wire \bus|bb_master|fifo_queue|queue~189_combout ;
wire \bus|bb_master|fifo_queue|queue~197_combout ;
wire \bus|bb_master|fifo_queue|queue~22_q ;
wire \bus|bb_master|fifo_queue|queue~196_combout ;
wire \bus|bb_master|fifo_queue|queue~68_q ;
wire \bus|bb_master|fifo_queue|queue~186_combout ;
wire \bus|bb_master|fifo_queue|queue~187_combout ;
wire \bus|bb_master|fifo_queue|queue~190_combout ;
wire \bus|bb_master|fifo_queue|queue~160_q ;
wire \bus|bb_master|fifo_queue|queue~194_combout ;
wire \bus|bb_master|fifo_queue|queue~183_q ;
wire \bus|bb_master|fifo_queue|queue~193_combout ;
wire \bus|bb_master|fifo_queue|queue~114_q ;
wire \bus|bb_master|fifo_queue|queue~192_combout ;
wire \bus|bb_master|fifo_queue|queue~137_q ;
wire \bus|bb_master|fifo_queue|queue~184_combout ;
wire \bus|bb_master|fifo_queue|queue~185_combout ;
wire \bus|bb_master|dmode~0_combout ;
wire \bus|bb_master|dwdata[1]~0_combout ;
wire \bus|bb_master|dmode~q ;
wire \bus|bb_master|master|mode~1_combout ;
wire \bus|bb_master|master|mode~0_combout ;
wire \bus|bb_master|master|mode~q ;
wire \bus|bus|mctrl_mux|dout[1]~1_combout ;
wire \bus|slave1|sp|mode~0_combout ;
wire \bus|slave1|sp|mode~q ;
wire \bus|slave1|sp|Equal1~1_combout ;
wire \bus|slave1|sp|Selector3~0_combout ;
wire \bus|slave1|sp|Selector3~1_combout ;
wire \bus|slave1|sp|state.WDATA~q ;
wire \bus|slave1|sp|Selector4~0_combout ;
wire \bus|slave1|sp|state.SREADY~q ;
wire \bus|slave1|sp|Selector16~0_combout ;
wire \bus|slave1|sp|smemren~q ;
wire \bus|slave1|sm|ren_prev~0_combout ;
wire \bus|slave1|sm|ren_prev~q ;
wire \bus|slave1|sm|rvalid~0_combout ;
wire \bus|slave1|sm|rvalid~q ;
wire \bus|slave1|sp|Selector6~0_combout ;
wire \bus|slave1|sp|state.RVALID~q ;
wire \bus|slave1|sp|counter[7]~16_combout ;
wire \bus|slave1|sp|counter[7]~17_combout ;
wire \bus|slave1|sp|counter[4]~21 ;
wire \bus|slave1|sp|counter[5]~22_combout ;
wire \bus|slave1|sp|counter[5]~23 ;
wire \bus|slave1|sp|counter[6]~24_combout ;
wire \bus|slave1|sp|counter[6]~25 ;
wire \bus|slave1|sp|counter[7]~26_combout ;
wire \bus|slave1|sp|Equal1~0_combout ;
wire \bus|slave1|sp|Equal2~0_combout ;
wire \bus|slave1|sp|Selector0~0_combout ;
wire \bus|slave1|sp|state~13_combout ;
wire \bus|slave1|sp|state~14_combout ;
wire \bus|slave1|sp|state.IDLE~q ;
wire \bus|slave1|sp|Equal1~2_combout ;
wire \bus|slave1|sp|Selector1~0_combout ;
wire \bus|slave1|sp|state.ADDR~q ;
wire \bus|slave1|sp|counter[7]~14_combout ;
wire \bus|slave1|sp|counter[7]~15_combout ;
wire \bus|slave1|sp|counter[0]~9 ;
wire \bus|slave1|sp|counter[1]~10_combout ;
wire \bus|slave1|sp|counter[1]~11 ;
wire \bus|slave1|sp|counter[2]~12_combout ;
wire \bus|slave1|sp|counter[2]~13 ;
wire \bus|slave1|sp|counter[3]~18_combout ;
wire \bus|slave1|sp|Equal2~1_combout ;
wire \bus|slave1|sp|Selector2~0_combout ;
wire \bus|slave1|sp|state.RDATA~q ;
wire \bus|slave1|sp|Selector15~0_combout ;
wire \bus|slave1|sp|svalid~q ;
wire \bus|slave2|sp|mode~0_combout ;
wire \bus|slave2|sp|mode~q ;
wire \bus|slave2|sp|counter[0]~8_combout ;
wire \bus|slave2|sp|Equal2~0_combout ;
wire \bus|slave2|sp|Equal1~1_combout ;
wire \bus|slave2|sp|counter[7]~15_combout ;
wire \bus|slave2|sp|counter[3]~21 ;
wire \bus|slave2|sp|counter[4]~22_combout ;
wire \bus|slave2|sp|counter[7]~17_combout ;
wire \bus|slave2|sp|counter[7]~18_combout ;
wire \bus|slave2|sp|counter[7]~19_combout ;
wire \bus|slave2|sp|counter[4]~23 ;
wire \bus|slave2|sp|counter[5]~24_combout ;
wire \bus|slave2|sp|counter[5]~25 ;
wire \bus|slave2|sp|counter[6]~26_combout ;
wire \bus|slave2|sp|counter[6]~27 ;
wire \bus|slave2|sp|counter[7]~28_combout ;
wire \bus|slave2|sp|Equal1~0_combout ;
wire \bus|slave2|sp|counter[7]~14_combout ;
wire \bus|slave2|sp|counter[7]~16_combout ;
wire \bus|slave2|sp|counter[0]~9 ;
wire \bus|slave2|sp|counter[1]~10_combout ;
wire \bus|slave2|sp|counter[1]~11 ;
wire \bus|slave2|sp|counter[2]~12_combout ;
wire \bus|slave2|sp|counter[2]~13 ;
wire \bus|slave2|sp|counter[3]~20_combout ;
wire \bus|slave2|sp|Equal1~2_combout ;
wire \bus|slave2|sp|Selector1~0_combout ;
wire \bus|slave2|sp|state.ADDR~q ;
wire \bus|slave2|sp|Selector3~0_combout ;
wire \bus|slave2|sp|Equal2~1_combout ;
wire \bus|slave2|sp|Selector3~1_combout ;
wire \bus|slave2|sp|state.WDATA~q ;
wire \bus|slave2|sp|Selector4~0_combout ;
wire \bus|slave2|sp|state.SREADY~q ;
wire \bus|slave2|sp|Selector16~0_combout ;
wire \bus|slave2|sp|smemren~q ;
wire \bus|slave2|sm|ren_prev~0_combout ;
wire \bus|slave2|sm|ren_prev~q ;
wire \bus|slave2|sm|rvalid~0_combout ;
wire \bus|slave2|sm|rvalid~q ;
wire \bus|slave2|sp|Selector6~0_combout ;
wire \bus|slave2|sp|state.RVALID~q ;
wire \bus|slave2|sp|Selector2~0_combout ;
wire \bus|slave2|sp|state.RDATA~q ;
wire \bus|slave2|sp|Selector15~0_combout ;
wire \bus|slave2|sp|svalid~q ;
wire \bus|bus|rctrl_mux|Mux0~0_combout ;
wire \bus|bus|rctrl_mux|Mux0~1_combout ;
wire \bus|master1|Selector19~2_combout ;
wire \bus|master1|Selector19~3_combout ;
wire \bus|master1|state.RDATA~q ;
wire \bus|master1|counter[0]~20_combout ;
wire \bus|master1|counter[0]~21_combout ;
wire \bus|master1|state~36_combout ;
wire \bus|master1|state.ADDR~q ;
wire \bus|master1|Selector19~0_combout ;
wire \bus|master1|Selector19~1_combout ;
wire \bus|master1|Selector20~0_combout ;
wire \bus|master1|state.WDATA~q ;
wire \bus|master1|Selector8~0_combout ;
wire \bus|master1|Selector8~1_combout ;
wire \bus|master1|mvalid~q ;
wire \bus|bb_master|master|Selector25~0_combout ;
wire \bus|bb_master|master|Selector8~0_combout ;
wire \bus|bb_master|master|mvalid~q ;
wire \bus|bus|mctrl_mux|dout[0]~0_combout ;
wire \bus|bus|decoder|state~9_combout ;
wire \bus|bus|decoder|state.IDLE~q ;
wire \bus|bus|decoder|slave_addr~0_combout ;
wire \bus|bus|decoder|Selector1~0_combout ;
wire \bus|bus|decoder|Selector7~0_combout ;
wire \bus|bus|decoder|slave_addr_valid~0_combout ;
wire \bus|bus|decoder|ack~0_combout ;
wire \bus|bus|decoder|Selector3~0_combout ;
wire \bus|bus|decoder|state.WAIT~q ;
wire \bus|bus|decoder|Selector4~0_combout ;
wire \bus|bus|decoder|Selector11~0_combout ;
wire \bus|bus|decoder|Selector11~1_combout ;
wire \bus|bus|decoder|Selector10~0_combout ;
wire \bus|bus|decoder|Selector5~0_combout ;
wire \bus|bus|decoder|Selector2~0_combout ;
wire \bus|bus|decoder|state.CONNECT~q ;
wire \bus|bus|decoder|Selector9~2_combout ;
wire \bus|bus|decoder|Selector9~3_combout ;
wire \bus|bus|decoder|Add0~0_combout ;
wire \bus|bus|decoder|Selector8~0_combout ;
wire \bus|bus|decoder|Equal0~0_combout ;
wire \bus|bus|decoder|Selector1~1_combout ;
wire \bus|bus|decoder|state.ADDR~q ;
wire \bus|bus|decoder|Selector4~1_combout ;
wire \bus|bus|decoder|slave_en~q ;
wire \bus|bus|decoder|mvalid_decoder|out2~0_combout ;
wire \bus|slave2|sp|state~13_combout ;
wire \bus|slave2|sp|Selector0~0_combout ;
wire \bus|slave2|sp|state~14_combout ;
wire \bus|slave2|sp|state.IDLE~q ;
wire \bus|bus|bus_arbiter|sready~0_combout ;
wire \bus|bus|bus_arbiter|state~6_combout ;
wire \bus|bus|bus_arbiter|Selector1~1_combout ;
wire \bus|bus|bus_arbiter|state.M1~q ;
wire \bus|bus|bus_arbiter|state~7_combout ;
wire \bus|bus|bus_arbiter|state~8_combout ;
wire \bus|bus|bus_arbiter|state.IDLE~q ;
wire \bus|bus|bus_arbiter|Selector1~0_combout ;
wire \bus|bus|bus_arbiter|Selector2~0_combout ;
wire \bus|bus|bus_arbiter|state.M2~q ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \memwen~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \bus|slave1|sp|Selector17~0_combout ;
wire \bus|slave1|sp|smemwen~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \bus|slave1|sp|Decoder1~0_combout ;
wire \bus|slave1|sp|wdata~6_combout ;
wire \bus|slave1|sp|smemwdata~6_combout ;
wire \bus|slave1|sp|Decoder0~0_combout ;
wire \bus|slave1|sp|Decoder0~1_combout ;
wire \bus|slave1|sp|Equal1~3_combout ;
wire \bus|slave1|sp|Selector30~0_combout ;
wire \bus|slave1|sp|smemaddr~0_combout ;
wire \bus|slave1|sp|smemaddr[2]~1_combout ;
wire \bus|slave1|sp|Decoder1~2_combout ;
wire \bus|slave1|sp|Selector29~0_combout ;
wire \bus|slave1|sp|smemaddr~2_combout ;
wire \bus|slave1|sp|Decoder1~3_combout ;
wire \bus|slave1|sp|WideOr8~0_combout ;
wire \bus|slave1|sp|Decoder0~2_combout ;
wire \bus|slave1|sp|Selector28~0_combout ;
wire \bus|slave1|sp|smemaddr~3_combout ;
wire \bus|slave1|sp|Decoder1~4_combout ;
wire \bus|slave1|sp|Selector27~0_combout ;
wire \bus|slave1|sp|smemaddr~4_combout ;
wire \bus|slave1|sp|Selector26~0_combout ;
wire \bus|slave1|sp|smemaddr~5_combout ;
wire \bus|slave1|sp|Decoder1~5_combout ;
wire \bus|slave1|sp|Selector25~0_combout ;
wire \bus|slave1|sp|smemaddr~6_combout ;
wire \bus|slave1|sp|Decoder1~6_combout ;
wire \bus|slave1|sp|Selector24~0_combout ;
wire \bus|slave1|sp|smemaddr~7_combout ;
wire \bus|slave1|sp|Selector23~0_combout ;
wire \bus|slave1|sp|smemaddr~8_combout ;
wire \bus|slave1|sp|Decoder0~3_combout ;
wire \bus|slave1|sp|Selector22~0_combout ;
wire \bus|slave1|sp|smemaddr~9_combout ;
wire \bus|slave1|sp|Selector21~0_combout ;
wire \bus|slave1|sp|smemaddr~10_combout ;
wire \bus|slave1|sp|Decoder0~4_combout ;
wire \bus|slave1|sp|Selector20~0_combout ;
wire \bus|slave1|sp|smemaddr~11_combout ;
wire \bus|slave1|sp|wdata~4_combout ;
wire \bus|slave1|sp|smemwdata~4_combout ;
wire \bus|slave1|sp|wdata~5_combout ;
wire \bus|slave1|sp|smemwdata~5_combout ;
wire \bus|slave1|sp|wdata~7_combout ;
wire \bus|slave1|sp|smemwdata~7_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \bus|slave1|sp|Decoder1~1_combout ;
wire \bus|slave1|sp|wdata~0_combout ;
wire \bus|slave1|sp|smemwdata~0_combout ;
wire \bus|slave1|sp|wdata~1_combout ;
wire \bus|slave1|sp|smemwdata~1_combout ;
wire \bus|slave1|sp|wdata~2_combout ;
wire \bus|slave1|sp|smemwdata~2_combout ;
wire \bus|slave1|sp|wdata~3_combout ;
wire \bus|slave1|sp|smemwdata~3_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \bus|slave1|sp|Mux0~2_combout ;
wire \bus|slave1|sp|Mux0~3_combout ;
wire \bus|slave1|sp|Mux0~0_combout ;
wire \bus|slave1|sp|Mux0~1_combout ;
wire \bus|slave1|sp|srdata~0_combout ;
wire \bus|slave1|sp|srdata~1_combout ;
wire \bus|slave1|sp|srdata~q ;
wire \bus|slave2|sp|Selector17~0_combout ;
wire \bus|slave2|sp|smemwen~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \bus|slave2|sp|Decoder1~2_combout ;
wire \bus|slave2|sp|Decoder1~5_combout ;
wire \bus|slave2|sp|wdata~6_combout ;
wire \bus|slave2|sp|smemwdata~6_combout ;
wire \bus|slave2|sp|Decoder0~2_combout ;
wire \bus|slave2|sp|Decoder0~3_combout ;
wire \bus|slave2|sp|Selector30~0_combout ;
wire \bus|slave2|sp|smemaddr~0_combout ;
wire \bus|slave2|sp|smemaddr[11]~1_combout ;
wire \bus|slave2|sp|Decoder1~4_combout ;
wire \bus|slave2|sp|Selector29~0_combout ;
wire \bus|slave2|sp|smemaddr~2_combout ;
wire \bus|slave2|sp|Decoder0~7_combout ;
wire \bus|slave2|sp|Selector28~0_combout ;
wire \bus|slave2|sp|smemaddr~3_combout ;
wire \bus|slave2|sp|Selector27~0_combout ;
wire \bus|slave2|sp|smemaddr~4_combout ;
wire \bus|slave2|sp|Decoder0~5_combout ;
wire \bus|slave2|sp|Selector26~0_combout ;
wire \bus|slave2|sp|smemaddr~5_combout ;
wire \bus|slave2|sp|Selector25~0_combout ;
wire \bus|slave2|sp|smemaddr~6_combout ;
wire \bus|slave2|sp|Decoder0~4_combout ;
wire \bus|slave2|sp|Selector24~0_combout ;
wire \bus|slave2|sp|smemaddr~7_combout ;
wire \bus|slave2|sp|Selector23~0_combout ;
wire \bus|slave2|sp|smemaddr~8_combout ;
wire \bus|slave2|sp|Decoder0~6_combout ;
wire \bus|slave2|sp|Selector22~0_combout ;
wire \bus|slave2|sp|smemaddr~9_combout ;
wire \bus|slave2|sp|Selector21~0_combout ;
wire \bus|slave2|sp|smemaddr~10_combout ;
wire \bus|slave2|sp|Selector20~0_combout ;
wire \bus|slave2|sp|smemaddr~11_combout ;
wire \bus|slave2|sp|Selector19~0_combout ;
wire \bus|slave2|sp|smemaddr~12_combout ;
wire \bus|slave2|sp|wdata~7_combout ;
wire \bus|slave2|sp|smemwdata~7_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \bus|slave2|sp|wdata~4_combout ;
wire \bus|slave2|sp|smemwdata~4_combout ;
wire \bus|slave2|sp|Decoder1~6_combout ;
wire \bus|slave2|sp|wdata~5_combout ;
wire \bus|slave2|sp|smemwdata~5_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \bus|slave2|sp|Mux0~0_combout ;
wire \bus|slave2|sp|Mux0~1_combout ;
wire \bus|slave2|sp|wdata~2_combout ;
wire \bus|slave2|sp|smemwdata~2_combout ;
wire \bus|slave2|sp|Decoder1~3_combout ;
wire \bus|slave2|sp|wdata~3_combout ;
wire \bus|slave2|sp|smemwdata~3_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \bus|slave2|sp|wdata~0_combout ;
wire \bus|slave2|sp|smemwdata~0_combout ;
wire \bus|slave2|sp|wdata~1_combout ;
wire \bus|slave2|sp|smemwdata~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \bus|slave2|sp|Mux0~2_combout ;
wire \bus|slave2|sp|Mux0~3_combout ;
wire \bus|slave2|sp|srdata~0_combout ;
wire \bus|slave2|sp|srdata~1_combout ;
wire \bus|slave2|sp|srdata~q ;
wire \bus|bus|rdata_mux|Mux0~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~3_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[3]~7_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[3]~8_combout ;
wire \bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~2_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[2]~5_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[2]~6_combout ;
wire \bus|bb_slave|uart_module|receiver|data_out[2]~feeder_combout ;
wire \bus|bb_slave|slave|Mux0~4_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~1_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[0]~3_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[0]~4_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~0_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[1]~1_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[1]~2_combout ;
wire \bus|bb_slave|slave|Mux0~0_combout ;
wire \bus|bb_slave|slave|Mux0~5_combout ;
wire \bus|bb_slave|slave|srdata~0_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~7_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[7]~15_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[7]~16_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~6_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[5]~13_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[5]~14_combout ;
wire \bus|bb_slave|uart_module|receiver|data_out[5]~feeder_combout ;
wire \bus|bb_slave|slave|Mux0~2_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~5_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[4]~11_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[4]~12_combout ;
wire \bus|bb_slave|uart_module|receiver|Decoder0~4_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[6]~9_combout ;
wire \bus|bb_slave|uart_module|receiver|scratch[6]~10_combout ;
wire \bus|bb_slave|uart_module|receiver|data_out[6]~feeder_combout ;
wire \bus|bb_slave|slave|Mux0~1_combout ;
wire \bus|bb_slave|slave|Mux0~3_combout ;
wire \bus|bb_slave|slave|srdata~1_combout ;
wire \bus|bb_slave|slave|srdata~q ;
wire \bus|bus|rdata_mux|Mux0~1_combout ;
wire \bus|master1|state~24_combout ;
wire \bus|master1|Decoder0~4_combout ;
wire \bus|master1|Decoder0~5_combout ;
wire \bus|master1|rdata~0_combout ;
wire \memaddr~0_combout ;
wire \memaddr~1_combout ;
wire \bus|master1|Decoder0~6_combout ;
wire \bus|master1|rdata~1_combout ;
wire \bus|master1|Decoder0~10_combout ;
wire \bus|master1|rdata~2_combout ;
wire \bus|master1|rdata~3_combout ;
wire \bus|master1|Decoder0~8_combout ;
wire \bus|master1|rdata~6_combout ;
wire \bus|master1|Decoder0~7_combout ;
wire \bus|master1|rdata~4_combout ;
wire \bus|master1|Decoder0~11_combout ;
wire \bus|master1|rdata~5_combout ;
wire \bus|master1|Decoder0~9_combout ;
wire \bus|master1|rdata~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1_combout ;
wire \bus|master1|wdata~3_combout ;
wire \bus|master1|wdata~1_combout ;
wire \bus|master1|wdata~2_combout ;
wire \bus|master1|Mux2~0_combout ;
wire \bus|master1|wdata~0_combout ;
wire \bus|master1|Mux2~1_combout ;
wire \bus|master1|wdata~4_combout ;
wire \bus|master1|wdata~7_combout ;
wire \bus|master1|wdata~5_combout ;
wire \bus|master1|wdata~6_combout ;
wire \bus|master1|Mux2~2_combout ;
wire \bus|master1|Mux2~3_combout ;
wire \bus|master1|Selector25~1_combout ;
wire \bus|master1|Selector25~0_combout ;
wire \bus|master1|addr~0_combout ;
wire \bus|master1|Selector25~2_combout ;
wire \bus|master1|Selector25~3_combout ;
wire \bus|master1|Equal0~1_combout ;
wire \bus|master1|Selector25~4_combout ;
wire \bus|master1|Selector25~5_combout ;
wire \bus|master1|mwdata~q ;
wire \bus|bb_master|uart_module|receiver|Decoder0~4_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~5_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[11]~5_combout ;
wire \bus|bb_master|fifo_din~6_combout ;
wire \bus|bb_master|fifo_queue|queue~34feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~34_q ;
wire \bus|bb_master|fifo_queue|queue~80_q ;
wire \bus|bb_master|fifo_queue|queue~11_q ;
wire \bus|bb_master|fifo_queue|queue~57_q ;
wire \bus|bb_master|fifo_queue|queue~221_combout ;
wire \bus|bb_master|fifo_queue|queue~222_combout ;
wire \bus|bb_master|fifo_queue|queue~149_q ;
wire \bus|bb_master|fifo_queue|queue~172_q ;
wire \bus|bb_master|fifo_queue|queue~103_q ;
wire \bus|bb_master|fifo_queue|queue~126feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~126_q ;
wire \bus|bb_master|fifo_queue|queue~219_combout ;
wire \bus|bb_master|fifo_queue|queue~220_combout ;
wire \bus|bb_master|fifo_queue|queue~223_combout ;
wire \bus|bb_master|master|addr~4_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[10]~6_combout ;
wire \bus|bb_master|fifo_din~7_combout ;
wire \bus|bb_master|fifo_queue|queue~102_q ;
wire \bus|bb_master|fifo_queue|queue~125feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~125_q ;
wire \bus|bb_master|fifo_queue|queue~224_combout ;
wire \bus|bb_master|fifo_queue|queue~148_q ;
wire \bus|bb_master|fifo_queue|queue~171_q ;
wire \bus|bb_master|fifo_queue|queue~225_combout ;
wire \bus|bb_master|fifo_queue|queue~10_q ;
wire \bus|bb_master|fifo_queue|queue~56_q ;
wire \bus|bb_master|fifo_queue|queue~226_combout ;
wire \bus|bb_master|fifo_queue|queue~79_q ;
wire \bus|bb_master|fifo_queue|queue~33_q ;
wire \bus|bb_master|fifo_queue|queue~227_combout ;
wire \bus|bb_master|fifo_queue|queue~228_combout ;
wire \bus|bb_master|master|addr~5_combout ;
wire \bus|bb_master|master|Selector25~4_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~3_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[8]~4_combout ;
wire \bus|bb_master|fifo_din~5_combout ;
wire \bus|bb_master|fifo_queue|queue~31feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~31_q ;
wire \bus|bb_master|fifo_queue|queue~77_q ;
wire \bus|bb_master|fifo_queue|queue~8_q ;
wire \bus|bb_master|fifo_queue|queue~54_q ;
wire \bus|bb_master|fifo_queue|queue~216_combout ;
wire \bus|bb_master|fifo_queue|queue~217_combout ;
wire \bus|bb_master|fifo_queue|queue~146_q ;
wire \bus|bb_master|fifo_queue|queue~123_q ;
wire \bus|bb_master|fifo_queue|queue~100_q ;
wire \bus|bb_master|fifo_queue|queue~214_combout ;
wire \bus|bb_master|fifo_queue|queue~169_q ;
wire \bus|bb_master|fifo_queue|queue~215_combout ;
wire \bus|bb_master|fifo_queue|queue~218_combout ;
wire \bus|bb_master|master|addr~3_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[12]~3_combout ;
wire \bus|bb_master|fifo_din~4_combout ;
wire \bus|bb_master|fifo_queue|queue~150_q ;
wire \bus|bb_master|fifo_queue|queue~173_q ;
wire \bus|bb_master|fifo_queue|queue~127feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~127_q ;
wire \bus|bb_master|fifo_queue|queue~104_q ;
wire \bus|bb_master|fifo_queue|queue~209_combout ;
wire \bus|bb_master|fifo_queue|queue~210_combout ;
wire \bus|bb_master|fifo_queue|queue~58_q ;
wire \bus|bb_master|fifo_queue|queue~12_q ;
wire \bus|bb_master|fifo_queue|queue~211_combout ;
wire \bus|bb_master|fifo_queue|queue~81_q ;
wire \bus|bb_master|fifo_queue|queue~35feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~35_q ;
wire \bus|bb_master|fifo_queue|queue~212_combout ;
wire \bus|bb_master|fifo_queue|queue~213_combout ;
wire \bus|bb_master|master|addr~2_combout ;
wire \bus|bb_master|master|Selector25~2_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~2_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[9]~2_combout ;
wire \bus|bb_master|fifo_din~3_combout ;
wire \bus|bb_master|fifo_queue|queue~101_q ;
wire \bus|bb_master|fifo_queue|queue~124feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~124_q ;
wire \bus|bb_master|fifo_queue|queue~204_combout ;
wire \bus|bb_master|fifo_queue|queue~170_q ;
wire \bus|bb_master|fifo_queue|queue~147_q ;
wire \bus|bb_master|fifo_queue|queue~205_combout ;
wire \bus|bb_master|fifo_queue|queue~55_q ;
wire \bus|bb_master|fifo_queue|queue~9_q ;
wire \bus|bb_master|fifo_queue|queue~206_combout ;
wire \bus|bb_master|fifo_queue|queue~32feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~32_q ;
wire \bus|bb_master|fifo_queue|queue~78_q ;
wire \bus|bb_master|fifo_queue|queue~207_combout ;
wire \bus|bb_master|fifo_queue|queue~208_combout ;
wire \bus|bb_master|master|addr~1_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[13]~1_combout ;
wire \bus|bb_master|fifo_din~2_combout ;
wire \bus|bb_master|fifo_queue|queue~151_q ;
wire \bus|bb_master|fifo_queue|queue~174_q ;
wire \bus|bb_master|fifo_queue|queue~105_q ;
wire \bus|bb_master|fifo_queue|queue~128feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~128_q ;
wire \bus|bb_master|fifo_queue|queue~199_combout ;
wire \bus|bb_master|fifo_queue|queue~200_combout ;
wire \bus|bb_master|fifo_queue|queue~36_q ;
wire \bus|bb_master|fifo_queue|queue~82_q ;
wire \bus|bb_master|fifo_queue|queue~13_q ;
wire \bus|bb_master|fifo_queue|queue~59_q ;
wire \bus|bb_master|fifo_queue|queue~201_combout ;
wire \bus|bb_master|fifo_queue|queue~202_combout ;
wire \bus|bb_master|fifo_queue|queue~203_combout ;
wire \bus|bb_master|master|addr~0_combout ;
wire \bus|bb_master|master|Selector25~1_combout ;
wire \bus|bb_master|master|Selector25~3_combout ;
wire \bus|bb_master|master|Selector25~5_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~15_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~7_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[21]~16_combout ;
wire \bus|bb_master|fifo_din~17_combout ;
wire \bus|bb_master|fifo_queue|queue~65feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~65_q ;
wire \bus|bb_master|fifo_queue|queue~19_q ;
wire \bus|bb_master|fifo_queue|queue~276_combout ;
wire \bus|bb_master|fifo_queue|queue~42_q ;
wire \bus|bb_master|fifo_queue|queue~88_q ;
wire \bus|bb_master|fifo_queue|queue~277_combout ;
wire \bus|bb_master|fifo_queue|queue~157_q ;
wire \bus|bb_master|fifo_queue|queue~180_q ;
wire \bus|bb_master|fifo_queue|queue~111_q ;
wire \bus|bb_master|fifo_queue|queue~134_q ;
wire \bus|bb_master|fifo_queue|queue~274_combout ;
wire \bus|bb_master|fifo_queue|queue~275_combout ;
wire \bus|bb_master|fifo_queue|queue~278_combout ;
wire \bus|bb_master|master|wdata~1_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~8_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[20]~17_combout ;
wire \bus|bb_master|fifo_din~18_combout ;
wire \bus|bb_master|fifo_queue|queue~156feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~156_q ;
wire \bus|bb_master|fifo_queue|queue~179_q ;
wire \bus|bb_master|fifo_queue|queue~110_q ;
wire \bus|bb_master|fifo_queue|queue~133_q ;
wire \bus|bb_master|fifo_queue|queue~279_combout ;
wire \bus|bb_master|fifo_queue|queue~280_combout ;
wire \bus|bb_master|fifo_queue|queue~41_q ;
wire \bus|bb_master|fifo_queue|queue~64feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~64_q ;
wire \bus|bb_master|fifo_queue|queue~18_q ;
wire \bus|bb_master|fifo_queue|queue~281_combout ;
wire \bus|bb_master|fifo_queue|queue~87_q ;
wire \bus|bb_master|fifo_queue|queue~282_combout ;
wire \bus|bb_master|fifo_queue|queue~283_combout ;
wire \bus|bb_master|master|wdata~2_combout ;
wire \bus|bb_master|master|Mux2~0_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~13_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~14_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[23]~18_combout ;
wire \bus|bb_master|fifo_din~19_combout ;
wire \bus|bb_master|fifo_queue|queue~113_q ;
wire \bus|bb_master|fifo_queue|queue~136feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~136_q ;
wire \bus|bb_master|fifo_queue|queue~284_combout ;
wire \bus|bb_master|fifo_queue|queue~182_q ;
wire \bus|bb_master|fifo_queue|queue~159_q ;
wire \bus|bb_master|fifo_queue|queue~285_combout ;
wire \bus|bb_master|fifo_queue|queue~67_q ;
wire \bus|bb_master|fifo_queue|queue~21_q ;
wire \bus|bb_master|fifo_queue|queue~286_combout ;
wire \bus|bb_master|fifo_queue|queue~44_q ;
wire \bus|bb_master|fifo_queue|queue~90_q ;
wire \bus|bb_master|fifo_queue|queue~287_combout ;
wire \bus|bb_master|fifo_queue|queue~288_combout ;
wire \bus|bb_master|master|wdata~3_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~9_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[22]~15_combout ;
wire \bus|bb_master|fifo_din~16_combout ;
wire \bus|bb_master|fifo_queue|queue~20_q ;
wire \bus|bb_master|fifo_queue|queue~66feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~66_q ;
wire \bus|bb_master|fifo_queue|queue~271_combout ;
wire \bus|bb_master|fifo_queue|queue~43_q ;
wire \bus|bb_master|fifo_queue|queue~89_q ;
wire \bus|bb_master|fifo_queue|queue~272_combout ;
wire \bus|bb_master|fifo_queue|queue~112_q ;
wire \bus|bb_master|fifo_queue|queue~135feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~135_q ;
wire \bus|bb_master|fifo_queue|queue~269_combout ;
wire \bus|bb_master|fifo_queue|queue~181_q ;
wire \bus|bb_master|fifo_queue|queue~158_q ;
wire \bus|bb_master|fifo_queue|queue~270_combout ;
wire \bus|bb_master|fifo_queue|queue~273_combout ;
wire \bus|bb_master|master|wdata~0_combout ;
wire \bus|bb_master|master|Mux2~1_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~12_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[18]~19_combout ;
wire \bus|bb_master|fifo_din~20_combout ;
wire \bus|bb_master|fifo_queue|queue~154feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~154_q ;
wire \bus|bb_master|fifo_queue|queue~177_q ;
wire \bus|bb_master|fifo_queue|queue~108_q ;
wire \bus|bb_master|fifo_queue|queue~131_q ;
wire \bus|bb_master|fifo_queue|queue~289_combout ;
wire \bus|bb_master|fifo_queue|queue~290_combout ;
wire \bus|bb_master|fifo_queue|queue~62feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~62_q ;
wire \bus|bb_master|fifo_queue|queue~16_q ;
wire \bus|bb_master|fifo_queue|queue~291_combout ;
wire \bus|bb_master|fifo_queue|queue~39_q ;
wire \bus|bb_master|fifo_queue|queue~85_q ;
wire \bus|bb_master|fifo_queue|queue~292_combout ;
wire \bus|bb_master|fifo_queue|queue~293_combout ;
wire \bus|bb_master|master|wdata~4_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~11_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[19]~22_combout ;
wire \bus|bb_master|fifo_din~23_combout ;
wire \bus|bb_master|fifo_queue|queue~155feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~155_q ;
wire \bus|bb_master|fifo_queue|queue~178_q ;
wire \bus|bb_master|fifo_queue|queue~109_q ;
wire \bus|bb_master|fifo_queue|queue~132_q ;
wire \bus|bb_master|fifo_queue|queue~304_combout ;
wire \bus|bb_master|fifo_queue|queue~305_combout ;
wire \bus|bb_master|fifo_queue|queue~63feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~63_q ;
wire \bus|bb_master|fifo_queue|queue~17_q ;
wire \bus|bb_master|fifo_queue|queue~306_combout ;
wire \bus|bb_master|fifo_queue|queue~40_q ;
wire \bus|bb_master|fifo_queue|queue~86_q ;
wire \bus|bb_master|fifo_queue|queue~307_combout ;
wire \bus|bb_master|fifo_queue|queue~308_combout ;
wire \bus|bb_master|master|wdata~7_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[17]~20_combout ;
wire \bus|bb_master|fifo_din~21_combout ;
wire \bus|bb_master|fifo_queue|queue~61_q ;
wire \bus|bb_master|fifo_queue|queue~15_q ;
wire \bus|bb_master|fifo_queue|queue~296_combout ;
wire \bus|bb_master|fifo_queue|queue~84_q ;
wire \bus|bb_master|fifo_queue|queue~38feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~38_q ;
wire \bus|bb_master|fifo_queue|queue~297_combout ;
wire \bus|bb_master|fifo_queue|queue~107_q ;
wire \bus|bb_master|fifo_queue|queue~130feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~130_q ;
wire \bus|bb_master|fifo_queue|queue~294_combout ;
wire \bus|bb_master|fifo_queue|queue~176_q ;
wire \bus|bb_master|fifo_queue|queue~153_q ;
wire \bus|bb_master|fifo_queue|queue~295_combout ;
wire \bus|bb_master|fifo_queue|queue~298_combout ;
wire \bus|bb_master|master|wdata~5_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[16]~21_combout ;
wire \bus|bb_master|fifo_din~22_combout ;
wire \bus|bb_master|fifo_queue|queue~152_q ;
wire \bus|bb_master|fifo_queue|queue~175_q ;
wire \bus|bb_master|fifo_queue|queue~106_q ;
wire \bus|bb_master|fifo_queue|queue~129feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~129_q ;
wire \bus|bb_master|fifo_queue|queue~299_combout ;
wire \bus|bb_master|fifo_queue|queue~300_combout ;
wire \bus|bb_master|fifo_queue|queue~14_q ;
wire \bus|bb_master|fifo_queue|queue~60_q ;
wire \bus|bb_master|fifo_queue|queue~301_combout ;
wire \bus|bb_master|fifo_queue|queue~83_q ;
wire \bus|bb_master|fifo_queue|queue~37feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~37_q ;
wire \bus|bb_master|fifo_queue|queue~302_combout ;
wire \bus|bb_master|fifo_queue|queue~303_combout ;
wire \bus|bb_master|master|wdata~6_combout ;
wire \bus|bb_master|master|Mux2~2_combout ;
wire \bus|bb_master|master|Mux2~3_combout ;
wire \bus|bb_master|master|Selector25~11_combout ;
wire \bus|bb_master|master|Selector25~12_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~10_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[5]~13_combout ;
wire \bus|bb_master|fifo_din~14_combout ;
wire \bus|bb_master|fifo_queue|queue~51_q ;
wire \bus|bb_master|fifo_queue|queue~5_q ;
wire \bus|bb_master|fifo_queue|queue~261_combout ;
wire \bus|bb_master|fifo_queue|queue~74_q ;
wire \bus|bb_master|fifo_queue|queue~28_q ;
wire \bus|bb_master|fifo_queue|queue~262_combout ;
wire \bus|bb_master|fifo_queue|queue~97_q ;
wire \bus|bb_master|fifo_queue|queue~120_q ;
wire \bus|bb_master|fifo_queue|queue~259_combout ;
wire \bus|bb_master|fifo_queue|queue~166_q ;
wire \bus|bb_master|fifo_queue|queue~143_q ;
wire \bus|bb_master|fifo_queue|queue~260_combout ;
wire \bus|bb_master|fifo_queue|queue~263_combout ;
wire \bus|bb_master|master|addr~12_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[4]~11_combout ;
wire \bus|bb_master|fifo_din~12_combout ;
wire \bus|bb_master|fifo_queue|queue~119_q ;
wire \bus|bb_master|fifo_queue|queue~96_q ;
wire \bus|bb_master|fifo_queue|queue~249_combout ;
wire \bus|bb_master|fifo_queue|queue~165_q ;
wire \bus|bb_master|fifo_queue|queue~142_q ;
wire \bus|bb_master|fifo_queue|queue~250_combout ;
wire \bus|bb_master|fifo_queue|queue~50_q ;
wire \bus|bb_master|fifo_queue|queue~4_q ;
wire \bus|bb_master|fifo_queue|queue~251_combout ;
wire \bus|bb_master|fifo_queue|queue~27_q ;
wire \bus|bb_master|fifo_queue|queue~73_q ;
wire \bus|bb_master|fifo_queue|queue~252_combout ;
wire \bus|bb_master|fifo_queue|queue~253_combout ;
wire \bus|bb_master|master|addr~10_combout ;
wire \bus|bb_master|master|Mux0~3_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[7]~10_combout ;
wire \bus|bb_master|fifo_din~11_combout ;
wire \bus|bb_master|fifo_queue|queue~99_q ;
wire \bus|bb_master|fifo_queue|queue~122feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~122_q ;
wire \bus|bb_master|fifo_queue|queue~244_combout ;
wire \bus|bb_master|fifo_queue|queue~145_q ;
wire \bus|bb_master|fifo_queue|queue~168_q ;
wire \bus|bb_master|fifo_queue|queue~245_combout ;
wire \bus|bb_master|fifo_queue|queue~30_q ;
wire \bus|bb_master|fifo_queue|queue~76_q ;
wire \bus|bb_master|fifo_queue|queue~53_q ;
wire \bus|bb_master|fifo_queue|queue~7_q ;
wire \bus|bb_master|fifo_queue|queue~246_combout ;
wire \bus|bb_master|fifo_queue|queue~247_combout ;
wire \bus|bb_master|fifo_queue|queue~248_combout ;
wire \bus|bb_master|master|addr~9_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[6]~12_combout ;
wire \bus|bb_master|fifo_din~13_combout ;
wire \bus|bb_master|fifo_queue|queue~52_q ;
wire \bus|bb_master|fifo_queue|queue~6_q ;
wire \bus|bb_master|fifo_queue|queue~256_combout ;
wire \bus|bb_master|fifo_queue|queue~75_q ;
wire \bus|bb_master|fifo_queue|queue~29_q ;
wire \bus|bb_master|fifo_queue|queue~257_combout ;
wire \bus|bb_master|fifo_queue|queue~98_q ;
wire \bus|bb_master|fifo_queue|queue~121_q ;
wire \bus|bb_master|fifo_queue|queue~254_combout ;
wire \bus|bb_master|fifo_queue|queue~167_q ;
wire \bus|bb_master|fifo_queue|queue~144_q ;
wire \bus|bb_master|fifo_queue|queue~255_combout ;
wire \bus|bb_master|fifo_queue|queue~258_combout ;
wire \bus|bb_master|master|addr~11_combout ;
wire \bus|bb_master|master|Mux0~6_combout ;
wire \bus|bb_master|uart_module|receiver|Decoder0~6_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[1]~7_combout ;
wire \bus|bb_master|fifo_din~8_combout ;
wire \bus|bb_master|fifo_queue|queue~47feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~47_q ;
wire \bus|bb_master|fifo_queue|queue~1_q ;
wire \bus|bb_master|fifo_queue|queue~231_combout ;
wire \bus|bb_master|fifo_queue|queue~70_q ;
wire \bus|bb_master|fifo_queue|queue~24_q ;
wire \bus|bb_master|fifo_queue|queue~232_combout ;
wire \bus|bb_master|fifo_queue|queue~139_q ;
wire \bus|bb_master|fifo_queue|queue~162_q ;
wire \bus|bb_master|fifo_queue|queue~93_q ;
wire \bus|bb_master|fifo_queue|queue~116feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~116_q ;
wire \bus|bb_master|fifo_queue|queue~229_combout ;
wire \bus|bb_master|fifo_queue|queue~230_combout ;
wire \bus|bb_master|fifo_queue|queue~233_combout ;
wire \bus|bb_master|master|addr~6_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[0]~8_combout ;
wire \bus|bb_master|fifo_din~9_combout ;
wire \bus|bb_master|fifo_queue|queue~0_q ;
wire \bus|bb_master|fifo_queue|queue~46_q ;
wire \bus|bb_master|fifo_queue|queue~236_combout ;
wire \bus|bb_master|fifo_queue|queue~69_q ;
wire \bus|bb_master|fifo_queue|queue~23feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~23_q ;
wire \bus|bb_master|fifo_queue|queue~237_combout ;
wire \bus|bb_master|fifo_queue|queue~115feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~115_q ;
wire \bus|bb_master|fifo_queue|queue~92_q ;
wire \bus|bb_master|fifo_queue|queue~234_combout ;
wire \bus|bb_master|fifo_queue|queue~161_q ;
wire \bus|bb_master|fifo_queue|queue~138_q ;
wire \bus|bb_master|fifo_queue|queue~235_combout ;
wire \bus|bb_master|fifo_queue|queue~238_combout ;
wire \bus|bb_master|master|addr~7_combout ;
wire \bus|bb_master|master|Mux0~5_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[3]~14_combout ;
wire \bus|bb_master|fifo_din~15_combout ;
wire \bus|bb_master|fifo_queue|queue~49_q ;
wire \bus|bb_master|fifo_queue|queue~3_q ;
wire \bus|bb_master|fifo_queue|queue~266_combout ;
wire \bus|bb_master|fifo_queue|queue~26_q ;
wire \bus|bb_master|fifo_queue|queue~72_q ;
wire \bus|bb_master|fifo_queue|queue~267_combout ;
wire \bus|bb_master|fifo_queue|queue~95_q ;
wire \bus|bb_master|fifo_queue|queue~118feeder_combout ;
wire \bus|bb_master|fifo_queue|queue~118_q ;
wire \bus|bb_master|fifo_queue|queue~264_combout ;
wire \bus|bb_master|fifo_queue|queue~164_q ;
wire \bus|bb_master|fifo_queue|queue~141_q ;
wire \bus|bb_master|fifo_queue|queue~265_combout ;
wire \bus|bb_master|fifo_queue|queue~268_combout ;
wire \bus|bb_master|master|addr~13_combout ;
wire \bus|bb_master|uart_module|receiver|temp_data[2]~9_combout ;
wire \bus|bb_master|fifo_din~10_combout ;
wire \bus|bb_master|fifo_queue|queue~94_q ;
wire \bus|bb_master|fifo_queue|queue~117_q ;
wire \bus|bb_master|fifo_queue|queue~239_combout ;
wire \bus|bb_master|fifo_queue|queue~140_q ;
wire \bus|bb_master|fifo_queue|queue~163_q ;
wire \bus|bb_master|fifo_queue|queue~240_combout ;
wire \bus|bb_master|fifo_queue|queue~25_q ;
wire \bus|bb_master|fifo_queue|queue~71_q ;
wire \bus|bb_master|fifo_queue|queue~48_q ;
wire \bus|bb_master|fifo_queue|queue~2_q ;
wire \bus|bb_master|fifo_queue|queue~241_combout ;
wire \bus|bb_master|fifo_queue|queue~242_combout ;
wire \bus|bb_master|fifo_queue|queue~243_combout ;
wire \bus|bb_master|master|addr~8_combout ;
wire \bus|bb_master|master|Mux0~4_combout ;
wire \bus|bb_master|master|Mux1~0_combout ;
wire \bus|bb_master|master|Mux1~1_combout ;
wire \bus|bb_master|master|Add0~0_combout ;
wire \bus|bb_master|master|Selector25~16_combout ;
wire \bus|bb_master|master|Selector25~17_combout ;
wire \bus|bb_master|master|Selector25~14_combout ;
wire \bus|bb_master|master|Selector25~13_combout ;
wire \bus|bb_master|master|Selector25~15_combout ;
wire \bus|bb_master|master|Selector25~18_combout ;
wire \bus|bb_master|master|Selector25~19_combout ;
wire \bus|bb_master|master|Mux0~0_combout ;
wire \bus|bb_master|master|Mux0~1_combout ;
wire \bus|bb_master|master|Mux0~2_combout ;
wire \bus|bb_master|master|Selector25~6_combout ;
wire \bus|bb_master|master|Selector25~7_combout ;
wire \bus|bb_master|master|Selector25~8_combout ;
wire \bus|bb_master|master|Selector25~9_combout ;
wire \bus|bb_master|master|Selector25~10_combout ;
wire \bus|bb_master|master|Selector25~20_combout ;
wire \bus|bb_master|master|mwdata~q ;
wire \bus|bus|wdata_mux|dout[0]~0_combout ;
wire \bus|bus|decoder|Selector6~0_combout ;
wire \bus|bus|decoder|Selector6~1_combout ;
wire \bus|bus|decoder|Mux0~0_combout ;
wire \bus|bus|decoder|Mux0~1_combout ;
wire \bus|master1|state~30_combout ;
wire \bus|master1|state~28_combout ;
wire \bus|master1|state~29_combout ;
wire \bus|master1|state~31_combout ;
wire \bus|master1|state~35_combout ;
wire \bus|master1|state.REQ~q ;
wire \bus|master1|Equal0~2_combout ;
wire \bus|master1|Selector22~0_combout ;
wire \bus|master1|state.SADDR~q ;
wire \bus|master1|counter[0]~18_combout ;
wire \bus|master1|counter[0]~19_combout ;
wire \bus|master1|counter[0]~9 ;
wire \bus|master1|counter[1]~10_combout ;
wire \bus|master1|counter[1]~11 ;
wire \bus|master1|counter[2]~12_combout ;
wire \bus|master1|state~26_combout ;
wire \bus|master1|state~27_combout ;
wire \bus|master1|state~33_combout ;
wire \bus|master1|state.WAIT~q ;
wire \bus|master1|Add2~0_combout ;
wire \bus|master1|Add2~16_combout ;
wire \bus|master1|Add2~1 ;
wire \bus|master1|Add2~2_combout ;
wire \bus|master1|Add2~17_combout ;
wire \bus|master1|Add2~3 ;
wire \bus|master1|Add2~4_combout ;
wire \bus|master1|Add2~6_combout ;
wire \bus|master1|Add2~5 ;
wire \bus|master1|Add2~7_combout ;
wire \bus|master1|Add2~15_combout ;
wire \bus|master1|Add2~8 ;
wire \bus|master1|Add2~9_combout ;
wire \bus|master1|Add2~14_combout ;
wire \bus|master1|Add2~10 ;
wire \bus|master1|Add2~11_combout ;
wire \bus|master1|Add2~13_combout ;
wire \bus|master1|state~20_combout ;
wire \bus|master1|Add2~12 ;
wire \bus|master1|Add2~18_combout ;
wire \bus|master1|Add2~20_combout ;
wire \bus|master1|Add2~19 ;
wire \bus|master1|Add2~21_combout ;
wire \bus|master1|Add2~23_combout ;
wire \bus|master1|state~21_combout ;
wire \bus|master1|state~22_combout ;
wire \bus|master1|state~23_combout ;
wire \bus|master1|state~25_combout ;
wire \bus|master1|state~32_combout ;
wire \bus|master1|state.IDLE~q ;
wire \Selector3~0_combout ;
wire \state.DONE~q ;
wire \state~9_combout ;
wire \state.IDLE~q ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[0]~13_combout ;
wire \bus|bb_master|expect_rdata~0_combout ;
wire \bus|bb_master|expect_rdata~q ;
wire \bus|bb_master|prev_m_ready~0_combout ;
wire \bus|bb_master|prev_m_ready~q ;
wire \bus|bb_master|u_en~0_combout ;
wire \bus|bb_master|u_en~q ;
wire \bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ;
wire \bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ;
wire \bus|bb_master|uart_module|transmitter|c_bits[0]~5_combout ;
wire \bus|bb_master|uart_module|transmitter|c_bits[1]~4_combout ;
wire \bus|bb_master|uart_module|transmitter|Add1~1_combout ;
wire \bus|bb_master|uart_module|transmitter|c_bits[2]~3_combout ;
wire \bus|bb_master|uart_module|transmitter|Add1~0_combout ;
wire \bus|bb_master|uart_module|transmitter|c_bits[3]~2_combout ;
wire \bus|bb_master|uart_module|transmitter|state~13_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector2~1_combout ;
wire \bus|bb_master|uart_module|transmitter|state.TX_END~q ;
wire \bus|bb_master|uart_module|transmitter|Selector0~1_combout ;
wire \bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[0]~14 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[1]~15_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[1]~16 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[2]~17_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[2]~18 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[3]~19_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[3]~20 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[4]~23_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[4]~24 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[5]~25_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[5]~26 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[6]~27_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[6]~28 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[7]~29_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[7]~30 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[8]~31_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[8]~32 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[9]~33_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[9]~34 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[10]~35_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[10]~36 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[11]~37_combout ;
wire \bus|bb_master|uart_module|transmitter|Equal0~2_combout ;
wire \bus|bb_master|uart_module|transmitter|Equal0~0_combout ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[11]~38 ;
wire \bus|bb_master|uart_module|transmitter|c_clocks[12]~39_combout ;
wire \bus|bb_master|uart_module|transmitter|Equal0~1_combout ;
wire \bus|bb_master|uart_module|transmitter|Equal0~3_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector2~2_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector1~0_combout ;
wire \bus|bb_master|uart_module|transmitter|state.TX_START~q ;
wire \bus|bb_master|uart_module|transmitter|Selector3~0_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector3~1_combout ;
wire \bus|bb_master|uart_module|transmitter|state.TX_DATA~q ;
wire \bus|bb_master|master|Decoder0~2_combout ;
wire \bus|bb_master|master|Decoder0~4_combout ;
wire \bus|bb_master|master|rdata~5_combout ;
wire \bus|bb_master|u_din~6_combout ;
wire \bus|bb_master|u_din[1]~1_combout ;
wire \bus|bb_master|uart_module|transmitter|data[1]~feeder_combout ;
wire \bus|bb_master|master|Decoder0~5_combout ;
wire \bus|bb_master|master|rdata~6_combout ;
wire \bus|bb_master|u_din~7_combout ;
wire \bus|bb_master|uart_module|transmitter|Mux0~2_combout ;
wire \bus|bb_master|master|Decoder0~7_combout ;
wire \bus|bb_master|master|rdata~4_combout ;
wire \bus|bb_master|u_din~5_combout ;
wire \bus|bb_master|uart_module|transmitter|data[2]~feeder_combout ;
wire \bus|bb_master|master|Decoder0~6_combout ;
wire \bus|bb_master|master|rdata~7_combout ;
wire \bus|bb_master|u_din~8_combout ;
wire \bus|bb_master|uart_module|transmitter|Mux0~3_combout ;
wire \bus|bb_master|master|Decoder0~3_combout ;
wire \bus|bb_master|master|rdata~0_combout ;
wire \bus|bb_master|u_din~0_combout ;
wire \bus|bb_master|uart_module|transmitter|data[6]~feeder_combout ;
wire \bus|bb_master|master|rdata~1_combout ;
wire \bus|bb_master|u_din~2_combout ;
wire \bus|bb_master|uart_module|transmitter|data[5]~feeder_combout ;
wire \bus|bb_master|master|rdata~2_combout ;
wire \bus|bb_master|u_din~3_combout ;
wire \bus|bb_master|uart_module|transmitter|Mux0~0_combout ;
wire \bus|bb_master|master|rdata~3_combout ;
wire \bus|bb_master|u_din~4_combout ;
wire \bus|bb_master|uart_module|transmitter|Mux0~1_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector21~2_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector21~3_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector21~0_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector21~1_combout ;
wire \bus|bb_master|uart_module|transmitter|Selector21~4_combout ;
wire \bus|bb_master|uart_module|transmitter|tx~q ;
wire \bus|bb_slave|slave|Decoder0~0_combout ;
wire \bus|bb_slave|slave|Decoder0~2_combout ;
wire \bus|bb_slave|slave|Selector23~0_combout ;
wire \bus|bb_slave|slave|smemaddr~12_combout ;
wire \bus|bb_slave|slave|smemaddr[0]~1_combout ;
wire \bus|bb_slave|u_din~13_combout ;
wire \bus|bb_slave|u_din[8]~1_combout ;
wire \bus|bb_slave|u_din~6_combout ;
wire \bus|bb_slave|slave|Decoder1~3_combout ;
wire \bus|bb_slave|slave|Decoder1~4_combout ;
wire \bus|bb_slave|slave|wdata~6_combout ;
wire \bus|bb_slave|slave|smemwdata~6_combout ;
wire \bus|bb_slave|Selector9~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[19]~feeder_combout ;
wire \bus|bb_slave|slave|Decoder0~3_combout ;
wire \bus|bb_slave|slave|Selector27~0_combout ;
wire \bus|bb_slave|slave|smemaddr~13_combout ;
wire \bus|bb_slave|u_din~14_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~14_combout ;
wire \bus|bb_slave|slave|Decoder1~5_combout ;
wire \bus|bb_slave|slave|wdata~7_combout ;
wire \bus|bb_slave|slave|smemwdata~7_combout ;
wire \bus|bb_slave|Selector5~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~15_combout ;
wire \bus|bb_slave|slave|Decoder1~0_combout ;
wire \bus|bb_slave|slave|wdata~2_combout ;
wire \bus|bb_slave|slave|smemwdata~2_combout ;
wire \bus|bb_slave|Selector11~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[17]~feeder_combout ;
wire \bus|bb_slave|slave|Selector29~0_combout ;
wire \bus|bb_slave|slave|smemaddr~9_combout ;
wire \bus|bb_slave|u_din~10_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~9_combout ;
wire \bus|bb_slave|slave|Selector25~0_combout ;
wire \bus|bb_slave|slave|smemaddr~8_combout ;
wire \bus|bb_slave|u_din~9_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[5]~feeder_combout ;
wire \bus|bb_slave|slave|wdata~3_combout ;
wire \bus|bb_slave|slave|smemwdata~3_combout ;
wire \bus|bb_slave|Selector7~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~10_combout ;
wire \bus|bb_slave|slave|Decoder0~4_combout ;
wire \bus|bb_slave|slave|Selector26~0_combout ;
wire \bus|bb_slave|slave|smemaddr~10_combout ;
wire \bus|bb_slave|u_din~11_combout ;
wire \bus|bb_slave|slave|Decoder1~2_combout ;
wire \bus|bb_slave|slave|Selector30~0_combout ;
wire \bus|bb_slave|slave|smemaddr~11_combout ;
wire \bus|bb_slave|u_din~12_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~11_combout ;
wire \bus|bb_slave|slave|Equal1~3_combout ;
wire \bus|bb_slave|slave|wdata~5_combout ;
wire \bus|bb_slave|slave|smemwdata~5_combout ;
wire \bus|bb_slave|Selector8~0_combout ;
wire \bus|bb_slave|slave|wdata~4_combout ;
wire \bus|bb_slave|slave|smemwdata~4_combout ;
wire \bus|bb_slave|Selector12~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[16]~feeder_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~12_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~13_combout ;
wire \bus|bb_slave|slave|Decoder1~1_combout ;
wire \bus|bb_slave|slave|Selector24~0_combout ;
wire \bus|bb_slave|slave|smemaddr~6_combout ;
wire \bus|bb_slave|u_din~7_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[6]~feeder_combout ;
wire \bus|bb_slave|slave|Selector28~0_combout ;
wire \bus|bb_slave|slave|smemaddr~7_combout ;
wire \bus|bb_slave|u_din~8_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~7_combout ;
wire \bus|bb_slave|slave|wdata~0_combout ;
wire \bus|bb_slave|slave|smemwdata~0_combout ;
wire \bus|bb_slave|Selector10~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[18]~feeder_combout ;
wire \bus|bb_slave|slave|wdata~1_combout ;
wire \bus|bb_slave|slave|smemwdata~1_combout ;
wire \bus|bb_slave|Selector6~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~8_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~16_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector10~2_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[11]~feeder_combout ;
wire \bus|bb_slave|Selector4~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~5_combout ;
wire \bus|bb_slave|slave|Decoder0~1_combout ;
wire \bus|bb_slave|slave|Selector19~0_combout ;
wire \bus|bb_slave|slave|smemaddr~4_combout ;
wire \bus|bb_slave|u_din~4_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~2_combout ;
wire \bus|bb_slave|slave|Selector18~0_combout ;
wire \bus|bb_slave|slave|smemaddr~5_combout ;
wire \bus|bb_slave|u_din~5_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~3_combout ;
wire \bus|bb_slave|slave|Selector22~0_combout ;
wire \bus|bb_slave|slave|smemaddr~3_combout ;
wire \bus|bb_slave|u_din~3_combout ;
wire \bus|bb_slave|slave|Selector20~0_combout ;
wire \bus|bb_slave|slave|smemaddr~2_combout ;
wire \bus|bb_slave|u_din~2_combout ;
wire \bus|bb_slave|uart_module|transmitter|data[10]~feeder_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~0_combout ;
wire \bus|bb_slave|slave|Selector21~0_combout ;
wire \bus|bb_slave|slave|smemaddr~0_combout ;
wire \bus|bb_slave|u_din~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~4_combout ;
wire \bus|bb_slave|uart_module|transmitter|Mux0~6_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector10~3_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector10~0_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector10~1_combout ;
wire \bus|bb_slave|uart_module|transmitter|Selector10~4_combout ;
wire \bus|bb_slave|uart_module|transmitter|tx~q ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \bus|bus|decoder|ssel ;
wire [7:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [10:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [12:0] \bus|bb_master|uart_module|transmitter|c_clocks ;
wire [4:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \bus|bb_master|uart_module|transmitter|data ;
wire [5:0] \bus|bb_slave|uart_module|transmitter|bit_pos ;
wire [4:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [2:0] \bus|bus|decoder|slave_addr ;
wire [7:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \bus|bb_slave|uart_module|receiver|bit_pos ;
wire [11:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [7:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \bus|bb_master|uart_module|transmitter|c_bits ;
wire [7:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [12:0] \bus|bb_master|uart_module|receiver|c_clocks ;
wire [4:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [2:0] \bus|bb_master|fifo_queue|wp ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [7:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \bus|master1|timeout ;
wire [12:0] \bus|bb_slave|slave|smemaddr ;
wire [7:0] \bus|master1|counter ;
wire [12:0] \bus|slave1|sp|addr ;
wire [21:0] \bus|bb_slave|u_din ;
wire [12:0] \bus|bb_slave|uart_module|bd|tx_acc ;
wire [15:0] \bus|bb_master|u_din ;
wire [7:0] \bus|master1|rdata ;
wire [3:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] memaddr;
wire [3:0] \bus|bus|decoder|counter ;
wire [7:0] \bus|slave1|sp|counter ;
wire [7:0] \bus|slave2|sp|counter ;
wire [7:0] \bus|bb_slave|slave|counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 ;
wire [7:0] \bus|bb_master|master|rdata ;
wire [7:0] \bus|bb_master|master|timeout ;
wire [7:0] \bus|bb_master|master|counter ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [7:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \bus|bb_master|fifo_queue|rp ;
wire [7:0] \bus|slave1|sp|wdata ;
wire [7:0] \bus|slave2|sp|wdata ;
wire [12:0] \bus|slave2|sp|addr ;
wire [7:0] \bus|bb_master|dwdata ;
wire [15:0] \bus|master1|addr ;
wire [12:0] \bus|bb_slave|slave|addr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [6:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \bus|bb_slave|slave|wdata ;
wire [4:0] \bus|bb_master|uart_module|receiver|c_bits ;
wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [6:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [43:0] \bus|bb_slave|uart_module|transmitter|data ;
wire [3:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [1:0] counter;
wire [7:0] \bus|slave1|sp|smemwdata ;
wire [12:0] \bus|slave1|sp|smemaddr ;
wire [7:0] \bus|slave2|sp|smemwdata ;
wire [12:0] \bus|slave2|sp|smemaddr ;
wire [7:0] \bus|bb_slave|slave|smemwdata ;
wire [15:0] \bus|bb_master|master|addr ;
wire [7:0] \bus|bb_master|master|wdata ;
wire [7:0] \bus|master1|wdata ;
wire [8:0] \bus|bb_slave|uart_module|bd|rx_acc ;
wire [31:0] \bus|bb_master|fifo_din ;
wire [7:0] \bus|bb_slave|uart_module|receiver|data_out ;
wire [15:0] \bus|bb_master|daddr ;
wire [3:0] \bus|bb_slave|uart_module|receiver|sample ;
wire [1:0] \bus|bb_slave|uart_module|receiver|words ;
wire [31:0] \bus|bb_master|uart_module|receiver|temp_data ;
wire [7:0] \bus|bb_slave|uart_module|receiver|scratch ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [5:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;

wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [17:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;

assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

// Location: FF_X21_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \ready~output (
	.i(!\state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \m_u_tx~output (
	.i(!\bus|bb_master|uart_module|transmitter|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_u_tx),
	.obar());
// synopsys translate_off
defparam \m_u_tx~output .bus_hold = "false";
defparam \m_u_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \s_u_tx~output (
	.i(!\bus|bb_slave|uart_module|transmitter|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_u_tx),
	.obar());
// synopsys translate_off
defparam \s_u_tx~output .bus_hold = "false";
defparam \s_u_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \start_prev~0 (
// Equation(s):
// \start_prev~0_combout  = (\start~input_o ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\start_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_prev~0 .lut_mask = 16'hFF0F;
defparam \start_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas start_prev(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\start_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam start_prev.is_wysiwyg = "true";
defparam start_prev.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \state~8 (
// Equation(s):
// \state~8_combout  = ((!\state.IDLE~q  & ((\start~input_o ) # (!\start_prev~q )))) # (!\rstn~input_o )

	.dataa(\start~input_o ),
	.datab(\state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\state~8_combout ),
	.cout());
// synopsys translate_off
defparam \state~8 .lut_mask = 16'h2F3F;
defparam \state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \mode~input (
	.i(mode),
	.ibar(gnd),
	.o(\mode~input_o ));
// synopsys translate_off
defparam \mode~input .bus_hold = "false";
defparam \mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\start~input_o  & (!\state.IDLE~q  & (!\mode~input_o  & \start_prev~q )))

	.dataa(\start~input_o ),
	.datab(\state.IDLE~q ),
	.datac(\mode~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0100;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (counter[0] & (\state.DONE~q )) # (!counter[0] & (((\state.READ~q ) # (\state.SEND~q ))))

	.dataa(\state.DONE~q ),
	.datab(\state.READ~q ),
	.datac(counter[0]),
	.datad(\state.SEND~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hAFAC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rstn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\start~input_o  & (!\state.IDLE~q  & (\mode~input_o  & \start_prev~q )))

	.dataa(\start~input_o ),
	.datab(\state.IDLE~q ),
	.datac(\mode~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h1000;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((!counter[0] & \state.READ~q ))

	.dataa(gnd),
	.datab(counter[0]),
	.datac(\state.READ~q ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFF30;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \state.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ .is_wysiwyg = "true";
defparam \state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((counter[0] & (\state.READ~q )) # (!counter[0] & ((\state.SEND~q ))))

	.dataa(\Selector2~0_combout ),
	.datab(\state.READ~q ),
	.datac(\state.SEND~q ),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hEEFA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \state.SEND (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.SEND .is_wysiwyg = "true";
defparam \state.SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \bus|master1|counter[0]~8 (
// Equation(s):
// \bus|master1|counter[0]~8_combout  = \bus|master1|counter [0] $ (VCC)
// \bus|master1|counter[0]~9  = CARRY(\bus|master1|counter [0])

	.dataa(gnd),
	.datab(\bus|master1|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|master1|counter[0]~8_combout ),
	.cout(\bus|master1|counter[0]~9 ));
// synopsys translate_off
defparam \bus|master1|counter[0]~8 .lut_mask = 16'h33CC;
defparam \bus|master1|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \d1_valid~0 (
// Equation(s):
// \d1_valid~0_combout  = (\rstn~input_o  & \state.SEND~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\state.SEND~q ),
	.cin(gnd),
	.combout(\d1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1_valid~0 .lut_mask = 16'hF000;
defparam \d1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N3
dffeas d1_valid(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d1_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam d1_valid.is_wysiwyg = "true";
defparam d1_valid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \bus|master1|state~34 (
// Equation(s):
// \bus|master1|state~34_combout  = (\d1_valid~q  & !\bus|master1|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d1_valid~q ),
	.datad(\bus|master1|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|master1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~34 .lut_mask = 16'h00F0;
defparam \bus|master1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \bus|bus|decoder|Selector1~2 (
// Equation(s):
// \bus|bus|decoder|Selector1~2_combout  = (\bus|bus|decoder|state.ADDR~q  & ((!\bus|bus|decoder|counter [1]) # (!\bus|bus|decoder|Equal0~0_combout )))

	.dataa(\bus|bus|decoder|Equal0~0_combout ),
	.datab(\bus|bus|decoder|counter [1]),
	.datac(\bus|bus|decoder|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector1~2 .lut_mask = 16'h7070;
defparam \bus|bus|decoder|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \bus|bus|decoder|Selector5~1 (
// Equation(s):
// \bus|bus|decoder|Selector5~1_combout  = (\bus|bus|decoder|Selector5~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bus|decoder|Selector5~0_combout  & ((\bus|bus|decoder|slave_addr [2])))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(gnd),
	.datac(\bus|bus|decoder|slave_addr [2]),
	.datad(\bus|bus|decoder|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector5~1 .lut_mask = 16'hAAF0;
defparam \bus|bus|decoder|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N19
dffeas \bus|bus|decoder|slave_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|slave_addr[2] .is_wysiwyg = "true";
defparam \bus|bus|decoder|slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \bus|bus|decoder|state~8 (
// Equation(s):
// \bus|bus|decoder|state~8_combout  = (\bus|bus|decoder|Mux0~1_combout  & ((\bus|bus|decoder|state.WAIT~q ) # ((!\bus|bus|decoder|slave_addr_valid~0_combout  & \bus|bus|decoder|state.CONNECT~q )))) # (!\bus|bus|decoder|Mux0~1_combout  & 
// (((\bus|bus|decoder|state.CONNECT~q ))))

	.dataa(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.datab(\bus|bus|decoder|Mux0~1_combout ),
	.datac(\bus|bus|decoder|state.WAIT~q ),
	.datad(\bus|bus|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|state~8 .lut_mask = 16'hF7C0;
defparam \bus|bus|decoder|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \bus|master1|counter[2]~12 (
// Equation(s):
// \bus|master1|counter[2]~12_combout  = (\bus|master1|counter [2] & (\bus|master1|counter[1]~11  $ (GND))) # (!\bus|master1|counter [2] & (!\bus|master1|counter[1]~11  & VCC))
// \bus|master1|counter[2]~13  = CARRY((\bus|master1|counter [2] & !\bus|master1|counter[1]~11 ))

	.dataa(\bus|master1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[1]~11 ),
	.combout(\bus|master1|counter[2]~12_combout ),
	.cout(\bus|master1|counter[2]~13 ));
// synopsys translate_off
defparam \bus|master1|counter[2]~12 .lut_mask = 16'hA50A;
defparam \bus|master1|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \bus|master1|counter[3]~14 (
// Equation(s):
// \bus|master1|counter[3]~14_combout  = (\bus|master1|counter [3] & (!\bus|master1|counter[2]~13 )) # (!\bus|master1|counter [3] & ((\bus|master1|counter[2]~13 ) # (GND)))
// \bus|master1|counter[3]~15  = CARRY((!\bus|master1|counter[2]~13 ) # (!\bus|master1|counter [3]))

	.dataa(gnd),
	.datab(\bus|master1|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[2]~13 ),
	.combout(\bus|master1|counter[3]~14_combout ),
	.cout(\bus|master1|counter[3]~15 ));
// synopsys translate_off
defparam \bus|master1|counter[3]~14 .lut_mask = 16'h3C3F;
defparam \bus|master1|counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \bus|master1|Equal3~0 (
// Equation(s):
// \bus|master1|Equal3~0_combout  = (\bus|master1|counter [0] & (\bus|master1|counter [1] & \bus|master1|counter [2]))

	.dataa(gnd),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|counter [1]),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Equal3~0 .lut_mask = 16'hC000;
defparam \bus|master1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \bus|master1|counter[4]~16 (
// Equation(s):
// \bus|master1|counter[4]~16_combout  = (\bus|master1|counter [4] & (\bus|master1|counter[3]~15  $ (GND))) # (!\bus|master1|counter [4] & (!\bus|master1|counter[3]~15  & VCC))
// \bus|master1|counter[4]~17  = CARRY((\bus|master1|counter [4] & !\bus|master1|counter[3]~15 ))

	.dataa(\bus|master1|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[3]~15 ),
	.combout(\bus|master1|counter[4]~16_combout ),
	.cout(\bus|master1|counter[4]~17 ));
// synopsys translate_off
defparam \bus|master1|counter[4]~16 .lut_mask = 16'hA50A;
defparam \bus|master1|counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \bus|master1|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[4] .is_wysiwyg = "true";
defparam \bus|master1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \bus|master1|counter[5]~22 (
// Equation(s):
// \bus|master1|counter[5]~22_combout  = (\bus|master1|counter [5] & (!\bus|master1|counter[4]~17 )) # (!\bus|master1|counter [5] & ((\bus|master1|counter[4]~17 ) # (GND)))
// \bus|master1|counter[5]~23  = CARRY((!\bus|master1|counter[4]~17 ) # (!\bus|master1|counter [5]))

	.dataa(\bus|master1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[4]~17 ),
	.combout(\bus|master1|counter[5]~22_combout ),
	.cout(\bus|master1|counter[5]~23 ));
// synopsys translate_off
defparam \bus|master1|counter[5]~22 .lut_mask = 16'h5A5F;
defparam \bus|master1|counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \bus|master1|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[5] .is_wysiwyg = "true";
defparam \bus|master1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \bus|master1|counter[6]~24 (
// Equation(s):
// \bus|master1|counter[6]~24_combout  = (\bus|master1|counter [6] & (\bus|master1|counter[5]~23  $ (GND))) # (!\bus|master1|counter [6] & (!\bus|master1|counter[5]~23  & VCC))
// \bus|master1|counter[6]~25  = CARRY((\bus|master1|counter [6] & !\bus|master1|counter[5]~23 ))

	.dataa(gnd),
	.datab(\bus|master1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[5]~23 ),
	.combout(\bus|master1|counter[6]~24_combout ),
	.cout(\bus|master1|counter[6]~25 ));
// synopsys translate_off
defparam \bus|master1|counter[6]~24 .lut_mask = 16'hC30C;
defparam \bus|master1|counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \bus|master1|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[6] .is_wysiwyg = "true";
defparam \bus|master1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \bus|master1|counter[7]~26 (
// Equation(s):
// \bus|master1|counter[7]~26_combout  = \bus|master1|counter[6]~25  $ (\bus|master1|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|master1|counter [7]),
	.cin(\bus|master1|counter[6]~25 ),
	.combout(\bus|master1|counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|counter[7]~26 .lut_mask = 16'h0FF0;
defparam \bus|master1|counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \bus|master1|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[7] .is_wysiwyg = "true";
defparam \bus|master1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \bus|master1|Equal0~0 (
// Equation(s):
// \bus|master1|Equal0~0_combout  = (!\bus|master1|counter [5] & (!\bus|master1|counter [7] & (!\bus|master1|counter [6] & !\bus|master1|counter [4])))

	.dataa(\bus|master1|counter [5]),
	.datab(\bus|master1|counter [7]),
	.datac(\bus|master1|counter [6]),
	.datad(\bus|master1|counter [4]),
	.cin(gnd),
	.combout(\bus|master1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Equal0~0 .lut_mask = 16'h0001;
defparam \bus|master1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \bus|master1|Equal3~1 (
// Equation(s):
// \bus|master1|Equal3~1_combout  = (!\bus|master1|counter [3] & (\bus|master1|Equal3~0_combout  & \bus|master1|Equal0~0_combout ))

	.dataa(\bus|master1|counter [3]),
	.datab(\bus|master1|Equal3~0_combout ),
	.datac(gnd),
	.datad(\bus|master1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|master1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Equal3~1 .lut_mask = 16'h4400;
defparam \bus|master1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \bus|slave1|sp|counter[0]~8 (
// Equation(s):
// \bus|slave1|sp|counter[0]~8_combout  = \bus|slave1|sp|counter [0] $ (VCC)
// \bus|slave1|sp|counter[0]~9  = CARRY(\bus|slave1|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave1|sp|counter[0]~8_combout ),
	.cout(\bus|slave1|sp|counter[0]~9 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[0]~8 .lut_mask = 16'h33CC;
defparam \bus|slave1|sp|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \bus|bus|decoder|ssel~0 (
// Equation(s):
// \bus|bus|decoder|ssel~0_combout  = (\rstn~input_o  & \bus|bus|decoder|slave_addr [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bus|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|ssel~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|ssel~0 .lut_mask = 16'hCC00;
defparam \bus|bus|decoder|ssel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \bus|bus|decoder|ssel[1]~1 (
// Equation(s):
// \bus|bus|decoder|ssel[1]~1_combout  = ((!\bus|bus|decoder|state.ADDR~q  & \bus|bus|decoder|state.IDLE~q )) # (!\rstn~input_o )

	.dataa(\bus|bus|decoder|state.ADDR~q ),
	.datab(\rstn~input_o ),
	.datac(\bus|bus|decoder|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|decoder|ssel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|ssel[1]~1 .lut_mask = 16'h7373;
defparam \bus|bus|decoder|ssel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \bus|bus|decoder|ssel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|ssel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus|decoder|ssel[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|ssel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|ssel[0] .is_wysiwyg = "true";
defparam \bus|bus|decoder|ssel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \bus|bus|decoder|ssel~2 (
// Equation(s):
// \bus|bus|decoder|ssel~2_combout  = (\rstn~input_o  & \bus|bus|decoder|slave_addr [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bus|decoder|slave_addr [1]),
	.cin(gnd),
	.combout(\bus|bus|decoder|ssel~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|ssel~2 .lut_mask = 16'hCC00;
defparam \bus|bus|decoder|ssel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas \bus|bus|decoder|ssel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|ssel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus|decoder|ssel[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|ssel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|ssel[1] .is_wysiwyg = "true";
defparam \bus|bus|decoder|ssel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \bus|bus|decoder|mvalid_decoder|out1~0 (
// Equation(s):
// \bus|bus|decoder|mvalid_decoder|out1~0_combout  = (\bus|bus|decoder|slave_en~q  & (!\bus|bus|decoder|ssel [0] & (!\bus|bus|decoder|ssel [1] & \bus|bus|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus|bus|decoder|slave_en~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|mvalid_decoder|out1~0 .lut_mask = 16'h0200;
defparam \bus|bus|decoder|mvalid_decoder|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \bus|slave1|sp|counter[3]~18 (
// Equation(s):
// \bus|slave1|sp|counter[3]~18_combout  = (\bus|slave1|sp|counter [3] & (!\bus|slave1|sp|counter[2]~13 )) # (!\bus|slave1|sp|counter [3] & ((\bus|slave1|sp|counter[2]~13 ) # (GND)))
// \bus|slave1|sp|counter[3]~19  = CARRY((!\bus|slave1|sp|counter[2]~13 ) # (!\bus|slave1|sp|counter [3]))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[2]~13 ),
	.combout(\bus|slave1|sp|counter[3]~18_combout ),
	.cout(\bus|slave1|sp|counter[3]~19 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[3]~18 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sp|counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \bus|slave1|sp|counter[4]~20 (
// Equation(s):
// \bus|slave1|sp|counter[4]~20_combout  = (\bus|slave1|sp|counter [4] & (\bus|slave1|sp|counter[3]~19  $ (GND))) # (!\bus|slave1|sp|counter [4] & (!\bus|slave1|sp|counter[3]~19  & VCC))
// \bus|slave1|sp|counter[4]~21  = CARRY((\bus|slave1|sp|counter [4] & !\bus|slave1|sp|counter[3]~19 ))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[3]~19 ),
	.combout(\bus|slave1|sp|counter[4]~20_combout ),
	.cout(\bus|slave1|sp|counter[4]~21 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[4]~20 .lut_mask = 16'hC30C;
defparam \bus|slave1|sp|counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \m1_rw_mode~1 (
// Equation(s):
// \m1_rw_mode~1_combout  = (\mode~input_o  & \rstn~input_o )

	.dataa(gnd),
	.datab(\mode~input_o ),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_rw_mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1_rw_mode~1 .lut_mask = 16'hC0C0;
defparam \m1_rw_mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \m1_rw_mode~0 (
// Equation(s):
// \m1_rw_mode~0_combout  = ((!\start~input_o  & (!\state.IDLE~q  & \start_prev~q ))) # (!\rstn~input_o )

	.dataa(\start~input_o ),
	.datab(\state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\m1_rw_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_rw_mode~0 .lut_mask = 16'h1F0F;
defparam \m1_rw_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas m1_rw_mode(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_rw_mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_rw_mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_rw_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_rw_mode.is_wysiwyg = "true";
defparam m1_rw_mode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \bus|master1|mode~0 (
// Equation(s):
// \bus|master1|mode~0_combout  = (\m1_rw_mode~q  & \rstn~input_o )

	.dataa(\m1_rw_mode~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|master1|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|mode~0 .lut_mask = 16'hA0A0;
defparam \bus|master1|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \bus|master1|mode~1 (
// Equation(s):
// \bus|master1|mode~1_combout  = ((!\bus|master1|state.IDLE~q  & \d1_valid~q )) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\d1_valid~q ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus|master1|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|mode~1 .lut_mask = 16'h30FF;
defparam \bus|master1|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \bus|master1|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|mode .is_wysiwyg = "true";
defparam \bus|master1|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \bus|bb_master|master|counter[0]~8 (
// Equation(s):
// \bus|bb_master|master|counter[0]~8_combout  = \bus|bb_master|master|counter [0] $ (VCC)
// \bus|bb_master|master|counter[0]~9  = CARRY(\bus|bb_master|master|counter [0])

	.dataa(\bus|bb_master|master|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_master|master|counter[0]~8_combout ),
	.cout(\bus|bb_master|master|counter[0]~9 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[0]~8 .lut_mask = 16'h55AA;
defparam \bus|bb_master|master|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \bus|bb_master|master|state~33 (
// Equation(s):
// \bus|bb_master|master|state~33_combout  = (!\bus|bb_master|master|state.IDLE~q  & \bus|bb_master|dvalid~q )

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|dvalid~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~33 .lut_mask = 16'h5500;
defparam \bus|bb_master|master|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \bus|bb_master|master|state~34 (
// Equation(s):
// \bus|bb_master|master|state~34_combout  = (\rstn~input_o  & ((\bus|bb_master|master|state~30_combout  & ((\bus|bb_master|master|state~33_combout ))) # (!\bus|bb_master|master|state~30_combout  & (\bus|bb_master|master|state.REQ~q ))))

	.dataa(\bus|bb_master|master|state~30_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|master|state.REQ~q ),
	.datad(\bus|bb_master|master|state~33_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~34 .lut_mask = 16'hC840;
defparam \bus|bb_master|master|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \bus|bb_master|master|state.REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.REQ .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
cycloneive_lcell_comb \bus|bb_master|master|Selector22~0 (
// Equation(s):
// \bus|bb_master|master|Selector22~0_combout  = (\bus|bb_master|master|Equal0~2_combout  & (\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|state.REQ~q )))) # (!\bus|bb_master|master|Equal0~2_combout  & ((\bus|bb_master|master|state.SADDR~q ) # 
// ((\bus|bus|bus_arbiter|state.M2~q  & \bus|bb_master|master|state.REQ~q ))))

	.dataa(\bus|bb_master|master|Equal0~2_combout ),
	.datab(\bus|bus|bus_arbiter|state.M2~q ),
	.datac(\bus|bb_master|master|state.SADDR~q ),
	.datad(\bus|bb_master|master|state.REQ~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector22~0 .lut_mask = 16'hDC50;
defparam \bus|bb_master|master|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N21
dffeas \bus|bb_master|master|state.SADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.SADDR .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneive_lcell_comb \bus|bb_master|master|state~35 (
// Equation(s):
// \bus|bb_master|master|state~35_combout  = (\rstn~input_o  & ((\bus|bb_master|master|state~30_combout  & (\bus|bb_master|master|state~29_combout )) # (!\bus|bb_master|master|state~30_combout  & ((\bus|bb_master|master|state.ADDR~q )))))

	.dataa(\bus|bb_master|master|state~29_combout ),
	.datab(\bus|bb_master|master|state~30_combout ),
	.datac(\bus|bb_master|master|state.ADDR~q ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~35 .lut_mask = 16'hB800;
defparam \bus|bb_master|master|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \bus|bb_master|master|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.ADDR .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \bus|bb_master|master|Equal3~0 (
// Equation(s):
// \bus|bb_master|master|Equal3~0_combout  = (\bus|bb_master|master|counter [1] & (\bus|bb_master|master|counter [0] & \bus|bb_master|master|counter [2]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [1]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Equal3~0 .lut_mask = 16'hC000;
defparam \bus|bb_master|master|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \bus|bb_master|master|Equal3~1 (
// Equation(s):
// \bus|bb_master|master|Equal3~1_combout  = (\bus|bb_master|master|Equal0~0_combout  & (\bus|bb_master|master|Equal3~0_combout  & !\bus|bb_master|master|counter [3]))

	.dataa(\bus|bb_master|master|Equal0~0_combout ),
	.datab(\bus|bb_master|master|Equal3~0_combout ),
	.datac(gnd),
	.datad(\bus|bb_master|master|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Equal3~1 .lut_mask = 16'h0088;
defparam \bus|bb_master|master|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \bus|bb_master|master|Selector19~0 (
// Equation(s):
// \bus|bb_master|master|Selector19~0_combout  = (\bus|bb_master|master|counter [3] & (\bus|bb_master|master|state.ADDR~q  & (!\bus|bb_master|master|counter [1] & !\bus|bb_master|master|counter [0])))

	.dataa(\bus|bb_master|master|counter [3]),
	.datab(\bus|bb_master|master|state.ADDR~q ),
	.datac(\bus|bb_master|master|counter [1]),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector19~0 .lut_mask = 16'h0008;
defparam \bus|bb_master|master|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \bus|bb_master|master|Selector19~1 (
// Equation(s):
// \bus|bb_master|master|Selector19~1_combout  = (\bus|bb_master|master|Equal0~0_combout  & (\bus|bb_master|master|counter [2] & \bus|bb_master|master|Selector19~0_combout ))

	.dataa(\bus|bb_master|master|Equal0~0_combout ),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(gnd),
	.datad(\bus|bb_master|master|Selector19~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector19~1 .lut_mask = 16'h8800;
defparam \bus|bb_master|master|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneive_lcell_comb \bus|bb_master|master|counter[2]~18 (
// Equation(s):
// \bus|bb_master|master|counter[2]~18_combout  = (!\bus|bb_master|master|state.SADDR~q  & ((\bus|bb_master|master|Selector19~1_combout ) # ((!\bus|bb_master|master|state.ADDR~q  & \bus|bb_master|master|Equal3~1_combout ))))

	.dataa(\bus|bb_master|master|state.SADDR~q ),
	.datab(\bus|bb_master|master|state.ADDR~q ),
	.datac(\bus|bb_master|master|Equal3~1_combout ),
	.datad(\bus|bb_master|master|Selector19~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|counter[2]~18 .lut_mask = 16'h5510;
defparam \bus|bb_master|master|counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneive_lcell_comb \bus|bb_master|master|counter[2]~19 (
// Equation(s):
// \bus|bb_master|master|counter[2]~19_combout  = (\bus|bb_master|master|counter[2]~18_combout ) # (((\bus|bb_master|master|state~26_combout ) # (!\rstn~input_o )) # (!\bus|bb_master|master|state.IDLE~q ))

	.dataa(\bus|bb_master|master|counter[2]~18_combout ),
	.datab(\bus|bb_master|master|state.IDLE~q ),
	.datac(\bus|bb_master|master|state~26_combout ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus|bb_master|master|counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|counter[2]~19 .lut_mask = 16'hFBFF;
defparam \bus|bb_master|master|counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \bus|bb_master|master|counter[2]~20 (
// Equation(s):
// \bus|bb_master|master|counter[2]~20_combout  = (\bus|bb_master|master|state.REQ~q ) # (\bus|bb_master|master|state.WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_master|master|state.REQ~q ),
	.datad(\bus|bb_master|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|counter[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|counter[2]~20 .lut_mask = 16'hFFF0;
defparam \bus|bb_master|master|counter[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \bus|bb_master|master|Selector19~2 (
// Equation(s):
// \bus|bb_master|master|Selector19~2_combout  = (\bus|bb_master|master|Equal0~0_combout  & (\bus|bb_master|master|counter [2] & (!\bus|bb_master|master|mode~q  & \bus|bb_master|master|Selector19~0_combout )))

	.dataa(\bus|bb_master|master|Equal0~0_combout ),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|mode~q ),
	.datad(\bus|bb_master|master|Selector19~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector19~2 .lut_mask = 16'h0800;
defparam \bus|bb_master|master|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \bus|bb_master|master|Selector19~3 (
// Equation(s):
// \bus|bb_master|master|Selector19~3_combout  = (\bus|bb_master|master|Selector19~2_combout ) # ((\bus|bb_master|master|state.RDATA~q  & ((!\bus|bus|rctrl_mux|Mux0~1_combout ) # (!\bus|bb_master|master|Equal3~1_combout ))))

	.dataa(\bus|bb_master|master|Equal3~1_combout ),
	.datab(\bus|bus|rctrl_mux|Mux0~1_combout ),
	.datac(\bus|bb_master|master|state.RDATA~q ),
	.datad(\bus|bb_master|master|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector19~3 .lut_mask = 16'hFF70;
defparam \bus|bb_master|master|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \bus|bb_master|master|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.RDATA .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \bus|bb_master|master|counter[2]~21 (
// Equation(s):
// \bus|bb_master|master|counter[2]~21_combout  = ((!\bus|bb_master|master|counter[2]~20_combout  & ((\bus|bus|rctrl_mux|Mux0~1_combout ) # (!\bus|bb_master|master|state.RDATA~q )))) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus|bus|rctrl_mux|Mux0~1_combout ),
	.datac(\bus|bb_master|master|counter[2]~20_combout ),
	.datad(\bus|bb_master|master|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|counter[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|counter[2]~21 .lut_mask = 16'h5D5F;
defparam \bus|bb_master|master|counter[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \bus|bb_master|master|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[0] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \bus|bb_master|master|counter[1]~10 (
// Equation(s):
// \bus|bb_master|master|counter[1]~10_combout  = (\bus|bb_master|master|counter [1] & (!\bus|bb_master|master|counter[0]~9 )) # (!\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|counter[0]~9 ) # (GND)))
// \bus|bb_master|master|counter[1]~11  = CARRY((!\bus|bb_master|master|counter[0]~9 ) # (!\bus|bb_master|master|counter [1]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[0]~9 ),
	.combout(\bus|bb_master|master|counter[1]~10_combout ),
	.cout(\bus|bb_master|master|counter[1]~11 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[1]~10 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|master|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N9
dffeas \bus|bb_master|master|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[1] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \bus|bb_master|master|counter[2]~12 (
// Equation(s):
// \bus|bb_master|master|counter[2]~12_combout  = (\bus|bb_master|master|counter [2] & (\bus|bb_master|master|counter[1]~11  $ (GND))) # (!\bus|bb_master|master|counter [2] & (!\bus|bb_master|master|counter[1]~11  & VCC))
// \bus|bb_master|master|counter[2]~13  = CARRY((\bus|bb_master|master|counter [2] & !\bus|bb_master|master|counter[1]~11 ))

	.dataa(\bus|bb_master|master|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[1]~11 ),
	.combout(\bus|bb_master|master|counter[2]~12_combout ),
	.cout(\bus|bb_master|master|counter[2]~13 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[2]~12 .lut_mask = 16'hA50A;
defparam \bus|bb_master|master|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \bus|bb_master|master|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[2] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \bus|bb_master|master|counter[3]~14 (
// Equation(s):
// \bus|bb_master|master|counter[3]~14_combout  = (\bus|bb_master|master|counter [3] & (!\bus|bb_master|master|counter[2]~13 )) # (!\bus|bb_master|master|counter [3] & ((\bus|bb_master|master|counter[2]~13 ) # (GND)))
// \bus|bb_master|master|counter[3]~15  = CARRY((!\bus|bb_master|master|counter[2]~13 ) # (!\bus|bb_master|master|counter [3]))

	.dataa(\bus|bb_master|master|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[2]~13 ),
	.combout(\bus|bb_master|master|counter[3]~14_combout ),
	.cout(\bus|bb_master|master|counter[3]~15 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[3]~14 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|master|counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas \bus|bb_master|master|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[3] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \bus|bb_master|master|counter[4]~16 (
// Equation(s):
// \bus|bb_master|master|counter[4]~16_combout  = (\bus|bb_master|master|counter [4] & (\bus|bb_master|master|counter[3]~15  $ (GND))) # (!\bus|bb_master|master|counter [4] & (!\bus|bb_master|master|counter[3]~15  & VCC))
// \bus|bb_master|master|counter[4]~17  = CARRY((\bus|bb_master|master|counter [4] & !\bus|bb_master|master|counter[3]~15 ))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[3]~15 ),
	.combout(\bus|bb_master|master|counter[4]~16_combout ),
	.cout(\bus|bb_master|master|counter[4]~17 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[4]~16 .lut_mask = 16'hC30C;
defparam \bus|bb_master|master|counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N15
dffeas \bus|bb_master|master|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[4] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \bus|bb_master|master|counter[5]~22 (
// Equation(s):
// \bus|bb_master|master|counter[5]~22_combout  = (\bus|bb_master|master|counter [5] & (!\bus|bb_master|master|counter[4]~17 )) # (!\bus|bb_master|master|counter [5] & ((\bus|bb_master|master|counter[4]~17 ) # (GND)))
// \bus|bb_master|master|counter[5]~23  = CARRY((!\bus|bb_master|master|counter[4]~17 ) # (!\bus|bb_master|master|counter [5]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[4]~17 ),
	.combout(\bus|bb_master|master|counter[5]~22_combout ),
	.cout(\bus|bb_master|master|counter[5]~23 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[5]~22 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|master|counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \bus|bb_master|master|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[5] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \bus|bb_master|master|counter[6]~24 (
// Equation(s):
// \bus|bb_master|master|counter[6]~24_combout  = (\bus|bb_master|master|counter [6] & (\bus|bb_master|master|counter[5]~23  $ (GND))) # (!\bus|bb_master|master|counter [6] & (!\bus|bb_master|master|counter[5]~23  & VCC))
// \bus|bb_master|master|counter[6]~25  = CARRY((\bus|bb_master|master|counter [6] & !\bus|bb_master|master|counter[5]~23 ))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|counter[5]~23 ),
	.combout(\bus|bb_master|master|counter[6]~24_combout ),
	.cout(\bus|bb_master|master|counter[6]~25 ));
// synopsys translate_off
defparam \bus|bb_master|master|counter[6]~24 .lut_mask = 16'hC30C;
defparam \bus|bb_master|master|counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \bus|bb_master|master|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[6] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \bus|bb_master|master|counter[7]~26 (
// Equation(s):
// \bus|bb_master|master|counter[7]~26_combout  = \bus|bb_master|master|counter[6]~25  $ (\bus|bb_master|master|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|master|counter [7]),
	.cin(\bus|bb_master|master|counter[6]~25 ),
	.combout(\bus|bb_master|master|counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|counter[7]~26 .lut_mask = 16'h0FF0;
defparam \bus|bb_master|master|counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \bus|bb_master|master|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_master|master|counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|master|counter[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|counter[7] .is_wysiwyg = "true";
defparam \bus|bb_master|master|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \bus|bb_master|master|Equal0~0 (
// Equation(s):
// \bus|bb_master|master|Equal0~0_combout  = (!\bus|bb_master|master|counter [7] & (!\bus|bb_master|master|counter [6] & (!\bus|bb_master|master|counter [4] & !\bus|bb_master|master|counter [5])))

	.dataa(\bus|bb_master|master|counter [7]),
	.datab(\bus|bb_master|master|counter [6]),
	.datac(\bus|bb_master|master|counter [4]),
	.datad(\bus|bb_master|master|counter [5]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Equal0~0 .lut_mask = 16'h0001;
defparam \bus|bb_master|master|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \bus|bb_master|master|Equal0~1 (
// Equation(s):
// \bus|bb_master|master|Equal0~1_combout  = (\bus|bb_master|master|counter [1] & !\bus|bb_master|master|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_master|master|counter [1]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Equal0~1 .lut_mask = 16'h00F0;
defparam \bus|bb_master|master|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \bus|bb_master|master|Equal0~2 (
// Equation(s):
// \bus|bb_master|master|Equal0~2_combout  = (\bus|bb_master|master|Equal0~0_combout  & (\bus|bb_master|master|Equal0~1_combout  & (!\bus|bb_master|master|counter [0] & !\bus|bb_master|master|counter [3])))

	.dataa(\bus|bb_master|master|Equal0~0_combout ),
	.datab(\bus|bb_master|master|Equal0~1_combout ),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Equal0~2 .lut_mask = 16'h0008;
defparam \bus|bb_master|master|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
cycloneive_lcell_comb \bus|bb_master|master|state~26 (
// Equation(s):
// \bus|bb_master|master|state~26_combout  = (\bus|bb_master|master|Equal0~2_combout  & \bus|bb_master|master|state.SADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_master|master|Equal0~2_combout ),
	.datad(\bus|bb_master|master|state.SADDR~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~26 .lut_mask = 16'hF000;
defparam \bus|bb_master|master|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneive_lcell_comb \bus|bb_master|master|state~32 (
// Equation(s):
// \bus|bb_master|master|state~32_combout  = (\rstn~input_o  & ((\bus|bb_master|master|state~30_combout  & (\bus|bb_master|master|state~26_combout )) # (!\bus|bb_master|master|state~30_combout  & ((\bus|bb_master|master|state.WAIT~q )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_master|master|state~26_combout ),
	.datac(\bus|bb_master|master|state.WAIT~q ),
	.datad(\bus|bb_master|master|state~30_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~32 .lut_mask = 16'h88A0;
defparam \bus|bb_master|master|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N23
dffeas \bus|bb_master|master|state.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.WAIT .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneive_lcell_comb \bus|bb_master|master|state~29 (
// Equation(s):
// \bus|bb_master|master|state~29_combout  = (\bus|bus|decoder|Mux0~1_combout  & (\bus|bus|decoder|state.CONNECT~q  & (\bus|bb_master|master|state.WAIT~q  & \bus|bus|decoder|slave_addr_valid~0_combout )))

	.dataa(\bus|bus|decoder|Mux0~1_combout ),
	.datab(\bus|bus|decoder|state.CONNECT~q ),
	.datac(\bus|bb_master|master|state.WAIT~q ),
	.datad(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~29 .lut_mask = 16'h8000;
defparam \bus|bb_master|master|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneive_lcell_comb \bus|bb_master|master|state~27 (
// Equation(s):
// \bus|bb_master|master|state~27_combout  = (\bus|bus|bus_arbiter|state.M2~q  & (\bus|bb_master|master|state.REQ~q  & !\bus|bb_master|master|state.ADDR~q ))

	.dataa(\bus|bus|bus_arbiter|state.M2~q ),
	.datab(\bus|bb_master|master|state.REQ~q ),
	.datac(gnd),
	.datad(\bus|bb_master|master|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~27 .lut_mask = 16'h0088;
defparam \bus|bb_master|master|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneive_lcell_comb \bus|bb_master|master|state~28 (
// Equation(s):
// \bus|bb_master|master|state~28_combout  = (\bus|bb_master|master|Selector19~1_combout ) # ((\bus|bb_master|master|state~27_combout ) # ((\bus|bb_master|dvalid~q  & !\bus|bb_master|master|state.IDLE~q )))

	.dataa(\bus|bb_master|dvalid~q ),
	.datab(\bus|bb_master|master|Selector19~1_combout ),
	.datac(\bus|bb_master|master|state.IDLE~q ),
	.datad(\bus|bb_master|master|state~27_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~28 .lut_mask = 16'hFFCE;
defparam \bus|bb_master|master|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneive_lcell_comb \bus|bb_master|master|Selector20~0 (
// Equation(s):
// \bus|bb_master|master|Selector20~0_combout  = (\bus|bb_master|master|Equal3~1_combout  & (\bus|bb_master|master|mode~q  & ((\bus|bb_master|master|Selector19~1_combout )))) # (!\bus|bb_master|master|Equal3~1_combout  & ((\bus|bb_master|master|state.WDATA~q 
// ) # ((\bus|bb_master|master|mode~q  & \bus|bb_master|master|Selector19~1_combout ))))

	.dataa(\bus|bb_master|master|Equal3~1_combout ),
	.datab(\bus|bb_master|master|mode~q ),
	.datac(\bus|bb_master|master|state.WDATA~q ),
	.datad(\bus|bb_master|master|Selector19~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector20~0 .lut_mask = 16'hDC50;
defparam \bus|bb_master|master|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N11
dffeas \bus|bb_master|master|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.WDATA .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneive_lcell_comb \bus|bb_master|master|state~23 (
// Equation(s):
// \bus|bb_master|master|state~23_combout  = (\bus|bb_master|master|state.WAIT~q  & (((!\bus|bus|decoder|slave_addr_valid~0_combout ) # (!\bus|bus|decoder|state.CONNECT~q )) # (!\bus|bus|decoder|Mux0~1_combout )))

	.dataa(\bus|bus|decoder|Mux0~1_combout ),
	.datab(\bus|bus|decoder|state.CONNECT~q ),
	.datac(\bus|bb_master|master|state.WAIT~q ),
	.datad(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~23 .lut_mask = 16'h70F0;
defparam \bus|bb_master|master|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \bus|bus|decoder|mvalid_decoder|out3~0 (
// Equation(s):
// \bus|bus|decoder|mvalid_decoder|out3~0_combout  = (\bus|bus|decoder|slave_en~q  & (!\bus|bus|decoder|ssel [0] & (\bus|bus|decoder|ssel [1] & \bus|bus|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus|bus|decoder|slave_en~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|mvalid_decoder|out3~0 .lut_mask = 16'h2000;
defparam \bus|bus|decoder|mvalid_decoder|out3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \bus|bb_slave|slave|counter[0]~8 (
// Equation(s):
// \bus|bb_slave|slave|counter[0]~8_combout  = \bus|bb_slave|slave|counter [0] $ (VCC)
// \bus|bb_slave|slave|counter[0]~9  = CARRY(\bus|bb_slave|slave|counter [0])

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[0]~8_combout ),
	.cout(\bus|bb_slave|slave|counter[0]~9 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[0]~8 .lut_mask = 16'h33CC;
defparam \bus|bb_slave|slave|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \bus|bb_slave|slave|counter[2]~12 (
// Equation(s):
// \bus|bb_slave|slave|counter[2]~12_combout  = (\bus|bb_slave|slave|counter [2] & (\bus|bb_slave|slave|counter[1]~11  $ (GND))) # (!\bus|bb_slave|slave|counter [2] & (!\bus|bb_slave|slave|counter[1]~11  & VCC))
// \bus|bb_slave|slave|counter[2]~13  = CARRY((\bus|bb_slave|slave|counter [2] & !\bus|bb_slave|slave|counter[1]~11 ))

	.dataa(\bus|bb_slave|slave|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[1]~11 ),
	.combout(\bus|bb_slave|slave|counter[2]~12_combout ),
	.cout(\bus|bb_slave|slave|counter[2]~13 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[2]~12 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|slave|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \bus|bb_slave|slave|counter[3]~14 (
// Equation(s):
// \bus|bb_slave|slave|counter[3]~14_combout  = (\bus|bb_slave|slave|counter [3] & (!\bus|bb_slave|slave|counter[2]~13 )) # (!\bus|bb_slave|slave|counter [3] & ((\bus|bb_slave|slave|counter[2]~13 ) # (GND)))
// \bus|bb_slave|slave|counter[3]~15  = CARRY((!\bus|bb_slave|slave|counter[2]~13 ) # (!\bus|bb_slave|slave|counter [3]))

	.dataa(\bus|bb_slave|slave|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[2]~13 ),
	.combout(\bus|bb_slave|slave|counter[3]~14_combout ),
	.cout(\bus|bb_slave|slave|counter[3]~15 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[3]~14 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|slave|counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~20 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~20_combout  = (\bus|bus|decoder|slave_en~q  & (!\bus|bus|decoder|ssel [0] & (\bus|bus|decoder|ssel [1] & \bus|bus|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus|bus|decoder|slave_en~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~20 .lut_mask = 16'h2000;
defparam \bus|bb_slave|slave|counter[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \bus|bb_slave|slave|counter[4]~16 (
// Equation(s):
// \bus|bb_slave|slave|counter[4]~16_combout  = (\bus|bb_slave|slave|counter [4] & (\bus|bb_slave|slave|counter[3]~15  $ (GND))) # (!\bus|bb_slave|slave|counter [4] & (!\bus|bb_slave|slave|counter[3]~15  & VCC))
// \bus|bb_slave|slave|counter[4]~17  = CARRY((\bus|bb_slave|slave|counter [4] & !\bus|bb_slave|slave|counter[3]~15 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[3]~15 ),
	.combout(\bus|bb_slave|slave|counter[4]~16_combout ),
	.cout(\bus|bb_slave|slave|counter[4]~17 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[4]~16 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|slave|counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \bus|bb_slave|slave|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~23 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~23_combout  = (\bus|bb_slave|slave|counter [5] & (!\bus|bb_slave|slave|counter[4]~17 )) # (!\bus|bb_slave|slave|counter [5] & ((\bus|bb_slave|slave|counter[4]~17 ) # (GND)))
// \bus|bb_slave|slave|counter[5]~24  = CARRY((!\bus|bb_slave|slave|counter[4]~17 ) # (!\bus|bb_slave|slave|counter [5]))

	.dataa(\bus|bb_slave|slave|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[4]~17 ),
	.combout(\bus|bb_slave|slave|counter[5]~23_combout ),
	.cout(\bus|bb_slave|slave|counter[5]~24 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~23 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|slave|counter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \bus|bb_slave|slave|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \bus|bb_slave|slave|counter[6]~25 (
// Equation(s):
// \bus|bb_slave|slave|counter[6]~25_combout  = (\bus|bb_slave|slave|counter [6] & (\bus|bb_slave|slave|counter[5]~24  $ (GND))) # (!\bus|bb_slave|slave|counter [6] & (!\bus|bb_slave|slave|counter[5]~24  & VCC))
// \bus|bb_slave|slave|counter[6]~26  = CARRY((\bus|bb_slave|slave|counter [6] & !\bus|bb_slave|slave|counter[5]~24 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[5]~24 ),
	.combout(\bus|bb_slave|slave|counter[6]~25_combout ),
	.cout(\bus|bb_slave|slave|counter[6]~26 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[6]~25 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|slave|counter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \bus|bb_slave|slave|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \bus|bb_slave|slave|counter[7]~27 (
// Equation(s):
// \bus|bb_slave|slave|counter[7]~27_combout  = \bus|bb_slave|slave|counter[6]~26  $ (\bus|bb_slave|slave|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|counter [7]),
	.cin(\bus|bb_slave|slave|counter[6]~26 ),
	.combout(\bus|bb_slave|slave|counter[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[7]~27 .lut_mask = 16'h0FF0;
defparam \bus|bb_slave|slave|counter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \bus|bb_slave|slave|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \bus|bb_slave|slave|Equal1~0 (
// Equation(s):
// \bus|bb_slave|slave|Equal1~0_combout  = (!\bus|bb_slave|slave|counter [5] & (!\bus|bb_slave|slave|counter [6] & (!\bus|bb_slave|slave|counter [4] & !\bus|bb_slave|slave|counter [7])))

	.dataa(\bus|bb_slave|slave|counter [5]),
	.datab(\bus|bb_slave|slave|counter [6]),
	.datac(\bus|bb_slave|slave|counter [4]),
	.datad(\bus|bb_slave|slave|counter [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal1~0 .lut_mask = 16'h0001;
defparam \bus|bb_slave|slave|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \bus|bb_slave|slave|Equal1~2 (
// Equation(s):
// \bus|bb_slave|slave|Equal1~2_combout  = (\bus|bb_slave|slave|Equal1~1_combout  & \bus|bb_slave|slave|Equal1~0_combout )

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|Equal1~1_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal1~2 .lut_mask = 16'hCC00;
defparam \bus|bb_slave|slave|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \bus|bb_slave|slave|Selector1~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector1~0_combout  = (\bus|bb_slave|slave|Equal1~2_combout  & (\bus|bus|decoder|mvalid_decoder|out3~0_combout  & ((!\bus|bb_slave|slave|state.IDLE~q )))) # (!\bus|bb_slave|slave|Equal1~2_combout  & ((\bus|bb_slave|slave|state.ADDR~q 
// ) # ((\bus|bus|decoder|mvalid_decoder|out3~0_combout  & !\bus|bb_slave|slave|state.IDLE~q ))))

	.dataa(\bus|bb_slave|slave|Equal1~2_combout ),
	.datab(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\bus|bb_slave|slave|state.ADDR~q ),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector1~0 .lut_mask = 16'h50DC;
defparam \bus|bb_slave|slave|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \bus|bb_slave|slave|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.ADDR .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~21 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~21_combout  = (\bus|bb_slave|slave|counter[5]~20_combout ) # ((!\bus|bb_slave|slave|state.WDATA~q  & (!\bus|bb_slave|slave|state.ADDR~q  & \bus|bb_slave|slave|state.IDLE~q )))

	.dataa(\bus|bb_slave|slave|state.WDATA~q ),
	.datab(\bus|bb_slave|slave|counter[5]~20_combout ),
	.datac(\bus|bb_slave|slave|state.ADDR~q ),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~21 .lut_mask = 16'hCDCC;
defparam \bus|bb_slave|slave|counter[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~22 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~22_combout  = ((!\bus|bb_slave|slave|state.SREADY~q  & (\bus|bb_slave|slave|counter[5]~21_combout  & !\bus|bb_slave|slave|state.RVALID~q ))) # (!\rstn~input_o )

	.dataa(\bus|bb_slave|slave|state.SREADY~q ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_slave|slave|counter[5]~21_combout ),
	.datad(\bus|bb_slave|slave|state.RVALID~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~22 .lut_mask = 16'h3373;
defparam \bus|bb_slave|slave|counter[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \bus|bb_slave|slave|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \bus|bb_slave|slave|Equal1~1 (
// Equation(s):
// \bus|bb_slave|slave|Equal1~1_combout  = (\bus|bb_slave|slave|counter [2] & (!\bus|bb_slave|slave|counter [0] & (!\bus|bb_slave|slave|counter [1] & \bus|bb_slave|slave|counter [3])))

	.dataa(\bus|bb_slave|slave|counter [2]),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|slave|counter [1]),
	.datad(\bus|bb_slave|slave|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal1~1 .lut_mask = 16'h0200;
defparam \bus|bb_slave|slave|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~18 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~18_combout  = (\bus|bb_slave|slave|state.ADDR~q  & (((!\bus|bb_slave|slave|Equal1~0_combout )) # (!\bus|bb_slave|slave|Equal1~1_combout ))) # (!\bus|bb_slave|slave|state.ADDR~q  & (((!\bus|bb_slave|slave|Equal2~1_combout 
// ))))

	.dataa(\bus|bb_slave|slave|Equal1~1_combout ),
	.datab(\bus|bb_slave|slave|Equal1~0_combout ),
	.datac(\bus|bb_slave|slave|state.ADDR~q ),
	.datad(\bus|bb_slave|slave|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~18 .lut_mask = 16'h707F;
defparam \bus|bb_slave|slave|counter[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \bus|bb_slave|slave|counter[5]~19 (
// Equation(s):
// \bus|bb_slave|slave|counter[5]~19_combout  = ((\bus|bb_slave|slave|state.IDLE~q  & !\bus|bb_slave|slave|counter[5]~18_combout )) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|counter[5]~18_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|counter[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[5]~19 .lut_mask = 16'h0FCF;
defparam \bus|bb_slave|slave|counter[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \bus|bb_slave|slave|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \bus|bb_slave|slave|counter[1]~10 (
// Equation(s):
// \bus|bb_slave|slave|counter[1]~10_combout  = (\bus|bb_slave|slave|counter [1] & (!\bus|bb_slave|slave|counter[0]~9 )) # (!\bus|bb_slave|slave|counter [1] & ((\bus|bb_slave|slave|counter[0]~9 ) # (GND)))
// \bus|bb_slave|slave|counter[1]~11  = CARRY((!\bus|bb_slave|slave|counter[0]~9 ) # (!\bus|bb_slave|slave|counter [1]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|slave|counter[0]~9 ),
	.combout(\bus|bb_slave|slave|counter[1]~10_combout ),
	.cout(\bus|bb_slave|slave|counter[1]~11 ));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[1]~10 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|slave|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \bus|bb_slave|slave|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \bus|bb_slave|slave|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|bb_slave|slave|counter[5]~19_combout ),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|counter[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|counter[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \bus|bb_slave|slave|Equal2~0 (
// Equation(s):
// \bus|bb_slave|slave|Equal2~0_combout  = (\bus|bb_slave|slave|counter [0] & \bus|bb_slave|slave|counter [1])

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|slave|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal2~0 .lut_mask = 16'hC0C0;
defparam \bus|bb_slave|slave|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \bus|bb_slave|slave|Equal2~1 (
// Equation(s):
// \bus|bb_slave|slave|Equal2~1_combout  = (\bus|bb_slave|slave|counter [2] & (\bus|bb_slave|slave|Equal2~0_combout  & (!\bus|bb_slave|slave|counter [3] & \bus|bb_slave|slave|Equal1~0_combout )))

	.dataa(\bus|bb_slave|slave|counter [2]),
	.datab(\bus|bb_slave|slave|Equal2~0_combout ),
	.datac(\bus|bb_slave|slave|counter [3]),
	.datad(\bus|bb_slave|slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal2~1 .lut_mask = 16'h0800;
defparam \bus|bb_slave|slave|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \bus|bb_slave|slave|Selector17~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector17~0_combout  = (\bus|bb_slave|slave|state.SREADY~q  & ((\bus|bb_slave|slave|mode~q ) # ((\bus|bb_slave|slave|smemwen~q )))) # (!\bus|bb_slave|slave|state.SREADY~q  & (((\bus|bb_slave|slave|smemwen~q  & 
// \bus|bb_slave|slave|state.IDLE~q ))))

	.dataa(\bus|bb_slave|slave|mode~q ),
	.datab(\bus|bb_slave|slave|state.SREADY~q ),
	.datac(\bus|bb_slave|slave|smemwen~q ),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector17~0 .lut_mask = 16'hF8C8;
defparam \bus|bb_slave|slave|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \bus|bb_slave|slave|smemwen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwen .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \bus|bb_slave|Selector1~0 (
// Equation(s):
// \bus|bb_slave|Selector1~0_combout  = (\bus|bb_slave|state.IDLE~q  & (((\bus|bb_slave|state.WSEND~q  & \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q )))) # (!\bus|bb_slave|state.IDLE~q  & ((\bus|bb_slave|slave|smemwen~q ) # 
// ((\bus|bb_slave|state.WSEND~q  & \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ))))

	.dataa(\bus|bb_slave|state.IDLE~q ),
	.datab(\bus|bb_slave|slave|smemwen~q ),
	.datac(\bus|bb_slave|state.WSEND~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector1~0 .lut_mask = 16'hF444;
defparam \bus|bb_slave|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \bus|bb_slave|state.WSEND (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|state.WSEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|state.WSEND .is_wysiwyg = "true";
defparam \bus|bb_slave|state.WSEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \bus|bb_slave|slave|Selector16~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector16~0_combout  = (\bus|bb_slave|slave|state.SREADY~q  & (((\bus|bb_slave|slave|smemren~q )) # (!\bus|bb_slave|slave|mode~q ))) # (!\bus|bb_slave|slave|state.SREADY~q  & (((\bus|bb_slave|slave|smemren~q  & 
// \bus|bb_slave|slave|state.IDLE~q ))))

	.dataa(\bus|bb_slave|slave|mode~q ),
	.datab(\bus|bb_slave|slave|state.SREADY~q ),
	.datac(\bus|bb_slave|slave|smemren~q ),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector16~0 .lut_mask = 16'hF4C4;
defparam \bus|bb_slave|slave|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \bus|bb_slave|slave|smemren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemren .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \bus|bb_slave|state~8 (
// Equation(s):
// \bus|bb_slave|state~8_combout  = (!\bus|bb_slave|slave|smemren~q  & ((\bus|bb_slave|state.RDATA~q ) # ((!\bus|bb_slave|state.IDLE~q  & !\bus|bb_slave|slave|smemwen~q ))))

	.dataa(\bus|bb_slave|state.IDLE~q ),
	.datab(\bus|bb_slave|slave|smemwen~q ),
	.datac(\bus|bb_slave|slave|smemren~q ),
	.datad(\bus|bb_slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|state~8 .lut_mask = 16'h0F01;
defparam \bus|bb_slave|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \bus|bb_slave|state~9 (
// Equation(s):
// \bus|bb_slave|state~9_combout  = (\rstn~input_o  & (!\bus|bb_slave|state~8_combout  & ((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ) # (!\bus|bb_slave|state.WSEND~q ))))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_slave|state~8_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|state~9 .lut_mask = 16'h0C04;
defparam \bus|bb_slave|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \bus|bb_slave|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|state.IDLE .is_wysiwyg = "true";
defparam \bus|bb_slave|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \bus|bb_slave|u_en~0 (
// Equation(s):
// \bus|bb_slave|u_en~0_combout  = (\bus|bb_slave|state.IDLE~q  & (\rstn~input_o  & !\bus|bb_slave|state.RDATA~q ))

	.dataa(\bus|bb_slave|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|u_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_en~0 .lut_mask = 16'h0088;
defparam \bus|bb_slave|u_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \bus|bb_slave|u_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_en .is_wysiwyg = "true";
defparam \bus|bb_slave|u_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~0_combout  = \bus|bb_slave|uart_module|bd|tx_acc [0] $ (VCC)
// \bus|bb_slave|uart_module|bd|Add1~1  = CARRY(\bus|bb_slave|uart_module|bd|tx_acc [0])

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Add1~0_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~1 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~0 .lut_mask = 16'h33CC;
defparam \bus|bb_slave|uart_module|bd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal1~2 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal1~2_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [10] & (\bus|bb_slave|uart_module|bd|tx_acc [6] & (\bus|bb_slave|uart_module|bd|tx_acc [4] & \bus|bb_slave|uart_module|bd|tx_acc [3])))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [10]),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [6]),
	.datac(\bus|bb_slave|uart_module|bd|tx_acc [4]),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal1~2 .lut_mask = 16'h8000;
defparam \bus|bb_slave|uart_module|bd|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal1~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal1~0_combout  = (!\bus|bb_slave|uart_module|bd|tx_acc [8] & (!\bus|bb_slave|uart_module|bd|tx_acc [2] & (!\bus|bb_slave|uart_module|bd|tx_acc [5] & !\bus|bb_slave|uart_module|bd|tx_acc [7])))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [8]),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [2]),
	.datac(\bus|bb_slave|uart_module|bd|tx_acc [5]),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal1~0 .lut_mask = 16'h0001;
defparam \bus|bb_slave|uart_module|bd|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~22 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~22_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [11] & (!\bus|bb_slave|uart_module|bd|Add1~21 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [11] & ((\bus|bb_slave|uart_module|bd|Add1~21 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~23  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~21 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [11]))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~21 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~22_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~23 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~22 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|uart_module|bd|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~24 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~24_combout  = \bus|bb_slave|uart_module|bd|Add1~23  $ (!\bus|bb_slave|uart_module|bd|tx_acc [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [12]),
	.cin(\bus|bb_slave|uart_module|bd|Add1~23 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~24 .lut_mask = 16'hF00F;
defparam \bus|bb_slave|uart_module|bd|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~5 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~5_combout  = (\bus|bb_slave|uart_module|bd|Add1~24_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|Add1~24_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~5 .lut_mask = 16'h00CC;
defparam \bus|bb_slave|uart_module|bd|tx_acc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \bus|bb_slave|uart_module|bd|tx_acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[12] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal1~3 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal1~3_combout  = (\bus|bb_slave|uart_module|bd|Equal1~2_combout  & (\bus|bb_slave|uart_module|bd|Equal1~1_combout  & (\bus|bb_slave|uart_module|bd|Equal1~0_combout  & \bus|bb_slave|uart_module|bd|tx_acc [12])))

	.dataa(\bus|bb_slave|uart_module|bd|Equal1~2_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal1~1_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal1~0_combout ),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [12]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal1~3 .lut_mask = 16'h8000;
defparam \bus|bb_slave|uart_module|bd|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~0_combout  = (\bus|bb_slave|uart_module|bd|Add1~0_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|bd|Add1~0_combout ),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~0 .lut_mask = 16'h00F0;
defparam \bus|bb_slave|uart_module|bd|tx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \bus|bb_slave|uart_module|bd|tx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~2 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~2_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [1] & (!\bus|bb_slave|uart_module|bd|Add1~1 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [1] & ((\bus|bb_slave|uart_module|bd|Add1~1 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~3  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~1 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [1]))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~1 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~2_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~3 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~2 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|uart_module|bd|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \bus|bb_slave|uart_module|bd|tx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~4 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~4_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [2] & (\bus|bb_slave|uart_module|bd|Add1~3  $ (GND))) # (!\bus|bb_slave|uart_module|bd|tx_acc [2] & (!\bus|bb_slave|uart_module|bd|Add1~3  & VCC))
// \bus|bb_slave|uart_module|bd|Add1~5  = CARRY((\bus|bb_slave|uart_module|bd|tx_acc [2] & !\bus|bb_slave|uart_module|bd|Add1~3 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~3 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~4_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~5 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~4 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|uart_module|bd|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \bus|bb_slave|uart_module|bd|tx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~6 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~6_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [3] & (!\bus|bb_slave|uart_module|bd|Add1~5 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [3] & ((\bus|bb_slave|uart_module|bd|Add1~5 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~7  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~5 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [3]))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~5 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~6_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~7 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~6 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|uart_module|bd|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~3 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~3_combout  = (\bus|bb_slave|uart_module|bd|Add1~6_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(\bus|bb_slave|uart_module|bd|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~3 .lut_mask = 16'h00AA;
defparam \bus|bb_slave|uart_module|bd|tx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \bus|bb_slave|uart_module|bd|tx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~8 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~8_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [4] & (\bus|bb_slave|uart_module|bd|Add1~7  $ (GND))) # (!\bus|bb_slave|uart_module|bd|tx_acc [4] & (!\bus|bb_slave|uart_module|bd|Add1~7  & VCC))
// \bus|bb_slave|uart_module|bd|Add1~9  = CARRY((\bus|bb_slave|uart_module|bd|tx_acc [4] & !\bus|bb_slave|uart_module|bd|Add1~7 ))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~7 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~8_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~9 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~8 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|uart_module|bd|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~2 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~2_combout  = (\bus|bb_slave|uart_module|bd|Add1~8_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(\bus|bb_slave|uart_module|bd|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~2 .lut_mask = 16'h00AA;
defparam \bus|bb_slave|uart_module|bd|tx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \bus|bb_slave|uart_module|bd|tx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~10 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~10_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [5] & (!\bus|bb_slave|uart_module|bd|Add1~9 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [5] & ((\bus|bb_slave|uart_module|bd|Add1~9 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~11  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~9 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [5]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~9 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~10_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~11 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~10 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|bd|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \bus|bb_slave|uart_module|bd|tx_acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~12 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~12_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [6] & (\bus|bb_slave|uart_module|bd|Add1~11  $ (GND))) # (!\bus|bb_slave|uart_module|bd|tx_acc [6] & (!\bus|bb_slave|uart_module|bd|Add1~11  & VCC))
// \bus|bb_slave|uart_module|bd|Add1~13  = CARRY((\bus|bb_slave|uart_module|bd|tx_acc [6] & !\bus|bb_slave|uart_module|bd|Add1~11 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~11 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~12_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~13 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~12 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|uart_module|bd|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~1_combout  = (\bus|bb_slave|uart_module|bd|Add1~12_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|bd|Add1~12_combout ),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~1 .lut_mask = 16'h00F0;
defparam \bus|bb_slave|uart_module|bd|tx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \bus|bb_slave|uart_module|bd|tx_acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~14 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~14_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [7] & (!\bus|bb_slave|uart_module|bd|Add1~13 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [7] & ((\bus|bb_slave|uart_module|bd|Add1~13 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~15  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~13 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [7]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~13 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~14_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~15 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~14 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|bd|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \bus|bb_slave|uart_module|bd|tx_acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~16 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~16_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [8] & (\bus|bb_slave|uart_module|bd|Add1~15  $ (GND))) # (!\bus|bb_slave|uart_module|bd|tx_acc [8] & (!\bus|bb_slave|uart_module|bd|Add1~15  & VCC))
// \bus|bb_slave|uart_module|bd|Add1~17  = CARRY((\bus|bb_slave|uart_module|bd|tx_acc [8] & !\bus|bb_slave|uart_module|bd|Add1~15 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~15 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~16_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~17 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~16 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|uart_module|bd|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \bus|bb_slave|uart_module|bd|tx_acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~18 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~18_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [9] & (!\bus|bb_slave|uart_module|bd|Add1~17 )) # (!\bus|bb_slave|uart_module|bd|tx_acc [9] & ((\bus|bb_slave|uart_module|bd|Add1~17 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add1~19  = CARRY((!\bus|bb_slave|uart_module|bd|Add1~17 ) # (!\bus|bb_slave|uart_module|bd|tx_acc [9]))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~17 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~18_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~19 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~18 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|uart_module|bd|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \bus|bb_slave|uart_module|bd|tx_acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[9] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add1~20 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add1~20_combout  = (\bus|bb_slave|uart_module|bd|tx_acc [10] & (\bus|bb_slave|uart_module|bd|Add1~19  $ (GND))) # (!\bus|bb_slave|uart_module|bd|tx_acc [10] & (!\bus|bb_slave|uart_module|bd|Add1~19  & VCC))
// \bus|bb_slave|uart_module|bd|Add1~21  = CARRY((\bus|bb_slave|uart_module|bd|tx_acc [10] & !\bus|bb_slave|uart_module|bd|Add1~19 ))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add1~19 ),
	.combout(\bus|bb_slave|uart_module|bd|Add1~20_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add1~21 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add1~20 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|uart_module|bd|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|tx_acc~4 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|tx_acc~4_combout  = (\bus|bb_slave|uart_module|bd|Add1~20_combout  & !\bus|bb_slave|uart_module|bd|Equal1~3_combout )

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|Add1~20_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|tx_acc~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc~4 .lut_mask = 16'h00CC;
defparam \bus|bb_slave|uart_module|bd|tx_acc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \bus|bb_slave|uart_module|bd|tx_acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|tx_acc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[10] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \bus|bb_slave|uart_module|bd|tx_acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|tx_acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|tx_acc[11] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|tx_acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal1~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal1~1_combout  = (!\bus|bb_slave|uart_module|bd|tx_acc [11] & (!\bus|bb_slave|uart_module|bd|tx_acc [0] & (!\bus|bb_slave|uart_module|bd|tx_acc [9] & !\bus|bb_slave|uart_module|bd|tx_acc [1])))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [11]),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [0]),
	.datac(\bus|bb_slave|uart_module|bd|tx_acc [9]),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal1~1 .lut_mask = 16'h0001;
defparam \bus|bb_slave|uart_module|bd|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal3~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal3~0_combout  = (!\bus|bb_slave|uart_module|bd|tx_acc [10] & (!\bus|bb_slave|uart_module|bd|tx_acc [6] & (!\bus|bb_slave|uart_module|bd|tx_acc [4] & !\bus|bb_slave|uart_module|bd|tx_acc [3])))

	.dataa(\bus|bb_slave|uart_module|bd|tx_acc [10]),
	.datab(\bus|bb_slave|uart_module|bd|tx_acc [6]),
	.datac(\bus|bb_slave|uart_module|bd|tx_acc [4]),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal3~0 .lut_mask = 16'h0001;
defparam \bus|bb_slave|uart_module|bd|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal3~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal3~1_combout  = (\bus|bb_slave|uart_module|bd|Equal1~1_combout  & (\bus|bb_slave|uart_module|bd|Equal3~0_combout  & (\bus|bb_slave|uart_module|bd|Equal1~0_combout  & !\bus|bb_slave|uart_module|bd|tx_acc [12])))

	.dataa(\bus|bb_slave|uart_module|bd|Equal1~1_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal3~0_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal1~0_combout ),
	.datad(\bus|bb_slave|uart_module|bd|tx_acc [12]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal3~1 .lut_mask = 16'h0080;
defparam \bus|bb_slave|uart_module|bd|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[0]~8 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[0]~8_combout  = \bus|bb_slave|uart_module|transmitter|bit_pos [0] $ (VCC)
// \bus|bb_slave|uart_module|transmitter|bit_pos[0]~9  = CARRY(\bus|bb_slave|uart_module|transmitter|bit_pos [0])

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[0]~8_combout ),
	.cout(\bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[0]~8 .lut_mask = 16'h33CC;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[11]~0 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[11]~0_combout  = (\bus|bb_slave|u_en~q  & !\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|u_en~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[11]~0 .lut_mask = 16'h00F0;
defparam \bus|bb_slave|uart_module|transmitter|data[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector1~1 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector1~1_combout  = (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q  & (\bus|bb_slave|uart_module|transmitter|state~12_combout  & \bus|bb_slave|uart_module|bd|Equal3~1_combout ))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|state~12_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector1~1 .lut_mask = 16'h8080;
defparam \bus|bb_slave|uart_module|transmitter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector1~2 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector1~2_combout  = (!\bus|bb_slave|uart_module|transmitter|Selector1~1_combout  & ((\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ) # ((!\bus|bb_slave|uart_module|bd|Equal3~1_combout  & 
// \bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|Selector1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector1~2 .lut_mask = 16'h00BA;
defparam \bus|bb_slave|uart_module|transmitter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \bus|bb_slave|uart_module|transmitter|state.TX_STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_START .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[2]~20 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[2]~20_combout  = ((!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q  & ((\bus|bb_slave|uart_module|transmitter|state~12_combout ) # (!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q 
// )))) # (!\bus|bb_slave|uart_module|bd|Equal3~1_combout )

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|state~12_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~20 .lut_mask = 16'h0FDF;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[2]~21 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout  = ((\bus|bb_slave|u_en~q  & !\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q )) # (!\bus|bb_slave|uart_module|transmitter|bit_pos[2]~20_combout )

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~20_combout ),
	.datac(\bus|bb_slave|u_en~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~21 .lut_mask = 16'h33F3;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[1]~10 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[1]~10_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [1] & (!\bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 )) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [1] & 
// ((\bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 ) # (GND)))
// \bus|bb_slave|uart_module|transmitter|bit_pos[1]~11  = CARRY((!\bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 ) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [1]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|transmitter|bit_pos[0]~9 ),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[1]~10_combout ),
	.cout(\bus|bb_slave|uart_module|transmitter|bit_pos[1]~11 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[1]~10 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[2]~12 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[2]~12_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (\bus|bb_slave|uart_module|transmitter|bit_pos[1]~11  $ (GND))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [2] & 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos[1]~11  & VCC))
// \bus|bb_slave|uart_module|transmitter|bit_pos[2]~13  = CARRY((\bus|bb_slave|uart_module|transmitter|bit_pos [2] & !\bus|bb_slave|uart_module|transmitter|bit_pos[1]~11 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|transmitter|bit_pos[1]~11 ),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~12_combout ),
	.cout(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~12 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[3]~14 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[3]~14_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [3] & (!\bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 )) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [3] & 
// ((\bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 ) # (GND)))
// \bus|bb_slave|uart_module|transmitter|bit_pos[3]~15  = CARRY((!\bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 ) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [3]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~13 ),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[3]~14_combout ),
	.cout(\bus|bb_slave|uart_module|transmitter|bit_pos[3]~15 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[3]~14 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[4]~16 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[4]~16_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (\bus|bb_slave|uart_module|transmitter|bit_pos[3]~15  $ (GND))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos[3]~15  & VCC))
// \bus|bb_slave|uart_module|transmitter|bit_pos[4]~17  = CARRY((\bus|bb_slave|uart_module|transmitter|bit_pos [4] & !\bus|bb_slave|uart_module|transmitter|bit_pos[3]~15 ))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|transmitter|bit_pos[3]~15 ),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[4]~16_combout ),
	.cout(\bus|bb_slave|uart_module|transmitter|bit_pos[4]~17 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[4]~16 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|bit_pos[5]~18 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|bit_pos[5]~18_combout  = \bus|bb_slave|uart_module|transmitter|bit_pos[4]~17  $ (\bus|bb_slave|uart_module|transmitter|bit_pos [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [5]),
	.cin(\bus|bb_slave|uart_module|transmitter|bit_pos[4]~17 ),
	.combout(\bus|bb_slave|uart_module|transmitter|bit_pos[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[5]~18 .lut_mask = 16'h0FF0;
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \bus|bb_slave|uart_module|transmitter|bit_pos[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|bit_pos[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|bit_pos[2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|bit_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|bit_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|state~11 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|state~11_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (\bus|bb_slave|uart_module|transmitter|bit_pos [0] & 
// !\bus|bb_slave|uart_module|transmitter|bit_pos [1])))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.datac(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state~11 .lut_mask = 16'h0080;
defparam \bus|bb_slave|uart_module|transmitter|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|state~12 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|state~12_combout  = (!\bus|bb_slave|uart_module|transmitter|bit_pos [5] & (\bus|bb_slave|uart_module|transmitter|state~11_combout  & !\bus|bb_slave|uart_module|transmitter|bit_pos [3]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [5]),
	.datac(\bus|bb_slave|uart_module|transmitter|state~11_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state~12 .lut_mask = 16'h0030;
defparam \bus|bb_slave|uart_module|transmitter|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector2~0 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector2~0_combout  = (\bus|bb_slave|uart_module|bd|Equal3~1_combout  & ((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ) # ((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q  & 
// !\bus|bb_slave|uart_module|transmitter|state~12_combout )))) # (!\bus|bb_slave|uart_module|bd|Equal3~1_combout  & (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|state~12_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector2~0 .lut_mask = 16'hFA2A;
defparam \bus|bb_slave|uart_module|transmitter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector2~1 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector2~1_combout  = (\bus|bb_slave|uart_module|transmitter|Selector2~0_combout  & ((!\bus|bb_slave|uart_module|bd|Equal3~1_combout ) # (!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q )))

	.dataa(\bus|bb_slave|uart_module|transmitter|Selector2~0_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector2~1 .lut_mask = 16'h2A2A;
defparam \bus|bb_slave|uart_module|transmitter|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector3~0 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector3~0_combout  = (\bus|bb_slave|uart_module|bd|Equal3~1_combout  & (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q  & ((\bus|bb_slave|uart_module|transmitter|state~12_combout )))) # 
// (!\bus|bb_slave|uart_module|bd|Equal3~1_combout  & (((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state~12_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector3~0 .lut_mask = 16'hB830;
defparam \bus|bb_slave|uart_module|transmitter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector0~1 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector0~1_combout  = (\bus|bb_slave|u_en~q  & (((!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q )) # (!\bus|bb_slave|uart_module|bd|Equal3~1_combout ))) # (!\bus|bb_slave|u_en~q  & 
// (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q  & ((!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ) # (!\bus|bb_slave|uart_module|bd|Equal3~1_combout ))))

	.dataa(\bus|bb_slave|u_en~q ),
	.datab(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector0~1 .lut_mask = 16'h32FA;
defparam \bus|bb_slave|uart_module|transmitter|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \bus|bb_slave|Selector2~0 (
// Equation(s):
// \bus|bb_slave|Selector2~0_combout  = (\bus|bb_slave|state.RSEND~q  & \bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q )

	.dataa(gnd),
	.datab(\bus|bb_slave|state.RSEND~q ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector2~0 .lut_mask = 16'hCC00;
defparam \bus|bb_slave|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \bus|bb_slave|Selector2~1 (
// Equation(s):
// \bus|bb_slave|Selector2~1_combout  = (\bus|bb_slave|Selector2~0_combout ) # ((\bus|bb_slave|slave|smemren~q  & (!\bus|bb_slave|slave|smemwen~q  & !\bus|bb_slave|state.IDLE~q )))

	.dataa(\bus|bb_slave|slave|smemren~q ),
	.datab(\bus|bb_slave|slave|smemwen~q ),
	.datac(\bus|bb_slave|Selector2~0_combout ),
	.datad(\bus|bb_slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector2~1 .lut_mask = 16'hF0F2;
defparam \bus|bb_slave|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \bus|bb_slave|state.RSEND (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|state.RSEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|state.RSEND .is_wysiwyg = "true";
defparam \bus|bb_slave|state.RSEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \bus|bb_slave|Selector3~0 (
// Equation(s):
// \bus|bb_slave|Selector3~0_combout  = (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q  & (\bus|bb_slave|slave|smemren~q  & (\bus|bb_slave|state.RDATA~q ))) # (!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q  & 
// ((\bus|bb_slave|state.RSEND~q ) # ((\bus|bb_slave|slave|smemren~q  & \bus|bb_slave|state.RDATA~q ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.datab(\bus|bb_slave|slave|smemren~q ),
	.datac(\bus|bb_slave|state.RDATA~q ),
	.datad(\bus|bb_slave|state.RSEND~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector3~0 .lut_mask = 16'hD5C0;
defparam \bus|bb_slave|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \bus|bb_slave|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|state.RDATA .is_wysiwyg = "true";
defparam \bus|bb_slave|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~8 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~8_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [4] & (\bus|bb_slave|uart_module|bd|Add0~7  $ (GND))) # (!\bus|bb_slave|uart_module|bd|rx_acc [4] & (!\bus|bb_slave|uart_module|bd|Add0~7  & VCC))
// \bus|bb_slave|uart_module|bd|Add0~9  = CARRY((\bus|bb_slave|uart_module|bd|rx_acc [4] & !\bus|bb_slave|uart_module|bd|Add0~7 ))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~7 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~8_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~9 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~8 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|uart_module|bd|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~10 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~10_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [5] & (!\bus|bb_slave|uart_module|bd|Add0~9 )) # (!\bus|bb_slave|uart_module|bd|rx_acc [5] & ((\bus|bb_slave|uart_module|bd|Add0~9 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add0~11  = CARRY((!\bus|bb_slave|uart_module|bd|Add0~9 ) # (!\bus|bb_slave|uart_module|bd|rx_acc [5]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~9 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~10_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~11 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~10 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|bd|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \bus|bb_slave|uart_module|bd|rx_acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~12 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~12_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [6] & (\bus|bb_slave|uart_module|bd|Add0~11  $ (GND))) # (!\bus|bb_slave|uart_module|bd|rx_acc [6] & (!\bus|bb_slave|uart_module|bd|Add0~11  & VCC))
// \bus|bb_slave|uart_module|bd|Add0~13  = CARRY((\bus|bb_slave|uart_module|bd|rx_acc [6] & !\bus|bb_slave|uart_module|bd|Add0~11 ))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~11 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~12_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~13 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~12 .lut_mask = 16'hC30C;
defparam \bus|bb_slave|uart_module|bd|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|rx_acc~2 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|rx_acc~2_combout  = (\bus|bb_slave|uart_module|bd|Add0~12_combout  & (((\bus|bb_slave|uart_module|bd|rx_acc [7]) # (!\bus|bb_slave|uart_module|bd|Equal0~1_combout )) # (!\bus|bb_slave|uart_module|bd|Equal0~0_combout )))

	.dataa(\bus|bb_slave|uart_module|bd|Add0~12_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal0~1_combout ),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|rx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc~2 .lut_mask = 16'hAA2A;
defparam \bus|bb_slave|uart_module|bd|rx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \bus|bb_slave|uart_module|bd|rx_acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~14 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~14_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [7] & (!\bus|bb_slave|uart_module|bd|Add0~13 )) # (!\bus|bb_slave|uart_module|bd|rx_acc [7] & ((\bus|bb_slave|uart_module|bd|Add0~13 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add0~15  = CARRY((!\bus|bb_slave|uart_module|bd|Add0~13 ) # (!\bus|bb_slave|uart_module|bd|rx_acc [7]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~13 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~14_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~15 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~14 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|bd|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \bus|bb_slave|uart_module|bd|rx_acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~16 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~16_combout  = \bus|bb_slave|uart_module|bd|rx_acc [8] $ (!\bus|bb_slave|uart_module|bd|Add0~15 )

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|bb_slave|uart_module|bd|Add0~15 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~16 .lut_mask = 16'hA5A5;
defparam \bus|bb_slave|uart_module|bd|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|rx_acc~3 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|rx_acc~3_combout  = (\bus|bb_slave|uart_module|bd|Add0~16_combout  & (((\bus|bb_slave|uart_module|bd|rx_acc [7]) # (!\bus|bb_slave|uart_module|bd|Equal0~1_combout )) # (!\bus|bb_slave|uart_module|bd|Equal0~0_combout )))

	.dataa(\bus|bb_slave|uart_module|bd|Add0~16_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal0~1_combout ),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|rx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc~3 .lut_mask = 16'hAA2A;
defparam \bus|bb_slave|uart_module|bd|rx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \bus|bb_slave|uart_module|bd|rx_acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|rx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~0_combout  = \bus|bb_slave|uart_module|bd|rx_acc [0] $ (VCC)
// \bus|bb_slave|uart_module|bd|Add0~1  = CARRY(\bus|bb_slave|uart_module|bd|rx_acc [0])

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Add0~0_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~1 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~0 .lut_mask = 16'h33CC;
defparam \bus|bb_slave|uart_module|bd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \bus|bb_slave|uart_module|bd|rx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal0~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal0~1_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [8] & (\bus|bb_slave|uart_module|bd|rx_acc [6] & (\bus|bb_slave|uart_module|bd|rx_acc [0] & \bus|bb_slave|uart_module|bd|rx_acc [2])))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [8]),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [6]),
	.datac(\bus|bb_slave|uart_module|bd|rx_acc [0]),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal0~1 .lut_mask = 16'h8000;
defparam \bus|bb_slave|uart_module|bd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~2 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~2_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [1] & (!\bus|bb_slave|uart_module|bd|Add0~1 )) # (!\bus|bb_slave|uart_module|bd|rx_acc [1] & ((\bus|bb_slave|uart_module|bd|Add0~1 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add0~3  = CARRY((!\bus|bb_slave|uart_module|bd|Add0~1 ) # (!\bus|bb_slave|uart_module|bd|rx_acc [1]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~1 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~2_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~3 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~2 .lut_mask = 16'h3C3F;
defparam \bus|bb_slave|uart_module|bd|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|rx_acc~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|rx_acc~0_combout  = (\bus|bb_slave|uart_module|bd|Add0~2_combout  & (((\bus|bb_slave|uart_module|bd|rx_acc [7]) # (!\bus|bb_slave|uart_module|bd|Equal0~1_combout )) # (!\bus|bb_slave|uart_module|bd|Equal0~0_combout )))

	.dataa(\bus|bb_slave|uart_module|bd|Add0~2_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Equal0~1_combout ),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|rx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc~0 .lut_mask = 16'hAA2A;
defparam \bus|bb_slave|uart_module|bd|rx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \bus|bb_slave|uart_module|bd|rx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|rx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~4 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~4_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [2] & (\bus|bb_slave|uart_module|bd|Add0~3  $ (GND))) # (!\bus|bb_slave|uart_module|bd|rx_acc [2] & (!\bus|bb_slave|uart_module|bd|Add0~3  & VCC))
// \bus|bb_slave|uart_module|bd|Add0~5  = CARRY((\bus|bb_slave|uart_module|bd|rx_acc [2] & !\bus|bb_slave|uart_module|bd|Add0~3 ))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~3 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~4_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~5 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~4 .lut_mask = 16'hA50A;
defparam \bus|bb_slave|uart_module|bd|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|rx_acc~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|rx_acc~1_combout  = (\bus|bb_slave|uart_module|bd|Add0~4_combout  & (((\bus|bb_slave|uart_module|bd|rx_acc [7]) # (!\bus|bb_slave|uart_module|bd|Equal0~0_combout )) # (!\bus|bb_slave|uart_module|bd|Equal0~1_combout )))

	.dataa(\bus|bb_slave|uart_module|bd|Equal0~1_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.datac(\bus|bb_slave|uart_module|bd|Add0~4_combout ),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|rx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc~1 .lut_mask = 16'hF070;
defparam \bus|bb_slave|uart_module|bd|rx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \bus|bb_slave|uart_module|bd|rx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Add0~6 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Add0~6_combout  = (\bus|bb_slave|uart_module|bd|rx_acc [3] & (!\bus|bb_slave|uart_module|bd|Add0~5 )) # (!\bus|bb_slave|uart_module|bd|rx_acc [3] & ((\bus|bb_slave|uart_module|bd|Add0~5 ) # (GND)))
// \bus|bb_slave|uart_module|bd|Add0~7  = CARRY((!\bus|bb_slave|uart_module|bd|Add0~5 ) # (!\bus|bb_slave|uart_module|bd|rx_acc [3]))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_slave|uart_module|bd|Add0~5 ),
	.combout(\bus|bb_slave|uart_module|bd|Add0~6_combout ),
	.cout(\bus|bb_slave|uart_module|bd|Add0~7 ));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Add0~6 .lut_mask = 16'h5A5F;
defparam \bus|bb_slave|uart_module|bd|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \bus|bb_slave|uart_module|bd|rx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \bus|bb_slave|uart_module|bd|rx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|bd|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|bd|rx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|rx_acc[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|bd|rx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal0~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal0~0_combout  = (!\bus|bb_slave|uart_module|bd|rx_acc [4] & (!\bus|bb_slave|uart_module|bd|rx_acc [1] & (!\bus|bb_slave|uart_module|bd|rx_acc [5] & !\bus|bb_slave|uart_module|bd|rx_acc [3])))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [4]),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [1]),
	.datac(\bus|bb_slave|uart_module|bd|rx_acc [5]),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal0~0 .lut_mask = 16'h0001;
defparam \bus|bb_slave|uart_module|bd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal2~0 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal2~0_combout  = (!\bus|bb_slave|uart_module|bd|rx_acc [8] & (!\bus|bb_slave|uart_module|bd|rx_acc [6] & (!\bus|bb_slave|uart_module|bd|rx_acc [0] & !\bus|bb_slave|uart_module|bd|rx_acc [2])))

	.dataa(\bus|bb_slave|uart_module|bd|rx_acc [8]),
	.datab(\bus|bb_slave|uart_module|bd|rx_acc [6]),
	.datac(\bus|bb_slave|uart_module|bd|rx_acc [0]),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal2~0 .lut_mask = 16'h0001;
defparam \bus|bb_slave|uart_module|bd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|bd|Equal2~1 (
// Equation(s):
// \bus|bb_slave|uart_module|bd|Equal2~1_combout  = (\bus|bb_slave|uart_module|bd|Equal0~0_combout  & (\bus|bb_slave|uart_module|bd|Equal2~0_combout  & !\bus|bb_slave|uart_module|bd|rx_acc [7]))

	.dataa(\bus|bb_slave|uart_module|bd|Equal0~0_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal2~0_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|bd|rx_acc [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|bd|Equal2~1 .lut_mask = 16'h0088;
defparam \bus|bb_slave|uart_module|bd|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \s_u_rx~input (
	.i(s_u_rx),
	.ibar(gnd),
	.o(\s_u_rx~input_o ));
// synopsys translate_off
defparam \s_u_rx~input .bus_hold = "false";
defparam \s_u_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[2]~4 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[2]~4_combout  = (\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ) # (\bus|bb_slave|uart_module|receiver|sample [3])

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|sample [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[2]~4 .lut_mask = 16'hFFCC;
defparam \bus|bb_slave|uart_module|receiver|sample[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|words[1]~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|words[1]~0_combout  = (\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q  & ((\bus|bb_slave|uart_module|receiver|Equal1~0_combout ) # ((!\s_u_rx~input_o  & \bus|bb_slave|uart_module|receiver|sample [3]))))

	.dataa(\bus|bb_slave|uart_module|receiver|Equal1~0_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ),
	.datac(\s_u_rx~input_o ),
	.datad(\bus|bb_slave|uart_module|receiver|sample [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|words[1]~0 .lut_mask = 16'h8C88;
defparam \bus|bb_slave|uart_module|receiver|words[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[3]~10 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[3]~10_combout  = (\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & (!\bus|bb_slave|uart_module|receiver|words[1]~0_combout  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ) # 
// (!\bus|bb_slave|uart_module|receiver|Equal1~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|receiver|Equal1~0_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[3]~10 .lut_mask = 16'h00D0;
defparam \bus|bb_slave|uart_module|receiver|sample[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Add0~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Add0~1_combout  = \bus|bb_slave|uart_module|receiver|sample [2] $ (((\bus|bb_slave|uart_module|receiver|sample [1] & \bus|bb_slave|uart_module|receiver|sample [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datab(\bus|bb_slave|uart_module|receiver|sample [2]),
	.datac(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Add0~1 .lut_mask = 16'h6C6C;
defparam \bus|bb_slave|uart_module|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[2]~7 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[2]~7_combout  = (\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & (\bus|bb_slave|uart_module|receiver|sample[3]~10_combout  & ((\bus|bb_slave|uart_module|receiver|Add0~1_combout )))) # 
// (!\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & ((\bus|bb_slave|uart_module|receiver|sample [2]) # ((\bus|bb_slave|uart_module|receiver|sample[3]~10_combout  & \bus|bb_slave|uart_module|receiver|Add0~1_combout ))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|sample[3]~10_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample [2]),
	.datad(\bus|bb_slave|uart_module|receiver|Add0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[2]~7 .lut_mask = 16'hDC50;
defparam \bus|bb_slave|uart_module|receiver|sample[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \bus|bb_slave|uart_module|receiver|sample[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|sample[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|sample [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|sample[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Equal1~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Equal1~0_combout  = (\bus|bb_slave|uart_module|receiver|sample [1] & (\bus|bb_slave|uart_module|receiver|sample [2] & (\bus|bb_slave|uart_module|receiver|sample [0] & \bus|bb_slave|uart_module|receiver|sample [3])))

	.dataa(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datab(\bus|bb_slave|uart_module|receiver|sample [2]),
	.datac(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datad(\bus|bb_slave|uart_module|receiver|sample [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Equal1~0 .lut_mask = 16'h8000;
defparam \bus|bb_slave|uart_module|receiver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[2]~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[2]~2_combout  = (\bus|bb_slave|uart_module|receiver|Equal1~0_combout  & !\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|receiver|Equal1~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[2]~2 .lut_mask = 16'h00F0;
defparam \bus|bb_slave|uart_module|receiver|sample[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[0]~8 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[0]~8_combout  = (\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & (!\bus|bb_slave|uart_module|receiver|sample[2]~2_combout  & (!\bus|bb_slave|uart_module|receiver|sample [0] & 
// !\bus|bb_slave|uart_module|receiver|words[1]~0_combout ))) # (!\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & (((\bus|bb_slave|uart_module|receiver|sample [0]))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datad(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[0]~8 .lut_mask = 16'h5052;
defparam \bus|bb_slave|uart_module|receiver|sample[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \bus|bb_slave|uart_module|receiver|sample[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|sample[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|sample [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|sample[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[1]~9 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[1]~9_combout  = (\bus|bb_slave|uart_module|receiver|sample [1] & (((!\bus|bb_slave|uart_module|receiver|sample [0] & \bus|bb_slave|uart_module|receiver|sample[3]~10_combout )) # 
// (!\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ))) # (!\bus|bb_slave|uart_module|receiver|sample [1] & (((\bus|bb_slave|uart_module|receiver|sample [0] & \bus|bb_slave|uart_module|receiver|sample[3]~10_combout ))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datac(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datad(\bus|bb_slave|uart_module|receiver|sample[3]~10_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[1]~9 .lut_mask = 16'h7C50;
defparam \bus|bb_slave|uart_module|receiver|sample[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \bus|bb_slave|uart_module|receiver|sample[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|sample[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|sample [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|sample[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[2]~3 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[2]~3_combout  = (\bus|bb_slave|uart_module|receiver|sample [1]) # ((\bus|bb_slave|uart_module|receiver|sample [0]) # ((\bus|bb_slave|uart_module|receiver|sample [2]) # (!\s_u_rx~input_o )))

	.dataa(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datab(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datac(\s_u_rx~input_o ),
	.datad(\bus|bb_slave|uart_module|receiver|sample [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[2]~3 .lut_mask = 16'hFFEF;
defparam \bus|bb_slave|uart_module|receiver|sample[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[3]~5 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[3]~5_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & (!\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q  & ((\bus|bb_slave|uart_module|receiver|sample[2]~4_combout ) # 
// (\bus|bb_slave|uart_module|receiver|sample[2]~3_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|sample[2]~4_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q ),
	.datad(\bus|bb_slave|uart_module|receiver|sample[2]~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[3]~5 .lut_mask = 16'h0A08;
defparam \bus|bb_slave|uart_module|receiver|sample[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Add0~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Add0~0_combout  = \bus|bb_slave|uart_module|receiver|sample [3] $ (((\bus|bb_slave|uart_module|receiver|sample [1] & (\bus|bb_slave|uart_module|receiver|sample [2] & \bus|bb_slave|uart_module|receiver|sample [0]))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datab(\bus|bb_slave|uart_module|receiver|sample [2]),
	.datac(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datad(\bus|bb_slave|uart_module|receiver|sample [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Add0~0 .lut_mask = 16'h7F80;
defparam \bus|bb_slave|uart_module|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|sample[3]~6 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|sample[3]~6_combout  = (\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & (\bus|bb_slave|uart_module|receiver|sample[3]~10_combout  & ((\bus|bb_slave|uart_module|receiver|Add0~0_combout )))) # 
// (!\bus|bb_slave|uart_module|receiver|sample[3]~5_combout  & ((\bus|bb_slave|uart_module|receiver|sample [3]) # ((\bus|bb_slave|uart_module|receiver|sample[3]~10_combout  & \bus|bb_slave|uart_module|receiver|Add0~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample[3]~5_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|sample[3]~10_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample [3]),
	.datad(\bus|bb_slave|uart_module|receiver|Add0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|sample[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[3]~6 .lut_mask = 16'hDC50;
defparam \bus|bb_slave|uart_module|receiver|sample[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \bus|bb_slave|uart_module|receiver|sample[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|sample[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|sample [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|sample[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|sample[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state~12 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state~12_combout  = ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q  & ((\s_u_rx~input_o ) # (!\bus|bb_slave|uart_module|receiver|sample [3])))) # (!\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )

	.dataa(\s_u_rx~input_o ),
	.datab(\bus|bb_slave|uart_module|receiver|sample [3]),
	.datac(\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state~12 .lut_mask = 16'hB0FF;
defparam \bus|bb_slave|uart_module|receiver|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Selector11~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Selector11~0_combout  = (!\bus|bb_slave|uart_module|receiver|bit_pos [0] & \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Selector11~0 .lut_mask = 16'h0F00;
defparam \bus|bb_slave|uart_module|receiver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Equal2~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Equal2~0_combout  = (!\bus|bb_slave|uart_module|receiver|sample [1] & (!\bus|bb_slave|uart_module|receiver|sample [2] & (!\bus|bb_slave|uart_module|receiver|sample [0] & \bus|bb_slave|uart_module|receiver|sample [3])))

	.dataa(\bus|bb_slave|uart_module|receiver|sample [1]),
	.datab(\bus|bb_slave|uart_module|receiver|sample [2]),
	.datac(\bus|bb_slave|uart_module|receiver|sample [0]),
	.datad(\bus|bb_slave|uart_module|receiver|sample [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Equal2~0 .lut_mask = 16'h0100;
defparam \bus|bb_slave|uart_module|receiver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|bit_pos[0]~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|bit_pos[0]~0 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|bit_pos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \bus|bb_slave|uart_module|receiver|bit_pos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|bit_pos[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|bit_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Add1~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Add1~0_combout  = \bus|bb_slave|uart_module|receiver|bit_pos [1] $ (\bus|bb_slave|uart_module|receiver|bit_pos [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Add1~0 .lut_mask = 16'h0FF0;
defparam \bus|bb_slave|uart_module|receiver|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \bus|bb_slave|uart_module|receiver|bit_pos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|bit_pos[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|bit_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Add1~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Add1~1_combout  = \bus|bb_slave|uart_module|receiver|bit_pos [2] $ (((\bus|bb_slave|uart_module|receiver|bit_pos [1] & \bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Add1~1 .lut_mask = 16'h3CF0;
defparam \bus|bb_slave|uart_module|receiver|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \bus|bb_slave|uart_module|receiver|bit_pos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|bit_pos[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|bit_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Add1~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Add1~2_combout  = \bus|bb_slave|uart_module|receiver|bit_pos [3] $ (((\bus|bb_slave|uart_module|receiver|bit_pos [2] & (\bus|bb_slave|uart_module|receiver|bit_pos [1] & \bus|bb_slave|uart_module|receiver|bit_pos [0]))))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|bit_pos [3]),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Add1~2 .lut_mask = 16'h78F0;
defparam \bus|bb_slave|uart_module|receiver|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \bus|bb_slave|uart_module|receiver|bit_pos[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|bit_pos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|bit_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|bit_pos[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|bit_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state~13 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state~13_combout  = (\bus|bb_slave|uart_module|receiver|bit_pos [2]) # ((\bus|bb_slave|uart_module|receiver|bit_pos [0]) # ((\bus|bb_slave|uart_module|receiver|bit_pos [1]) # (!\bus|bb_slave|uart_module|receiver|bit_pos 
// [3])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.datac(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state~13 .lut_mask = 16'hFEFF;
defparam \bus|bb_slave|uart_module|receiver|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state~14 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state~14_combout  = ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q  & \bus|bb_slave|uart_module|receiver|state~13_combout )) # (!\bus|bb_slave|uart_module|receiver|Equal1~0_combout )

	.dataa(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|receiver|Equal1~0_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|state~13_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state~14 .lut_mask = 16'hBB33;
defparam \bus|bb_slave|uart_module|receiver|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state~15 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state~15_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & (((!\bus|bb_slave|uart_module|receiver|state~12_combout  & !\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q )) # 
// (!\bus|bb_slave|uart_module|receiver|state~14_combout )))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|state~12_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|state~14_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state~15 .lut_mask = 16'h0A2A;
defparam \bus|bb_slave|uart_module|receiver|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0_combout  = (\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q  & (((!\bus|bb_slave|uart_module|receiver|state~15_combout )))) # (!\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q  & 
// (!\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q  & (!\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q  & \bus|bb_slave|uart_module|receiver|state~15_combout )))

	.dataa(\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ),
	.datab(\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q ),
	.datac(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.datad(\bus|bb_slave|uart_module|receiver|state~15_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0 .lut_mask = 16'h01F0;
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \bus|bb_slave|uart_module|receiver|state.READY_CLEARING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|state.RX_STATE_STOP~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.READY_CLEARING .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|state.READY_CLEARING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0_combout  = !\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|state.READY_CLEARING~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0 .lut_mask = 16'h00FF;
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \bus|bb_slave|uart_module|receiver|state.RX_STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_START .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|state.RX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|words[0]~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|words[0]~2_combout  = \bus|bb_slave|uart_module|receiver|words [0] $ (((\bus|bb_slave|uart_module|bd|Equal2~1_combout  & \bus|bb_slave|uart_module|receiver|words[1]~0_combout )))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|words [0]),
	.datad(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|words[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|words[0]~2 .lut_mask = 16'h3CF0;
defparam \bus|bb_slave|uart_module|receiver|words[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \bus|bb_slave|uart_module|receiver|words[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|words[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|words [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|words[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|words[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|words[1]~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|words[1]~1_combout  = \bus|bb_slave|uart_module|receiver|words [1] $ (((\bus|bb_slave|uart_module|bd|Equal2~1_combout  & (\bus|bb_slave|uart_module|receiver|words [0] & 
// \bus|bb_slave|uart_module|receiver|words[1]~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|words [0]),
	.datac(\bus|bb_slave|uart_module|receiver|words [1]),
	.datad(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|words[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|words[1]~1 .lut_mask = 16'h78F0;
defparam \bus|bb_slave|uart_module|receiver|words[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \bus|bb_slave|uart_module|receiver|words[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|words[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|words [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|words[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|words[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|ready~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|ready~0_combout  = (\bus|bb_slave|uart_module|receiver|words [0] & (\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q  & \bus|bb_slave|uart_module|receiver|words [1]))

	.dataa(gnd),
	.datab(\bus|bb_slave|uart_module|receiver|words [0]),
	.datac(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.datad(\bus|bb_slave|uart_module|receiver|words [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|ready~0 .lut_mask = 16'hC000;
defparam \bus|bb_slave|uart_module|receiver|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|ready~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|ready~1_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|words[1]~0_combout  & 
// \bus|bb_slave|uart_module|receiver|ready~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|ready~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|ready~1 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|ready~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|ready~2_combout  = (\bus|bb_slave|uart_module|receiver|ready~1_combout  & (\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )) # (!\bus|bb_slave|uart_module|receiver|ready~1_combout  & 
// ((\bus|bb_slave|uart_module|receiver|ready~q )))

	.dataa(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.datab(\bus|bb_slave|uart_module|receiver|ready~1_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|ready~2 .lut_mask = 16'hB8B8;
defparam \bus|bb_slave|uart_module|receiver|ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \bus|bb_slave|uart_module|receiver|ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|ready~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|ready .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \bus|bb_slave|slave|Selector2~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector2~0_combout  = (\bus|bb_slave|state.RDATA~q  & (\bus|bb_slave|uart_module|receiver|ready~q  & !\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ))

	.dataa(\bus|bb_slave|state.RDATA~q ),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|receiver|ready~q ),
	.datad(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector2~0 .lut_mask = 16'h00A0;
defparam \bus|bb_slave|slave|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \bus|bb_slave|slave|Selector2~1 (
// Equation(s):
// \bus|bb_slave|slave|Selector2~1_combout  = (\bus|bb_slave|slave|state.RVALID~q  & ((\bus|bb_slave|slave|Selector2~0_combout ) # ((!\bus|bb_slave|slave|Equal2~1_combout  & \bus|bb_slave|slave|state.RDATA~q )))) # (!\bus|bb_slave|slave|state.RVALID~q  & 
// (!\bus|bb_slave|slave|Equal2~1_combout  & (\bus|bb_slave|slave|state.RDATA~q )))

	.dataa(\bus|bb_slave|slave|state.RVALID~q ),
	.datab(\bus|bb_slave|slave|Equal2~1_combout ),
	.datac(\bus|bb_slave|slave|state.RDATA~q ),
	.datad(\bus|bb_slave|slave|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector2~1 .lut_mask = 16'hBA30;
defparam \bus|bb_slave|slave|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \bus|bb_slave|slave|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.RDATA .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \bus|bb_slave|slave|state~13 (
// Equation(s):
// \bus|bb_slave|slave|state~13_combout  = ((\bus|bb_slave|slave|state.SREADY~q  & \bus|bb_slave|slave|mode~q )) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_slave|slave|state.SREADY~q ),
	.datac(\bus|bb_slave|slave|mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|state~13 .lut_mask = 16'hD5D5;
defparam \bus|bb_slave|slave|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \bus|bb_slave|slave|Selector0~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector0~0_combout  = (!\bus|bus|decoder|mvalid_decoder|out3~0_combout  & !\bus|bb_slave|slave|state.IDLE~q )

	.dataa(gnd),
	.datab(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector0~0 .lut_mask = 16'h0033;
defparam \bus|bb_slave|slave|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \bus|bb_slave|slave|state~14 (
// Equation(s):
// \bus|bb_slave|slave|state~14_combout  = (!\bus|bb_slave|slave|state~13_combout  & (!\bus|bb_slave|slave|Selector0~0_combout  & ((!\bus|bb_slave|slave|Equal2~1_combout ) # (!\bus|bb_slave|slave|state.RDATA~q ))))

	.dataa(\bus|bb_slave|slave|state.RDATA~q ),
	.datab(\bus|bb_slave|slave|state~13_combout ),
	.datac(\bus|bb_slave|slave|Selector0~0_combout ),
	.datad(\bus|bb_slave|slave|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|state~14 .lut_mask = 16'h0103;
defparam \bus|bb_slave|slave|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \bus|bb_slave|slave|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.IDLE .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \bus|bb_slave|slave|mode~0 (
// Equation(s):
// \bus|bb_slave|slave|mode~0_combout  = (\bus|bus|decoder|mvalid_decoder|out3~0_combout  & ((\bus|bb_slave|slave|state.IDLE~q  & ((\bus|bb_slave|slave|mode~q ))) # (!\bus|bb_slave|slave|state.IDLE~q  & (\bus|bus|mctrl_mux|dout[1]~1_combout )))) # 
// (!\bus|bus|decoder|mvalid_decoder|out3~0_combout  & (((\bus|bb_slave|slave|mode~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\bus|bus|mctrl_mux|dout[1]~1_combout ),
	.datac(\bus|bb_slave|slave|mode~q ),
	.datad(\bus|bb_slave|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|mode~0 .lut_mask = 16'hF0D8;
defparam \bus|bb_slave|slave|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \bus|bb_slave|slave|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|mode .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \bus|bb_slave|slave|Selector3~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector3~0_combout  = (\bus|bb_slave|slave|Equal1~1_combout  & (\bus|bb_slave|slave|state.ADDR~q  & \bus|bb_slave|slave|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|Equal1~1_combout ),
	.datac(\bus|bb_slave|slave|state.ADDR~q ),
	.datad(\bus|bb_slave|slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector3~0 .lut_mask = 16'hC000;
defparam \bus|bb_slave|slave|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \bus|bb_slave|slave|Selector3~1 (
// Equation(s):
// \bus|bb_slave|slave|Selector3~1_combout  = (\bus|bb_slave|slave|mode~q  & ((\bus|bb_slave|slave|Selector3~0_combout ) # ((!\bus|bb_slave|slave|Equal2~1_combout  & \bus|bb_slave|slave|state.WDATA~q )))) # (!\bus|bb_slave|slave|mode~q  & 
// (!\bus|bb_slave|slave|Equal2~1_combout  & (\bus|bb_slave|slave|state.WDATA~q )))

	.dataa(\bus|bb_slave|slave|mode~q ),
	.datab(\bus|bb_slave|slave|Equal2~1_combout ),
	.datac(\bus|bb_slave|slave|state.WDATA~q ),
	.datad(\bus|bb_slave|slave|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector3~1 .lut_mask = 16'hBA30;
defparam \bus|bb_slave|slave|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \bus|bb_slave|slave|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.WDATA .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \bus|bb_slave|slave|Selector4~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector4~0_combout  = (\bus|bb_slave|slave|state.WDATA~q  & ((\bus|bb_slave|slave|Equal2~1_combout ) # ((!\bus|bb_slave|slave|mode~q  & \bus|bb_slave|slave|Selector3~0_combout )))) # (!\bus|bb_slave|slave|state.WDATA~q  & 
// (((!\bus|bb_slave|slave|mode~q  & \bus|bb_slave|slave|Selector3~0_combout ))))

	.dataa(\bus|bb_slave|slave|state.WDATA~q ),
	.datab(\bus|bb_slave|slave|Equal2~1_combout ),
	.datac(\bus|bb_slave|slave|mode~q ),
	.datad(\bus|bb_slave|slave|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector4~0 .lut_mask = 16'h8F88;
defparam \bus|bb_slave|slave|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \bus|bb_slave|slave|state.SREADY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.SREADY .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \bus|bb_slave|slave|Selector6~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector6~0_combout  = (\bus|bb_slave|slave|state.SREADY~q  & (((!\bus|bb_slave|slave|Selector2~0_combout  & \bus|bb_slave|slave|state.RVALID~q )) # (!\bus|bb_slave|slave|mode~q ))) # (!\bus|bb_slave|slave|state.SREADY~q  & 
// (!\bus|bb_slave|slave|Selector2~0_combout  & (\bus|bb_slave|slave|state.RVALID~q )))

	.dataa(\bus|bb_slave|slave|state.SREADY~q ),
	.datab(\bus|bb_slave|slave|Selector2~0_combout ),
	.datac(\bus|bb_slave|slave|state.RVALID~q ),
	.datad(\bus|bb_slave|slave|mode~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector6~0 .lut_mask = 16'h30BA;
defparam \bus|bb_slave|slave|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \bus|bb_slave|slave|state.RVALID (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|state.RVALID .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \bus|bb_slave|slave|Selector15~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector15~0_combout  = (\bus|bb_slave|slave|state.RDATA~q ) # ((\bus|bb_slave|slave|state.RVALID~q  & \bus|bb_slave|slave|svalid~q ))

	.dataa(\bus|bb_slave|slave|state.RVALID~q ),
	.datab(gnd),
	.datac(\bus|bb_slave|slave|svalid~q ),
	.datad(\bus|bb_slave|slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector15~0 .lut_mask = 16'hFFA0;
defparam \bus|bb_slave|slave|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \bus|bb_slave|slave|svalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|svalid .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \bus|bb_master|master|state~24 (
// Equation(s):
// \bus|bb_master|master|state~24_combout  = (\bus|bb_master|master|state.RDATA~q  & ((\bus|bus|rctrl_mux|Mux0~0_combout ) # ((\bus|bb_slave|slave|svalid~q  & \bus|bus|decoder|ssel [1]))))

	.dataa(\bus|bus|rctrl_mux|Mux0~0_combout ),
	.datab(\bus|bb_slave|slave|svalid~q ),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bb_master|master|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~24 .lut_mask = 16'hEA00;
defparam \bus|bb_master|master|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \bus|bb_master|master|Add2~0 (
// Equation(s):
// \bus|bb_master|master|Add2~0_combout  = \bus|bb_master|master|timeout [0] $ (VCC)
// \bus|bb_master|master|Add2~1  = CARRY(\bus|bb_master|master|timeout [0])

	.dataa(\bus|bb_master|master|timeout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~0_combout ),
	.cout(\bus|bb_master|master|Add2~1 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~0 .lut_mask = 16'h55AA;
defparam \bus|bb_master|master|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \bus|bb_master|master|Add2~16 (
// Equation(s):
// \bus|bb_master|master|Add2~16_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~0_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & ((\bus|bb_master|master|timeout [0]))))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|Add2~0_combout ),
	.datac(\bus|bb_master|master|timeout [0]),
	.datad(\bus|bb_master|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~16 .lut_mask = 16'hCCA0;
defparam \bus|bb_master|master|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N31
dffeas \bus|bb_master|master|timeout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[0] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \bus|bb_master|master|Add2~2 (
// Equation(s):
// \bus|bb_master|master|Add2~2_combout  = (\bus|bb_master|master|timeout [1] & (!\bus|bb_master|master|Add2~1 )) # (!\bus|bb_master|master|timeout [1] & ((\bus|bb_master|master|Add2~1 ) # (GND)))
// \bus|bb_master|master|Add2~3  = CARRY((!\bus|bb_master|master|Add2~1 ) # (!\bus|bb_master|master|timeout [1]))

	.dataa(\bus|bb_master|master|timeout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~1 ),
	.combout(\bus|bb_master|master|Add2~2_combout ),
	.cout(\bus|bb_master|master|Add2~3 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~2 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|master|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \bus|bb_master|master|Add2~17 (
// Equation(s):
// \bus|bb_master|master|Add2~17_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~2_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & (\bus|bb_master|master|timeout [1])))

	.dataa(\bus|bb_master|master|state.WAIT~q ),
	.datab(\bus|bb_master|master|state.IDLE~q ),
	.datac(\bus|bb_master|master|timeout [1]),
	.datad(\bus|bb_master|master|Add2~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~17 .lut_mask = 16'hEA40;
defparam \bus|bb_master|master|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N9
dffeas \bus|bb_master|master|timeout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[1] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \bus|bb_master|master|Add2~4 (
// Equation(s):
// \bus|bb_master|master|Add2~4_combout  = (\bus|bb_master|master|timeout [2] & (\bus|bb_master|master|Add2~3  $ (GND))) # (!\bus|bb_master|master|timeout [2] & (!\bus|bb_master|master|Add2~3  & VCC))
// \bus|bb_master|master|Add2~5  = CARRY((\bus|bb_master|master|timeout [2] & !\bus|bb_master|master|Add2~3 ))

	.dataa(gnd),
	.datab(\bus|bb_master|master|timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~3 ),
	.combout(\bus|bb_master|master|Add2~4_combout ),
	.cout(\bus|bb_master|master|Add2~5 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~4 .lut_mask = 16'hC30C;
defparam \bus|bb_master|master|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \bus|bb_master|master|Add2~6 (
// Equation(s):
// \bus|bb_master|master|Add2~6_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~4_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & (\bus|bb_master|master|timeout [2])))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|timeout [2]),
	.datad(\bus|bb_master|master|Add2~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~6 .lut_mask = 16'hEC20;
defparam \bus|bb_master|master|Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N25
dffeas \bus|bb_master|master|timeout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[2] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneive_lcell_comb \bus|bb_master|master|Add2~7 (
// Equation(s):
// \bus|bb_master|master|Add2~7_combout  = (\bus|bb_master|master|timeout [3] & (!\bus|bb_master|master|Add2~5 )) # (!\bus|bb_master|master|timeout [3] & ((\bus|bb_master|master|Add2~5 ) # (GND)))
// \bus|bb_master|master|Add2~8  = CARRY((!\bus|bb_master|master|Add2~5 ) # (!\bus|bb_master|master|timeout [3]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|timeout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~5 ),
	.combout(\bus|bb_master|master|Add2~7_combout ),
	.cout(\bus|bb_master|master|Add2~8 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~7 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|master|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \bus|bb_master|master|Add2~15 (
// Equation(s):
// \bus|bb_master|master|Add2~15_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~7_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & ((\bus|bb_master|master|timeout [3]))))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|Add2~7_combout ),
	.datac(\bus|bb_master|master|timeout [3]),
	.datad(\bus|bb_master|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~15 .lut_mask = 16'hCCA0;
defparam \bus|bb_master|master|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N29
dffeas \bus|bb_master|master|timeout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[3] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \bus|bb_master|master|Add2~9 (
// Equation(s):
// \bus|bb_master|master|Add2~9_combout  = (\bus|bb_master|master|timeout [4] & (\bus|bb_master|master|Add2~8  $ (GND))) # (!\bus|bb_master|master|timeout [4] & (!\bus|bb_master|master|Add2~8  & VCC))
// \bus|bb_master|master|Add2~10  = CARRY((\bus|bb_master|master|timeout [4] & !\bus|bb_master|master|Add2~8 ))

	.dataa(\bus|bb_master|master|timeout [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~8 ),
	.combout(\bus|bb_master|master|Add2~9_combout ),
	.cout(\bus|bb_master|master|Add2~10 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~9 .lut_mask = 16'hA50A;
defparam \bus|bb_master|master|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \bus|bb_master|master|Add2~14 (
// Equation(s):
// \bus|bb_master|master|Add2~14_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~9_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & (\bus|bb_master|master|timeout [4])))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|timeout [4]),
	.datad(\bus|bb_master|master|Add2~9_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~14 .lut_mask = 16'hEC20;
defparam \bus|bb_master|master|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N21
dffeas \bus|bb_master|master|timeout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[4] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \bus|bb_master|master|Add2~11 (
// Equation(s):
// \bus|bb_master|master|Add2~11_combout  = (\bus|bb_master|master|timeout [5] & (!\bus|bb_master|master|Add2~10 )) # (!\bus|bb_master|master|timeout [5] & ((\bus|bb_master|master|Add2~10 ) # (GND)))
// \bus|bb_master|master|Add2~12  = CARRY((!\bus|bb_master|master|Add2~10 ) # (!\bus|bb_master|master|timeout [5]))

	.dataa(\bus|bb_master|master|timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~10 ),
	.combout(\bus|bb_master|master|Add2~11_combout ),
	.cout(\bus|bb_master|master|Add2~12 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~11 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|master|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \bus|bb_master|master|Add2~13 (
// Equation(s):
// \bus|bb_master|master|Add2~13_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~11_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & (\bus|bb_master|master|timeout [5])))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|timeout [5]),
	.datad(\bus|bb_master|master|Add2~11_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~13 .lut_mask = 16'hEC20;
defparam \bus|bb_master|master|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N27
dffeas \bus|bb_master|master|timeout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[5] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \bus|bb_master|master|state~20 (
// Equation(s):
// \bus|bb_master|master|state~20_combout  = (!\bus|bb_master|master|timeout [5] & (!\bus|bb_master|master|timeout [3] & (!\bus|bb_master|master|timeout [4] & \bus|bb_master|master|timeout [2])))

	.dataa(\bus|bb_master|master|timeout [5]),
	.datab(\bus|bb_master|master|timeout [3]),
	.datac(\bus|bb_master|master|timeout [4]),
	.datad(\bus|bb_master|master|timeout [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~20 .lut_mask = 16'h0100;
defparam \bus|bb_master|master|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneive_lcell_comb \bus|bb_master|master|Add2~18 (
// Equation(s):
// \bus|bb_master|master|Add2~18_combout  = (\bus|bb_master|master|timeout [6] & (\bus|bb_master|master|Add2~12  $ (GND))) # (!\bus|bb_master|master|timeout [6] & (!\bus|bb_master|master|Add2~12  & VCC))
// \bus|bb_master|master|Add2~19  = CARRY((\bus|bb_master|master|timeout [6] & !\bus|bb_master|master|Add2~12 ))

	.dataa(gnd),
	.datab(\bus|bb_master|master|timeout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|master|Add2~12 ),
	.combout(\bus|bb_master|master|Add2~18_combout ),
	.cout(\bus|bb_master|master|Add2~19 ));
// synopsys translate_off
defparam \bus|bb_master|master|Add2~18 .lut_mask = 16'hC30C;
defparam \bus|bb_master|master|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \bus|bb_master|master|Add2~20 (
// Equation(s):
// \bus|bb_master|master|Add2~20_combout  = (\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Add2~18_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state.IDLE~q  & (\bus|bb_master|master|timeout [6])))

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|timeout [6]),
	.datad(\bus|bb_master|master|Add2~18_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~20 .lut_mask = 16'hEC20;
defparam \bus|bb_master|master|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N1
dffeas \bus|bb_master|master|timeout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[6] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneive_lcell_comb \bus|bb_master|master|Add2~21 (
// Equation(s):
// \bus|bb_master|master|Add2~21_combout  = \bus|bb_master|master|Add2~19  $ (\bus|bb_master|master|timeout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|master|timeout [7]),
	.cin(\bus|bb_master|master|Add2~19 ),
	.combout(\bus|bb_master|master|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~21 .lut_mask = 16'h0FF0;
defparam \bus|bb_master|master|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \bus|bb_master|master|Add2~23 (
// Equation(s):
// \bus|bb_master|master|Add2~23_combout  = (\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|Add2~21_combout )) # (!\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|timeout [7] & \bus|bb_master|master|state.IDLE~q ))))

	.dataa(\bus|bb_master|master|Add2~21_combout ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|timeout [7]),
	.datad(\bus|bb_master|master|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add2~23 .lut_mask = 16'hB888;
defparam \bus|bb_master|master|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N3
dffeas \bus|bb_master|master|timeout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|timeout[7] .is_wysiwyg = "true";
defparam \bus|bb_master|master|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \bus|bb_master|master|state~21 (
// Equation(s):
// \bus|bb_master|master|state~21_combout  = (!\bus|bb_master|master|timeout [1] & (!\bus|bb_master|master|timeout [7] & (\bus|bb_master|master|timeout [0] & !\bus|bb_master|master|timeout [6])))

	.dataa(\bus|bb_master|master|timeout [1]),
	.datab(\bus|bb_master|master|timeout [7]),
	.datac(\bus|bb_master|master|timeout [0]),
	.datad(\bus|bb_master|master|timeout [6]),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~21 .lut_mask = 16'h0010;
defparam \bus|bb_master|master|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneive_lcell_comb \bus|bb_master|master|state~22 (
// Equation(s):
// \bus|bb_master|master|state~22_combout  = (\bus|bb_master|master|state.WAIT~q  & (\bus|bb_master|master|state~20_combout  & ((\bus|bb_master|master|state~21_combout )))) # (!\bus|bb_master|master|state.WAIT~q  & (((\bus|bb_master|master|Equal3~1_combout 
// ))))

	.dataa(\bus|bb_master|master|state~20_combout ),
	.datab(\bus|bb_master|master|state.WAIT~q ),
	.datac(\bus|bb_master|master|Equal3~1_combout ),
	.datad(\bus|bb_master|master|state~21_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~22 .lut_mask = 16'hB830;
defparam \bus|bb_master|master|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneive_lcell_comb \bus|bb_master|master|state~25 (
// Equation(s):
// \bus|bb_master|master|state~25_combout  = (\bus|bb_master|master|state~22_combout  & ((\bus|bb_master|master|state.WDATA~q ) # ((\bus|bb_master|master|state~23_combout ) # (\bus|bb_master|master|state~24_combout ))))

	.dataa(\bus|bb_master|master|state.WDATA~q ),
	.datab(\bus|bb_master|master|state~23_combout ),
	.datac(\bus|bb_master|master|state~24_combout ),
	.datad(\bus|bb_master|master|state~22_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~25 .lut_mask = 16'hFE00;
defparam \bus|bb_master|master|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneive_lcell_comb \bus|bb_master|master|state~30 (
// Equation(s):
// \bus|bb_master|master|state~30_combout  = (\bus|bb_master|master|state~29_combout ) # ((\bus|bb_master|master|state~26_combout ) # ((\bus|bb_master|master|state~28_combout ) # (\bus|bb_master|master|state~25_combout )))

	.dataa(\bus|bb_master|master|state~29_combout ),
	.datab(\bus|bb_master|master|state~26_combout ),
	.datac(\bus|bb_master|master|state~28_combout ),
	.datad(\bus|bb_master|master|state~25_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~30 .lut_mask = 16'hFFFE;
defparam \bus|bb_master|master|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \bus|bb_master|master|state~31 (
// Equation(s):
// \bus|bb_master|master|state~31_combout  = (\rstn~input_o  & ((\bus|bb_master|master|state~30_combout  & ((!\bus|bb_master|master|state~25_combout ))) # (!\bus|bb_master|master|state~30_combout  & (\bus|bb_master|master|state.IDLE~q ))))

	.dataa(\bus|bb_master|master|state~30_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|master|state.IDLE~q ),
	.datad(\bus|bb_master|master|state~25_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|state~31 .lut_mask = 16'h40C8;
defparam \bus|bb_master|master|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N7
dffeas \bus|bb_master|master|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|state.IDLE .is_wysiwyg = "true";
defparam \bus|bb_master|master|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|rp[1]~1 (
// Equation(s):
// \bus|bb_master|fifo_queue|rp[1]~1_combout  = (\rstn~input_o  & (\bus|bb_master|fifo_queue|rp [1] $ (((\bus|bb_master|fifo_queue|rp [0] & !\bus|bb_master|fifo_queue|rp[1]~0_combout )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|rp [1]),
	.datad(\bus|bb_master|fifo_queue|rp[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|rp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[1]~1 .lut_mask = 16'hA028;
defparam \bus|bb_master|fifo_queue|rp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \bus|bb_master|fifo_queue|rp[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|rp[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|rp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[1] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|rp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|Add1~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|Add1~0_combout  = \bus|bb_master|fifo_queue|rp [2] $ (((\bus|bb_master|fifo_queue|rp [1] & \bus|bb_master|fifo_queue|rp [0])))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|Add1~0 .lut_mask = 16'h7878;
defparam \bus|bb_master|fifo_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|rp[2]~3 (
// Equation(s):
// \bus|bb_master|fifo_queue|rp[2]~3_combout  = (\rstn~input_o  & ((\bus|bb_master|fifo_queue|rp[1]~0_combout  & ((\bus|bb_master|fifo_queue|rp [2]))) # (!\bus|bb_master|fifo_queue|rp[1]~0_combout  & (\bus|bb_master|fifo_queue|Add1~0_combout ))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_master|fifo_queue|Add1~0_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|rp[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|rp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[2]~3 .lut_mask = 16'hA088;
defparam \bus|bb_master|fifo_queue|rp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \bus|bb_master|fifo_queue|rp[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|rp[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|rp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[2] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|rp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|wp[1]~2 (
// Equation(s):
// \bus|bb_master|fifo_queue|wp[1]~2_combout  = (\rstn~input_o  & (\bus|bb_master|fifo_queue|wp [1] $ (((\bus|bb_master|fifo_queue|wp [0] & \bus|bb_master|fifo_queue|always0~2_combout )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_master|fifo_queue|wp [0]),
	.datac(\bus|bb_master|fifo_queue|wp [1]),
	.datad(\bus|bb_master|fifo_queue|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|wp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[1]~2 .lut_mask = 16'h28A0;
defparam \bus|bb_master|fifo_queue|wp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N15
dffeas \bus|bb_master|fifo_queue|wp[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|wp[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|wp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[1] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|wp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|Add0~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|Add0~0_combout  = \bus|bb_master|fifo_queue|wp [2] $ (((\bus|bb_master|fifo_queue|wp [1] & \bus|bb_master|fifo_queue|wp [0])))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|wp [1]),
	.datac(\bus|bb_master|fifo_queue|wp [0]),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|Add0~0 .lut_mask = 16'h3FC0;
defparam \bus|bb_master|fifo_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|wp[2]~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|wp[2]~0_combout  = (\rstn~input_o  & ((\bus|bb_master|fifo_queue|always0~2_combout  & (\bus|bb_master|fifo_queue|Add0~0_combout )) # (!\bus|bb_master|fifo_queue|always0~2_combout  & ((\bus|bb_master|fifo_queue|wp [2])))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bb_master|fifo_queue|Add0~0_combout ),
	.datac(\bus|bb_master|fifo_queue|wp [2]),
	.datad(\bus|bb_master|fifo_queue|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|wp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[2]~0 .lut_mask = 16'h88A0;
defparam \bus|bb_master|fifo_queue|wp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N3
dffeas \bus|bb_master|fifo_queue|wp[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|wp[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|wp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[2] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|wp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \bus|bb_master|fifo_queue|always0~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|always0~0_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|wp [2] $ (((!\bus|bb_master|fifo_queue|wp [1]) # (!\bus|bb_master|fifo_queue|wp [0]))))) # (!\bus|bb_master|fifo_queue|rp [2] & 
// ((\bus|bb_master|fifo_queue|wp [2]) # ((\bus|bb_master|fifo_queue|wp [0] & \bus|bb_master|fifo_queue|wp [1]))))

	.dataa(\bus|bb_master|fifo_queue|rp [2]),
	.datab(\bus|bb_master|fifo_queue|wp [0]),
	.datac(\bus|bb_master|fifo_queue|wp [1]),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|always0~0 .lut_mask = 16'hD56A;
defparam \bus|bb_master|fifo_queue|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|always0~1 (
// Equation(s):
// \bus|bb_master|fifo_queue|always0~1_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|wp [0]) # (\bus|bb_master|fifo_queue|wp [1] $ (\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & 
// ((\bus|bb_master|fifo_queue|wp [1] $ (!\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|wp [0])))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|wp [0]),
	.datac(\bus|bb_master|fifo_queue|wp [1]),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|always0~1 .lut_mask = 16'hDBBD;
defparam \bus|bb_master|fifo_queue|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[0]~13 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[0]~13_combout  = \bus|bb_master|uart_module|receiver|c_clocks [0] $ (VCC)
// \bus|bb_master|uart_module|receiver|c_clocks[0]~14  = CARRY(\bus|bb_master|uart_module|receiver|c_clocks [0])

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[0]~13_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[0]~14 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[0]~13 .lut_mask = 16'h33CC;
defparam \bus|bb_master|uart_module|receiver|c_clocks[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \m_u_rx~input (
	.i(m_u_rx),
	.ibar(gnd),
	.o(\m_u_rx~input_o ));
// synopsys translate_off
defparam \m_u_rx~input .bus_hold = "false";
defparam \m_u_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \bus|bb_master|uart_module|receiver|rx_sync (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_u_rx~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rstn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|rx_sync .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|rx_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector0~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector0~0_combout  = (\bus|bb_master|uart_module|receiver|Equal2~3_combout  & (!\bus|bb_master|uart_module|receiver|state.RX_END~q  & ((\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ) # 
// (!\bus|bb_master|uart_module|receiver|rx_sync~q )))) # (!\bus|bb_master|uart_module|receiver|Equal2~3_combout  & (((\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ) # (!\bus|bb_master|uart_module|receiver|rx_sync~q ))))

	.dataa(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.datac(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector0~0 .lut_mask = 16'h7077;
defparam \bus|bb_master|uart_module|receiver|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \bus|bb_master|uart_module|receiver|state.RX_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|state.RX_IDLE .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|state.RX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~6 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~6_combout  = (!\bus|bb_master|uart_module|receiver|state.RX_IDLE~q  & !\bus|bb_master|uart_module|receiver|rx_sync~q )

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~6 .lut_mask = 16'h0033;
defparam \bus|bb_master|uart_module|receiver|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[3]~21 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[3]~21_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [3] & (!\bus|bb_master|uart_module|receiver|c_clocks[2]~20 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [3] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[2]~20 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[3]~22  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[2]~20 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [3]))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[2]~20 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[3]~21_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[3]~22 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[3]~21 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[4]~23 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[4]~23_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [4] & (\bus|bb_master|uart_module|receiver|c_clocks[3]~22  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_clocks [4] & 
// (!\bus|bb_master|uart_module|receiver|c_clocks[3]~22  & VCC))
// \bus|bb_master|uart_module|receiver|c_clocks[4]~24  = CARRY((\bus|bb_master|uart_module|receiver|c_clocks [4] & !\bus|bb_master|uart_module|receiver|c_clocks[3]~22 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[3]~22 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[4]~23_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[4]~24 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[4]~23 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|receiver|c_clocks[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[9]~16 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout  = (\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ) # (!\bus|bb_master|uart_module|receiver|rx_sync~q )

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~16 .lut_mask = 16'hCCFF;
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \bus|bb_master|uart_module|receiver|c_clocks[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[4] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[5]~25 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[5]~25_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [5] & (!\bus|bb_master|uart_module|receiver|c_clocks[4]~24 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [5] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[4]~24 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[5]~26  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[4]~24 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [5]))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[4]~24 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[5]~25_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[5]~26 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[5]~25 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \bus|bb_master|uart_module|receiver|c_clocks[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[5] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[6]~27 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[6]~27_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [6] & (\bus|bb_master|uart_module|receiver|c_clocks[5]~26  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_clocks [6] & 
// (!\bus|bb_master|uart_module|receiver|c_clocks[5]~26  & VCC))
// \bus|bb_master|uart_module|receiver|c_clocks[6]~28  = CARRY((\bus|bb_master|uart_module|receiver|c_clocks [6] & !\bus|bb_master|uart_module|receiver|c_clocks[5]~26 ))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[5]~26 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[6]~27_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[6]~28 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[6]~27 .lut_mask = 16'hA50A;
defparam \bus|bb_master|uart_module|receiver|c_clocks[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \bus|bb_master|uart_module|receiver|c_clocks[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[6] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[7]~29 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[7]~29_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [7] & (!\bus|bb_master|uart_module|receiver|c_clocks[6]~28 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [7] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[6]~28 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[7]~30  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[6]~28 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [7]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[6]~28 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[7]~29_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[7]~30 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[7]~29 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \bus|bb_master|uart_module|receiver|c_clocks[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[7] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[8]~31 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[8]~31_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [8] & (\bus|bb_master|uart_module|receiver|c_clocks[7]~30  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_clocks [8] & 
// (!\bus|bb_master|uart_module|receiver|c_clocks[7]~30  & VCC))
// \bus|bb_master|uart_module|receiver|c_clocks[8]~32  = CARRY((\bus|bb_master|uart_module|receiver|c_clocks [8] & !\bus|bb_master|uart_module|receiver|c_clocks[7]~30 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[7]~30 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[8]~31_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[8]~32 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[8]~31 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|receiver|c_clocks[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \bus|bb_master|uart_module|receiver|c_clocks[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[8] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[9]~33 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[9]~33_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [9] & (!\bus|bb_master|uart_module|receiver|c_clocks[8]~32 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [9] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[8]~32 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[9]~34  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[8]~32 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [9]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[8]~32 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[9]~33_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[9]~34 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~33 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \bus|bb_master|uart_module|receiver|c_clocks[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[9] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[10]~35 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[10]~35_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [10] & (\bus|bb_master|uart_module|receiver|c_clocks[9]~34  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_clocks [10] & 
// (!\bus|bb_master|uart_module|receiver|c_clocks[9]~34  & VCC))
// \bus|bb_master|uart_module|receiver|c_clocks[10]~36  = CARRY((\bus|bb_master|uart_module|receiver|c_clocks [10] & !\bus|bb_master|uart_module|receiver|c_clocks[9]~34 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[9]~34 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[10]~35_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[10]~36 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[10]~35 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|receiver|c_clocks[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \bus|bb_master|uart_module|receiver|c_clocks[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[10] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~2_combout  = (!\bus|bb_master|uart_module|receiver|c_clocks [10] & (!\bus|bb_master|uart_module|receiver|c_clocks [6] & (\bus|bb_master|uart_module|receiver|c_clocks [5] & 
// \bus|bb_master|uart_module|receiver|c_clocks [9])))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [10]),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [6]),
	.datac(\bus|bb_master|uart_module|receiver|c_clocks [5]),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [9]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~2 .lut_mask = 16'h1000;
defparam \bus|bb_master|uart_module|receiver|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[11]~37 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[11]~37_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [11] & (!\bus|bb_master|uart_module|receiver|c_clocks[10]~36 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [11] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[10]~36 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[11]~38  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[10]~36 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [11]))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[10]~36 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[11]~37_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[11]~38 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[11]~37 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \bus|bb_master|uart_module|receiver|c_clocks[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[11] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[12]~39 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[12]~39_combout  = \bus|bb_master|uart_module|receiver|c_clocks[11]~38  $ (!\bus|bb_master|uart_module|receiver|c_clocks [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [12]),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[11]~38 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[12]~39 .lut_mask = 16'hF00F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \bus|bb_master|uart_module|receiver|c_clocks[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[12] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~3 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~3_combout  = (!\bus|bb_master|uart_module|receiver|c_clocks [12] & \bus|bb_master|uart_module|receiver|c_clocks [11])

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [12]),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [11]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~3 .lut_mask = 16'h3300;
defparam \bus|bb_master|uart_module|receiver|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~1_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [3] & (!\bus|bb_master|uart_module|receiver|c_clocks [4] & (!\bus|bb_master|uart_module|receiver|c_clocks [2] & 
// \bus|bb_master|uart_module|receiver|state.RX_START~q )))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [3]),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [4]),
	.datac(\bus|bb_master|uart_module|receiver|c_clocks [2]),
	.datad(\bus|bb_master|uart_module|receiver|state.RX_START~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~1 .lut_mask = 16'h0200;
defparam \bus|bb_master|uart_module|receiver|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Equal2~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Equal2~0_combout  = (!\bus|bb_master|uart_module|receiver|c_clocks [8] & (\bus|bb_master|uart_module|receiver|c_clocks [1] & (!\bus|bb_master|uart_module|receiver|c_clocks [7] & 
// \bus|bb_master|uart_module|receiver|c_clocks [0])))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [8]),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [1]),
	.datac(\bus|bb_master|uart_module|receiver|c_clocks [7]),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Equal2~0 .lut_mask = 16'h0400;
defparam \bus|bb_master|uart_module|receiver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~4 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~4_combout  = (\bus|bb_master|uart_module|receiver|Selector3~2_combout  & (\bus|bb_master|uart_module|receiver|Selector3~3_combout  & (\bus|bb_master|uart_module|receiver|Selector3~1_combout  & 
// \bus|bb_master|uart_module|receiver|Equal2~0_combout )))

	.dataa(\bus|bb_master|uart_module|receiver|Selector3~2_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~3_combout ),
	.datac(\bus|bb_master|uart_module|receiver|Selector3~1_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~4 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|receiver|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[0]~5 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[0]~5_combout  = \bus|bb_master|uart_module|receiver|c_bits [0] $ (VCC)
// \bus|bb_master|uart_module|receiver|c_bits[0]~6  = CARRY(\bus|bb_master|uart_module|receiver|c_bits [0])

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[0]~5_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_bits[0]~6 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[0]~5 .lut_mask = 16'h33CC;
defparam \bus|bb_master|uart_module|receiver|c_bits[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[4]~13 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[4]~13_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & \bus|bb_master|uart_module|receiver|Equal2~3_combout )

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[4]~13 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|uart_module|receiver|c_bits[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \bus|bb_master|uart_module|receiver|c_bits[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_bits[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[1]~7 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[1]~7_combout  = (\bus|bb_master|uart_module|receiver|c_bits [1] & (!\bus|bb_master|uart_module|receiver|c_bits[0]~6 )) # (!\bus|bb_master|uart_module|receiver|c_bits [1] & 
// ((\bus|bb_master|uart_module|receiver|c_bits[0]~6 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_bits[1]~8  = CARRY((!\bus|bb_master|uart_module|receiver|c_bits[0]~6 ) # (!\bus|bb_master|uart_module|receiver|c_bits [1]))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_bits[0]~6 ),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[1]~7_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_bits[1]~8 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[1]~7 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|receiver|c_bits[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \bus|bb_master|uart_module|receiver|c_bits[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_bits[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[2]~9 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[2]~9_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|c_bits[1]~8  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_bits [2] & 
// (!\bus|bb_master|uart_module|receiver|c_bits[1]~8  & VCC))
// \bus|bb_master|uart_module|receiver|c_bits[2]~10  = CARRY((\bus|bb_master|uart_module|receiver|c_bits [2] & !\bus|bb_master|uart_module|receiver|c_bits[1]~8 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_bits[1]~8 ),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[2]~9_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_bits[2]~10 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[2]~9 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|receiver|c_bits[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \bus|bb_master|uart_module|receiver|c_bits[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_bits[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[3]~11 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[3]~11_combout  = (\bus|bb_master|uart_module|receiver|c_bits [3] & (!\bus|bb_master|uart_module|receiver|c_bits[2]~10 )) # (!\bus|bb_master|uart_module|receiver|c_bits [3] & 
// ((\bus|bb_master|uart_module|receiver|c_bits[2]~10 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_bits[3]~12  = CARRY((!\bus|bb_master|uart_module|receiver|c_bits[2]~10 ) # (!\bus|bb_master|uart_module|receiver|c_bits [3]))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_bits[2]~10 ),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[3]~11_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_bits[3]~12 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[3]~11 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|receiver|c_bits[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \bus|bb_master|uart_module|receiver|c_bits[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_bits[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_bits[4]~14 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_bits[4]~14_combout  = \bus|bb_master|uart_module|receiver|c_bits[3]~12  $ (!\bus|bb_master|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(\bus|bb_master|uart_module|receiver|c_bits[3]~12 ),
	.combout(\bus|bb_master|uart_module|receiver|c_bits[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[4]~14 .lut_mask = 16'hF00F;
defparam \bus|bb_master|uart_module|receiver|c_bits[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \bus|bb_master|uart_module|receiver|c_bits[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_bits[4]~14_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_bits[4] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~5 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~5_combout  = (\bus|bb_master|uart_module|receiver|c_bits [0] & (\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|c_bits [1] & \bus|bb_master|uart_module|receiver|c_bits 
// [4])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~5 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|receiver|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~7 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~7_combout  = (!\bus|bb_master|uart_module|receiver|Selector3~4_combout  & (!\bus|bb_master|uart_module|receiver|Selector3~6_combout  & ((!\bus|bb_master|uart_module|receiver|Selector3~5_combout ) # 
// (!\bus|bb_master|uart_module|receiver|Selector3~0_combout ))))

	.dataa(\bus|bb_master|uart_module|receiver|Selector3~4_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|Selector3~6_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Selector3~5_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~7 .lut_mask = 16'h0105;
defparam \bus|bb_master|uart_module|receiver|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector17~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector17~2_combout  = (\bus|bb_master|uart_module|receiver|state.RX_END~q  & \bus|bb_master|uart_module|receiver|Equal2~3_combout )

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector17~2 .lut_mask = 16'hC0C0;
defparam \bus|bb_master|uart_module|receiver|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~8 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~8_combout  = (!\bus|bb_master|uart_module|receiver|Selector17~2_combout  & ((\bus|bb_master|uart_module|receiver|Selector3~7_combout  & ((\bus|bb_master|uart_module|receiver|state.RX_DATA~q ))) # 
// (!\bus|bb_master|uart_module|receiver|Selector3~7_combout  & (\bus|bb_master|uart_module|receiver|Selector3~4_combout ))))

	.dataa(\bus|bb_master|uart_module|receiver|Selector3~4_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~7_combout ),
	.datac(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datad(\bus|bb_master|uart_module|receiver|Selector17~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~8 .lut_mask = 16'h00E2;
defparam \bus|bb_master|uart_module|receiver|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N27
dffeas \bus|bb_master|uart_module|receiver|state.RX_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|Selector3~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|state.RX_DATA .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|state.RX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~0_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & (\bus|bb_master|uart_module|receiver|c_bits [3] & \bus|bb_master|uart_module|receiver|Equal2~3_combout ))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~0 .lut_mask = 16'h8080;
defparam \bus|bb_master|uart_module|receiver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector1~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector1~0_combout  = (!\bus|bb_master|uart_module|receiver|Selector3~4_combout  & ((!\bus|bb_master|uart_module|receiver|Selector3~5_combout ) # (!\bus|bb_master|uart_module|receiver|Selector3~0_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|Selector3~4_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Selector3~5_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector1~0 .lut_mask = 16'h030F;
defparam \bus|bb_master|uart_module|receiver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector1~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector1~1_combout  = (\bus|bb_master|uart_module|receiver|Selector1~0_combout  & (!\bus|bb_master|uart_module|receiver|Selector17~2_combout  & ((\bus|bb_master|uart_module|receiver|Selector3~6_combout ) # 
// (\bus|bb_master|uart_module|receiver|state.RX_START~q ))))

	.dataa(\bus|bb_master|uart_module|receiver|Selector3~6_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector1~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|state.RX_START~q ),
	.datad(\bus|bb_master|uart_module|receiver|Selector17~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector1~1 .lut_mask = 16'h00C8;
defparam \bus|bb_master|uart_module|receiver|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N7
dffeas \bus|bb_master|uart_module|receiver|state.RX_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|state.RX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|state.RX_START .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|state.RX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[9]~15 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout  = (\bus|bb_master|uart_module|receiver|Selector3~4_combout ) # (((!\bus|bb_master|uart_module|receiver|state.RX_START~q  & \bus|bb_master|uart_module|receiver|Equal2~3_combout )) # 
// (!\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_START~q ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~4_combout ),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~15 .lut_mask = 16'hDCFF;
defparam \bus|bb_master|uart_module|receiver|c_clocks[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \bus|bb_master|uart_module|receiver|c_clocks[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[1]~17 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[1]~17_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [1] & (!\bus|bb_master|uart_module|receiver|c_clocks[0]~14 )) # (!\bus|bb_master|uart_module|receiver|c_clocks [1] & 
// ((\bus|bb_master|uart_module|receiver|c_clocks[0]~14 ) # (GND)))
// \bus|bb_master|uart_module|receiver|c_clocks[1]~18  = CARRY((!\bus|bb_master|uart_module|receiver|c_clocks[0]~14 ) # (!\bus|bb_master|uart_module|receiver|c_clocks [1]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[0]~14 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[1]~17_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[1]~18 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[1]~17 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|receiver|c_clocks[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \bus|bb_master|uart_module|receiver|c_clocks[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[1]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|c_clocks[2]~19 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|c_clocks[2]~19_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [2] & (\bus|bb_master|uart_module|receiver|c_clocks[1]~18  $ (GND))) # (!\bus|bb_master|uart_module|receiver|c_clocks [2] & 
// (!\bus|bb_master|uart_module|receiver|c_clocks[1]~18  & VCC))
// \bus|bb_master|uart_module|receiver|c_clocks[2]~20  = CARRY((\bus|bb_master|uart_module|receiver|c_clocks [2] & !\bus|bb_master|uart_module|receiver|c_clocks[1]~18 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|receiver|c_clocks[1]~18 ),
	.combout(\bus|bb_master|uart_module|receiver|c_clocks[2]~19_combout ),
	.cout(\bus|bb_master|uart_module|receiver|c_clocks[2]~20 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[2]~19 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|receiver|c_clocks[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \bus|bb_master|uart_module|receiver|c_clocks[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[2]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \bus|bb_master|uart_module|receiver|c_clocks[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|c_clocks[3]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|receiver|c_clocks[9]~15_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|receiver|c_clocks[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|c_clocks[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Equal2~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Equal2~1_combout  = (!\bus|bb_master|uart_module|receiver|c_clocks [3] & (\bus|bb_master|uart_module|receiver|c_clocks [4] & (\bus|bb_master|uart_module|receiver|c_clocks [2] & 
// !\bus|bb_master|uart_module|receiver|c_clocks [5])))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [3]),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [4]),
	.datac(\bus|bb_master|uart_module|receiver|c_clocks [2]),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [5]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Equal2~1 .lut_mask = 16'h0040;
defparam \bus|bb_master|uart_module|receiver|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Equal2~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Equal2~2_combout  = (\bus|bb_master|uart_module|receiver|c_clocks [10] & (!\bus|bb_master|uart_module|receiver|c_clocks [11] & (\bus|bb_master|uart_module|receiver|c_clocks [6] & 
// !\bus|bb_master|uart_module|receiver|c_clocks [9])))

	.dataa(\bus|bb_master|uart_module|receiver|c_clocks [10]),
	.datab(\bus|bb_master|uart_module|receiver|c_clocks [11]),
	.datac(\bus|bb_master|uart_module|receiver|c_clocks [6]),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [9]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Equal2~2 .lut_mask = 16'h0020;
defparam \bus|bb_master|uart_module|receiver|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Equal2~3 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Equal2~3_combout  = (\bus|bb_master|uart_module|receiver|Equal2~1_combout  & (\bus|bb_master|uart_module|receiver|Equal2~0_combout  & (\bus|bb_master|uart_module|receiver|Equal2~2_combout  & 
// \bus|bb_master|uart_module|receiver|c_clocks [12])))

	.dataa(\bus|bb_master|uart_module|receiver|Equal2~1_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Equal2~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~2_combout ),
	.datad(\bus|bb_master|uart_module|receiver|c_clocks [12]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Equal2~3 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|receiver|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector3~9 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector3~9_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & (\bus|bb_master|uart_module|receiver|c_bits [3] & (\bus|bb_master|uart_module|receiver|Equal2~3_combout  & 
// \bus|bb_master|uart_module|receiver|Selector3~5_combout )))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Selector3~5_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector3~9 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|receiver|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector2~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector2~2_combout  = (\bus|bb_master|uart_module|receiver|state.RX_END~q  & (!\bus|bb_master|uart_module|receiver|Equal2~3_combout  & ((\bus|bb_master|uart_module|receiver|Selector3~9_combout ) # 
// (\bus|bb_master|uart_module|receiver|Selector3~7_combout )))) # (!\bus|bb_master|uart_module|receiver|state.RX_END~q  & (((\bus|bb_master|uart_module|receiver|Selector3~9_combout  & !\bus|bb_master|uart_module|receiver|Selector3~7_combout ))))

	.dataa(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~9_combout ),
	.datac(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.datad(\bus|bb_master|uart_module|receiver|Selector3~7_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector2~2 .lut_mask = 16'h504C;
defparam \bus|bb_master|uart_module|receiver|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N15
dffeas \bus|bb_master|uart_module|receiver|state.RX_END (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|state.RX_END .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|state.RX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector17~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector17~0_combout  = (\bus|bb_master|uart_module|receiver|ready~q  & ((\bus|bb_master|uart_module|receiver|state.RX_DATA~q ) # ((\bus|bb_master|uart_module|receiver|state.RX_END~q ) # 
// (!\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ))))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_IDLE~q ),
	.datac(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.datad(\bus|bb_master|uart_module|receiver|ready~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector17~0 .lut_mask = 16'hFB00;
defparam \bus|bb_master|uart_module|receiver|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Selector17~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Selector17~1_combout  = (\bus|bb_master|uart_module|receiver|Selector17~0_combout ) # ((\bus|bb_master|uart_module|receiver|state.RX_END~q  & \bus|bb_master|uart_module|receiver|Equal2~3_combout ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|state.RX_END~q ),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Selector17~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Selector17~1 .lut_mask = 16'hFFC0;
defparam \bus|bb_master|uart_module|receiver|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N25
dffeas \bus|bb_master|uart_module|receiver|ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|ready .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \bus|bb_master|prev_u_ready~0 (
// Equation(s):
// \bus|bb_master|prev_u_ready~0_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|ready~q )

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|prev_u_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|prev_u_ready~0 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|prev_u_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \bus|bb_master|prev_u_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|prev_u_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|prev_u_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|prev_u_ready .is_wysiwyg = "true";
defparam \bus|bb_master|prev_u_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \bus|bb_master|fifo_enq~0 (
// Equation(s):
// \bus|bb_master|fifo_enq~0_combout  = (\rstn~input_o  & (\bus|bb_master|uart_module|receiver|ready~q  & !\bus|bb_master|prev_u_ready~q ))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|ready~q ),
	.datad(\bus|bb_master|prev_u_ready~q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_enq~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_enq~0 .lut_mask = 16'h00A0;
defparam \bus|bb_master|fifo_enq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \bus|bb_master|fifo_enq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_enq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_enq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_enq .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_enq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|always0~2 (
// Equation(s):
// \bus|bb_master|fifo_queue|always0~2_combout  = (\bus|bb_master|fifo_enq~q  & ((\bus|bb_master|fifo_queue|always0~0_combout ) # (\bus|bb_master|fifo_queue|always0~1_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|always0~0_combout ),
	.datac(\bus|bb_master|fifo_queue|always0~1_combout ),
	.datad(\bus|bb_master|fifo_enq~q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|always0~2 .lut_mask = 16'hFC00;
defparam \bus|bb_master|fifo_queue|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \bus|bb_master|fifo_queue|wp[0]~1 (
// Equation(s):
// \bus|bb_master|fifo_queue|wp[0]~1_combout  = (\rstn~input_o  & (\bus|bb_master|fifo_queue|wp [0] $ (\bus|bb_master|fifo_queue|always0~2_combout )))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|wp [0]),
	.datad(\bus|bb_master|fifo_queue|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|wp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[0]~1 .lut_mask = 16'h0AA0;
defparam \bus|bb_master|fifo_queue|wp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \bus|bb_master|fifo_queue|wp[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|wp[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|wp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|wp[0] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|wp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|Equal0~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|Equal0~0_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|wp [0] & (\bus|bb_master|fifo_queue|wp [1] $ (!\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & 
// (!\bus|bb_master|fifo_queue|wp [0] & (\bus|bb_master|fifo_queue|wp [1] $ (!\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|wp [0]),
	.datac(\bus|bb_master|fifo_queue|wp [1]),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|Equal0~0 .lut_mask = 16'h9009;
defparam \bus|bb_master|fifo_queue|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \bus|bb_master|fifo_deq~0 (
// Equation(s):
// \bus|bb_master|fifo_deq~0_combout  = (!\bus|bb_master|dvalid~q  & ((\bus|bb_master|fifo_queue|rp [2] $ (\bus|bb_master|fifo_queue|wp [2])) # (!\bus|bb_master|fifo_queue|Equal0~0_combout )))

	.dataa(\bus|bb_master|dvalid~q ),
	.datab(\bus|bb_master|fifo_queue|Equal0~0_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_deq~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_deq~0 .lut_mask = 16'h1551;
defparam \bus|bb_master|fifo_deq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \bus|bb_master|fifo_deq~1 (
// Equation(s):
// \bus|bb_master|fifo_deq~1_combout  = (!\bus|bb_master|master|state.IDLE~q  & (\rstn~input_o  & \bus|bb_master|fifo_deq~0_combout ))

	.dataa(gnd),
	.datab(\bus|bb_master|master|state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|fifo_deq~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_deq~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_deq~1 .lut_mask = 16'h3000;
defparam \bus|bb_master|fifo_deq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N1
dffeas \bus|bb_master|dvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_deq~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dvalid .is_wysiwyg = "true";
defparam \bus|bb_master|dvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|rp[1]~0 (
// Equation(s):
// \bus|bb_master|fifo_queue|rp[1]~0_combout  = ((\bus|bb_master|fifo_queue|Equal0~0_combout  & (\bus|bb_master|fifo_queue|rp [2] $ (!\bus|bb_master|fifo_queue|wp [2])))) # (!\bus|bb_master|dvalid~q )

	.dataa(\bus|bb_master|dvalid~q ),
	.datab(\bus|bb_master|fifo_queue|Equal0~0_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|rp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[1]~0 .lut_mask = 16'hD55D;
defparam \bus|bb_master|fifo_queue|rp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|rp[0]~2 (
// Equation(s):
// \bus|bb_master|fifo_queue|rp[0]~2_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp[1]~0_combout ))) # (!\bus|bb_master|fifo_queue|rp [0] & ((!\bus|bb_master|fifo_queue|rp[1]~0_combout ) # (!\rstn~input_o )))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|rp [0]),
	.datad(\bus|bb_master|fifo_queue|rp[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|rp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[0]~2 .lut_mask = 16'hF50F;
defparam \bus|bb_master|fifo_queue|rp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas \bus|bb_master|fifo_queue|rp[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|rp[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|rp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|rp[0] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|rp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~0_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [2] & \bus|bb_master|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~0 .lut_mask = 16'h3300;
defparam \bus|bb_master|uart_module|receiver|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~1_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & (\bus|bb_master|uart_module|receiver|Selector3~0_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [1] & 
// !\bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~1 .lut_mask = 16'h0008;
defparam \bus|bb_master|uart_module|receiver|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[24]~0 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[24]~0_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~1_combout  & ((\bus|bb_master|uart_module|receiver|rx_sync~q ))) # (!\bus|bb_master|uart_module|receiver|Decoder0~1_combout  & 
// (\bus|bb_master|uart_module|receiver|temp_data [24]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~1_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [24]),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[24]~0 .lut_mask = 16'hFC30;
defparam \bus|bb_master|uart_module|receiver|temp_data[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \bus|bb_master|uart_module|receiver|temp_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[24]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[24] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneive_lcell_comb \bus|bb_master|fifo_din~0 (
// Equation(s):
// \bus|bb_master|fifo_din~0_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [24]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~0 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \bus|bb_master|fifo_din[4]~1 (
// Equation(s):
// \bus|bb_master|fifo_din[4]~1_combout  = ((\bus|bb_master|uart_module|receiver|ready~q  & !\bus|bb_master|prev_u_ready~q )) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|ready~q ),
	.datad(\bus|bb_master|prev_u_ready~q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din[4]~1 .lut_mask = 16'h55F5;
defparam \bus|bb_master|fifo_din[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N1
dffeas \bus|bb_master|fifo_din[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[24] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~188 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~188_combout  = (\rstn~input_o  & \bus|bb_master|fifo_enq~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|fifo_enq~q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~188_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~188 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_queue|queue~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~191 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~191_combout  = (\bus|bb_master|fifo_queue|queue~188_combout  & (\bus|bb_master|fifo_queue|wp [0] & ((\bus|bb_master|fifo_queue|always0~1_combout ) # (\bus|bb_master|fifo_queue|always0~0_combout ))))

	.dataa(\bus|bb_master|fifo_queue|queue~188_combout ),
	.datab(\bus|bb_master|fifo_queue|always0~1_combout ),
	.datac(\bus|bb_master|fifo_queue|wp [0]),
	.datad(\bus|bb_master|fifo_queue|always0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~191_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~191 .lut_mask = 16'hA080;
defparam \bus|bb_master|fifo_queue|queue~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~195 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~195_combout  = (!\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~191_combout  & !\bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~191_combout ),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~195_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~195 .lut_mask = 16'h0050;
defparam \bus|bb_master|fifo_queue|queue~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N17
dffeas \bus|bb_master|fifo_queue|queue~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~45 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~198 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~198_combout  = (\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~191_combout  & !\bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~191_combout ),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~198_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~198 .lut_mask = 16'h00A0;
defparam \bus|bb_master|fifo_queue|queue~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N27
dffeas \bus|bb_master|fifo_queue|queue~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~91 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~189 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~189_combout  = (\bus|bb_master|fifo_queue|queue~188_combout  & (!\bus|bb_master|fifo_queue|wp [0] & ((\bus|bb_master|fifo_queue|always0~1_combout ) # (\bus|bb_master|fifo_queue|always0~0_combout ))))

	.dataa(\bus|bb_master|fifo_queue|queue~188_combout ),
	.datab(\bus|bb_master|fifo_queue|always0~1_combout ),
	.datac(\bus|bb_master|fifo_queue|wp [0]),
	.datad(\bus|bb_master|fifo_queue|always0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~189_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~189 .lut_mask = 16'h0A08;
defparam \bus|bb_master|fifo_queue|queue~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~197 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~197_combout  = (!\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~189_combout  & !\bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~189_combout ),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~197_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~197 .lut_mask = 16'h0044;
defparam \bus|bb_master|fifo_queue|queue~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N3
dffeas \bus|bb_master|fifo_queue|queue~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~22 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~196 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~196_combout  = (\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~189_combout  & !\bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~189_combout ),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~196_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~196 .lut_mask = 16'h0088;
defparam \bus|bb_master|fifo_queue|queue~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N25
dffeas \bus|bb_master|fifo_queue|queue~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~68 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~186 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~186_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~68_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~22_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~22_q ),
	.datad(\bus|bb_master|fifo_queue|queue~68_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~186_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~186 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~187 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~187_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~186_combout  & ((\bus|bb_master|fifo_queue|queue~91_q ))) # (!\bus|bb_master|fifo_queue|queue~186_combout  & 
// (\bus|bb_master|fifo_queue|queue~45_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~186_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~45_q ),
	.datac(\bus|bb_master|fifo_queue|queue~91_q ),
	.datad(\bus|bb_master|fifo_queue|queue~186_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~187_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~187 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~190 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~190_combout  = (\bus|bb_master|fifo_queue|queue~189_combout  & (\bus|bb_master|fifo_queue|wp [1] & \bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|queue~189_combout ),
	.datab(\bus|bb_master|fifo_queue|wp [1]),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~190_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~190 .lut_mask = 16'h8800;
defparam \bus|bb_master|fifo_queue|queue~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \bus|bb_master|fifo_queue|queue~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~160 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~194 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~194_combout  = (\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~191_combout  & \bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~191_combout ),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~194_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~194 .lut_mask = 16'hA000;
defparam \bus|bb_master|fifo_queue|queue~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \bus|bb_master|fifo_queue|queue~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~183 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~193 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~193_combout  = (!\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~189_combout  & \bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~189_combout ),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~193_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~193 .lut_mask = 16'h4400;
defparam \bus|bb_master|fifo_queue|queue~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N3
dffeas \bus|bb_master|fifo_queue|queue~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~114 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~192 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~192_combout  = (!\bus|bb_master|fifo_queue|wp [1] & (\bus|bb_master|fifo_queue|queue~191_combout  & \bus|bb_master|fifo_queue|wp [2]))

	.dataa(\bus|bb_master|fifo_queue|wp [1]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~191_combout ),
	.datad(\bus|bb_master|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~192_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~192 .lut_mask = 16'h5000;
defparam \bus|bb_master|fifo_queue|queue~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \bus|bb_master|fifo_queue|queue~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~137 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~184 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~184_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~137_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~114_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~114_q ),
	.datad(\bus|bb_master|fifo_queue|queue~137_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~184_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~184 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~185 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~185_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~184_combout  & ((\bus|bb_master|fifo_queue|queue~183_q ))) # (!\bus|bb_master|fifo_queue|queue~184_combout  & 
// (\bus|bb_master|fifo_queue|queue~160_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~184_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~160_q ),
	.datac(\bus|bb_master|fifo_queue|queue~183_q ),
	.datad(\bus|bb_master|fifo_queue|queue~184_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~185_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~185 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \bus|bb_master|dmode~0 (
// Equation(s):
// \bus|bb_master|dmode~0_combout  = (\rstn~input_o  & ((\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~185_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~187_combout ))))

	.dataa(\bus|bb_master|fifo_queue|queue~187_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|fifo_queue|queue~185_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|dmode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|dmode~0 .lut_mask = 16'hC088;
defparam \bus|bb_master|dmode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneive_lcell_comb \bus|bb_master|dwdata[1]~0 (
// Equation(s):
// \bus|bb_master|dwdata[1]~0_combout  = ((!\bus|bb_master|master|state.IDLE~q  & \bus|bb_master|fifo_deq~0_combout )) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\bus|bb_master|master|state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|fifo_deq~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|dwdata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|dwdata[1]~0 .lut_mask = 16'h3F0F;
defparam \bus|bb_master|dwdata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N15
dffeas \bus|bb_master|dmode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|dmode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dmode .is_wysiwyg = "true";
defparam \bus|bb_master|dmode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \bus|bb_master|master|mode~1 (
// Equation(s):
// \bus|bb_master|master|mode~1_combout  = (\rstn~input_o  & \bus|bb_master|dmode~q )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dmode~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|mode~1 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \bus|bb_master|master|mode~0 (
// Equation(s):
// \bus|bb_master|master|mode~0_combout  = ((!\bus|bb_master|master|state.IDLE~q  & \bus|bb_master|dvalid~q )) # (!\rstn~input_o )

	.dataa(\bus|bb_master|master|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dvalid~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|mode~0 .lut_mask = 16'h7733;
defparam \bus|bb_master|master|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \bus|bb_master|master|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|mode .is_wysiwyg = "true";
defparam \bus|bb_master|master|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \bus|bus|mctrl_mux|dout[1]~1 (
// Equation(s):
// \bus|bus|mctrl_mux|dout[1]~1_combout  = (\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|mode~q ))) # (!\bus|bus|bus_arbiter|state.M2~q  & (\bus|master1|mode~q ))

	.dataa(\bus|bus|bus_arbiter|state.M2~q ),
	.datab(gnd),
	.datac(\bus|master1|mode~q ),
	.datad(\bus|bb_master|master|mode~q ),
	.cin(gnd),
	.combout(\bus|bus|mctrl_mux|dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|mctrl_mux|dout[1]~1 .lut_mask = 16'hFA50;
defparam \bus|bus|mctrl_mux|dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \bus|slave1|sp|mode~0 (
// Equation(s):
// \bus|slave1|sp|mode~0_combout  = (\bus|bus|decoder|mvalid_decoder|out1~0_combout  & ((\bus|slave1|sp|state.IDLE~q  & ((\bus|slave1|sp|mode~q ))) # (!\bus|slave1|sp|state.IDLE~q  & (\bus|bus|mctrl_mux|dout[1]~1_combout )))) # 
// (!\bus|bus|decoder|mvalid_decoder|out1~0_combout  & (((\bus|slave1|sp|mode~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\bus|bus|mctrl_mux|dout[1]~1_combout ),
	.datac(\bus|slave1|sp|mode~q ),
	.datad(\bus|slave1|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|mode~0 .lut_mask = 16'hF0D8;
defparam \bus|slave1|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \bus|slave1|sp|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|mode .is_wysiwyg = "true";
defparam \bus|slave1|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \bus|slave1|sp|Equal1~1 (
// Equation(s):
// \bus|slave1|sp|Equal1~1_combout  = (!\bus|slave1|sp|counter [1] & (!\bus|slave1|sp|counter [0] & \bus|slave1|sp|counter [2]))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(gnd),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal1~1 .lut_mask = 16'h0500;
defparam \bus|slave1|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \bus|slave1|sp|Selector3~0 (
// Equation(s):
// \bus|slave1|sp|Selector3~0_combout  = (\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & (\bus|slave1|sp|state.ADDR~q  & \bus|slave1|sp|Equal1~1_combout )))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|slave1|sp|state.ADDR~q ),
	.datad(\bus|slave1|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector3~0 .lut_mask = 16'h8000;
defparam \bus|slave1|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \bus|slave1|sp|Selector3~1 (
// Equation(s):
// \bus|slave1|sp|Selector3~1_combout  = (\bus|slave1|sp|Equal2~1_combout  & (\bus|slave1|sp|Selector3~0_combout  & ((\bus|slave1|sp|mode~q )))) # (!\bus|slave1|sp|Equal2~1_combout  & ((\bus|slave1|sp|state.WDATA~q ) # ((\bus|slave1|sp|Selector3~0_combout  & 
// \bus|slave1|sp|mode~q ))))

	.dataa(\bus|slave1|sp|Equal2~1_combout ),
	.datab(\bus|slave1|sp|Selector3~0_combout ),
	.datac(\bus|slave1|sp|state.WDATA~q ),
	.datad(\bus|slave1|sp|mode~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector3~1 .lut_mask = 16'hDC50;
defparam \bus|slave1|sp|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \bus|slave1|sp|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.WDATA .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \bus|slave1|sp|Selector4~0 (
// Equation(s):
// \bus|slave1|sp|Selector4~0_combout  = (\bus|slave1|sp|Equal2~1_combout  & ((\bus|slave1|sp|state.WDATA~q ) # ((!\bus|slave1|sp|mode~q  & \bus|slave1|sp|Selector3~0_combout )))) # (!\bus|slave1|sp|Equal2~1_combout  & (!\bus|slave1|sp|mode~q  & 
// (\bus|slave1|sp|Selector3~0_combout )))

	.dataa(\bus|slave1|sp|Equal2~1_combout ),
	.datab(\bus|slave1|sp|mode~q ),
	.datac(\bus|slave1|sp|Selector3~0_combout ),
	.datad(\bus|slave1|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector4~0 .lut_mask = 16'hBA30;
defparam \bus|slave1|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \bus|slave1|sp|state.SREADY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.SREADY .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \bus|slave1|sp|Selector16~0 (
// Equation(s):
// \bus|slave1|sp|Selector16~0_combout  = (\bus|slave1|sp|smemren~q  & ((\bus|slave1|sp|state.IDLE~q ) # ((\bus|slave1|sp|state.SREADY~q )))) # (!\bus|slave1|sp|smemren~q  & (((!\bus|slave1|sp|mode~q  & \bus|slave1|sp|state.SREADY~q ))))

	.dataa(\bus|slave1|sp|state.IDLE~q ),
	.datab(\bus|slave1|sp|mode~q ),
	.datac(\bus|slave1|sp|smemren~q ),
	.datad(\bus|slave1|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector16~0 .lut_mask = 16'hF3A0;
defparam \bus|slave1|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \bus|slave1|sp|smemren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemren .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \bus|slave1|sm|ren_prev~0 (
// Equation(s):
// \bus|slave1|sm|ren_prev~0_combout  = (\rstn~input_o  & \bus|slave1|sp|smemren~q )

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sp|smemren~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|ren_prev~0 .lut_mask = 16'hAA00;
defparam \bus|slave1|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \bus|slave1|sm|ren_prev (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|ren_prev .is_wysiwyg = "true";
defparam \bus|slave1|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \bus|slave1|sm|rvalid~0 (
// Equation(s):
// \bus|slave1|sm|rvalid~0_combout  = (\bus|slave1|sp|smemren~q  & \bus|slave1|sm|ren_prev~q )

	.dataa(gnd),
	.datab(\bus|slave1|sp|smemren~q ),
	.datac(gnd),
	.datad(\bus|slave1|sm|ren_prev~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|rvalid~0 .lut_mask = 16'hCC00;
defparam \bus|slave1|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \bus|slave1|sm|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|rvalid .is_wysiwyg = "true";
defparam \bus|slave1|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \bus|slave1|sp|Selector6~0 (
// Equation(s):
// \bus|slave1|sp|Selector6~0_combout  = (\bus|slave1|sm|rvalid~q  & (!\bus|slave1|sp|mode~q  & ((\bus|slave1|sp|state.SREADY~q )))) # (!\bus|slave1|sm|rvalid~q  & ((\bus|slave1|sp|state.RVALID~q ) # ((!\bus|slave1|sp|mode~q  & \bus|slave1|sp|state.SREADY~q 
// ))))

	.dataa(\bus|slave1|sm|rvalid~q ),
	.datab(\bus|slave1|sp|mode~q ),
	.datac(\bus|slave1|sp|state.RVALID~q ),
	.datad(\bus|slave1|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector6~0 .lut_mask = 16'h7350;
defparam \bus|slave1|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \bus|slave1|sp|state.RVALID (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.RVALID .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \bus|slave1|sp|counter[7]~16 (
// Equation(s):
// \bus|slave1|sp|counter[7]~16_combout  = (!\bus|bus|decoder|mvalid_decoder|out1~0_combout  & ((\bus|slave1|sp|state.ADDR~q ) # ((\bus|slave1|sp|state.WDATA~q ) # (!\bus|slave1|sp|state.IDLE~q ))))

	.dataa(\bus|slave1|sp|state.ADDR~q ),
	.datab(\bus|slave1|sp|state.IDLE~q ),
	.datac(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\bus|slave1|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|counter[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|counter[7]~16 .lut_mask = 16'h0F0B;
defparam \bus|slave1|sp|counter[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \bus|slave1|sp|counter[7]~17 (
// Equation(s):
// \bus|slave1|sp|counter[7]~17_combout  = ((!\bus|slave1|sp|state.RVALID~q  & (!\bus|slave1|sp|state.SREADY~q  & !\bus|slave1|sp|counter[7]~16_combout ))) # (!\rstn~input_o )

	.dataa(\bus|slave1|sp|state.RVALID~q ),
	.datab(\bus|slave1|sp|state.SREADY~q ),
	.datac(\bus|slave1|sp|counter[7]~16_combout ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus|slave1|sp|counter[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|counter[7]~17 .lut_mask = 16'h01FF;
defparam \bus|slave1|sp|counter[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \bus|slave1|sp|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[4] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \bus|slave1|sp|counter[5]~22 (
// Equation(s):
// \bus|slave1|sp|counter[5]~22_combout  = (\bus|slave1|sp|counter [5] & (!\bus|slave1|sp|counter[4]~21 )) # (!\bus|slave1|sp|counter [5] & ((\bus|slave1|sp|counter[4]~21 ) # (GND)))
// \bus|slave1|sp|counter[5]~23  = CARRY((!\bus|slave1|sp|counter[4]~21 ) # (!\bus|slave1|sp|counter [5]))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[4]~21 ),
	.combout(\bus|slave1|sp|counter[5]~22_combout ),
	.cout(\bus|slave1|sp|counter[5]~23 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[5]~22 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sp|counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \bus|slave1|sp|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[5] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \bus|slave1|sp|counter[6]~24 (
// Equation(s):
// \bus|slave1|sp|counter[6]~24_combout  = (\bus|slave1|sp|counter [6] & (\bus|slave1|sp|counter[5]~23  $ (GND))) # (!\bus|slave1|sp|counter [6] & (!\bus|slave1|sp|counter[5]~23  & VCC))
// \bus|slave1|sp|counter[6]~25  = CARRY((\bus|slave1|sp|counter [6] & !\bus|slave1|sp|counter[5]~23 ))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[5]~23 ),
	.combout(\bus|slave1|sp|counter[6]~24_combout ),
	.cout(\bus|slave1|sp|counter[6]~25 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[6]~24 .lut_mask = 16'hC30C;
defparam \bus|slave1|sp|counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \bus|slave1|sp|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[6] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \bus|slave1|sp|counter[7]~26 (
// Equation(s):
// \bus|slave1|sp|counter[7]~26_combout  = \bus|slave1|sp|counter [7] $ (\bus|slave1|sp|counter[6]~25 )

	.dataa(\bus|slave1|sp|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|slave1|sp|counter[6]~25 ),
	.combout(\bus|slave1|sp|counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|counter[7]~26 .lut_mask = 16'h5A5A;
defparam \bus|slave1|sp|counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \bus|slave1|sp|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[7] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \bus|slave1|sp|Equal1~0 (
// Equation(s):
// \bus|slave1|sp|Equal1~0_combout  = (!\bus|slave1|sp|counter [6] & (!\bus|slave1|sp|counter [5] & (!\bus|slave1|sp|counter [7] & !\bus|slave1|sp|counter [4])))

	.dataa(\bus|slave1|sp|counter [6]),
	.datab(\bus|slave1|sp|counter [5]),
	.datac(\bus|slave1|sp|counter [7]),
	.datad(\bus|slave1|sp|counter [4]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \bus|slave1|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \bus|slave1|sp|Equal2~0 (
// Equation(s):
// \bus|slave1|sp|Equal2~0_combout  = (\bus|slave1|sp|counter [1] & (\bus|slave1|sp|counter [0] & \bus|slave1|sp|counter [2]))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(gnd),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal2~0 .lut_mask = 16'hA000;
defparam \bus|slave1|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \bus|slave1|sp|Selector0~0 (
// Equation(s):
// \bus|slave1|sp|Selector0~0_combout  = (!\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & (\bus|slave1|sp|state.RDATA~q  & \bus|slave1|sp|Equal2~0_combout )))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|slave1|sp|state.RDATA~q ),
	.datad(\bus|slave1|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector0~0 .lut_mask = 16'h4000;
defparam \bus|slave1|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \bus|slave1|sp|state~13 (
// Equation(s):
// \bus|slave1|sp|state~13_combout  = ((\bus|slave1|sp|mode~q  & \bus|slave1|sp|state.SREADY~q )) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus|slave1|sp|mode~q ),
	.datac(gnd),
	.datad(\bus|slave1|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|state~13 .lut_mask = 16'hDD55;
defparam \bus|slave1|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \bus|slave1|sp|state~14 (
// Equation(s):
// \bus|slave1|sp|state~14_combout  = (!\bus|slave1|sp|Selector0~0_combout  & (!\bus|slave1|sp|state~13_combout  & ((\bus|bus|decoder|mvalid_decoder|out1~0_combout ) # (\bus|slave1|sp|state.IDLE~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\bus|slave1|sp|Selector0~0_combout ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|slave1|sp|state~13_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|state~14 .lut_mask = 16'h0032;
defparam \bus|slave1|sp|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \bus|slave1|sp|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.IDLE .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \bus|slave1|sp|Equal1~2 (
// Equation(s):
// \bus|slave1|sp|Equal1~2_combout  = (\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~1_combout  & \bus|slave1|sp|Equal1~0_combout ))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~1_combout ),
	.datac(gnd),
	.datad(\bus|slave1|sp|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal1~2 .lut_mask = 16'h8800;
defparam \bus|slave1|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \bus|slave1|sp|Selector1~0 (
// Equation(s):
// \bus|slave1|sp|Selector1~0_combout  = (\bus|slave1|sp|state.IDLE~q  & (((\bus|slave1|sp|state.ADDR~q  & !\bus|slave1|sp|Equal1~2_combout )))) # (!\bus|slave1|sp|state.IDLE~q  & ((\bus|bus|decoder|mvalid_decoder|out1~0_combout ) # 
// ((\bus|slave1|sp|state.ADDR~q  & !\bus|slave1|sp|Equal1~2_combout ))))

	.dataa(\bus|slave1|sp|state.IDLE~q ),
	.datab(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datac(\bus|slave1|sp|state.ADDR~q ),
	.datad(\bus|slave1|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector1~0 .lut_mask = 16'h44F4;
defparam \bus|slave1|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \bus|slave1|sp|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.ADDR .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \bus|slave1|sp|counter[7]~14 (
// Equation(s):
// \bus|slave1|sp|counter[7]~14_combout  = (\rstn~input_o  & (((!\bus|slave1|sp|Equal1~2_combout ) # (!\bus|slave1|sp|state.IDLE~q )) # (!\bus|slave1|sp|state.ADDR~q )))

	.dataa(\rstn~input_o ),
	.datab(\bus|slave1|sp|state.ADDR~q ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|slave1|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|counter[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|counter[7]~14 .lut_mask = 16'h2AAA;
defparam \bus|slave1|sp|counter[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \bus|slave1|sp|counter[7]~15 (
// Equation(s):
// \bus|slave1|sp|counter[7]~15_combout  = ((!\bus|slave1|sp|state.ADDR~q  & (\bus|slave1|sp|state.IDLE~q  & \bus|slave1|sp|Equal2~1_combout ))) # (!\bus|slave1|sp|counter[7]~14_combout )

	.dataa(\bus|slave1|sp|counter[7]~14_combout ),
	.datab(\bus|slave1|sp|state.ADDR~q ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|slave1|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|counter[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|counter[7]~15 .lut_mask = 16'h7555;
defparam \bus|slave1|sp|counter[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \bus|slave1|sp|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[0] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \bus|slave1|sp|counter[1]~10 (
// Equation(s):
// \bus|slave1|sp|counter[1]~10_combout  = (\bus|slave1|sp|counter [1] & (!\bus|slave1|sp|counter[0]~9 )) # (!\bus|slave1|sp|counter [1] & ((\bus|slave1|sp|counter[0]~9 ) # (GND)))
// \bus|slave1|sp|counter[1]~11  = CARRY((!\bus|slave1|sp|counter[0]~9 ) # (!\bus|slave1|sp|counter [1]))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[0]~9 ),
	.combout(\bus|slave1|sp|counter[1]~10_combout ),
	.cout(\bus|slave1|sp|counter[1]~11 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[1]~10 .lut_mask = 16'h5A5F;
defparam \bus|slave1|sp|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \bus|slave1|sp|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[1] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \bus|slave1|sp|counter[2]~12 (
// Equation(s):
// \bus|slave1|sp|counter[2]~12_combout  = (\bus|slave1|sp|counter [2] & (\bus|slave1|sp|counter[1]~11  $ (GND))) # (!\bus|slave1|sp|counter [2] & (!\bus|slave1|sp|counter[1]~11  & VCC))
// \bus|slave1|sp|counter[2]~13  = CARRY((\bus|slave1|sp|counter [2] & !\bus|slave1|sp|counter[1]~11 ))

	.dataa(\bus|slave1|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sp|counter[1]~11 ),
	.combout(\bus|slave1|sp|counter[2]~12_combout ),
	.cout(\bus|slave1|sp|counter[2]~13 ));
// synopsys translate_off
defparam \bus|slave1|sp|counter[2]~12 .lut_mask = 16'hA50A;
defparam \bus|slave1|sp|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \bus|slave1|sp|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[2] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \bus|slave1|sp|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sp|counter[7]~15_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sp|counter[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|counter[3] .is_wysiwyg = "true";
defparam \bus|slave1|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \bus|slave1|sp|Equal2~1 (
// Equation(s):
// \bus|slave1|sp|Equal2~1_combout  = (!\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & \bus|slave1|sp|Equal2~0_combout ))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(gnd),
	.datad(\bus|slave1|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal2~1 .lut_mask = 16'h4400;
defparam \bus|slave1|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \bus|slave1|sp|Selector2~0 (
// Equation(s):
// \bus|slave1|sp|Selector2~0_combout  = (\bus|slave1|sp|Equal2~1_combout  & (\bus|slave1|sm|rvalid~q  & ((\bus|slave1|sp|state.RVALID~q )))) # (!\bus|slave1|sp|Equal2~1_combout  & ((\bus|slave1|sp|state.RDATA~q ) # ((\bus|slave1|sm|rvalid~q  & 
// \bus|slave1|sp|state.RVALID~q ))))

	.dataa(\bus|slave1|sp|Equal2~1_combout ),
	.datab(\bus|slave1|sm|rvalid~q ),
	.datac(\bus|slave1|sp|state.RDATA~q ),
	.datad(\bus|slave1|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector2~0 .lut_mask = 16'hDC50;
defparam \bus|slave1|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \bus|slave1|sp|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|state.RDATA .is_wysiwyg = "true";
defparam \bus|slave1|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \bus|slave1|sp|Selector15~0 (
// Equation(s):
// \bus|slave1|sp|Selector15~0_combout  = (\bus|slave1|sp|state.RDATA~q ) # ((\bus|slave1|sp|svalid~q  & \bus|slave1|sp|state.RVALID~q ))

	.dataa(gnd),
	.datab(\bus|slave1|sp|state.RDATA~q ),
	.datac(\bus|slave1|sp|svalid~q ),
	.datad(\bus|slave1|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector15~0 .lut_mask = 16'hFCCC;
defparam \bus|slave1|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \bus|slave1|sp|svalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|svalid .is_wysiwyg = "true";
defparam \bus|slave1|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \bus|slave2|sp|mode~0 (
// Equation(s):
// \bus|slave2|sp|mode~0_combout  = (\bus|bus|decoder|mvalid_decoder|out2~0_combout  & ((\bus|slave2|sp|state.IDLE~q  & ((\bus|slave2|sp|mode~q ))) # (!\bus|slave2|sp|state.IDLE~q  & (\bus|bus|mctrl_mux|dout[1]~1_combout )))) # 
// (!\bus|bus|decoder|mvalid_decoder|out2~0_combout  & (((\bus|slave2|sp|mode~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\bus|bus|mctrl_mux|dout[1]~1_combout ),
	.datac(\bus|slave2|sp|mode~q ),
	.datad(\bus|slave2|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|mode~0 .lut_mask = 16'hF0D8;
defparam \bus|slave2|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \bus|slave2|sp|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|mode .is_wysiwyg = "true";
defparam \bus|slave2|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \bus|slave2|sp|counter[0]~8 (
// Equation(s):
// \bus|slave2|sp|counter[0]~8_combout  = \bus|slave2|sp|counter [0] $ (VCC)
// \bus|slave2|sp|counter[0]~9  = CARRY(\bus|slave2|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[0]~8_combout ),
	.cout(\bus|slave2|sp|counter[0]~9 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[0]~8 .lut_mask = 16'h33CC;
defparam \bus|slave2|sp|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \bus|slave2|sp|Equal2~0 (
// Equation(s):
// \bus|slave2|sp|Equal2~0_combout  = (\bus|slave2|sp|counter [1] & \bus|slave2|sp|counter [0])

	.dataa(\bus|slave2|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Equal2~0 .lut_mask = 16'hAA00;
defparam \bus|slave2|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \bus|slave2|sp|Equal1~1 (
// Equation(s):
// \bus|slave2|sp|Equal1~1_combout  = (!\bus|slave2|sp|counter [1] & !\bus|slave2|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [1]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Equal1~1 .lut_mask = 16'h0033;
defparam \bus|slave2|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~15 (
// Equation(s):
// \bus|slave2|sp|counter[7]~15_combout  = (\bus|slave2|sp|counter [3] & (((\bus|slave2|sp|Equal1~1_combout  & \bus|slave2|sp|state.ADDR~q )))) # (!\bus|slave2|sp|counter [3] & (\bus|slave2|sp|Equal2~0_combout  & ((!\bus|slave2|sp|state.ADDR~q ))))

	.dataa(\bus|slave2|sp|Equal2~0_combout ),
	.datab(\bus|slave2|sp|Equal1~1_combout ),
	.datac(\bus|slave2|sp|counter [3]),
	.datad(\bus|slave2|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~15 .lut_mask = 16'hC00A;
defparam \bus|slave2|sp|counter[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \bus|slave2|sp|counter[3]~20 (
// Equation(s):
// \bus|slave2|sp|counter[3]~20_combout  = (\bus|slave2|sp|counter [3] & (!\bus|slave2|sp|counter[2]~13 )) # (!\bus|slave2|sp|counter [3] & ((\bus|slave2|sp|counter[2]~13 ) # (GND)))
// \bus|slave2|sp|counter[3]~21  = CARRY((!\bus|slave2|sp|counter[2]~13 ) # (!\bus|slave2|sp|counter [3]))

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[2]~13 ),
	.combout(\bus|slave2|sp|counter[3]~20_combout ),
	.cout(\bus|slave2|sp|counter[3]~21 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[3]~20 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sp|counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \bus|slave2|sp|counter[4]~22 (
// Equation(s):
// \bus|slave2|sp|counter[4]~22_combout  = (\bus|slave2|sp|counter [4] & (\bus|slave2|sp|counter[3]~21  $ (GND))) # (!\bus|slave2|sp|counter [4] & (!\bus|slave2|sp|counter[3]~21  & VCC))
// \bus|slave2|sp|counter[4]~23  = CARRY((\bus|slave2|sp|counter [4] & !\bus|slave2|sp|counter[3]~21 ))

	.dataa(\bus|slave2|sp|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[3]~21 ),
	.combout(\bus|slave2|sp|counter[4]~22_combout ),
	.cout(\bus|slave2|sp|counter[4]~23 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[4]~22 .lut_mask = 16'hA50A;
defparam \bus|slave2|sp|counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~17 (
// Equation(s):
// \bus|slave2|sp|counter[7]~17_combout  = (\bus|bus|decoder|slave_en~q  & (\bus|bus|decoder|ssel [0] & (!\bus|bus|decoder|ssel [1] & \bus|bus|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus|bus|decoder|slave_en~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~17 .lut_mask = 16'h0800;
defparam \bus|slave2|sp|counter[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~18 (
// Equation(s):
// \bus|slave2|sp|counter[7]~18_combout  = (\bus|slave2|sp|counter[7]~17_combout ) # ((\bus|slave2|sp|state.IDLE~q  & (!\bus|slave2|sp|state.WDATA~q  & !\bus|slave2|sp|state.ADDR~q )))

	.dataa(\bus|slave2|sp|state.IDLE~q ),
	.datab(\bus|slave2|sp|counter[7]~17_combout ),
	.datac(\bus|slave2|sp|state.WDATA~q ),
	.datad(\bus|slave2|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~18 .lut_mask = 16'hCCCE;
defparam \bus|slave2|sp|counter[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~19 (
// Equation(s):
// \bus|slave2|sp|counter[7]~19_combout  = ((!\bus|slave2|sp|state.RVALID~q  & (!\bus|slave2|sp|state.SREADY~q  & \bus|slave2|sp|counter[7]~18_combout ))) # (!\rstn~input_o )

	.dataa(\bus|slave2|sp|state.RVALID~q ),
	.datab(\rstn~input_o ),
	.datac(\bus|slave2|sp|state.SREADY~q ),
	.datad(\bus|slave2|sp|counter[7]~18_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~19 .lut_mask = 16'h3733;
defparam \bus|slave2|sp|counter[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \bus|slave2|sp|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[4] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \bus|slave2|sp|counter[5]~24 (
// Equation(s):
// \bus|slave2|sp|counter[5]~24_combout  = (\bus|slave2|sp|counter [5] & (!\bus|slave2|sp|counter[4]~23 )) # (!\bus|slave2|sp|counter [5] & ((\bus|slave2|sp|counter[4]~23 ) # (GND)))
// \bus|slave2|sp|counter[5]~25  = CARRY((!\bus|slave2|sp|counter[4]~23 ) # (!\bus|slave2|sp|counter [5]))

	.dataa(\bus|slave2|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[4]~23 ),
	.combout(\bus|slave2|sp|counter[5]~24_combout ),
	.cout(\bus|slave2|sp|counter[5]~25 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[5]~24 .lut_mask = 16'h5A5F;
defparam \bus|slave2|sp|counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \bus|slave2|sp|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[5] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \bus|slave2|sp|counter[6]~26 (
// Equation(s):
// \bus|slave2|sp|counter[6]~26_combout  = (\bus|slave2|sp|counter [6] & (\bus|slave2|sp|counter[5]~25  $ (GND))) # (!\bus|slave2|sp|counter [6] & (!\bus|slave2|sp|counter[5]~25  & VCC))
// \bus|slave2|sp|counter[6]~27  = CARRY((\bus|slave2|sp|counter [6] & !\bus|slave2|sp|counter[5]~25 ))

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[5]~25 ),
	.combout(\bus|slave2|sp|counter[6]~26_combout ),
	.cout(\bus|slave2|sp|counter[6]~27 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[6]~26 .lut_mask = 16'hC30C;
defparam \bus|slave2|sp|counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \bus|slave2|sp|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[6] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~28 (
// Equation(s):
// \bus|slave2|sp|counter[7]~28_combout  = \bus|slave2|sp|counter[6]~27  $ (\bus|slave2|sp|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [7]),
	.cin(\bus|slave2|sp|counter[6]~27 ),
	.combout(\bus|slave2|sp|counter[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~28 .lut_mask = 16'h0FF0;
defparam \bus|slave2|sp|counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \bus|slave2|sp|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[7] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \bus|slave2|sp|Equal1~0 (
// Equation(s):
// \bus|slave2|sp|Equal1~0_combout  = (!\bus|slave2|sp|counter [5] & (!\bus|slave2|sp|counter [7] & (!\bus|slave2|sp|counter [6] & !\bus|slave2|sp|counter [4])))

	.dataa(\bus|slave2|sp|counter [5]),
	.datab(\bus|slave2|sp|counter [7]),
	.datac(\bus|slave2|sp|counter [6]),
	.datad(\bus|slave2|sp|counter [4]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \bus|slave2|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~14 (
// Equation(s):
// \bus|slave2|sp|counter[7]~14_combout  = (\bus|slave2|sp|counter [2] & (\bus|slave2|sp|state.IDLE~q  & \bus|slave2|sp|Equal1~0_combout ))

	.dataa(\bus|slave2|sp|counter [2]),
	.datab(\bus|slave2|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\bus|slave2|sp|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~14 .lut_mask = 16'h8800;
defparam \bus|slave2|sp|counter[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \bus|slave2|sp|counter[7]~16 (
// Equation(s):
// \bus|slave2|sp|counter[7]~16_combout  = ((\bus|slave2|sp|counter[7]~15_combout  & \bus|slave2|sp|counter[7]~14_combout )) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter[7]~15_combout ),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|counter[7]~14_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|counter[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|counter[7]~16 .lut_mask = 16'hCF0F;
defparam \bus|slave2|sp|counter[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \bus|slave2|sp|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[0] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \bus|slave2|sp|counter[1]~10 (
// Equation(s):
// \bus|slave2|sp|counter[1]~10_combout  = (\bus|slave2|sp|counter [1] & (!\bus|slave2|sp|counter[0]~9 )) # (!\bus|slave2|sp|counter [1] & ((\bus|slave2|sp|counter[0]~9 ) # (GND)))
// \bus|slave2|sp|counter[1]~11  = CARRY((!\bus|slave2|sp|counter[0]~9 ) # (!\bus|slave2|sp|counter [1]))

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[0]~9 ),
	.combout(\bus|slave2|sp|counter[1]~10_combout ),
	.cout(\bus|slave2|sp|counter[1]~11 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[1]~10 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sp|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \bus|slave2|sp|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[1] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \bus|slave2|sp|counter[2]~12 (
// Equation(s):
// \bus|slave2|sp|counter[2]~12_combout  = (\bus|slave2|sp|counter [2] & (\bus|slave2|sp|counter[1]~11  $ (GND))) # (!\bus|slave2|sp|counter [2] & (!\bus|slave2|sp|counter[1]~11  & VCC))
// \bus|slave2|sp|counter[2]~13  = CARRY((\bus|slave2|sp|counter [2] & !\bus|slave2|sp|counter[1]~11 ))

	.dataa(\bus|slave2|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sp|counter[1]~11 ),
	.combout(\bus|slave2|sp|counter[2]~12_combout ),
	.cout(\bus|slave2|sp|counter[2]~13 ));
// synopsys translate_off
defparam \bus|slave2|sp|counter[2]~12 .lut_mask = 16'hA50A;
defparam \bus|slave2|sp|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \bus|slave2|sp|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[2] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \bus|slave2|sp|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sp|counter[7]~16_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sp|counter[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|counter[3] .is_wysiwyg = "true";
defparam \bus|slave2|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \bus|slave2|sp|Equal1~2 (
// Equation(s):
// \bus|slave2|sp|Equal1~2_combout  = (\bus|slave2|sp|counter [3] & (\bus|slave2|sp|Equal1~0_combout  & (\bus|slave2|sp|Equal1~1_combout  & \bus|slave2|sp|counter [2])))

	.dataa(\bus|slave2|sp|counter [3]),
	.datab(\bus|slave2|sp|Equal1~0_combout ),
	.datac(\bus|slave2|sp|Equal1~1_combout ),
	.datad(\bus|slave2|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Equal1~2 .lut_mask = 16'h8000;
defparam \bus|slave2|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \bus|slave2|sp|Selector1~0 (
// Equation(s):
// \bus|slave2|sp|Selector1~0_combout  = (\bus|bus|decoder|mvalid_decoder|out2~0_combout  & (((!\bus|slave2|sp|Equal1~2_combout  & \bus|slave2|sp|state.ADDR~q )) # (!\bus|slave2|sp|state.IDLE~q ))) # (!\bus|bus|decoder|mvalid_decoder|out2~0_combout  & 
// (!\bus|slave2|sp|Equal1~2_combout  & (\bus|slave2|sp|state.ADDR~q )))

	.dataa(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\bus|slave2|sp|Equal1~2_combout ),
	.datac(\bus|slave2|sp|state.ADDR~q ),
	.datad(\bus|slave2|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector1~0 .lut_mask = 16'h30BA;
defparam \bus|slave2|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \bus|slave2|sp|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.ADDR .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \bus|slave2|sp|Selector3~0 (
// Equation(s):
// \bus|slave2|sp|Selector3~0_combout  = (\bus|slave2|sp|state.ADDR~q  & \bus|slave2|sp|Equal1~2_combout )

	.dataa(\bus|slave2|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave2|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector3~0 .lut_mask = 16'hAA00;
defparam \bus|slave2|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \bus|slave2|sp|Equal2~1 (
// Equation(s):
// \bus|slave2|sp|Equal2~1_combout  = (!\bus|slave2|sp|counter [3] & (\bus|slave2|sp|Equal1~0_combout  & (\bus|slave2|sp|Equal2~0_combout  & \bus|slave2|sp|counter [2])))

	.dataa(\bus|slave2|sp|counter [3]),
	.datab(\bus|slave2|sp|Equal1~0_combout ),
	.datac(\bus|slave2|sp|Equal2~0_combout ),
	.datad(\bus|slave2|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Equal2~1 .lut_mask = 16'h4000;
defparam \bus|slave2|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \bus|slave2|sp|Selector3~1 (
// Equation(s):
// \bus|slave2|sp|Selector3~1_combout  = (\bus|slave2|sp|mode~q  & ((\bus|slave2|sp|Selector3~0_combout ) # ((\bus|slave2|sp|state.WDATA~q  & !\bus|slave2|sp|Equal2~1_combout )))) # (!\bus|slave2|sp|mode~q  & (((\bus|slave2|sp|state.WDATA~q  & 
// !\bus|slave2|sp|Equal2~1_combout ))))

	.dataa(\bus|slave2|sp|mode~q ),
	.datab(\bus|slave2|sp|Selector3~0_combout ),
	.datac(\bus|slave2|sp|state.WDATA~q ),
	.datad(\bus|slave2|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector3~1 .lut_mask = 16'h88F8;
defparam \bus|slave2|sp|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \bus|slave2|sp|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.WDATA .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \bus|slave2|sp|Selector4~0 (
// Equation(s):
// \bus|slave2|sp|Selector4~0_combout  = (\bus|slave2|sp|state.WDATA~q  & ((\bus|slave2|sp|Equal2~1_combout ) # ((\bus|slave2|sp|Selector3~0_combout  & !\bus|slave2|sp|mode~q )))) # (!\bus|slave2|sp|state.WDATA~q  & (\bus|slave2|sp|Selector3~0_combout  & 
// (!\bus|slave2|sp|mode~q )))

	.dataa(\bus|slave2|sp|state.WDATA~q ),
	.datab(\bus|slave2|sp|Selector3~0_combout ),
	.datac(\bus|slave2|sp|mode~q ),
	.datad(\bus|slave2|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector4~0 .lut_mask = 16'hAE0C;
defparam \bus|slave2|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \bus|slave2|sp|state.SREADY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.SREADY .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \bus|slave2|sp|Selector16~0 (
// Equation(s):
// \bus|slave2|sp|Selector16~0_combout  = (\bus|slave2|sp|state.SREADY~q  & (((\bus|slave2|sp|smemren~q )) # (!\bus|slave2|sp|mode~q ))) # (!\bus|slave2|sp|state.SREADY~q  & (((\bus|slave2|sp|smemren~q  & \bus|slave2|sp|state.IDLE~q ))))

	.dataa(\bus|slave2|sp|mode~q ),
	.datab(\bus|slave2|sp|state.SREADY~q ),
	.datac(\bus|slave2|sp|smemren~q ),
	.datad(\bus|slave2|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector16~0 .lut_mask = 16'hF4C4;
defparam \bus|slave2|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \bus|slave2|sp|smemren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemren .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \bus|slave2|sm|ren_prev~0 (
// Equation(s):
// \bus|slave2|sm|ren_prev~0_combout  = (\rstn~input_o  & \bus|slave2|sp|smemren~q )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|smemren~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|ren_prev~0 .lut_mask = 16'hCC00;
defparam \bus|slave2|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \bus|slave2|sm|ren_prev (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|ren_prev .is_wysiwyg = "true";
defparam \bus|slave2|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \bus|slave2|sm|rvalid~0 (
// Equation(s):
// \bus|slave2|sm|rvalid~0_combout  = (\bus|slave2|sp|smemren~q  & \bus|slave2|sm|ren_prev~q )

	.dataa(gnd),
	.datab(\bus|slave2|sp|smemren~q ),
	.datac(\bus|slave2|sm|ren_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|rvalid~0 .lut_mask = 16'hC0C0;
defparam \bus|slave2|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \bus|slave2|sm|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|rvalid .is_wysiwyg = "true";
defparam \bus|slave2|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \bus|slave2|sp|Selector6~0 (
// Equation(s):
// \bus|slave2|sp|Selector6~0_combout  = (\bus|slave2|sp|mode~q  & (((\bus|slave2|sp|state.RVALID~q  & !\bus|slave2|sm|rvalid~q )))) # (!\bus|slave2|sp|mode~q  & ((\bus|slave2|sp|state.SREADY~q ) # ((\bus|slave2|sp|state.RVALID~q  & !\bus|slave2|sm|rvalid~q 
// ))))

	.dataa(\bus|slave2|sp|mode~q ),
	.datab(\bus|slave2|sp|state.SREADY~q ),
	.datac(\bus|slave2|sp|state.RVALID~q ),
	.datad(\bus|slave2|sm|rvalid~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector6~0 .lut_mask = 16'h44F4;
defparam \bus|slave2|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \bus|slave2|sp|state.RVALID (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.RVALID .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \bus|slave2|sp|Selector2~0 (
// Equation(s):
// \bus|slave2|sp|Selector2~0_combout  = (\bus|slave2|sp|state.RVALID~q  & ((\bus|slave2|sm|rvalid~q ) # ((\bus|slave2|sp|state.RDATA~q  & !\bus|slave2|sp|Equal2~1_combout )))) # (!\bus|slave2|sp|state.RVALID~q  & (((\bus|slave2|sp|state.RDATA~q  & 
// !\bus|slave2|sp|Equal2~1_combout ))))

	.dataa(\bus|slave2|sp|state.RVALID~q ),
	.datab(\bus|slave2|sm|rvalid~q ),
	.datac(\bus|slave2|sp|state.RDATA~q ),
	.datad(\bus|slave2|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector2~0 .lut_mask = 16'h88F8;
defparam \bus|slave2|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \bus|slave2|sp|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.RDATA .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \bus|slave2|sp|Selector15~0 (
// Equation(s):
// \bus|slave2|sp|Selector15~0_combout  = (\bus|slave2|sp|state.RDATA~q ) # ((\bus|slave2|sp|state.RVALID~q  & \bus|slave2|sp|svalid~q ))

	.dataa(gnd),
	.datab(\bus|slave2|sp|state.RVALID~q ),
	.datac(\bus|slave2|sp|svalid~q ),
	.datad(\bus|slave2|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector15~0 .lut_mask = 16'hFFC0;
defparam \bus|slave2|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \bus|slave2|sp|svalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|svalid .is_wysiwyg = "true";
defparam \bus|slave2|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \bus|bus|rctrl_mux|Mux0~0 (
// Equation(s):
// \bus|bus|rctrl_mux|Mux0~0_combout  = (!\bus|bus|decoder|ssel [1] & ((\bus|bus|decoder|ssel [0] & ((\bus|slave2|sp|svalid~q ))) # (!\bus|bus|decoder|ssel [0] & (\bus|slave1|sp|svalid~q ))))

	.dataa(\bus|slave1|sp|svalid~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|slave2|sp|svalid~q ),
	.cin(gnd),
	.combout(\bus|bus|rctrl_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|rctrl_mux|Mux0~0 .lut_mask = 16'h0E02;
defparam \bus|bus|rctrl_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \bus|bus|rctrl_mux|Mux0~1 (
// Equation(s):
// \bus|bus|rctrl_mux|Mux0~1_combout  = (\bus|bus|rctrl_mux|Mux0~0_combout ) # ((\bus|bb_slave|slave|svalid~q  & \bus|bus|decoder|ssel [1]))

	.dataa(\bus|bus|rctrl_mux|Mux0~0_combout ),
	.datab(\bus|bb_slave|slave|svalid~q ),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|rctrl_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|rctrl_mux|Mux0~1 .lut_mask = 16'hEAEA;
defparam \bus|bus|rctrl_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \bus|master1|Selector19~2 (
// Equation(s):
// \bus|master1|Selector19~2_combout  = (!\bus|master1|mode~q  & \bus|master1|Selector19~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|master1|mode~q ),
	.datad(\bus|master1|Selector19~1_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector19~2 .lut_mask = 16'h0F00;
defparam \bus|master1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \bus|master1|Selector19~3 (
// Equation(s):
// \bus|master1|Selector19~3_combout  = (\bus|master1|Selector19~2_combout ) # ((\bus|master1|state.RDATA~q  & ((!\bus|bus|rctrl_mux|Mux0~1_combout ) # (!\bus|master1|Equal3~1_combout ))))

	.dataa(\bus|master1|Equal3~1_combout ),
	.datab(\bus|bus|rctrl_mux|Mux0~1_combout ),
	.datac(\bus|master1|state.RDATA~q ),
	.datad(\bus|master1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector19~3 .lut_mask = 16'hFF70;
defparam \bus|master1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \bus|master1|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.RDATA .is_wysiwyg = "true";
defparam \bus|master1|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \bus|master1|counter[0]~20 (
// Equation(s):
// \bus|master1|counter[0]~20_combout  = (\bus|master1|state.REQ~q ) # (\bus|master1|state.WAIT~q )

	.dataa(\bus|master1|state.REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|counter[0]~20 .lut_mask = 16'hFFAA;
defparam \bus|master1|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \bus|master1|counter[0]~21 (
// Equation(s):
// \bus|master1|counter[0]~21_combout  = ((!\bus|master1|counter[0]~20_combout  & ((\bus|bus|rctrl_mux|Mux0~1_combout ) # (!\bus|master1|state.RDATA~q )))) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus|master1|state.RDATA~q ),
	.datac(\bus|bus|rctrl_mux|Mux0~1_combout ),
	.datad(\bus|master1|counter[0]~20_combout ),
	.cin(gnd),
	.combout(\bus|master1|counter[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|counter[0]~21 .lut_mask = 16'h55F7;
defparam \bus|master1|counter[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N9
dffeas \bus|master1|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[3] .is_wysiwyg = "true";
defparam \bus|master1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \bus|master1|state~36 (
// Equation(s):
// \bus|master1|state~36_combout  = (\rstn~input_o  & ((\bus|master1|state~31_combout  & (\bus|master1|state~30_combout )) # (!\bus|master1|state~31_combout  & ((\bus|master1|state.ADDR~q )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|master1|state~30_combout ),
	.datac(\bus|master1|state.ADDR~q ),
	.datad(\bus|master1|state~31_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~36 .lut_mask = 16'h88A0;
defparam \bus|master1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas \bus|master1|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.ADDR .is_wysiwyg = "true";
defparam \bus|master1|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \bus|master1|Selector19~0 (
// Equation(s):
// \bus|master1|Selector19~0_combout  = (\bus|master1|counter [2] & (\bus|master1|counter [3] & \bus|master1|state.ADDR~q ))

	.dataa(\bus|master1|counter [2]),
	.datab(gnd),
	.datac(\bus|master1|counter [3]),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector19~0 .lut_mask = 16'hA000;
defparam \bus|master1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \bus|master1|Selector19~1 (
// Equation(s):
// \bus|master1|Selector19~1_combout  = (\bus|master1|Selector19~0_combout  & (!\bus|master1|counter [0] & (!\bus|master1|counter [1] & \bus|master1|Equal0~0_combout )))

	.dataa(\bus|master1|Selector19~0_combout ),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|counter [1]),
	.datad(\bus|master1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector19~1 .lut_mask = 16'h0200;
defparam \bus|master1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \bus|master1|Selector20~0 (
// Equation(s):
// \bus|master1|Selector20~0_combout  = (\bus|master1|Selector19~1_combout  & ((\bus|master1|mode~q ) # ((\bus|master1|state.WDATA~q  & !\bus|master1|Equal3~1_combout )))) # (!\bus|master1|Selector19~1_combout  & (((\bus|master1|state.WDATA~q  & 
// !\bus|master1|Equal3~1_combout ))))

	.dataa(\bus|master1|Selector19~1_combout ),
	.datab(\bus|master1|mode~q ),
	.datac(\bus|master1|state.WDATA~q ),
	.datad(\bus|master1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector20~0 .lut_mask = 16'h88F8;
defparam \bus|master1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \bus|master1|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.WDATA .is_wysiwyg = "true";
defparam \bus|master1|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \bus|master1|Selector8~0 (
// Equation(s):
// \bus|master1|Selector8~0_combout  = (\bus|master1|state.REQ~q  & \bus|master1|mvalid~q )

	.dataa(\bus|master1|state.REQ~q ),
	.datab(gnd),
	.datac(\bus|master1|mvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|master1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector8~0 .lut_mask = 16'hA0A0;
defparam \bus|master1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \bus|master1|Selector8~1 (
// Equation(s):
// \bus|master1|Selector8~1_combout  = (\bus|master1|state.WDATA~q ) # ((\bus|master1|Selector8~0_combout ) # ((\bus|master1|state.SADDR~q ) # (\bus|master1|state.ADDR~q )))

	.dataa(\bus|master1|state.WDATA~q ),
	.datab(\bus|master1|Selector8~0_combout ),
	.datac(\bus|master1|state.SADDR~q ),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector8~1 .lut_mask = 16'hFFFE;
defparam \bus|master1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N15
dffeas \bus|master1|mvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|mvalid .is_wysiwyg = "true";
defparam \bus|master1|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \bus|bb_master|master|Selector25~0 (
// Equation(s):
// \bus|bb_master|master|Selector25~0_combout  = (!\bus|bb_master|master|state.WDATA~q  & (!\bus|bb_master|master|state.SADDR~q  & !\bus|bb_master|master|state.ADDR~q ))

	.dataa(\bus|bb_master|master|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus|bb_master|master|state.SADDR~q ),
	.datad(\bus|bb_master|master|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~0 .lut_mask = 16'h0005;
defparam \bus|bb_master|master|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \bus|bb_master|master|Selector8~0 (
// Equation(s):
// \bus|bb_master|master|Selector8~0_combout  = ((\bus|bb_master|master|state.REQ~q  & \bus|bb_master|master|mvalid~q )) # (!\bus|bb_master|master|Selector25~0_combout )

	.dataa(\bus|bb_master|master|state.REQ~q ),
	.datab(gnd),
	.datac(\bus|bb_master|master|mvalid~q ),
	.datad(\bus|bb_master|master|Selector25~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector8~0 .lut_mask = 16'hA0FF;
defparam \bus|bb_master|master|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \bus|bb_master|master|mvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|mvalid .is_wysiwyg = "true";
defparam \bus|bb_master|master|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \bus|bus|mctrl_mux|dout[0]~0 (
// Equation(s):
// \bus|bus|mctrl_mux|dout[0]~0_combout  = (\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|mvalid~q ))) # (!\bus|bus|bus_arbiter|state.M2~q  & (\bus|master1|mvalid~q ))

	.dataa(gnd),
	.datab(\bus|bus|bus_arbiter|state.M2~q ),
	.datac(\bus|master1|mvalid~q ),
	.datad(\bus|bb_master|master|mvalid~q ),
	.cin(gnd),
	.combout(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|mctrl_mux|dout[0]~0 .lut_mask = 16'hFC30;
defparam \bus|bus|mctrl_mux|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \bus|bus|decoder|state~9 (
// Equation(s):
// \bus|bus|decoder|state~9_combout  = (\rstn~input_o  & (!\bus|bus|decoder|state~8_combout  & ((\bus|bus|decoder|state.IDLE~q ) # (\bus|bus|mctrl_mux|dout[0]~0_combout ))))

	.dataa(\rstn~input_o ),
	.datab(\bus|bus|decoder|state~8_combout ),
	.datac(\bus|bus|decoder|state.IDLE~q ),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|state~9 .lut_mask = 16'h2220;
defparam \bus|bus|decoder|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \bus|bus|decoder|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|state.IDLE .is_wysiwyg = "true";
defparam \bus|bus|decoder|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \bus|bus|decoder|slave_addr~0 (
// Equation(s):
// \bus|bus|decoder|slave_addr~0_combout  = (\bus|bus|decoder|Equal0~0_combout  & (!\bus|bus|decoder|counter [1] & (\bus|bus|decoder|state.ADDR~q  & \bus|bus|decoder|state.IDLE~q )))

	.dataa(\bus|bus|decoder|Equal0~0_combout ),
	.datab(\bus|bus|decoder|counter [1]),
	.datac(\bus|bus|decoder|state.ADDR~q ),
	.datad(\bus|bus|decoder|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|slave_addr~0 .lut_mask = 16'h2000;
defparam \bus|bus|decoder|slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \bus|bus|decoder|Selector1~0 (
// Equation(s):
// \bus|bus|decoder|Selector1~0_combout  = (!\bus|bus|decoder|state.IDLE~q  & ((\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|mvalid~q ))) # (!\bus|bus|bus_arbiter|state.M2~q  & (\bus|master1|mvalid~q ))))

	.dataa(\bus|bus|bus_arbiter|state.M2~q ),
	.datab(\bus|bus|decoder|state.IDLE~q ),
	.datac(\bus|master1|mvalid~q ),
	.datad(\bus|bb_master|master|mvalid~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector1~0 .lut_mask = 16'h3210;
defparam \bus|bus|decoder|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \bus|bus|decoder|Selector7~0 (
// Equation(s):
// \bus|bus|decoder|Selector7~0_combout  = (\bus|bus|decoder|slave_addr~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bus|decoder|slave_addr~0_combout  & ((\bus|bus|decoder|Selector1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # 
// (!\bus|bus|decoder|Selector1~0_combout  & ((\bus|bus|decoder|slave_addr [0])))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bus|decoder|slave_addr~0_combout ),
	.datac(\bus|bus|decoder|slave_addr [0]),
	.datad(\bus|bus|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector7~0 .lut_mask = 16'hAAB8;
defparam \bus|bus|decoder|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N9
dffeas \bus|bus|decoder|slave_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|slave_addr[0] .is_wysiwyg = "true";
defparam \bus|bus|decoder|slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \bus|bus|decoder|slave_addr_valid~0 (
// Equation(s):
// \bus|bus|decoder|slave_addr_valid~0_combout  = (!\bus|bus|decoder|slave_addr [2] & ((!\bus|bus|decoder|slave_addr [0]) # (!\bus|bus|decoder|slave_addr [1])))

	.dataa(\bus|bus|decoder|slave_addr [1]),
	.datab(\bus|bus|decoder|slave_addr [2]),
	.datac(gnd),
	.datad(\bus|bus|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|slave_addr_valid~0 .lut_mask = 16'h1133;
defparam \bus|bus|decoder|slave_addr_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \bus|bus|decoder|ack~0 (
// Equation(s):
// \bus|bus|decoder|ack~0_combout  = (\bus|bus|decoder|Mux0~1_combout  & (\bus|bus|decoder|slave_addr_valid~0_combout  & \bus|bus|decoder|state.CONNECT~q ))

	.dataa(gnd),
	.datab(\bus|bus|decoder|Mux0~1_combout ),
	.datac(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.datad(\bus|bus|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|ack~0 .lut_mask = 16'hC000;
defparam \bus|bus|decoder|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \bus|bus|decoder|Selector3~0 (
// Equation(s):
// \bus|bus|decoder|Selector3~0_combout  = (\bus|bus|decoder|ack~0_combout  & ((\bus|bus|mctrl_mux|dout[0]~0_combout ) # ((!\bus|bus|decoder|Mux0~1_combout  & \bus|bus|decoder|state.WAIT~q )))) # (!\bus|bus|decoder|ack~0_combout  & 
// (!\bus|bus|decoder|Mux0~1_combout  & (\bus|bus|decoder|state.WAIT~q )))

	.dataa(\bus|bus|decoder|ack~0_combout ),
	.datab(\bus|bus|decoder|Mux0~1_combout ),
	.datac(\bus|bus|decoder|state.WAIT~q ),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector3~0 .lut_mask = 16'hBA30;
defparam \bus|bus|decoder|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \bus|bus|decoder|state.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|state.WAIT .is_wysiwyg = "true";
defparam \bus|bus|decoder|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \bus|bus|decoder|Selector4~0 (
// Equation(s):
// \bus|bus|decoder|Selector4~0_combout  = (!\bus|bus|decoder|state.WAIT~q  & !\bus|bus|decoder|state.CONNECT~q )

	.dataa(\bus|bus|decoder|state.WAIT~q ),
	.datab(gnd),
	.datac(\bus|bus|decoder|state.CONNECT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector4~0 .lut_mask = 16'h0505;
defparam \bus|bus|decoder|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \bus|bus|decoder|Selector11~0 (
// Equation(s):
// \bus|bus|decoder|Selector11~0_combout  = (\bus|bus|decoder|state.ADDR~q  & (!\bus|bus|decoder|counter [0] & ((!\bus|bus|decoder|counter [1]) # (!\bus|bus|decoder|Equal0~0_combout )))) # (!\bus|bus|decoder|state.ADDR~q  & (((\bus|bus|decoder|counter 
// [0]))))

	.dataa(\bus|bus|decoder|Equal0~0_combout ),
	.datab(\bus|bus|decoder|state.ADDR~q ),
	.datac(\bus|bus|decoder|counter [1]),
	.datad(\bus|bus|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector11~0 .lut_mask = 16'h334C;
defparam \bus|bus|decoder|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \bus|bus|decoder|Selector11~1 (
// Equation(s):
// \bus|bus|decoder|Selector11~1_combout  = (\bus|bus|decoder|Selector1~0_combout ) # ((\bus|bus|decoder|state.IDLE~q  & \bus|bus|decoder|Selector11~0_combout ))

	.dataa(\bus|bus|decoder|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus|bus|decoder|Selector11~0_combout ),
	.datad(\bus|bus|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector11~1 .lut_mask = 16'hFFA0;
defparam \bus|bus|decoder|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \bus|bus|decoder|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|counter[0] .is_wysiwyg = "true";
defparam \bus|bus|decoder|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \bus|bus|decoder|Selector10~0 (
// Equation(s):
// \bus|bus|decoder|Selector10~0_combout  = (\bus|bus|decoder|counter [1] & (((\bus|bus|decoder|Selector1~2_combout  & !\bus|bus|decoder|counter [0])) # (!\bus|bus|decoder|Selector4~0_combout ))) # (!\bus|bus|decoder|counter [1] & 
// (\bus|bus|decoder|Selector1~2_combout  & ((\bus|bus|decoder|counter [0]))))

	.dataa(\bus|bus|decoder|Selector1~2_combout ),
	.datab(\bus|bus|decoder|Selector4~0_combout ),
	.datac(\bus|bus|decoder|counter [1]),
	.datad(\bus|bus|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector10~0 .lut_mask = 16'h3AB0;
defparam \bus|bus|decoder|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \bus|bus|decoder|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|counter[1] .is_wysiwyg = "true";
defparam \bus|bus|decoder|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \bus|bus|decoder|Selector5~0 (
// Equation(s):
// \bus|bus|decoder|Selector5~0_combout  = (\bus|bus|decoder|Equal0~0_combout  & (\bus|bus|decoder|counter [1] & \bus|bus|decoder|state.ADDR~q ))

	.dataa(\bus|bus|decoder|Equal0~0_combout ),
	.datab(\bus|bus|decoder|counter [1]),
	.datac(\bus|bus|decoder|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector5~0 .lut_mask = 16'h8080;
defparam \bus|bus|decoder|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \bus|bus|decoder|Selector2~0 (
// Equation(s):
// \bus|bus|decoder|Selector2~0_combout  = (\bus|bus|decoder|Selector5~0_combout ) # ((\bus|bus|decoder|ack~0_combout  & !\bus|bus|mctrl_mux|dout[0]~0_combout ))

	.dataa(\bus|bus|decoder|Selector5~0_combout ),
	.datab(gnd),
	.datac(\bus|bus|decoder|ack~0_combout ),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector2~0 .lut_mask = 16'hAAFA;
defparam \bus|bus|decoder|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \bus|bus|decoder|state.CONNECT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|state.CONNECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|state.CONNECT .is_wysiwyg = "true";
defparam \bus|bus|decoder|state.CONNECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \bus|bus|decoder|Selector9~2 (
// Equation(s):
// \bus|bus|decoder|Selector9~2_combout  = (\bus|bus|decoder|state.ADDR~q  & (\bus|bus|decoder|counter [2] $ (((\bus|bus|decoder|counter [1] & \bus|bus|decoder|counter [0])))))

	.dataa(\bus|bus|decoder|counter [2]),
	.datab(\bus|bus|decoder|counter [1]),
	.datac(\bus|bus|decoder|state.ADDR~q ),
	.datad(\bus|bus|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector9~2 .lut_mask = 16'h60A0;
defparam \bus|bus|decoder|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \bus|bus|decoder|Selector9~3 (
// Equation(s):
// \bus|bus|decoder|Selector9~3_combout  = (\bus|bus|decoder|Selector9~2_combout ) # ((\bus|bus|decoder|counter [2] & ((\bus|bus|decoder|state.CONNECT~q ) # (\bus|bus|decoder|state.WAIT~q ))))

	.dataa(\bus|bus|decoder|state.CONNECT~q ),
	.datab(\bus|bus|decoder|Selector9~2_combout ),
	.datac(\bus|bus|decoder|counter [2]),
	.datad(\bus|bus|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector9~3 .lut_mask = 16'hFCEC;
defparam \bus|bus|decoder|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \bus|bus|decoder|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|counter[2] .is_wysiwyg = "true";
defparam \bus|bus|decoder|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \bus|bus|decoder|Add0~0 (
// Equation(s):
// \bus|bus|decoder|Add0~0_combout  = \bus|bus|decoder|counter [3] $ (((\bus|bus|decoder|counter [2] & (\bus|bus|decoder|counter [0] & \bus|bus|decoder|counter [1]))))

	.dataa(\bus|bus|decoder|counter [2]),
	.datab(\bus|bus|decoder|counter [0]),
	.datac(\bus|bus|decoder|counter [1]),
	.datad(\bus|bus|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Add0~0 .lut_mask = 16'h7F80;
defparam \bus|bus|decoder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \bus|bus|decoder|Selector8~0 (
// Equation(s):
// \bus|bus|decoder|Selector8~0_combout  = (\bus|bus|decoder|Add0~0_combout  & ((\bus|bus|decoder|state.ADDR~q ) # ((\bus|bus|decoder|counter [3] & !\bus|bus|decoder|Selector4~0_combout )))) # (!\bus|bus|decoder|Add0~0_combout  & (((\bus|bus|decoder|counter 
// [3] & !\bus|bus|decoder|Selector4~0_combout ))))

	.dataa(\bus|bus|decoder|Add0~0_combout ),
	.datab(\bus|bus|decoder|state.ADDR~q ),
	.datac(\bus|bus|decoder|counter [3]),
	.datad(\bus|bus|decoder|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector8~0 .lut_mask = 16'h88F8;
defparam \bus|bus|decoder|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \bus|bus|decoder|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|counter[3] .is_wysiwyg = "true";
defparam \bus|bus|decoder|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \bus|bus|decoder|Equal0~0 (
// Equation(s):
// \bus|bus|decoder|Equal0~0_combout  = (!\bus|bus|decoder|counter [2] & (!\bus|bus|decoder|counter [0] & !\bus|bus|decoder|counter [3]))

	.dataa(\bus|bus|decoder|counter [2]),
	.datab(\bus|bus|decoder|counter [0]),
	.datac(gnd),
	.datad(\bus|bus|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Equal0~0 .lut_mask = 16'h0011;
defparam \bus|bus|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \bus|bus|decoder|Selector1~1 (
// Equation(s):
// \bus|bus|decoder|Selector1~1_combout  = (\bus|bus|decoder|Selector1~0_combout ) # ((\bus|bus|decoder|state.ADDR~q  & ((!\bus|bus|decoder|counter [1]) # (!\bus|bus|decoder|Equal0~0_combout ))))

	.dataa(\bus|bus|decoder|Equal0~0_combout ),
	.datab(\bus|bus|decoder|counter [1]),
	.datac(\bus|bus|decoder|state.ADDR~q ),
	.datad(\bus|bus|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector1~1 .lut_mask = 16'hFF70;
defparam \bus|bus|decoder|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N5
dffeas \bus|bus|decoder|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|state.ADDR .is_wysiwyg = "true";
defparam \bus|bus|decoder|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \bus|bus|decoder|Selector4~1 (
// Equation(s):
// \bus|bus|decoder|Selector4~1_combout  = (\bus|bus|decoder|state.WAIT~q ) # ((\bus|bus|decoder|state.CONNECT~q ) # ((\bus|bus|decoder|state.ADDR~q  & \bus|bus|decoder|slave_en~q )))

	.dataa(\bus|bus|decoder|state.ADDR~q ),
	.datab(\bus|bus|decoder|state.WAIT~q ),
	.datac(\bus|bus|decoder|slave_en~q ),
	.datad(\bus|bus|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector4~1 .lut_mask = 16'hFFEC;
defparam \bus|bus|decoder|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \bus|bus|decoder|slave_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|slave_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|slave_en .is_wysiwyg = "true";
defparam \bus|bus|decoder|slave_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \bus|bus|decoder|mvalid_decoder|out2~0 (
// Equation(s):
// \bus|bus|decoder|mvalid_decoder|out2~0_combout  = (\bus|bus|decoder|slave_en~q  & (\bus|bus|decoder|ssel [0] & (!\bus|bus|decoder|ssel [1] & \bus|bus|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus|bus|decoder|slave_en~q ),
	.datab(\bus|bus|decoder|ssel [0]),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bus|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|mvalid_decoder|out2~0 .lut_mask = 16'h0800;
defparam \bus|bus|decoder|mvalid_decoder|out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \bus|slave2|sp|state~13 (
// Equation(s):
// \bus|slave2|sp|state~13_combout  = ((\bus|slave2|sp|mode~q  & \bus|slave2|sp|state.SREADY~q )) # (!\rstn~input_o )

	.dataa(\bus|slave2|sp|mode~q ),
	.datab(\rstn~input_o ),
	.datac(\bus|slave2|sp|state.SREADY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|state~13 .lut_mask = 16'hB3B3;
defparam \bus|slave2|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \bus|slave2|sp|Selector0~0 (
// Equation(s):
// \bus|slave2|sp|Selector0~0_combout  = (\bus|slave2|sp|state.RDATA~q  & \bus|slave2|sp|Equal2~1_combout )

	.dataa(gnd),
	.datab(\bus|slave2|sp|state.RDATA~q ),
	.datac(gnd),
	.datad(\bus|slave2|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector0~0 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \bus|slave2|sp|state~14 (
// Equation(s):
// \bus|slave2|sp|state~14_combout  = (!\bus|slave2|sp|state~13_combout  & (!\bus|slave2|sp|Selector0~0_combout  & ((\bus|bus|decoder|mvalid_decoder|out2~0_combout ) # (\bus|slave2|sp|state.IDLE~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\bus|slave2|sp|state~13_combout ),
	.datac(\bus|slave2|sp|state.IDLE~q ),
	.datad(\bus|slave2|sp|Selector0~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|state~14 .lut_mask = 16'h0032;
defparam \bus|slave2|sp|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \bus|slave2|sp|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|state.IDLE .is_wysiwyg = "true";
defparam \bus|slave2|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \bus|bus|bus_arbiter|sready~0 (
// Equation(s):
// \bus|bus|bus_arbiter|sready~0_combout  = (!\bus|bb_slave|slave|state.IDLE~q  & (!\bus|bb_slave|slave|smemwen~q  & (!\bus|bb_slave|slave|smemren~q  & !\bus|bb_slave|state.IDLE~q )))

	.dataa(\bus|bb_slave|slave|state.IDLE~q ),
	.datab(\bus|bb_slave|slave|smemwen~q ),
	.datac(\bus|bb_slave|slave|smemren~q ),
	.datad(\bus|bb_slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|sready~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|sready~0 .lut_mask = 16'h0001;
defparam \bus|bus|bus_arbiter|sready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \bus|bus|bus_arbiter|state~6 (
// Equation(s):
// \bus|bus|bus_arbiter|state~6_combout  = (!\bus|slave2|sp|state.IDLE~q  & (!\bus|slave1|sp|state.IDLE~q  & \bus|bus|bus_arbiter|sready~0_combout ))

	.dataa(gnd),
	.datab(\bus|slave2|sp|state.IDLE~q ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|bus|bus_arbiter|sready~0_combout ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state~6 .lut_mask = 16'h0300;
defparam \bus|bus|bus_arbiter|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \bus|bus|bus_arbiter|Selector1~1 (
// Equation(s):
// \bus|bus|bus_arbiter|Selector1~1_combout  = (\bus|master1|state.IDLE~q  & ((\bus|bus|bus_arbiter|Selector1~0_combout ) # (\bus|bus|bus_arbiter|state.M1~q )))

	.dataa(\bus|bus|bus_arbiter|Selector1~0_combout ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|bus|bus_arbiter|state.M1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|Selector1~1 .lut_mask = 16'hC8C8;
defparam \bus|bus|bus_arbiter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \bus|bus|bus_arbiter|state.M1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|bus_arbiter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|bus_arbiter|state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state.M1 .is_wysiwyg = "true";
defparam \bus|bus|bus_arbiter|state.M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \bus|bus|bus_arbiter|state~7 (
// Equation(s):
// \bus|bus|bus_arbiter|state~7_combout  = (\bus|bus|bus_arbiter|state.M1~q  & (((\bus|master1|state.IDLE~q )))) # (!\bus|bus|bus_arbiter|state.M1~q  & (\bus|bus|bus_arbiter|state~6_combout  & ((\bus|bb_master|master|state.IDLE~q ) # 
// (\bus|master1|state.IDLE~q ))))

	.dataa(\bus|bus|bus_arbiter|state~6_combout ),
	.datab(\bus|bb_master|master|state.IDLE~q ),
	.datac(\bus|bus|bus_arbiter|state.M1~q ),
	.datad(\bus|master1|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state~7 .lut_mask = 16'hFA08;
defparam \bus|bus|bus_arbiter|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \bus|bus|bus_arbiter|state~8 (
// Equation(s):
// \bus|bus|bus_arbiter|state~8_combout  = (\rstn~input_o  & ((\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|state.IDLE~q ))) # (!\bus|bus|bus_arbiter|state.M2~q  & (\bus|bus|bus_arbiter|state~7_combout ))))

	.dataa(\bus|bus|bus_arbiter|state~7_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|master|state.IDLE~q ),
	.datad(\bus|bus|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state~8 .lut_mask = 16'hC088;
defparam \bus|bus|bus_arbiter|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \bus|bus|bus_arbiter|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|bus_arbiter|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|bus_arbiter|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state.IDLE .is_wysiwyg = "true";
defparam \bus|bus|bus_arbiter|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \bus|bus|bus_arbiter|Selector1~0 (
// Equation(s):
// \bus|bus|bus_arbiter|Selector1~0_combout  = (!\bus|slave2|sp|state.IDLE~q  & (!\bus|slave1|sp|state.IDLE~q  & (\bus|bus|bus_arbiter|sready~0_combout  & !\bus|bus|bus_arbiter|state.IDLE~q )))

	.dataa(\bus|slave2|sp|state.IDLE~q ),
	.datab(\bus|slave1|sp|state.IDLE~q ),
	.datac(\bus|bus|bus_arbiter|sready~0_combout ),
	.datad(\bus|bus|bus_arbiter|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|Selector1~0 .lut_mask = 16'h0010;
defparam \bus|bus|bus_arbiter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \bus|bus|bus_arbiter|Selector2~0 (
// Equation(s):
// \bus|bus|bus_arbiter|Selector2~0_combout  = (\bus|bb_master|master|state.IDLE~q  & ((\bus|bus|bus_arbiter|state.M2~q ) # ((!\bus|master1|state.IDLE~q  & \bus|bus|bus_arbiter|Selector1~0_combout ))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|bus|bus_arbiter|Selector1~0_combout ),
	.datac(\bus|bus|bus_arbiter|state.M2~q ),
	.datad(\bus|bb_master|master|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bus|bus_arbiter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|bus_arbiter|Selector2~0 .lut_mask = 16'hF400;
defparam \bus|bus|bus_arbiter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N19
dffeas \bus|bus|bus_arbiter|state.M2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|bus_arbiter|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|bus_arbiter|state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|bus_arbiter|state.M2 .is_wysiwyg = "true";
defparam \bus|bus|bus_arbiter|state.M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\m1_rw_mode~q  & (\state.DONE~q  & !\bus|master1|state.IDLE~q ))

	.dataa(\m1_rw_mode~q ),
	.datab(\state.DONE~q ),
	.datac(gnd),
	.datad(\bus|master1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h0044;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\memwen~q  & ((\state.READ~q ) # (\state.SEND~q ))))

	.dataa(\Selector4~0_combout ),
	.datab(\state.READ~q ),
	.datac(\memwen~q ),
	.datad(\state.SEND~q ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFAEA;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas memwen(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam memwen.is_wysiwyg = "true";
defparam memwen.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y17_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 .lut_mask = 16'h33CC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hC30C;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32 .lut_mask = 16'hA5A5;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(gnd),
	.datab(\~QIC_CREATED_GND~I_combout ),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .lut_mask = 16'hE4CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .lut_mask = 16'hBF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'hAA80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h8A88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hAA80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hAA20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .lut_mask = 16'h0588;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 .lut_mask = 16'h0700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFDF;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h25F0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h2000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .lut_mask = 16'hFFFC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N15
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .lut_mask = 16'h2250;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .lut_mask = 16'h020A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .lut_mask = 16'h270F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .lut_mask = 16'hAA80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .lut_mask = 16'hAA80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h3000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0033;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'hFFBF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h7078;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h705A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0800;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7 .lut_mask = 16'hFEFC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hC3C3;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .lut_mask = 16'hE3E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .lut_mask = 16'hEA4A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 16'hFBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h88A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .lut_mask = 16'hF858;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .lut_mask = 16'hFA0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .lut_mask = 16'hAFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .lut_mask = 16'hD9C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .lut_mask = 16'hF858;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hDC98;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hEC2C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4040;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0033;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'hFFBF;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h7078;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .lut_mask = 16'hFFEC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N23
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11_combout ),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hF858;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hEAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 16'hE3E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hBC8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h50D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .lut_mask = 16'hD080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hDDA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .lut_mask = 16'hF444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'hD24E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hFF11;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h9133;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'h88BB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h7116;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h4C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h9810;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'h3322;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h2233;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hEECE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N6
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .lut_mask = 16'hCECC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .lut_mask = 16'hEFFF;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hF444;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'hF3F0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h5101;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0C30;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hA0A8;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N18
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .lut_mask = 16'hFECC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0101;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h8002;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5540;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h088A;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0F08;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h0A03;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hF800;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \bus|slave1|sp|Selector17~0 (
// Equation(s):
// \bus|slave1|sp|Selector17~0_combout  = (\bus|slave1|sp|smemwen~q  & ((\bus|slave1|sp|state.IDLE~q ) # ((\bus|slave1|sp|state.SREADY~q )))) # (!\bus|slave1|sp|smemwen~q  & (((\bus|slave1|sp|mode~q  & \bus|slave1|sp|state.SREADY~q ))))

	.dataa(\bus|slave1|sp|state.IDLE~q ),
	.datab(\bus|slave1|sp|mode~q ),
	.datac(\bus|slave1|sp|smemwen~q ),
	.datad(\bus|slave1|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector17~0 .lut_mask = 16'hFCA0;
defparam \bus|slave1|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \bus|slave1|sp|smemwen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwen .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~0 (
// Equation(s):
// \bus|slave1|sp|Decoder1~0_combout  = (!\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & (\bus|bus|decoder|mvalid_decoder|out1~0_combout  & \bus|slave1|sp|state.WDATA~q )))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\bus|slave1|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~0 .lut_mask = 16'h4000;
defparam \bus|slave1|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \bus|slave1|sp|wdata~6 (
// Equation(s):
// \bus|slave1|sp|wdata~6_combout  = (\bus|slave1|sp|Equal1~1_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [4]))))) # 
// (!\bus|slave1|sp|Equal1~1_combout  & (((\bus|slave1|sp|wdata [4]))))

	.dataa(\bus|slave1|sp|Equal1~1_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|wdata [4]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~6 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \bus|slave1|sp|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[4] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~6 (
// Equation(s):
// \bus|slave1|sp|smemwdata~6_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave1|sp|wdata [4]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \bus|slave1|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \bus|slave1|sp|smemwdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \bus|slave1|sp|Decoder0~0 (
// Equation(s):
// \bus|slave1|sp|Decoder0~0_combout  = (\bus|bus|decoder|mvalid_decoder|out1~0_combout  & (\bus|slave1|sp|Equal1~0_combout  & ((\bus|slave1|sp|state.ADDR~q ) # (!\bus|slave1|sp|state.IDLE~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|slave1|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder0~0 .lut_mask = 16'h8808;
defparam \bus|slave1|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \bus|slave1|sp|Decoder0~1 (
// Equation(s):
// \bus|slave1|sp|Decoder0~1_combout  = (!\bus|slave1|sp|counter [3] & (!\bus|slave1|sp|counter [2] & \bus|slave1|sp|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [3]),
	.datac(\bus|slave1|sp|counter [2]),
	.datad(\bus|slave1|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder0~1 .lut_mask = 16'h0300;
defparam \bus|slave1|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \bus|slave1|sp|Equal1~3 (
// Equation(s):
// \bus|slave1|sp|Equal1~3_combout  = (!\bus|slave1|sp|counter [0] & !\bus|slave1|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Equal1~3 .lut_mask = 16'h000F;
defparam \bus|slave1|sp|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \bus|slave1|sp|Selector30~0 (
// Equation(s):
// \bus|slave1|sp|Selector30~0_combout  = (\bus|slave1|sp|Decoder0~1_combout  & ((\bus|slave1|sp|Equal1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Equal1~3_combout  & ((\bus|slave1|sp|addr [0]))))) # 
// (!\bus|slave1|sp|Decoder0~1_combout  & (((\bus|slave1|sp|addr [0]))))

	.dataa(\bus|slave1|sp|Decoder0~1_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [0]),
	.datad(\bus|slave1|sp|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector30~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \bus|slave1|sp|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[0] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~0 (
// Equation(s):
// \bus|slave1|sp|smemaddr~0_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|slave1|sp|addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~0 .lut_mask = 16'hC0C0;
defparam \bus|slave1|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \bus|slave1|sp|smemaddr[2]~1 (
// Equation(s):
// \bus|slave1|sp|smemaddr[2]~1_combout  = (\bus|slave1|sp|state.SREADY~q ) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[2]~1 .lut_mask = 16'hFF55;
defparam \bus|slave1|sp|smemaddr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \bus|slave1|sp|smemaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~2 (
// Equation(s):
// \bus|slave1|sp|Decoder1~2_combout  = (!\bus|slave1|sp|counter [1] & \bus|slave1|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [1]),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~2 .lut_mask = 16'h3030;
defparam \bus|slave1|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \bus|slave1|sp|Selector29~0 (
// Equation(s):
// \bus|slave1|sp|Selector29~0_combout  = (\bus|slave1|sp|Decoder1~2_combout  & ((\bus|slave1|sp|Decoder0~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~1_combout  & ((\bus|slave1|sp|addr [1]))))) # 
// (!\bus|slave1|sp|Decoder1~2_combout  & (((\bus|slave1|sp|addr [1]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~2_combout ),
	.datac(\bus|slave1|sp|addr [1]),
	.datad(\bus|slave1|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector29~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \bus|slave1|sp|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[1] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~2 (
// Equation(s):
// \bus|slave1|sp|smemaddr~2_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [1]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~2 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \bus|slave1|sp|smemaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~3 (
// Equation(s):
// \bus|slave1|sp|Decoder1~3_combout  = (\bus|slave1|sp|counter [1] & (!\bus|slave1|sp|counter [0] & !\bus|slave1|sp|counter [2]))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(gnd),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~3 .lut_mask = 16'h000A;
defparam \bus|slave1|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \bus|slave1|sp|WideOr8~0 (
// Equation(s):
// \bus|slave1|sp|WideOr8~0_combout  = (\bus|slave1|sp|state.IDLE~q  & !\bus|slave1|sp|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|slave1|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|WideOr8~0 .lut_mask = 16'h00F0;
defparam \bus|slave1|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \bus|slave1|sp|Decoder0~2 (
// Equation(s):
// \bus|slave1|sp|Decoder0~2_combout  = (!\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & (\bus|bus|decoder|mvalid_decoder|out1~0_combout  & !\bus|slave1|sp|WideOr8~0_combout )))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\bus|slave1|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder0~2 .lut_mask = 16'h0040;
defparam \bus|slave1|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \bus|slave1|sp|Selector28~0 (
// Equation(s):
// \bus|slave1|sp|Selector28~0_combout  = (\bus|slave1|sp|Decoder1~3_combout  & ((\bus|slave1|sp|Decoder0~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|addr [2]))))) # 
// (!\bus|slave1|sp|Decoder1~3_combout  & (((\bus|slave1|sp|addr [2]))))

	.dataa(\bus|slave1|sp|Decoder1~3_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [2]),
	.datad(\bus|slave1|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \bus|slave1|sp|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[2] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~3 (
// Equation(s):
// \bus|slave1|sp|smemaddr~3_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [2])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~3 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \bus|slave1|sp|smemaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~4 (
// Equation(s):
// \bus|slave1|sp|Decoder1~4_combout  = (\bus|slave1|sp|counter [1] & (!\bus|slave1|sp|counter [2] & \bus|slave1|sp|counter [0]))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [1]),
	.datac(\bus|slave1|sp|counter [2]),
	.datad(\bus|slave1|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~4 .lut_mask = 16'h0C00;
defparam \bus|slave1|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \bus|slave1|sp|Selector27~0 (
// Equation(s):
// \bus|slave1|sp|Selector27~0_combout  = (\bus|slave1|sp|Decoder1~4_combout  & ((\bus|slave1|sp|Decoder0~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|addr [3]))))) # 
// (!\bus|slave1|sp|Decoder1~4_combout  & (((\bus|slave1|sp|addr [3]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~4_combout ),
	.datac(\bus|slave1|sp|addr [3]),
	.datad(\bus|slave1|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector27~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \bus|slave1|sp|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[3] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~4 (
// Equation(s):
// \bus|slave1|sp|smemaddr~4_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [3])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [3]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~4 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \bus|slave1|sp|smemaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \bus|slave1|sp|Selector26~0 (
// Equation(s):
// \bus|slave1|sp|Selector26~0_combout  = (\bus|slave1|sp|Equal1~1_combout  & ((\bus|slave1|sp|Decoder0~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|addr [4]))))) # 
// (!\bus|slave1|sp|Equal1~1_combout  & (((\bus|slave1|sp|addr [4]))))

	.dataa(\bus|slave1|sp|Equal1~1_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [4]),
	.datad(\bus|slave1|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \bus|slave1|sp|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[4] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~5 (
// Equation(s):
// \bus|slave1|sp|smemaddr~5_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [4]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~5 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \bus|slave1|sp|smemaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~5 (
// Equation(s):
// \bus|slave1|sp|Decoder1~5_combout  = (!\bus|slave1|sp|counter [1] & (\bus|slave1|sp|counter [2] & \bus|slave1|sp|counter [0]))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [1]),
	.datac(\bus|slave1|sp|counter [2]),
	.datad(\bus|slave1|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~5 .lut_mask = 16'h3000;
defparam \bus|slave1|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \bus|slave1|sp|Selector25~0 (
// Equation(s):
// \bus|slave1|sp|Selector25~0_combout  = (\bus|slave1|sp|Decoder1~5_combout  & ((\bus|slave1|sp|Decoder0~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|addr [5]))))) # 
// (!\bus|slave1|sp|Decoder1~5_combout  & (((\bus|slave1|sp|addr [5]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~5_combout ),
	.datac(\bus|slave1|sp|addr [5]),
	.datad(\bus|slave1|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector25~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \bus|slave1|sp|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[5] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~6 (
// Equation(s):
// \bus|slave1|sp|smemaddr~6_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [5])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [5]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~6 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \bus|slave1|sp|smemaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~6 (
// Equation(s):
// \bus|slave1|sp|Decoder1~6_combout  = (\bus|slave1|sp|counter [1] & (!\bus|slave1|sp|counter [0] & \bus|slave1|sp|counter [2]))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(gnd),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~6 .lut_mask = 16'h0A00;
defparam \bus|slave1|sp|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \bus|slave1|sp|Selector24~0 (
// Equation(s):
// \bus|slave1|sp|Selector24~0_combout  = (\bus|slave1|sp|Decoder1~6_combout  & ((\bus|slave1|sp|Decoder0~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|addr [6]))))) # 
// (!\bus|slave1|sp|Decoder1~6_combout  & (((\bus|slave1|sp|addr [6]))))

	.dataa(\bus|slave1|sp|Decoder1~6_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [6]),
	.datad(\bus|slave1|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector24~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \bus|slave1|sp|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[6] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~7 (
// Equation(s):
// \bus|slave1|sp|smemaddr~7_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [6]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~7 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \bus|slave1|sp|smemaddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \bus|slave1|sp|Selector23~0 (
// Equation(s):
// \bus|slave1|sp|Selector23~0_combout  = (\bus|slave1|sp|Decoder0~2_combout  & ((\bus|slave1|sp|Equal2~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Equal2~0_combout  & ((\bus|slave1|sp|addr [7]))))) # 
// (!\bus|slave1|sp|Decoder0~2_combout  & (((\bus|slave1|sp|addr [7]))))

	.dataa(\bus|slave1|sp|Decoder0~2_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [7]),
	.datad(\bus|slave1|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector23~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \bus|slave1|sp|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[7] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~8 (
// Equation(s):
// \bus|slave1|sp|smemaddr~8_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [7]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~8 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \bus|slave1|sp|smemaddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \bus|slave1|sp|Decoder0~3 (
// Equation(s):
// \bus|slave1|sp|Decoder0~3_combout  = (\bus|slave1|sp|counter [3] & (!\bus|slave1|sp|counter [2] & \bus|slave1|sp|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\bus|slave1|sp|counter [3]),
	.datac(\bus|slave1|sp|counter [2]),
	.datad(\bus|slave1|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder0~3 .lut_mask = 16'h0C00;
defparam \bus|slave1|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \bus|slave1|sp|Selector22~0 (
// Equation(s):
// \bus|slave1|sp|Selector22~0_combout  = (\bus|slave1|sp|Decoder0~3_combout  & ((\bus|slave1|sp|Equal1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Equal1~3_combout  & ((\bus|slave1|sp|addr [8]))))) # 
// (!\bus|slave1|sp|Decoder0~3_combout  & (((\bus|slave1|sp|addr [8]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder0~3_combout ),
	.datac(\bus|slave1|sp|addr [8]),
	.datad(\bus|slave1|sp|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector22~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \bus|slave1|sp|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[8] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~9 (
// Equation(s):
// \bus|slave1|sp|smemaddr~9_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [8])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [8]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~9 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \bus|slave1|sp|smemaddr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \bus|slave1|sp|Selector21~0 (
// Equation(s):
// \bus|slave1|sp|Selector21~0_combout  = (\bus|slave1|sp|Decoder0~3_combout  & ((\bus|slave1|sp|Decoder1~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~2_combout  & ((\bus|slave1|sp|addr [9]))))) # 
// (!\bus|slave1|sp|Decoder0~3_combout  & (((\bus|slave1|sp|addr [9]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder0~3_combout ),
	.datac(\bus|slave1|sp|addr [9]),
	.datad(\bus|slave1|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector21~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \bus|slave1|sp|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[9] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~10 (
// Equation(s):
// \bus|slave1|sp|smemaddr~10_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [9])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|slave1|sp|addr [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~10 .lut_mask = 16'hC0C0;
defparam \bus|slave1|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \bus|slave1|sp|smemaddr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \bus|slave1|sp|Decoder0~4 (
// Equation(s):
// \bus|slave1|sp|Decoder0~4_combout  = (\bus|slave1|sp|counter [3] & (\bus|slave1|sp|Equal1~0_combout  & (\bus|bus|decoder|mvalid_decoder|out1~0_combout  & !\bus|slave1|sp|WideOr8~0_combout )))

	.dataa(\bus|slave1|sp|counter [3]),
	.datab(\bus|slave1|sp|Equal1~0_combout ),
	.datac(\bus|bus|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\bus|slave1|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder0~4 .lut_mask = 16'h0080;
defparam \bus|slave1|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \bus|slave1|sp|Selector20~0 (
// Equation(s):
// \bus|slave1|sp|Selector20~0_combout  = (\bus|slave1|sp|Decoder1~3_combout  & ((\bus|slave1|sp|Decoder0~4_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder0~4_combout  & ((\bus|slave1|sp|addr [10]))))) # 
// (!\bus|slave1|sp|Decoder1~3_combout  & (((\bus|slave1|sp|addr [10]))))

	.dataa(\bus|slave1|sp|Decoder1~3_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|addr [10]),
	.datad(\bus|slave1|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Selector20~0 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \bus|slave1|sp|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|addr[10] .is_wysiwyg = "true";
defparam \bus|slave1|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \bus|slave1|sp|smemaddr~11 (
// Equation(s):
// \bus|slave1|sp|smemaddr~11_combout  = (\rstn~input_o  & \bus|slave1|sp|addr [10])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave1|sp|addr [10]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr~11 .lut_mask = 16'hCC00;
defparam \bus|slave1|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \bus|slave1|sp|smemaddr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|smemaddr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \bus|slave1|sp|wdata~4 (
// Equation(s):
// \bus|slave1|sp|wdata~4_combout  = (\bus|slave1|sp|Decoder1~5_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [5]))))) # 
// (!\bus|slave1|sp|Decoder1~5_combout  & (((\bus|slave1|sp|wdata [5]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~5_combout ),
	.datac(\bus|slave1|sp|wdata [5]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~4 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \bus|slave1|sp|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[5] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~4 (
// Equation(s):
// \bus|slave1|sp|smemwdata~4_combout  = (\bus|slave1|sp|wdata [5] & \rstn~input_o )

	.dataa(gnd),
	.datab(\bus|slave1|sp|wdata [5]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~4 .lut_mask = 16'hC0C0;
defparam \bus|slave1|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \bus|slave1|sp|smemwdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \bus|slave1|sp|wdata~5 (
// Equation(s):
// \bus|slave1|sp|wdata~5_combout  = (\bus|slave1|sp|Decoder1~6_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [6]))))) # 
// (!\bus|slave1|sp|Decoder1~6_combout  & (((\bus|slave1|sp|wdata [6]))))

	.dataa(\bus|slave1|sp|Decoder1~6_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|wdata [6]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~5 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \bus|slave1|sp|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[6] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~5 (
// Equation(s):
// \bus|slave1|sp|smemwdata~5_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave1|sp|wdata [6]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~5 .lut_mask = 16'hF000;
defparam \bus|slave1|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \bus|slave1|sp|smemwdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \bus|slave1|sp|wdata~7 (
// Equation(s):
// \bus|slave1|sp|wdata~7_combout  = (\bus|slave1|sp|Equal2~0_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [7]))))) # 
// (!\bus|slave1|sp|Equal2~0_combout  & (((\bus|slave1|sp|wdata [7]))))

	.dataa(\bus|slave1|sp|Equal2~0_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|wdata [7]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~7 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \bus|slave1|sp|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[7] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~7 (
// Equation(s):
// \bus|slave1|sp|smemwdata~7_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [7])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|slave1|sp|wdata [7]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~7 .lut_mask = 16'hAA00;
defparam \bus|slave1|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \bus|slave1|sp|smemwdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\bus|slave1|sp|smemwen~q ),
	.portare(\bus|slave1|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave1|sp|smemwdata [7],\bus|slave1|sp|smemwdata [6],\bus|slave1|sp|smemwdata [5],\bus|slave1|sp|smemwdata [4]}),
	.portaaddr({\bus|slave1|sp|smemaddr [10],\bus|slave1|sp|smemaddr [9],\bus|slave1|sp|smemaddr [8],\bus|slave1|sp|smemaddr [7],\bus|slave1|sp|smemaddr [6],\bus|slave1|sp|smemaddr [5],\bus|slave1|sp|smemaddr [4],\bus|slave1|sp|smemaddr [3],\bus|slave1|sp|smemaddr [2],\bus|slave1|sp|smemaddr [1],
\bus|slave1|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 11;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 2047;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 2048;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 11;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 2047;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 2048;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF0E4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFAFE;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCCCA;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0E4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \bus|slave1|sp|Decoder1~1 (
// Equation(s):
// \bus|slave1|sp|Decoder1~1_combout  = (!\bus|slave1|sp|counter [2] & \bus|slave1|sp|Decoder1~0_combout )

	.dataa(\bus|slave1|sp|counter [2]),
	.datab(gnd),
	.datac(\bus|slave1|sp|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Decoder1~1 .lut_mask = 16'h5050;
defparam \bus|slave1|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \bus|slave1|sp|wdata~0 (
// Equation(s):
// \bus|slave1|sp|wdata~0_combout  = (\bus|slave1|sp|Decoder1~1_combout  & ((\bus|slave1|sp|Equal1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Equal1~3_combout  & ((\bus|slave1|sp|wdata [0]))))) # 
// (!\bus|slave1|sp|Decoder1~1_combout  & (((\bus|slave1|sp|wdata [0]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~1_combout ),
	.datac(\bus|slave1|sp|wdata [0]),
	.datad(\bus|slave1|sp|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~0 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \bus|slave1|sp|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[0] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~0 (
// Equation(s):
// \bus|slave1|sp|smemwdata~0_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave1|sp|wdata [0]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~0 .lut_mask = 16'hF000;
defparam \bus|slave1|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \bus|slave1|sp|smemwdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \bus|slave1|sp|wdata~1 (
// Equation(s):
// \bus|slave1|sp|wdata~1_combout  = (\bus|slave1|sp|Decoder1~2_combout  & ((\bus|slave1|sp|Decoder1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~1_combout  & ((\bus|slave1|sp|wdata [1]))))) # 
// (!\bus|slave1|sp|Decoder1~2_combout  & (((\bus|slave1|sp|wdata [1]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~2_combout ),
	.datac(\bus|slave1|sp|wdata [1]),
	.datad(\bus|slave1|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~1 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \bus|slave1|sp|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[1] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~1 (
// Equation(s):
// \bus|slave1|sp|smemwdata~1_combout  = (\bus|slave1|sp|wdata [1] & \rstn~input_o )

	.dataa(gnd),
	.datab(\bus|slave1|sp|wdata [1]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~1 .lut_mask = 16'hC0C0;
defparam \bus|slave1|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \bus|slave1|sp|smemwdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \bus|slave1|sp|wdata~2 (
// Equation(s):
// \bus|slave1|sp|wdata~2_combout  = (\bus|slave1|sp|Decoder1~3_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [2]))))) # 
// (!\bus|slave1|sp|Decoder1~3_combout  & (((\bus|slave1|sp|wdata [2]))))

	.dataa(\bus|slave1|sp|Decoder1~3_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave1|sp|wdata [2]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~2 .lut_mask = 16'hD8F0;
defparam \bus|slave1|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \bus|slave1|sp|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[2] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~2 (
// Equation(s):
// \bus|slave1|sp|smemwdata~2_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave1|sp|wdata [2]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \bus|slave1|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \bus|slave1|sp|smemwdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \bus|slave1|sp|wdata~3 (
// Equation(s):
// \bus|slave1|sp|wdata~3_combout  = (\bus|slave1|sp|Decoder1~4_combout  & ((\bus|slave1|sp|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave1|sp|Decoder1~0_combout  & ((\bus|slave1|sp|wdata [3]))))) # 
// (!\bus|slave1|sp|Decoder1~4_combout  & (((\bus|slave1|sp|wdata [3]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave1|sp|Decoder1~4_combout ),
	.datac(\bus|slave1|sp|wdata [3]),
	.datad(\bus|slave1|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \bus|slave1|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \bus|slave1|sp|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|wdata[3] .is_wysiwyg = "true";
defparam \bus|slave1|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \bus|slave1|sp|smemwdata~3 (
// Equation(s):
// \bus|slave1|sp|smemwdata~3_combout  = (\rstn~input_o  & \bus|slave1|sp|wdata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave1|sp|wdata [3]),
	.cin(gnd),
	.combout(\bus|slave1|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \bus|slave1|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \bus|slave1|sp|smemwdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \bus|slave1|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\bus|slave1|sp|smemwen~q ),
	.portare(\bus|slave1|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave1|sp|smemwdata [3],\bus|slave1|sp|smemwdata [2],\bus|slave1|sp|smemwdata [1],\bus|slave1|sp|smemwdata [0]}),
	.portaaddr({\bus|slave1|sp|smemaddr [10],\bus|slave1|sp|smemaddr [9],\bus|slave1|sp|smemaddr [8],\bus|slave1|sp|smemaddr [7],\bus|slave1|sp|smemaddr [6],\bus|slave1|sp|smemaddr [5],\bus|slave1|sp|smemaddr [4],\bus|slave1|sp|smemaddr [3],\bus|slave1|sp|smemaddr [2],\bus|slave1|sp|smemaddr [1],
\bus|slave1|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 11;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 2047;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 2048;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 11;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 2047;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 2048;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0E4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0E4;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE04;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h0ACC;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCCF0;
defparam \bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \bus|slave1|sp|Mux0~2 (
// Equation(s):
// \bus|slave1|sp|Mux0~2_combout  = (\bus|slave1|sp|counter [1] & (((\bus|slave1|sp|counter [0])))) # (!\bus|slave1|sp|counter [1] & ((\bus|slave1|sp|counter [0] & ((\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # 
// (!\bus|slave1|sp|counter [0] & (\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\bus|slave1|sp|counter [1]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\bus|slave1|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Mux0~2 .lut_mask = 16'hFA44;
defparam \bus|slave1|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \bus|slave1|sp|Mux0~3 (
// Equation(s):
// \bus|slave1|sp|Mux0~3_combout  = (\bus|slave1|sp|counter [1] & ((\bus|slave1|sp|Mux0~2_combout  & ((\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (!\bus|slave1|sp|Mux0~2_combout  & 
// (\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\bus|slave1|sp|counter [1] & (((\bus|slave1|sp|Mux0~2_combout ))))

	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\bus|slave1|sp|counter [1]),
	.datad(\bus|slave1|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Mux0~3 .lut_mask = 16'hCFA0;
defparam \bus|slave1|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \bus|slave1|sp|Mux0~0 (
// Equation(s):
// \bus|slave1|sp|Mux0~0_combout  = (\bus|slave1|sp|counter [0] & (((\bus|slave1|sp|counter [1])))) # (!\bus|slave1|sp|counter [0] & ((\bus|slave1|sp|counter [1] & ((\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # 
// (!\bus|slave1|sp|counter [1] & (\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\bus|slave1|sp|counter [0]),
	.datad(\bus|slave1|sp|counter [1]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Mux0~0 .lut_mask = 16'hFC0A;
defparam \bus|slave1|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \bus|slave1|sp|Mux0~1 (
// Equation(s):
// \bus|slave1|sp|Mux0~1_combout  = (\bus|slave1|sp|counter [0] & ((\bus|slave1|sp|Mux0~0_combout  & (\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\bus|slave1|sp|Mux0~0_combout  & 
// ((\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))) # (!\bus|slave1|sp|counter [0] & (((\bus|slave1|sp|Mux0~0_combout ))))

	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\bus|slave1|sp|counter [0]),
	.datac(\bus|slave1|sp|Mux0~0_combout ),
	.datad(\bus|slave1|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\bus|slave1|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|Mux0~1 .lut_mask = 16'hBCB0;
defparam \bus|slave1|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \bus|slave1|sp|srdata~0 (
// Equation(s):
// \bus|slave1|sp|srdata~0_combout  = (\bus|slave1|sp|state.RDATA~q  & ((\bus|slave1|sp|counter [2] & ((\bus|slave1|sp|Mux0~1_combout ))) # (!\bus|slave1|sp|counter [2] & (\bus|slave1|sp|Mux0~3_combout ))))

	.dataa(\bus|slave1|sp|state.RDATA~q ),
	.datab(\bus|slave1|sp|Mux0~3_combout ),
	.datac(\bus|slave1|sp|counter [2]),
	.datad(\bus|slave1|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bus|slave1|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|srdata~0 .lut_mask = 16'hA808;
defparam \bus|slave1|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \bus|slave1|sp|srdata~1 (
// Equation(s):
// \bus|slave1|sp|srdata~1_combout  = (\bus|slave1|sp|srdata~0_combout ) # ((\bus|slave1|sp|srdata~q  & !\bus|slave1|sp|state.RDATA~q ))

	.dataa(\bus|slave1|sp|srdata~0_combout ),
	.datab(gnd),
	.datac(\bus|slave1|sp|srdata~q ),
	.datad(\bus|slave1|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|slave1|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave1|sp|srdata~1 .lut_mask = 16'hAAFA;
defparam \bus|slave1|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \bus|slave1|sp|srdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave1|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave1|sp|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave1|sp|srdata .is_wysiwyg = "true";
defparam \bus|slave1|sp|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \bus|slave2|sp|Selector17~0 (
// Equation(s):
// \bus|slave2|sp|Selector17~0_combout  = (\bus|slave2|sp|state.SREADY~q  & ((\bus|slave2|sp|mode~q ) # ((\bus|slave2|sp|smemwen~q )))) # (!\bus|slave2|sp|state.SREADY~q  & (((\bus|slave2|sp|smemwen~q  & \bus|slave2|sp|state.IDLE~q ))))

	.dataa(\bus|slave2|sp|mode~q ),
	.datab(\bus|slave2|sp|state.SREADY~q ),
	.datac(\bus|slave2|sp|smemwen~q ),
	.datad(\bus|slave2|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector17~0 .lut_mask = 16'hF8C8;
defparam \bus|slave2|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \bus|slave2|sp|smemwen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwen .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \bus|slave2|sp|Decoder1~2 (
// Equation(s):
// \bus|slave2|sp|Decoder1~2_combout  = (\bus|slave2|sp|state.WDATA~q  & (\bus|bus|decoder|mvalid_decoder|out2~0_combout  & (!\bus|slave2|sp|counter [3] & \bus|slave2|sp|Equal1~0_combout )))

	.dataa(\bus|slave2|sp|state.WDATA~q ),
	.datab(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.datac(\bus|slave2|sp|counter [3]),
	.datad(\bus|slave2|sp|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder1~2 .lut_mask = 16'h0800;
defparam \bus|slave2|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \bus|slave2|sp|Decoder1~5 (
// Equation(s):
// \bus|slave2|sp|Decoder1~5_combout  = (\bus|slave2|sp|Decoder1~2_combout  & \bus|slave2|sp|counter [2])

	.dataa(\bus|slave2|sp|Decoder1~2_combout ),
	.datab(gnd),
	.datac(\bus|slave2|sp|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder1~5 .lut_mask = 16'hA0A0;
defparam \bus|slave2|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \bus|slave2|sp|wdata~6 (
// Equation(s):
// \bus|slave2|sp|wdata~6_combout  = (\bus|slave2|sp|Decoder1~5_combout  & ((\bus|slave2|sp|Equal1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Equal1~1_combout  & ((\bus|slave2|sp|wdata [4]))))) # 
// (!\bus|slave2|sp|Decoder1~5_combout  & (((\bus|slave2|sp|wdata [4]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder1~5_combout ),
	.datac(\bus|slave2|sp|wdata [4]),
	.datad(\bus|slave2|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~6 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \bus|slave2|sp|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[4] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~6 (
// Equation(s):
// \bus|slave2|sp|smemwdata~6_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|wdata [4]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \bus|slave2|sp|smemwdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~2 (
// Equation(s):
// \bus|slave2|sp|Decoder0~2_combout  = (\bus|slave2|sp|Equal1~0_combout  & (\bus|bus|decoder|mvalid_decoder|out2~0_combout  & ((\bus|slave2|sp|state.ADDR~q ) # (!\bus|slave2|sp|state.IDLE~q ))))

	.dataa(\bus|slave2|sp|state.IDLE~q ),
	.datab(\bus|slave2|sp|Equal1~0_combout ),
	.datac(\bus|bus|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\bus|slave2|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~2 .lut_mask = 16'hC040;
defparam \bus|slave2|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~3 (
// Equation(s):
// \bus|slave2|sp|Decoder0~3_combout  = (\bus|slave2|sp|Decoder0~2_combout  & (!\bus|slave2|sp|counter [2] & !\bus|slave2|sp|counter [3]))

	.dataa(\bus|slave2|sp|Decoder0~2_combout ),
	.datab(\bus|slave2|sp|counter [2]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~3 .lut_mask = 16'h0022;
defparam \bus|slave2|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \bus|slave2|sp|Selector30~0 (
// Equation(s):
// \bus|slave2|sp|Selector30~0_combout  = (\bus|slave2|sp|Equal1~1_combout  & ((\bus|slave2|sp|Decoder0~3_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|slave2|sp|Decoder0~3_combout  & (\bus|slave2|sp|addr [0])))) # 
// (!\bus|slave2|sp|Equal1~1_combout  & (((\bus|slave2|sp|addr [0]))))

	.dataa(\bus|slave2|sp|Equal1~1_combout ),
	.datab(\bus|slave2|sp|Decoder0~3_combout ),
	.datac(\bus|slave2|sp|addr [0]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector30~0 .lut_mask = 16'hF870;
defparam \bus|slave2|sp|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \bus|slave2|sp|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[0] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~0 (
// Equation(s):
// \bus|slave2|sp|smemaddr~0_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~0 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \bus|slave2|sp|smemaddr[11]~1 (
// Equation(s):
// \bus|slave2|sp|smemaddr[11]~1_combout  = (\bus|slave2|sp|state.SREADY~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[11]~1 .lut_mask = 16'hFF0F;
defparam \bus|slave2|sp|smemaddr[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \bus|slave2|sp|smemaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \bus|slave2|sp|Decoder1~4 (
// Equation(s):
// \bus|slave2|sp|Decoder1~4_combout  = (!\bus|slave2|sp|counter [1] & \bus|slave2|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [1]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder1~4 .lut_mask = 16'h3300;
defparam \bus|slave2|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \bus|slave2|sp|Selector29~0 (
// Equation(s):
// \bus|slave2|sp|Selector29~0_combout  = (\bus|slave2|sp|Decoder1~4_combout  & ((\bus|slave2|sp|Decoder0~3_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|slave2|sp|Decoder0~3_combout  & (\bus|slave2|sp|addr [1])))) # 
// (!\bus|slave2|sp|Decoder1~4_combout  & (((\bus|slave2|sp|addr [1]))))

	.dataa(\bus|slave2|sp|Decoder1~4_combout ),
	.datab(\bus|slave2|sp|Decoder0~3_combout ),
	.datac(\bus|slave2|sp|addr [1]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector29~0 .lut_mask = 16'hF870;
defparam \bus|slave2|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \bus|slave2|sp|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[1] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~2 (
// Equation(s):
// \bus|slave2|sp|smemaddr~2_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [1]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~2 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \bus|slave2|sp|smemaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~7 (
// Equation(s):
// \bus|slave2|sp|Decoder0~7_combout  = (\bus|slave2|sp|Decoder0~2_combout  & (!\bus|slave2|sp|counter [0] & (\bus|slave2|sp|counter [1] & !\bus|slave2|sp|counter [2])))

	.dataa(\bus|slave2|sp|Decoder0~2_combout ),
	.datab(\bus|slave2|sp|counter [0]),
	.datac(\bus|slave2|sp|counter [1]),
	.datad(\bus|slave2|sp|counter [2]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~7 .lut_mask = 16'h0020;
defparam \bus|slave2|sp|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \bus|slave2|sp|Selector28~0 (
// Equation(s):
// \bus|slave2|sp|Selector28~0_combout  = (\bus|slave2|sp|Decoder0~7_combout  & ((\bus|slave2|sp|counter [3] & ((\bus|slave2|sp|addr [2]))) # (!\bus|slave2|sp|counter [3] & (\bus|bus|wdata_mux|dout[0]~0_combout )))) # (!\bus|slave2|sp|Decoder0~7_combout  & 
// (((\bus|slave2|sp|addr [2]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder0~7_combout ),
	.datac(\bus|slave2|sp|addr [2]),
	.datad(\bus|slave2|sp|counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector28~0 .lut_mask = 16'hF0B8;
defparam \bus|slave2|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \bus|slave2|sp|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[2] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~3 (
// Equation(s):
// \bus|slave2|sp|smemaddr~3_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|addr [2]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~3 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \bus|slave2|sp|smemaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \bus|slave2|sp|Selector27~0 (
// Equation(s):
// \bus|slave2|sp|Selector27~0_combout  = (\bus|slave2|sp|Equal2~0_combout  & ((\bus|slave2|sp|Decoder0~3_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|slave2|sp|Decoder0~3_combout  & (\bus|slave2|sp|addr [3])))) # 
// (!\bus|slave2|sp|Equal2~0_combout  & (((\bus|slave2|sp|addr [3]))))

	.dataa(\bus|slave2|sp|Equal2~0_combout ),
	.datab(\bus|slave2|sp|Decoder0~3_combout ),
	.datac(\bus|slave2|sp|addr [3]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector27~0 .lut_mask = 16'hF870;
defparam \bus|slave2|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \bus|slave2|sp|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[3] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~4 (
// Equation(s):
// \bus|slave2|sp|smemaddr~4_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|addr [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~4 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \bus|slave2|sp|smemaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~5 (
// Equation(s):
// \bus|slave2|sp|Decoder0~5_combout  = (\bus|slave2|sp|Decoder0~2_combout  & (\bus|slave2|sp|counter [2] & !\bus|slave2|sp|counter [3]))

	.dataa(\bus|slave2|sp|Decoder0~2_combout ),
	.datab(\bus|slave2|sp|counter [2]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~5 .lut_mask = 16'h0088;
defparam \bus|slave2|sp|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \bus|slave2|sp|Selector26~0 (
// Equation(s):
// \bus|slave2|sp|Selector26~0_combout  = (\bus|slave2|sp|Equal1~1_combout  & ((\bus|slave2|sp|Decoder0~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder0~5_combout  & ((\bus|slave2|sp|addr [4]))))) # 
// (!\bus|slave2|sp|Equal1~1_combout  & (((\bus|slave2|sp|addr [4]))))

	.dataa(\bus|slave2|sp|Equal1~1_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [4]),
	.datad(\bus|slave2|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \bus|slave2|sp|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[4] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~5 (
// Equation(s):
// \bus|slave2|sp|smemaddr~5_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [4]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~5 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \bus|slave2|sp|smemaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \bus|slave2|sp|Selector25~0 (
// Equation(s):
// \bus|slave2|sp|Selector25~0_combout  = (\bus|slave2|sp|Decoder1~4_combout  & ((\bus|slave2|sp|Decoder0~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder0~5_combout  & ((\bus|slave2|sp|addr [5]))))) # 
// (!\bus|slave2|sp|Decoder1~4_combout  & (((\bus|slave2|sp|addr [5]))))

	.dataa(\bus|slave2|sp|Decoder1~4_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [5]),
	.datad(\bus|slave2|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector25~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \bus|slave2|sp|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[5] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~6 (
// Equation(s):
// \bus|slave2|sp|smemaddr~6_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [5])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [5]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~6 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \bus|slave2|sp|smemaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~4 (
// Equation(s):
// \bus|slave2|sp|Decoder0~4_combout  = (\bus|slave2|sp|counter [1] & !\bus|slave2|sp|counter [0])

	.dataa(gnd),
	.datab(\bus|slave2|sp|counter [1]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~4 .lut_mask = 16'h00CC;
defparam \bus|slave2|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \bus|slave2|sp|Selector24~0 (
// Equation(s):
// \bus|slave2|sp|Selector24~0_combout  = (\bus|slave2|sp|Decoder0~4_combout  & ((\bus|slave2|sp|Decoder0~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder0~5_combout  & ((\bus|slave2|sp|addr [6]))))) # 
// (!\bus|slave2|sp|Decoder0~4_combout  & (((\bus|slave2|sp|addr [6]))))

	.dataa(\bus|slave2|sp|Decoder0~4_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [6]),
	.datad(\bus|slave2|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector24~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \bus|slave2|sp|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[6] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~7 (
// Equation(s):
// \bus|slave2|sp|smemaddr~7_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [6]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~7 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \bus|slave2|sp|smemaddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \bus|slave2|sp|Selector23~0 (
// Equation(s):
// \bus|slave2|sp|Selector23~0_combout  = (\bus|slave2|sp|Equal2~0_combout  & ((\bus|slave2|sp|Decoder0~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder0~5_combout  & ((\bus|slave2|sp|addr [7]))))) # 
// (!\bus|slave2|sp|Equal2~0_combout  & (((\bus|slave2|sp|addr [7]))))

	.dataa(\bus|slave2|sp|Equal2~0_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [7]),
	.datad(\bus|slave2|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector23~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \bus|slave2|sp|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[7] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~8 (
// Equation(s):
// \bus|slave2|sp|smemaddr~8_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [7]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~8 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \bus|slave2|sp|smemaddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \bus|slave2|sp|Decoder0~6 (
// Equation(s):
// \bus|slave2|sp|Decoder0~6_combout  = (\bus|slave2|sp|Decoder0~2_combout  & (!\bus|slave2|sp|counter [2] & \bus|slave2|sp|counter [3]))

	.dataa(\bus|slave2|sp|Decoder0~2_combout ),
	.datab(\bus|slave2|sp|counter [2]),
	.datac(gnd),
	.datad(\bus|slave2|sp|counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder0~6 .lut_mask = 16'h2200;
defparam \bus|slave2|sp|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \bus|slave2|sp|Selector22~0 (
// Equation(s):
// \bus|slave2|sp|Selector22~0_combout  = (\bus|slave2|sp|Decoder0~6_combout  & ((\bus|slave2|sp|Equal1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Equal1~1_combout  & ((\bus|slave2|sp|addr [8]))))) # 
// (!\bus|slave2|sp|Decoder0~6_combout  & (((\bus|slave2|sp|addr [8]))))

	.dataa(\bus|slave2|sp|Decoder0~6_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [8]),
	.datad(\bus|slave2|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector22~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \bus|slave2|sp|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[8] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~9 (
// Equation(s):
// \bus|slave2|sp|smemaddr~9_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [8])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [8]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~9 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \bus|slave2|sp|smemaddr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \bus|slave2|sp|Selector21~0 (
// Equation(s):
// \bus|slave2|sp|Selector21~0_combout  = (\bus|slave2|sp|Decoder0~6_combout  & ((\bus|slave2|sp|Decoder1~4_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder1~4_combout  & ((\bus|slave2|sp|addr [9]))))) # 
// (!\bus|slave2|sp|Decoder0~6_combout  & (((\bus|slave2|sp|addr [9]))))

	.dataa(\bus|slave2|sp|Decoder0~6_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [9]),
	.datad(\bus|slave2|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector21~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \bus|slave2|sp|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[9] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~10 (
// Equation(s):
// \bus|slave2|sp|smemaddr~10_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [9])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|addr [9]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~10 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \bus|slave2|sp|smemaddr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \bus|slave2|sp|Selector20~0 (
// Equation(s):
// \bus|slave2|sp|Selector20~0_combout  = (\bus|slave2|sp|Decoder0~7_combout  & ((\bus|slave2|sp|counter [3] & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|counter [3] & ((\bus|slave2|sp|addr [10]))))) # (!\bus|slave2|sp|Decoder0~7_combout  & 
// (((\bus|slave2|sp|addr [10]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder0~7_combout ),
	.datac(\bus|slave2|sp|addr [10]),
	.datad(\bus|slave2|sp|counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector20~0 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \bus|slave2|sp|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[10] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~11 (
// Equation(s):
// \bus|slave2|sp|smemaddr~11_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|addr [10]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~11 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \bus|slave2|sp|smemaddr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \bus|slave2|sp|Selector19~0 (
// Equation(s):
// \bus|slave2|sp|Selector19~0_combout  = (\bus|slave2|sp|Decoder0~6_combout  & ((\bus|slave2|sp|Equal2~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Equal2~0_combout  & ((\bus|slave2|sp|addr [11]))))) # 
// (!\bus|slave2|sp|Decoder0~6_combout  & (((\bus|slave2|sp|addr [11]))))

	.dataa(\bus|slave2|sp|Decoder0~6_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|slave2|sp|addr [11]),
	.datad(\bus|slave2|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Selector19~0 .lut_mask = 16'hD8F0;
defparam \bus|slave2|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \bus|slave2|sp|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|addr[11] .is_wysiwyg = "true";
defparam \bus|slave2|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \bus|slave2|sp|smemaddr~12 (
// Equation(s):
// \bus|slave2|sp|smemaddr~12_combout  = (\rstn~input_o  & \bus|slave2|sp|addr [11])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|slave2|sp|addr [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr~12 .lut_mask = 16'hC0C0;
defparam \bus|slave2|sp|smemaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \bus|slave2|sp|smemaddr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemaddr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|smemaddr[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \bus|slave2|sp|wdata~7 (
// Equation(s):
// \bus|slave2|sp|wdata~7_combout  = (\bus|slave2|sp|Equal2~0_combout  & ((\bus|slave2|sp|Decoder1~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder1~5_combout  & ((\bus|slave2|sp|wdata [7]))))) # 
// (!\bus|slave2|sp|Equal2~0_combout  & (((\bus|slave2|sp|wdata [7]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Equal2~0_combout ),
	.datac(\bus|slave2|sp|wdata [7]),
	.datad(\bus|slave2|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~7 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \bus|slave2|sp|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[7] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~7 (
// Equation(s):
// \bus|slave2|sp|smemwdata~7_combout  = (\bus|slave2|sp|wdata [7] & \rstn~input_o )

	.dataa(\bus|slave2|sp|wdata [7]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~7 .lut_mask = 16'hA0A0;
defparam \bus|slave2|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \bus|slave2|sp|smemwdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\bus|slave2|sp|smemwen~q ),
	.portare(\bus|slave2|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave2|sp|smemwdata [7],\bus|slave2|sp|smemwdata [4]}),
	.portaaddr({\bus|slave2|sp|smemaddr [11],\bus|slave2|sp|smemaddr [10],\bus|slave2|sp|smemaddr [9],\bus|slave2|sp|smemaddr [8],\bus|slave2|sp|smemaddr [7],\bus|slave2|sp|smemaddr [6],\bus|slave2|sp|smemaddr [5],\bus|slave2|sp|smemaddr [4],\bus|slave2|sp|smemaddr [3],\bus|slave2|sp|smemaddr [2],
\bus|slave2|sp|smemaddr [1],\bus|slave2|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCDC8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFAFF;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \bus|slave2|sp|wdata~4 (
// Equation(s):
// \bus|slave2|sp|wdata~4_combout  = (\bus|slave2|sp|Decoder1~4_combout  & ((\bus|slave2|sp|Decoder1~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder1~5_combout  & ((\bus|slave2|sp|wdata [5]))))) # 
// (!\bus|slave2|sp|Decoder1~4_combout  & (((\bus|slave2|sp|wdata [5]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder1~4_combout ),
	.datac(\bus|slave2|sp|wdata [5]),
	.datad(\bus|slave2|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~4 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \bus|slave2|sp|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[5] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~4 (
// Equation(s):
// \bus|slave2|sp|smemwdata~4_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|wdata [5]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~4 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \bus|slave2|sp|smemwdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \bus|slave2|sp|Decoder1~6 (
// Equation(s):
// \bus|slave2|sp|Decoder1~6_combout  = (\bus|slave2|sp|Decoder1~2_combout  & (\bus|slave2|sp|counter [1] & !\bus|slave2|sp|counter [0]))

	.dataa(gnd),
	.datab(\bus|slave2|sp|Decoder1~2_combout ),
	.datac(\bus|slave2|sp|counter [1]),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder1~6 .lut_mask = 16'h00C0;
defparam \bus|slave2|sp|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \bus|slave2|sp|wdata~5 (
// Equation(s):
// \bus|slave2|sp|wdata~5_combout  = (\bus|slave2|sp|counter [2] & ((\bus|slave2|sp|Decoder1~6_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|slave2|sp|Decoder1~6_combout  & (\bus|slave2|sp|wdata [6])))) # (!\bus|slave2|sp|counter [2] & 
// (((\bus|slave2|sp|wdata [6]))))

	.dataa(\bus|slave2|sp|counter [2]),
	.datab(\bus|slave2|sp|Decoder1~6_combout ),
	.datac(\bus|slave2|sp|wdata [6]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~5 .lut_mask = 16'hF870;
defparam \bus|slave2|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \bus|slave2|sp|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[6] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~5 (
// Equation(s):
// \bus|slave2|sp|smemwdata~5_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|slave2|sp|wdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~5 .lut_mask = 16'hC0C0;
defparam \bus|slave2|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \bus|slave2|sp|smemwdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\bus|slave2|sp|smemwen~q ),
	.portare(\bus|slave2|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave2|sp|smemwdata [6],\bus|slave2|sp|smemwdata [5]}),
	.portaaddr({\bus|slave2|sp|smemaddr [11],\bus|slave2|sp|smemaddr [10],\bus|slave2|sp|smemaddr [9],\bus|slave2|sp|smemaddr [8],\bus|slave2|sp|smemaddr [7],\bus|slave2|sp|smemaddr [6],\bus|slave2|sp|smemaddr [5],\bus|slave2|sp|smemaddr [4],\bus|slave2|sp|smemaddr [3],\bus|slave2|sp|smemaddr [2],
\bus|slave2|sp|smemaddr [1],\bus|slave2|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hABA8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE10;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCDC8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \bus|slave2|sp|Mux0~0 (
// Equation(s):
// \bus|slave2|sp|Mux0~0_combout  = (\bus|slave2|sp|counter [1] & (((\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\bus|slave2|sp|counter [0])))) # (!\bus|slave2|sp|counter [1] & 
// (\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((!\bus|slave2|sp|counter [0]))))

	.dataa(\bus|slave2|sp|counter [1]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Mux0~0 .lut_mask = 16'hAAE4;
defparam \bus|slave2|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \bus|slave2|sp|Mux0~1 (
// Equation(s):
// \bus|slave2|sp|Mux0~1_combout  = (\bus|slave2|sp|counter [0] & ((\bus|slave2|sp|Mux0~0_combout  & (\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\bus|slave2|sp|Mux0~0_combout  & 
// ((\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))) # (!\bus|slave2|sp|counter [0] & (((\bus|slave2|sp|Mux0~0_combout ))))

	.dataa(\bus|slave2|sp|counter [0]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\bus|slave2|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Mux0~1 .lut_mask = 16'hDDA0;
defparam \bus|slave2|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \bus|slave2|sp|wdata~2 (
// Equation(s):
// \bus|slave2|sp|wdata~2_combout  = (\bus|slave2|sp|counter [2] & (((\bus|slave2|sp|wdata [2])))) # (!\bus|slave2|sp|counter [2] & ((\bus|slave2|sp|Decoder1~6_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|slave2|sp|Decoder1~6_combout  & 
// (\bus|slave2|sp|wdata [2]))))

	.dataa(\bus|slave2|sp|counter [2]),
	.datab(\bus|slave2|sp|Decoder1~6_combout ),
	.datac(\bus|slave2|sp|wdata [2]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~2 .lut_mask = 16'hF4B0;
defparam \bus|slave2|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \bus|slave2|sp|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[2] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~2 (
// Equation(s):
// \bus|slave2|sp|smemwdata~2_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [2])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|slave2|sp|wdata [2]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~2 .lut_mask = 16'hCC00;
defparam \bus|slave2|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \bus|slave2|sp|smemwdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \bus|slave2|sp|Decoder1~3 (
// Equation(s):
// \bus|slave2|sp|Decoder1~3_combout  = (\bus|slave2|sp|Decoder1~2_combout  & !\bus|slave2|sp|counter [2])

	.dataa(\bus|slave2|sp|Decoder1~2_combout ),
	.datab(gnd),
	.datac(\bus|slave2|sp|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Decoder1~3 .lut_mask = 16'h0A0A;
defparam \bus|slave2|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \bus|slave2|sp|wdata~3 (
// Equation(s):
// \bus|slave2|sp|wdata~3_combout  = (\bus|slave2|sp|Equal2~0_combout  & ((\bus|slave2|sp|Decoder1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder1~3_combout  & ((\bus|slave2|sp|wdata [3]))))) # 
// (!\bus|slave2|sp|Equal2~0_combout  & (((\bus|slave2|sp|wdata [3]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Equal2~0_combout ),
	.datac(\bus|slave2|sp|wdata [3]),
	.datad(\bus|slave2|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \bus|slave2|sp|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[3] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~3 (
// Equation(s):
// \bus|slave2|sp|smemwdata~3_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|wdata [3]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \bus|slave2|sp|smemwdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\bus|slave2|sp|smemwen~q ),
	.portare(\bus|slave2|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave2|sp|smemwdata [3],\bus|slave2|sp|smemwdata [2]}),
	.portaaddr({\bus|slave2|sp|smemaddr [11],\bus|slave2|sp|smemaddr [10],\bus|slave2|sp|smemaddr [9],\bus|slave2|sp|smemaddr [8],\bus|slave2|sp|smemaddr [7],\bus|slave2|sp|smemaddr [6],\bus|slave2|sp|smemaddr [5],\bus|slave2|sp|smemaddr [4],\bus|slave2|sp|smemaddr [3],\bus|slave2|sp|smemaddr [2],
\bus|slave2|sp|smemaddr [1],\bus|slave2|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hABA8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCDC8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \bus|slave2|sp|wdata~0 (
// Equation(s):
// \bus|slave2|sp|wdata~0_combout  = (\bus|slave2|sp|Decoder1~3_combout  & ((\bus|slave2|sp|Equal1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Equal1~1_combout  & ((\bus|slave2|sp|wdata [0]))))) # 
// (!\bus|slave2|sp|Decoder1~3_combout  & (((\bus|slave2|sp|wdata [0]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder1~3_combout ),
	.datac(\bus|slave2|sp|wdata [0]),
	.datad(\bus|slave2|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~0 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \bus|slave2|sp|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[0] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~0 (
// Equation(s):
// \bus|slave2|sp|smemwdata~0_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|wdata [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~0 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \bus|slave2|sp|smemwdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \bus|slave2|sp|wdata~1 (
// Equation(s):
// \bus|slave2|sp|wdata~1_combout  = (\bus|slave2|sp|Decoder1~4_combout  & ((\bus|slave2|sp|Decoder1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|slave2|sp|Decoder1~3_combout  & ((\bus|slave2|sp|wdata [1]))))) # 
// (!\bus|slave2|sp|Decoder1~4_combout  & (((\bus|slave2|sp|wdata [1]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|slave2|sp|Decoder1~4_combout ),
	.datac(\bus|slave2|sp|wdata [1]),
	.datad(\bus|slave2|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|wdata~1 .lut_mask = 16'hB8F0;
defparam \bus|slave2|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \bus|slave2|sp|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|wdata[1] .is_wysiwyg = "true";
defparam \bus|slave2|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \bus|slave2|sp|smemwdata~1 (
// Equation(s):
// \bus|slave2|sp|smemwdata~1_combout  = (\rstn~input_o  & \bus|slave2|sp|wdata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|slave2|sp|wdata [1]),
	.cin(gnd),
	.combout(\bus|slave2|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata~1 .lut_mask = 16'hF000;
defparam \bus|slave2|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \bus|slave2|sp|smemwdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sp|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \bus|slave2|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\bus|slave2|sp|smemwen~q ),
	.portare(\bus|slave2|sp|smemren~q ),
	.portaaddrstall(gnd),
	.portbwe(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bus|slave2|sp|smemwdata [1],\bus|slave2|sp|smemwdata [0]}),
	.portaaddr({\bus|slave2|sp|smemaddr [11],\bus|slave2|sp|smemaddr [10],\bus|slave2|sp|smemaddr [9],\bus|slave2|sp|smemaddr [8],\bus|slave2|sp|smemaddr [7],\bus|slave2|sp|smemaddr [6],\bus|slave2|sp|smemaddr [5],\bus|slave2|sp|smemaddr [4],\bus|slave2|sp|smemaddr [3],\bus|slave2|sp|smemaddr [2],
\bus|slave2|sp|smemaddr [1],\bus|slave2|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hCDC8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCDC8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \bus|slave2|sp|Mux0~2 (
// Equation(s):
// \bus|slave2|sp|Mux0~2_combout  = (\bus|slave2|sp|counter [1] & (((\bus|slave2|sp|counter [0])))) # (!\bus|slave2|sp|counter [1] & ((\bus|slave2|sp|counter [0] & (\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])) # 
// (!\bus|slave2|sp|counter [0] & ((\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0])))))

	.dataa(\bus|slave2|sp|counter [1]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\bus|slave2|sp|counter [0]),
	.cin(gnd),
	.combout(\bus|slave2|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Mux0~2 .lut_mask = 16'hEE50;
defparam \bus|slave2|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \bus|slave2|sp|Mux0~3 (
// Equation(s):
// \bus|slave2|sp|Mux0~3_combout  = (\bus|slave2|sp|counter [1] & ((\bus|slave2|sp|Mux0~2_combout  & (\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\bus|slave2|sp|Mux0~2_combout  & 
// ((\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\bus|slave2|sp|counter [1] & (((\bus|slave2|sp|Mux0~2_combout ))))

	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\bus|slave2|sp|counter [1]),
	.datad(\bus|slave2|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|Mux0~3 .lut_mask = 16'hAFC0;
defparam \bus|slave2|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \bus|slave2|sp|srdata~0 (
// Equation(s):
// \bus|slave2|sp|srdata~0_combout  = (\bus|slave2|sp|state.RDATA~q  & ((\bus|slave2|sp|counter [2] & (\bus|slave2|sp|Mux0~1_combout )) # (!\bus|slave2|sp|counter [2] & ((\bus|slave2|sp|Mux0~3_combout )))))

	.dataa(\bus|slave2|sp|Mux0~1_combout ),
	.datab(\bus|slave2|sp|state.RDATA~q ),
	.datac(\bus|slave2|sp|counter [2]),
	.datad(\bus|slave2|sp|Mux0~3_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|srdata~0 .lut_mask = 16'h8C80;
defparam \bus|slave2|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \bus|slave2|sp|srdata~1 (
// Equation(s):
// \bus|slave2|sp|srdata~1_combout  = (\bus|slave2|sp|srdata~0_combout ) # ((!\bus|slave2|sp|state.RDATA~q  & \bus|slave2|sp|srdata~q ))

	.dataa(gnd),
	.datab(\bus|slave2|sp|state.RDATA~q ),
	.datac(\bus|slave2|sp|srdata~q ),
	.datad(\bus|slave2|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sp|srdata~1 .lut_mask = 16'hFF30;
defparam \bus|slave2|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \bus|slave2|sp|srdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|slave2|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sp|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sp|srdata .is_wysiwyg = "true";
defparam \bus|slave2|sp|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \bus|bus|rdata_mux|Mux0~0 (
// Equation(s):
// \bus|bus|rdata_mux|Mux0~0_combout  = (!\bus|bus|decoder|ssel [1] & ((\bus|bus|decoder|ssel [0] & ((\bus|slave2|sp|srdata~q ))) # (!\bus|bus|decoder|ssel [0] & (\bus|slave1|sp|srdata~q ))))

	.dataa(\bus|bus|decoder|ssel [1]),
	.datab(\bus|slave1|sp|srdata~q ),
	.datac(\bus|slave2|sp|srdata~q ),
	.datad(\bus|bus|decoder|ssel [0]),
	.cin(gnd),
	.combout(\bus|bus|rdata_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|rdata_mux|Mux0~0 .lut_mask = 16'h5044;
defparam \bus|bus|rdata_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~3 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~3_combout  = (!\bus|bb_slave|uart_module|receiver|bit_pos [2] & (\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// \bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~3 .lut_mask = 16'h4000;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[5]~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout  = (\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q  & \bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~0 .lut_mask = 16'hF000;
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[3]~7 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[3]~7_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|Decoder0~3_combout  & 
// \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|Decoder0~3_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[3]~7 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[3]~8 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[3]~8_combout  = (\bus|bb_slave|uart_module|receiver|scratch[3]~7_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[3]~7_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [3]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[3]~7_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [3]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[3]~8 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \bus|bb_slave|uart_module|receiver|scratch[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|data_out[7]~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|data_out[7]~0_combout  = (\bus|bb_slave|uart_module|receiver|words[1]~0_combout  & (!\bus|bb_slave|uart_module|receiver|words [1] & (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & 
// !\bus|bb_slave|uart_module|receiver|words [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|words[1]~0_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|words [1]),
	.datac(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|words [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[7]~0 .lut_mask = 16'h0020;
defparam \bus|bb_slave|uart_module|receiver|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \bus|bb_slave|uart_module|receiver|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|scratch [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~2_combout  = (!\bus|bb_slave|uart_module|receiver|bit_pos [2] & (\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// !\bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~2 .lut_mask = 16'h0040;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[2]~5 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[2]~5_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout  & 
// \bus|bb_slave|uart_module|receiver|Decoder0~2_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[2]~5 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[2]~6 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[2]~6_combout  = (\bus|bb_slave|uart_module|receiver|scratch[2]~5_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[2]~5_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [2]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[2]~5_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [2]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[2]~6 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \bus|bb_slave|uart_module|receiver|scratch[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|data_out[2]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|data_out[2]~feeder_combout  = \bus|bb_slave|uart_module|receiver|scratch [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|scratch [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|receiver|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \bus|bb_slave|uart_module|receiver|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~4 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~4_combout  = (\bus|bb_slave|slave|counter [0] & (\bus|bb_slave|uart_module|receiver|data_out [3])) # (!\bus|bb_slave|slave|counter [0] & ((\bus|bb_slave|uart_module|receiver|data_out [2])))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|uart_module|receiver|data_out [3]),
	.datad(\bus|bb_slave|uart_module|receiver|data_out [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~4 .lut_mask = 16'hF3C0;
defparam \bus|bb_slave|slave|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~1_combout  = (!\bus|bb_slave|uart_module|receiver|bit_pos [2] & (!\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// !\bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~1 .lut_mask = 16'h0010;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[0]~3 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[0]~3_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout  & 
// \bus|bb_slave|uart_module|receiver|Decoder0~1_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[0]~3 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[0]~4 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[0]~4_combout  = (\bus|bb_slave|uart_module|receiver|scratch[0]~3_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[0]~3_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [0]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[0]~3_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [0]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[0]~4 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \bus|bb_slave|uart_module|receiver|scratch[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \bus|bb_slave|uart_module|receiver|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|scratch [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~0 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~0_combout  = (!\bus|bb_slave|uart_module|receiver|bit_pos [2] & (!\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// \bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~0 .lut_mask = 16'h1000;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[1]~1 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[1]~1_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout  & 
// \bus|bb_slave|uart_module|receiver|Decoder0~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[1]~1 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[1]~2 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[1]~2_combout  = (\bus|bb_slave|uart_module|receiver|scratch[1]~1_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[1]~1_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [1]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[1]~1_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [1]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[1]~2 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \bus|bb_slave|uart_module|receiver|scratch[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \bus|bb_slave|uart_module|receiver|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|scratch [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~0 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~0_combout  = (\bus|bb_slave|slave|counter [0] & ((\bus|bb_slave|uart_module|receiver|data_out [1]))) # (!\bus|bb_slave|slave|counter [0] & (\bus|bb_slave|uart_module|receiver|data_out [0]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|uart_module|receiver|data_out [0]),
	.datad(\bus|bb_slave|uart_module|receiver|data_out [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~0 .lut_mask = 16'hFC30;
defparam \bus|bb_slave|slave|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~5 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~5_combout  = (\bus|bb_slave|slave|smemren~q  & ((\bus|bb_slave|slave|counter [1] & (\bus|bb_slave|slave|Mux0~4_combout )) # (!\bus|bb_slave|slave|counter [1] & ((\bus|bb_slave|slave|Mux0~0_combout )))))

	.dataa(\bus|bb_slave|slave|Mux0~4_combout ),
	.datab(\bus|bb_slave|slave|counter [1]),
	.datac(\bus|bb_slave|slave|Mux0~0_combout ),
	.datad(\bus|bb_slave|slave|smemren~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~5 .lut_mask = 16'hB800;
defparam \bus|bb_slave|slave|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \bus|bb_slave|slave|srdata~0 (
// Equation(s):
// \bus|bb_slave|slave|srdata~0_combout  = (\bus|bb_slave|slave|state.RDATA~q  & (\bus|bb_slave|slave|Mux0~5_combout  & ((!\bus|bb_slave|slave|counter [2])))) # (!\bus|bb_slave|slave|state.RDATA~q  & (((\bus|bb_slave|slave|srdata~q ))))

	.dataa(\bus|bb_slave|slave|Mux0~5_combout ),
	.datab(\bus|bb_slave|slave|srdata~q ),
	.datac(\bus|bb_slave|slave|state.RDATA~q ),
	.datad(\bus|bb_slave|slave|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|srdata~0 .lut_mask = 16'h0CAC;
defparam \bus|bb_slave|slave|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~7 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~7_combout  = (\bus|bb_slave|uart_module|receiver|bit_pos [2] & (\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & \bus|bb_slave|uart_module|receiver|bit_pos 
// [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~7 .lut_mask = 16'h8000;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[7]~15 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[7]~15_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|Decoder0~7_combout  & 
// \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datab(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|Decoder0~7_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[7]~15 .lut_mask = 16'hC888;
defparam \bus|bb_slave|uart_module|receiver|scratch[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[7]~16 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[7]~16_combout  = (\bus|bb_slave|uart_module|receiver|scratch[7]~15_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[7]~15_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [7]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[7]~15_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [7]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[7]~16 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \bus|bb_slave|uart_module|receiver|scratch[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \bus|bb_slave|uart_module|receiver|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|scratch [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~6 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~6_combout  = (\bus|bb_slave|uart_module|receiver|bit_pos [2] & (!\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// \bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~6 .lut_mask = 16'h2000;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[5]~13 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[5]~13_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|Decoder0~6_combout  & 
// \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|Decoder0~6_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~13 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[5]~14 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[5]~14_combout  = (\bus|bb_slave|uart_module|receiver|scratch[5]~13_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[5]~13_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [5]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[5]~13_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [5]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~14 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \bus|bb_slave|uart_module|receiver|scratch[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|data_out[5]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|data_out[5]~feeder_combout  = \bus|bb_slave|uart_module|receiver|scratch [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|scratch [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|receiver|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \bus|bb_slave|uart_module|receiver|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~2 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~2_combout  = (\bus|bb_slave|slave|counter [1] & (\bus|bb_slave|uart_module|receiver|data_out [7])) # (!\bus|bb_slave|slave|counter [1] & ((\bus|bb_slave|uart_module|receiver|data_out [5])))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [1]),
	.datac(\bus|bb_slave|uart_module|receiver|data_out [7]),
	.datad(\bus|bb_slave|uart_module|receiver|data_out [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~2 .lut_mask = 16'hF3C0;
defparam \bus|bb_slave|slave|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~5 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~5_combout  = (\bus|bb_slave|uart_module|receiver|bit_pos [2] & (!\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// !\bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~5 .lut_mask = 16'h0020;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[4]~11 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[4]~11_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|Decoder0~5_combout  & 
// \bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|Decoder0~5_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[4]~11 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[4]~12 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[4]~12_combout  = (\bus|bb_slave|uart_module|receiver|scratch[4]~11_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[4]~11_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [4]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[4]~11_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [4]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[4]~12 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \bus|bb_slave|uart_module|receiver|scratch[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \bus|bb_slave|uart_module|receiver|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|uart_module|receiver|scratch [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|Decoder0~4 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|Decoder0~4_combout  = (\bus|bb_slave|uart_module|receiver|bit_pos [2] & (\bus|bb_slave|uart_module|receiver|bit_pos [1] & (\bus|bb_slave|uart_module|receiver|Equal2~0_combout  & 
// !\bus|bb_slave|uart_module|receiver|bit_pos [0])))

	.dataa(\bus|bb_slave|uart_module|receiver|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|receiver|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|receiver|Equal2~0_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|Decoder0~4 .lut_mask = 16'h0080;
defparam \bus|bb_slave|uart_module|receiver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[6]~9 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[6]~9_combout  = (\bus|bb_slave|uart_module|bd|Equal2~1_combout  & ((\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ) # ((\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout  & 
// \bus|bb_slave|uart_module|receiver|Decoder0~4_combout ))))

	.dataa(\bus|bb_slave|uart_module|bd|Equal2~1_combout ),
	.datab(\bus|bb_slave|uart_module|receiver|scratch[5]~0_combout ),
	.datac(\bus|bb_slave|uart_module|receiver|sample[2]~2_combout ),
	.datad(\bus|bb_slave|uart_module|receiver|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[6]~9 .lut_mask = 16'hA8A0;
defparam \bus|bb_slave|uart_module|receiver|scratch[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|scratch[6]~10 (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|scratch[6]~10_combout  = (\bus|bb_slave|uart_module|receiver|scratch[6]~9_combout  & (\s_u_rx~input_o  & ((\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q )))) # 
// (!\bus|bb_slave|uart_module|receiver|scratch[6]~9_combout  & (((\bus|bb_slave|uart_module|receiver|scratch [6]))))

	.dataa(\bus|bb_slave|uart_module|receiver|scratch[6]~9_combout ),
	.datab(\s_u_rx~input_o ),
	.datac(\bus|bb_slave|uart_module|receiver|scratch [6]),
	.datad(\bus|bb_slave|uart_module|receiver|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|scratch[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[6]~10 .lut_mask = 16'hD850;
defparam \bus|bb_slave|uart_module|receiver|scratch[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \bus|bb_slave|uart_module|receiver|scratch[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|scratch[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|scratch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|scratch[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|scratch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|receiver|data_out[6]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|receiver|data_out[6]~feeder_combout  = \bus|bb_slave|uart_module|receiver|scratch [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|uart_module|receiver|scratch [6]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|receiver|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|receiver|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \bus|bb_slave|uart_module|receiver|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|receiver|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|receiver|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|receiver|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|receiver|data_out[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|receiver|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~1 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~1_combout  = (\bus|bb_slave|slave|counter [1] & ((\bus|bb_slave|uart_module|receiver|data_out [6]))) # (!\bus|bb_slave|slave|counter [1] & (\bus|bb_slave|uart_module|receiver|data_out [4]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [1]),
	.datac(\bus|bb_slave|uart_module|receiver|data_out [4]),
	.datad(\bus|bb_slave|uart_module|receiver|data_out [6]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~1 .lut_mask = 16'hFC30;
defparam \bus|bb_slave|slave|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \bus|bb_slave|slave|Mux0~3 (
// Equation(s):
// \bus|bb_slave|slave|Mux0~3_combout  = (\bus|bb_slave|slave|smemren~q  & ((\bus|bb_slave|slave|counter [0] & (\bus|bb_slave|slave|Mux0~2_combout )) # (!\bus|bb_slave|slave|counter [0] & ((\bus|bb_slave|slave|Mux0~1_combout )))))

	.dataa(\bus|bb_slave|slave|counter [0]),
	.datab(\bus|bb_slave|slave|Mux0~2_combout ),
	.datac(\bus|bb_slave|slave|Mux0~1_combout ),
	.datad(\bus|bb_slave|slave|smemren~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Mux0~3 .lut_mask = 16'hD800;
defparam \bus|bb_slave|slave|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \bus|bb_slave|slave|srdata~1 (
// Equation(s):
// \bus|bb_slave|slave|srdata~1_combout  = (\bus|bb_slave|slave|srdata~0_combout ) # ((\bus|bb_slave|slave|Mux0~3_combout  & (\bus|bb_slave|slave|state.RDATA~q  & \bus|bb_slave|slave|counter [2])))

	.dataa(\bus|bb_slave|slave|srdata~0_combout ),
	.datab(\bus|bb_slave|slave|Mux0~3_combout ),
	.datac(\bus|bb_slave|slave|state.RDATA~q ),
	.datad(\bus|bb_slave|slave|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|srdata~1 .lut_mask = 16'hEAAA;
defparam \bus|bb_slave|slave|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \bus|bb_slave|slave|srdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|srdata .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \bus|bus|rdata_mux|Mux0~1 (
// Equation(s):
// \bus|bus|rdata_mux|Mux0~1_combout  = (\bus|bus|rdata_mux|Mux0~0_combout ) # ((\bus|bus|decoder|ssel [1] & \bus|bb_slave|slave|srdata~q ))

	.dataa(gnd),
	.datab(\bus|bus|rdata_mux|Mux0~0_combout ),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|bb_slave|slave|srdata~q ),
	.cin(gnd),
	.combout(\bus|bus|rdata_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|rdata_mux|Mux0~1 .lut_mask = 16'hFCCC;
defparam \bus|bus|rdata_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \bus|master1|state~24 (
// Equation(s):
// \bus|master1|state~24_combout  = (\bus|master1|state.RDATA~q  & ((\bus|bus|rctrl_mux|Mux0~0_combout ) # ((\bus|bb_slave|slave|svalid~q  & \bus|bus|decoder|ssel [1]))))

	.dataa(\bus|bus|rctrl_mux|Mux0~0_combout ),
	.datab(\bus|bb_slave|slave|svalid~q ),
	.datac(\bus|bus|decoder|ssel [1]),
	.datad(\bus|master1|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|master1|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~24 .lut_mask = 16'hEA00;
defparam \bus|master1|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \bus|master1|Decoder0~4 (
// Equation(s):
// \bus|master1|Decoder0~4_combout  = (\bus|master1|state~24_combout  & (\bus|master1|Equal0~0_combout  & !\bus|master1|counter [3]))

	.dataa(\bus|master1|state~24_combout ),
	.datab(\bus|master1|Equal0~0_combout ),
	.datac(gnd),
	.datad(\bus|master1|counter [3]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~4 .lut_mask = 16'h0088;
defparam \bus|master1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \bus|master1|Decoder0~5 (
// Equation(s):
// \bus|master1|Decoder0~5_combout  = (!\bus|master1|counter [1] & (!\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & !\bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~5 .lut_mask = 16'h0010;
defparam \bus|master1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \bus|master1|rdata~0 (
// Equation(s):
// \bus|master1|rdata~0_combout  = (\bus|master1|Decoder0~5_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~5_combout  & ((\bus|master1|rdata [0])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [0]),
	.datad(\bus|master1|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~0 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \bus|master1|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[0] .is_wysiwyg = "true";
defparam \bus|master1|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \memaddr~0 (
// Equation(s):
// \memaddr~0_combout  = (memaddr[0]) # ((!\start~input_o  & (!\state.IDLE~q  & \start_prev~q )))

	.dataa(\start~input_o ),
	.datab(\state.IDLE~q ),
	.datac(memaddr[0]),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\memaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memaddr~0 .lut_mask = 16'hF1F0;
defparam \memaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \memaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr[0] .is_wysiwyg = "true";
defparam \memaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \memaddr~1 (
// Equation(s):
// \memaddr~1_combout  = (!\mode~input_o  & \rstn~input_o )

	.dataa(gnd),
	.datab(\mode~input_o ),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \memaddr~1 .lut_mask = 16'h3030;
defparam \memaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \memaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_rw_mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr[4] .is_wysiwyg = "true";
defparam \memaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \bus|master1|Decoder0~6 (
// Equation(s):
// \bus|master1|Decoder0~6_combout  = (\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & !\bus|master1|counter [2]))

	.dataa(gnd),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~6 .lut_mask = 16'h00C0;
defparam \bus|master1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \bus|master1|rdata~1 (
// Equation(s):
// \bus|master1|rdata~1_combout  = (\bus|master1|Decoder0~6_combout  & ((\bus|master1|counter [1] & ((\bus|master1|rdata [1]))) # (!\bus|master1|counter [1] & (\bus|bus|rdata_mux|Mux0~1_combout )))) # (!\bus|master1|Decoder0~6_combout  & 
// (((\bus|master1|rdata [1]))))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(\bus|master1|Decoder0~6_combout ),
	.datac(\bus|master1|rdata [1]),
	.datad(\bus|master1|counter [1]),
	.cin(gnd),
	.combout(\bus|master1|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~1 .lut_mask = 16'hF0B8;
defparam \bus|master1|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \bus|master1|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[1] .is_wysiwyg = "true";
defparam \bus|master1|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \bus|master1|Decoder0~10 (
// Equation(s):
// \bus|master1|Decoder0~10_combout  = (\bus|master1|counter [1] & (!\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & !\bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~10 .lut_mask = 16'h0020;
defparam \bus|master1|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \bus|master1|rdata~2 (
// Equation(s):
// \bus|master1|rdata~2_combout  = (\bus|master1|Decoder0~10_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~10_combout  & ((\bus|master1|rdata [2])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [2]),
	.datad(\bus|master1|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~2 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \bus|master1|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[2] .is_wysiwyg = "true";
defparam \bus|master1|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \bus|master1|rdata~3 (
// Equation(s):
// \bus|master1|rdata~3_combout  = (\bus|master1|Decoder0~6_combout  & ((\bus|master1|counter [1] & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|counter [1] & ((\bus|master1|rdata [3]))))) # (!\bus|master1|Decoder0~6_combout  & 
// (((\bus|master1|rdata [3]))))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(\bus|master1|Decoder0~6_combout ),
	.datac(\bus|master1|rdata [3]),
	.datad(\bus|master1|counter [1]),
	.cin(gnd),
	.combout(\bus|master1|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~3 .lut_mask = 16'hB8F0;
defparam \bus|master1|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \bus|master1|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[3] .is_wysiwyg = "true";
defparam \bus|master1|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \bus|master1|Decoder0~8 (
// Equation(s):
// \bus|master1|Decoder0~8_combout  = (!\bus|master1|counter [1] & (!\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & \bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~8 .lut_mask = 16'h1000;
defparam \bus|master1|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \bus|master1|rdata~6 (
// Equation(s):
// \bus|master1|rdata~6_combout  = (\bus|master1|Decoder0~8_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~8_combout  & ((\bus|master1|rdata [4])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [4]),
	.datad(\bus|master1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~6 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \bus|master1|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[4] .is_wysiwyg = "true";
defparam \bus|master1|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \bus|master1|Decoder0~7 (
// Equation(s):
// \bus|master1|Decoder0~7_combout  = (!\bus|master1|counter [1] & (\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & \bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~7 .lut_mask = 16'h4000;
defparam \bus|master1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \bus|master1|rdata~4 (
// Equation(s):
// \bus|master1|rdata~4_combout  = (\bus|master1|Decoder0~7_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~7_combout  & ((\bus|master1|rdata [5])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [5]),
	.datad(\bus|master1|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~4 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \bus|master1|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[5] .is_wysiwyg = "true";
defparam \bus|master1|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \bus|master1|Decoder0~11 (
// Equation(s):
// \bus|master1|Decoder0~11_combout  = (\bus|master1|counter [1] & (!\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & \bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~11 .lut_mask = 16'h2000;
defparam \bus|master1|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \bus|master1|rdata~5 (
// Equation(s):
// \bus|master1|rdata~5_combout  = (\bus|master1|Decoder0~11_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~11_combout  & ((\bus|master1|rdata [6])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [6]),
	.datad(\bus|master1|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~5 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \bus|master1|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[6] .is_wysiwyg = "true";
defparam \bus|master1|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \bus|master1|Decoder0~9 (
// Equation(s):
// \bus|master1|Decoder0~9_combout  = (\bus|master1|counter [1] & (\bus|master1|counter [0] & (\bus|master1|Decoder0~4_combout  & \bus|master1|counter [2])))

	.dataa(\bus|master1|counter [1]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Decoder0~4_combout ),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Decoder0~9 .lut_mask = 16'h8000;
defparam \bus|master1|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \bus|master1|rdata~7 (
// Equation(s):
// \bus|master1|rdata~7_combout  = (\bus|master1|Decoder0~9_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|master1|Decoder0~9_combout  & ((\bus|master1|rdata [7])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|master1|rdata [7]),
	.datad(\bus|master1|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\bus|master1|rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|rdata~7 .lut_mask = 16'hAAF0;
defparam \bus|master1|rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \bus|master1|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|rdata[7] .is_wysiwyg = "true";
defparam \bus|master1|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h8000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\memwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\bus|master1|rdata [7],\bus|master1|rdata [6],\bus|master1|rdata [5],\bus|master1|rdata [4],\bus|master1|rdata [3],\bus|master1|rdata [2],\bus|master1|rdata [1],\bus|master1|rdata [0]}),
	.portaaddr({memaddr[4],\~GND~combout ,\~GND~combout ,\~GND~combout ,memaddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 5;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 31;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 5;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 31;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFE02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'h8000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2 .lut_mask = 16'hFFDC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF1E0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAAAC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hABA8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h0ACC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h5500;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .lut_mask = 16'hF0F8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hFFBF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hBA30;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h110D;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h3C03;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hFFAA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hF3FE;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h01C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h8D88;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h44CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 .lut_mask = 16'hFAF8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h3101;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h00B1;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hF400;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hEA40;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h7700;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hF0CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h22F0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 .lut_mask = 16'hCECC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 .lut_mask = 16'hF7FF;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hAB03;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0005;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h8002;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0008;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0E0C;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hEEEC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0E0A;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h2082;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0E0C;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'hAACC;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hE0AA;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0A04;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneive_lcell_comb \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCCAA;
defparam \bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\bus|slave2|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h8C80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hF0F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCD8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFFF2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFF82;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h2301;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h88D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .lut_mask = 16'h5F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h88D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h5F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h7000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h4C13;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h3222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\bus|slave1|sm|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 .lut_mask = 16'h2000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \bus|master1|wdata~3 (
// Equation(s):
// \bus|master1|wdata~3_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\bus|master1|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~3 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \bus|master1|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[7] .is_wysiwyg = "true";
defparam \bus|master1|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \bus|master1|wdata~1 (
// Equation(s):
// \bus|master1|wdata~1_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\bus|master1|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~1 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \bus|master1|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[6] .is_wysiwyg = "true";
defparam \bus|master1|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \bus|master1|wdata~2 (
// Equation(s):
// \bus|master1|wdata~2_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\bus|master1|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~2 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \bus|master1|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[4] .is_wysiwyg = "true";
defparam \bus|master1|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \bus|master1|Mux2~0 (
// Equation(s):
// \bus|master1|Mux2~0_combout  = (\bus|master1|counter [1] & ((\bus|master1|wdata [6]) # ((\bus|master1|counter [0])))) # (!\bus|master1|counter [1] & (((!\bus|master1|counter [0] & \bus|master1|wdata [4]))))

	.dataa(\bus|master1|wdata [6]),
	.datab(\bus|master1|counter [1]),
	.datac(\bus|master1|counter [0]),
	.datad(\bus|master1|wdata [4]),
	.cin(gnd),
	.combout(\bus|master1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Mux2~0 .lut_mask = 16'hCBC8;
defparam \bus|master1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \bus|master1|wdata~0 (
// Equation(s):
// \bus|master1|wdata~0_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [5])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\bus|master1|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~0 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \bus|master1|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[5] .is_wysiwyg = "true";
defparam \bus|master1|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \bus|master1|Mux2~1 (
// Equation(s):
// \bus|master1|Mux2~1_combout  = (\bus|master1|counter [0] & ((\bus|master1|Mux2~0_combout  & (\bus|master1|wdata [7])) # (!\bus|master1|Mux2~0_combout  & ((\bus|master1|wdata [5]))))) # (!\bus|master1|counter [0] & (((\bus|master1|Mux2~0_combout ))))

	.dataa(\bus|master1|wdata [7]),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|Mux2~0_combout ),
	.datad(\bus|master1|wdata [5]),
	.cin(gnd),
	.combout(\bus|master1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Mux2~1 .lut_mask = 16'hBCB0;
defparam \bus|master1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \bus|master1|wdata~4 (
// Equation(s):
// \bus|master1|wdata~4_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\bus|master1|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~4 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \bus|master1|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[2] .is_wysiwyg = "true";
defparam \bus|master1|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \bus|master1|wdata~7 (
// Equation(s):
// \bus|master1|wdata~7_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\bus|master1|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~7 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \bus|master1|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[3] .is_wysiwyg = "true";
defparam \bus|master1|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \bus|master1|wdata~5 (
// Equation(s):
// \bus|master1|wdata~5_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\bus|master1|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~5 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \bus|master1|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[1] .is_wysiwyg = "true";
defparam \bus|master1|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \bus|master1|wdata~6 (
// Equation(s):
// \bus|master1|wdata~6_combout  = (\rstn~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\bus|master1|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|wdata~6 .lut_mask = 16'hCC00;
defparam \bus|master1|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \bus|master1|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|master1|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|wdata[0] .is_wysiwyg = "true";
defparam \bus|master1|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \bus|master1|Mux2~2 (
// Equation(s):
// \bus|master1|Mux2~2_combout  = (\bus|master1|counter [1] & (((\bus|master1|counter [0])))) # (!\bus|master1|counter [1] & ((\bus|master1|counter [0] & (\bus|master1|wdata [1])) # (!\bus|master1|counter [0] & ((\bus|master1|wdata [0])))))

	.dataa(\bus|master1|wdata [1]),
	.datab(\bus|master1|counter [1]),
	.datac(\bus|master1|counter [0]),
	.datad(\bus|master1|wdata [0]),
	.cin(gnd),
	.combout(\bus|master1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Mux2~2 .lut_mask = 16'hE3E0;
defparam \bus|master1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \bus|master1|Mux2~3 (
// Equation(s):
// \bus|master1|Mux2~3_combout  = (\bus|master1|counter [1] & ((\bus|master1|Mux2~2_combout  & ((\bus|master1|wdata [3]))) # (!\bus|master1|Mux2~2_combout  & (\bus|master1|wdata [2])))) # (!\bus|master1|counter [1] & (((\bus|master1|Mux2~2_combout ))))

	.dataa(\bus|master1|wdata [2]),
	.datab(\bus|master1|wdata [3]),
	.datac(\bus|master1|counter [1]),
	.datad(\bus|master1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\bus|master1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Mux2~3 .lut_mask = 16'hCFA0;
defparam \bus|master1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \bus|master1|Selector25~1 (
// Equation(s):
// \bus|master1|Selector25~1_combout  = (\bus|master1|state.WDATA~q  & ((\bus|master1|counter [2] & (\bus|master1|Mux2~1_combout )) # (!\bus|master1|counter [2] & ((\bus|master1|Mux2~3_combout )))))

	.dataa(\bus|master1|Mux2~1_combout ),
	.datab(\bus|master1|Mux2~3_combout ),
	.datac(\bus|master1|counter [2]),
	.datad(\bus|master1|state.WDATA~q ),
	.cin(gnd),
	.combout(\bus|master1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~1 .lut_mask = 16'hAC00;
defparam \bus|master1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \bus|master1|Selector25~0 (
// Equation(s):
// \bus|master1|Selector25~0_combout  = (!\bus|master1|state.SADDR~q  & (!\bus|master1|state.WDATA~q  & (\bus|master1|mwdata~q  & !\bus|master1|state.ADDR~q )))

	.dataa(\bus|master1|state.SADDR~q ),
	.datab(\bus|master1|state.WDATA~q ),
	.datac(\bus|master1|mwdata~q ),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~0 .lut_mask = 16'h0010;
defparam \bus|master1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \bus|master1|addr~0 (
// Equation(s):
// \bus|master1|addr~0_combout  = (\bus|master1|addr [0]) # ((\d1_valid~q  & !\bus|master1|state.IDLE~q ))

	.dataa(\d1_valid~q ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|master1|addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|master1|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|addr~0 .lut_mask = 16'hF2F2;
defparam \bus|master1|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \bus|master1|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|addr[0] .is_wysiwyg = "true";
defparam \bus|master1|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \bus|master1|Selector25~2 (
// Equation(s):
// \bus|master1|Selector25~2_combout  = (\bus|master1|counter [0] & (\bus|master1|state.SADDR~q )) # (!\bus|master1|counter [0] & (((!\bus|master1|counter [1] & \bus|master1|state.ADDR~q ))))

	.dataa(\bus|master1|state.SADDR~q ),
	.datab(\bus|master1|counter [0]),
	.datac(\bus|master1|counter [1]),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~2 .lut_mask = 16'h8B88;
defparam \bus|master1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \bus|master1|Selector25~3 (
// Equation(s):
// \bus|master1|Selector25~3_combout  = (!\bus|master1|counter [3] & !\bus|master1|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|master1|counter [3]),
	.datad(\bus|master1|counter [2]),
	.cin(gnd),
	.combout(\bus|master1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~3 .lut_mask = 16'h000F;
defparam \bus|master1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \bus|master1|Equal0~1 (
// Equation(s):
// \bus|master1|Equal0~1_combout  = (\bus|master1|counter [1] & !\bus|master1|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|master1|counter [1]),
	.datad(\bus|master1|counter [0]),
	.cin(gnd),
	.combout(\bus|master1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Equal0~1 .lut_mask = 16'h00F0;
defparam \bus|master1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \bus|master1|Selector25~4 (
// Equation(s):
// \bus|master1|Selector25~4_combout  = (\bus|master1|Selector25~2_combout  & ((\bus|master1|Selector25~3_combout ) # ((\bus|master1|Selector19~0_combout  & \bus|master1|Equal0~1_combout )))) # (!\bus|master1|Selector25~2_combout  & 
// (((\bus|master1|Selector19~0_combout  & \bus|master1|Equal0~1_combout ))))

	.dataa(\bus|master1|Selector25~2_combout ),
	.datab(\bus|master1|Selector25~3_combout ),
	.datac(\bus|master1|Selector19~0_combout ),
	.datad(\bus|master1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~4 .lut_mask = 16'hF888;
defparam \bus|master1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \bus|master1|Selector25~5 (
// Equation(s):
// \bus|master1|Selector25~5_combout  = (\bus|master1|Selector25~1_combout ) # ((\bus|master1|Selector25~0_combout ) # ((\bus|master1|addr [0] & \bus|master1|Selector25~4_combout )))

	.dataa(\bus|master1|Selector25~1_combout ),
	.datab(\bus|master1|Selector25~0_combout ),
	.datac(\bus|master1|addr [0]),
	.datad(\bus|master1|Selector25~4_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector25~5 .lut_mask = 16'hFEEE;
defparam \bus|master1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \bus|master1|mwdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|mwdata .is_wysiwyg = "true";
defparam \bus|master1|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~4 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~4_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|c_bits [1] & !\bus|bb_master|uart_module|receiver|c_bits [4]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~4 .lut_mask = 16'h0030;
defparam \bus|bb_master|uart_module|receiver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~5 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~5_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & (\bus|bb_master|uart_module|receiver|c_bits [3] & (\bus|bb_master|uart_module|receiver|Equal2~3_combout  & 
// \bus|bb_master|uart_module|receiver|Decoder0~4_combout )))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~5 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|receiver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[11]~5 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[11]~5_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~5_combout  & ((\bus|bb_master|uart_module|receiver|c_bits [0] & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|c_bits [0] & ((\bus|bb_master|uart_module|receiver|temp_data [11]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~5_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [11]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~5_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [11]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[11]~5 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \bus|bb_master|uart_module|receiver|temp_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[11]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[11] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \bus|bb_master|fifo_din~6 (
// Equation(s):
// \bus|bb_master|fifo_din~6_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [11])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~6 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \bus|bb_master|fifo_din[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[11] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~34feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~34feeder_combout  = \bus|bb_master|fifo_din [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [11]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~34feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \bus|bb_master|fifo_queue|queue~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~34 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N23
dffeas \bus|bb_master|fifo_queue|queue~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~80 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N31
dffeas \bus|bb_master|fifo_queue|queue~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~11 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N21
dffeas \bus|bb_master|fifo_queue|queue~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~57 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~221 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~221_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~57_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~11_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~11_q ),
	.datad(\bus|bb_master|fifo_queue|queue~57_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~221_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~221 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~222 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~222_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~221_combout  & ((\bus|bb_master|fifo_queue|queue~80_q ))) # (!\bus|bb_master|fifo_queue|queue~221_combout  & 
// (\bus|bb_master|fifo_queue|queue~34_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~221_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~34_q ),
	.datac(\bus|bb_master|fifo_queue|queue~80_q ),
	.datad(\bus|bb_master|fifo_queue|queue~221_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~222_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~222 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N9
dffeas \bus|bb_master|fifo_queue|queue~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~149 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \bus|bb_master|fifo_queue|queue~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~172 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N3
dffeas \bus|bb_master|fifo_queue|queue~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~103 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~126feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~126feeder_combout  = \bus|bb_master|fifo_din [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [11]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~126feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \bus|bb_master|fifo_queue|queue~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~126 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~219 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~219_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~126_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~103_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~103_q ),
	.datad(\bus|bb_master|fifo_queue|queue~126_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~219_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~219 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~220 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~220_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~219_combout  & ((\bus|bb_master|fifo_queue|queue~172_q ))) # (!\bus|bb_master|fifo_queue|queue~219_combout  & 
// (\bus|bb_master|fifo_queue|queue~149_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~219_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~149_q ),
	.datac(\bus|bb_master|fifo_queue|queue~172_q ),
	.datad(\bus|bb_master|fifo_queue|queue~219_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~220_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~220 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~223 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~223_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~220_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~222_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~222_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(\bus|bb_master|fifo_queue|queue~220_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~223_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~223 .lut_mask = 16'hE2E2;
defparam \bus|bb_master|fifo_queue|queue~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \bus|bb_master|daddr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[11] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \bus|bb_master|master|addr~4 (
// Equation(s):
// \bus|bb_master|master|addr~4_combout  = (\rstn~input_o  & \bus|bb_master|daddr [11])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [11]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~4 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N5
dffeas \bus|bb_master|master|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[11] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[10]~6 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[10]~6_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~5_combout  & ((\bus|bb_master|uart_module|receiver|c_bits [0] & ((\bus|bb_master|uart_module|receiver|temp_data [10]))) # 
// (!\bus|bb_master|uart_module|receiver|c_bits [0] & (\bus|bb_master|uart_module|receiver|rx_sync~q )))) # (!\bus|bb_master|uart_module|receiver|Decoder0~5_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [10]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~5_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [10]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[10]~6 .lut_mask = 16'hF0B8;
defparam \bus|bb_master|uart_module|receiver|temp_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \bus|bb_master|uart_module|receiver|temp_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[10]~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[10] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_din~7 (
// Equation(s):
// \bus|bb_master|fifo_din~7_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [10])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~7 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \bus|bb_master|fifo_din[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[10] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \bus|bb_master|fifo_queue|queue~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~102 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~125feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~125feeder_combout  = \bus|bb_master|fifo_din [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [10]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~125feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \bus|bb_master|fifo_queue|queue~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~125 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~224 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~224_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~125_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~102_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~102_q ),
	.datad(\bus|bb_master|fifo_queue|queue~125_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~224_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~224 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \bus|bb_master|fifo_queue|queue~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~148 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N31
dffeas \bus|bb_master|fifo_queue|queue~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~171 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~225 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~225_combout  = (\bus|bb_master|fifo_queue|queue~224_combout  & (((\bus|bb_master|fifo_queue|queue~171_q ) # (!\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|queue~224_combout  & 
// (\bus|bb_master|fifo_queue|queue~148_q  & ((\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|queue~224_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~148_q ),
	.datac(\bus|bb_master|fifo_queue|queue~171_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~225_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~225 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N19
dffeas \bus|bb_master|fifo_queue|queue~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~10 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N17
dffeas \bus|bb_master|fifo_queue|queue~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~56 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~226 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~226_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~56_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~10_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~10_q ),
	.datad(\bus|bb_master|fifo_queue|queue~56_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~226_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~226 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N19
dffeas \bus|bb_master|fifo_queue|queue~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~79 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas \bus|bb_master|fifo_queue|queue~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~33 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~227 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~227_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~226_combout  & (\bus|bb_master|fifo_queue|queue~79_q )) # (!\bus|bb_master|fifo_queue|queue~226_combout  & 
// ((\bus|bb_master|fifo_queue|queue~33_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~226_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~226_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~79_q ),
	.datad(\bus|bb_master|fifo_queue|queue~33_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~227_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~227 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~228 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~228_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~225_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~227_combout )))

	.dataa(\bus|bb_master|fifo_queue|rp [2]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~225_combout ),
	.datad(\bus|bb_master|fifo_queue|queue~227_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~228_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~228 .lut_mask = 16'hF5A0;
defparam \bus|bb_master|fifo_queue|queue~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N27
dffeas \bus|bb_master|daddr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[10] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \bus|bb_master|master|addr~5 (
// Equation(s):
// \bus|bb_master|master|addr~5_combout  = (\bus|bb_master|daddr [10] & \rstn~input_o )

	.dataa(\bus|bb_master|daddr [10]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~5 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|master|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \bus|bb_master|master|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[10] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \bus|bb_master|master|Selector25~4 (
// Equation(s):
// \bus|bb_master|master|Selector25~4_combout  = (\bus|bb_master|master|Equal0~1_combout  & ((\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [11])) # (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [10])))))

	.dataa(\bus|bb_master|master|addr [11]),
	.datab(\bus|bb_master|master|Equal0~1_combout ),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|addr [10]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~4 .lut_mask = 16'h8C80;
defparam \bus|bb_master|master|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~3 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~3_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [0] & (\bus|bb_master|uart_module|receiver|Selector3~0_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [1] & 
// !\bus|bb_master|uart_module|receiver|c_bits [4])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~3 .lut_mask = 16'h0004;
defparam \bus|bb_master|uart_module|receiver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[8]~4 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[8]~4_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & (((\bus|bb_master|uart_module|receiver|temp_data [8])))) # (!\bus|bb_master|uart_module|receiver|c_bits [2] & 
// ((\bus|bb_master|uart_module|receiver|Decoder0~3_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # (!\bus|bb_master|uart_module|receiver|Decoder0~3_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [8])))))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [8]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[8]~4 .lut_mask = 16'hE4F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N11
dffeas \bus|bb_master|uart_module|receiver|temp_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[8]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[8] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneive_lcell_comb \bus|bb_master|fifo_din~5 (
// Equation(s):
// \bus|bb_master|fifo_din~5_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [8]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~5 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N7
dffeas \bus|bb_master|fifo_din[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[8] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~31feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~31feeder_combout  = \bus|bb_master|fifo_din [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [8]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~31feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N9
dffeas \bus|bb_master|fifo_queue|queue~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~31 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \bus|bb_master|fifo_queue|queue~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~77 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N11
dffeas \bus|bb_master|fifo_queue|queue~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~8 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N1
dffeas \bus|bb_master|fifo_queue|queue~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~54 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~216 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~216_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~54_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~8_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~8_q ),
	.datad(\bus|bb_master|fifo_queue|queue~54_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~216_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~216 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~217 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~217_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~216_combout  & ((\bus|bb_master|fifo_queue|queue~77_q ))) # (!\bus|bb_master|fifo_queue|queue~216_combout  & 
// (\bus|bb_master|fifo_queue|queue~31_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~216_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~31_q ),
	.datac(\bus|bb_master|fifo_queue|queue~77_q ),
	.datad(\bus|bb_master|fifo_queue|queue~216_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~217_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~217 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \bus|bb_master|fifo_queue|queue~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~146 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \bus|bb_master|fifo_queue|queue~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~123 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \bus|bb_master|fifo_queue|queue~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~100 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~214 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~214_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~123_q ) # ((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~100_q  & 
// !\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~123_q ),
	.datac(\bus|bb_master|fifo_queue|queue~100_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~214_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~214 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N15
dffeas \bus|bb_master|fifo_queue|queue~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~169 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~215 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~215_combout  = (\bus|bb_master|fifo_queue|queue~214_combout  & (((\bus|bb_master|fifo_queue|queue~169_q ) # (!\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|queue~214_combout  & 
// (\bus|bb_master|fifo_queue|queue~146_q  & ((\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|queue~146_q ),
	.datab(\bus|bb_master|fifo_queue|queue~214_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~169_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~215_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~215 .lut_mask = 16'hE2CC;
defparam \bus|bb_master|fifo_queue|queue~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~218 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~218_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~215_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~217_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~217_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|queue~215_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~218_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~218 .lut_mask = 16'hEE22;
defparam \bus|bb_master|fifo_queue|queue~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N3
dffeas \bus|bb_master|daddr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[8] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \bus|bb_master|master|addr~3 (
// Equation(s):
// \bus|bb_master|master|addr~3_combout  = (\rstn~input_o  & \bus|bb_master|daddr [8])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [8]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~3 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \bus|bb_master|master|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[8] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[12]~3 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[12]~3_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & ((\bus|bb_master|uart_module|receiver|Decoder0~3_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~3_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [12]))))) # (!\bus|bb_master|uart_module|receiver|c_bits [2] & (((\bus|bb_master|uart_module|receiver|temp_data [12]))))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [12]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[12]~3 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \bus|bb_master|uart_module|receiver|temp_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[12]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[12] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneive_lcell_comb \bus|bb_master|fifo_din~4 (
// Equation(s):
// \bus|bb_master|fifo_din~4_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [12]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~4 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \bus|bb_master|fifo_din[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[12] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N25
dffeas \bus|bb_master|fifo_queue|queue~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~150 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N27
dffeas \bus|bb_master|fifo_queue|queue~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~173 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~127feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~127feeder_combout  = \bus|bb_master|fifo_din [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [12]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~127feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N9
dffeas \bus|bb_master|fifo_queue|queue~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~127 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \bus|bb_master|fifo_queue|queue~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~104 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~209 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~209_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~127_q ) # ((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~104_q  & 
// !\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~127_q ),
	.datac(\bus|bb_master|fifo_queue|queue~104_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~209_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~209 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~210 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~210_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~209_combout  & ((\bus|bb_master|fifo_queue|queue~173_q ))) # (!\bus|bb_master|fifo_queue|queue~209_combout  & 
// (\bus|bb_master|fifo_queue|queue~150_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~209_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~150_q ),
	.datac(\bus|bb_master|fifo_queue|queue~173_q ),
	.datad(\bus|bb_master|fifo_queue|queue~209_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~210_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~210 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \bus|bb_master|fifo_queue|queue~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~58 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N7
dffeas \bus|bb_master|fifo_queue|queue~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~12 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~211 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~211_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~58_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~12_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~58_q ),
	.datac(\bus|bb_master|fifo_queue|queue~12_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~211_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~211 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N7
dffeas \bus|bb_master|fifo_queue|queue~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~81 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~35feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~35feeder_combout  = \bus|bb_master|fifo_din [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [12]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~35feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \bus|bb_master|fifo_queue|queue~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~35 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~212 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~212_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~211_combout  & (\bus|bb_master|fifo_queue|queue~81_q )) # (!\bus|bb_master|fifo_queue|queue~211_combout  & 
// ((\bus|bb_master|fifo_queue|queue~35_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~211_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~211_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~81_q ),
	.datad(\bus|bb_master|fifo_queue|queue~35_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~212_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~212 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~213 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~213_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~210_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~212_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|queue~210_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~212_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~213_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~213 .lut_mask = 16'hCCF0;
defparam \bus|bb_master|fifo_queue|queue~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N9
dffeas \bus|bb_master|daddr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[12] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \bus|bb_master|master|addr~2 (
// Equation(s):
// \bus|bb_master|master|addr~2_combout  = (\rstn~input_o  & \bus|bb_master|daddr [12])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|daddr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~2 .lut_mask = 16'hC0C0;
defparam \bus|bb_master|master|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \bus|bb_master|master|addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[12] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \bus|bb_master|master|Selector25~2 (
// Equation(s):
// \bus|bb_master|master|Selector25~2_combout  = (\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|addr [12]))) # (!\bus|bb_master|master|counter [2] & (\bus|bb_master|master|addr [8]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|addr [8]),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|addr [12]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~2 .lut_mask = 16'hFC0C;
defparam \bus|bb_master|master|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~2_combout  = (\bus|bb_master|uart_module|receiver|c_bits [0] & (\bus|bb_master|uart_module|receiver|Selector3~0_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [1] & 
// !\bus|bb_master|uart_module|receiver|c_bits [4])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.datab(\bus|bb_master|uart_module|receiver|Selector3~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~2 .lut_mask = 16'h0008;
defparam \bus|bb_master|uart_module|receiver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[9]~2 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[9]~2_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~2_combout  & ((\bus|bb_master|uart_module|receiver|c_bits [2] & ((\bus|bb_master|uart_module|receiver|temp_data [9]))) # 
// (!\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|rx_sync~q )))) # (!\bus|bb_master|uart_module|receiver|Decoder0~2_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [9]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~2_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [9]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[9]~2 .lut_mask = 16'hF0B8;
defparam \bus|bb_master|uart_module|receiver|temp_data[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \bus|bb_master|uart_module|receiver|temp_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[9]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[9] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_din~3 (
// Equation(s):
// \bus|bb_master|fifo_din~3_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [9])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [9]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~3 .lut_mask = 16'hAA00;
defparam \bus|bb_master|fifo_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \bus|bb_master|fifo_din[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[9] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N31
dffeas \bus|bb_master|fifo_queue|queue~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~101 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~124feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~124feeder_combout  = \bus|bb_master|fifo_din [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [9]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~124feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \bus|bb_master|fifo_queue|queue~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~124 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~204 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~204_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~124_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~101_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~101_q ),
	.datad(\bus|bb_master|fifo_queue|queue~124_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~204_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~204 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \bus|bb_master|fifo_queue|queue~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~170 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \bus|bb_master|fifo_queue|queue~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~147 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~205 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~205_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~204_combout  & (\bus|bb_master|fifo_queue|queue~170_q )) # (!\bus|bb_master|fifo_queue|queue~204_combout  & 
// ((\bus|bb_master|fifo_queue|queue~147_q ))))) # (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~204_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~204_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~170_q ),
	.datad(\bus|bb_master|fifo_queue|queue~147_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~205_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~205 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N9
dffeas \bus|bb_master|fifo_queue|queue~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~55 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N27
dffeas \bus|bb_master|fifo_queue|queue~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~9 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~206 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~206_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~55_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~9_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~55_q ),
	.datac(\bus|bb_master|fifo_queue|queue~9_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~206_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~206 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~32feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~32feeder_combout  = \bus|bb_master|fifo_din [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [9]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~32feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \bus|bb_master|fifo_queue|queue~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~32 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N11
dffeas \bus|bb_master|fifo_queue|queue~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~78 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~207 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~207_combout  = (\bus|bb_master|fifo_queue|queue~206_combout  & (((\bus|bb_master|fifo_queue|queue~78_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~206_combout  & 
// (\bus|bb_master|fifo_queue|queue~32_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~206_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~32_q ),
	.datac(\bus|bb_master|fifo_queue|queue~78_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~207_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~207 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~208 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~208_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~205_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~207_combout )))

	.dataa(\bus|bb_master|fifo_queue|rp [2]),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~205_combout ),
	.datad(\bus|bb_master|fifo_queue|queue~207_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~208_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~208 .lut_mask = 16'hF5A0;
defparam \bus|bb_master|fifo_queue|queue~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \bus|bb_master|daddr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[9] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \bus|bb_master|master|addr~1 (
// Equation(s):
// \bus|bb_master|master|addr~1_combout  = (\rstn~input_o  & \bus|bb_master|daddr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|daddr [9]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~1 .lut_mask = 16'hF000;
defparam \bus|bb_master|master|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \bus|bb_master|master|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[9] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[13]~1 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[13]~1_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~2_combout  & ((\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|c_bits [2] & ((\bus|bb_master|uart_module|receiver|temp_data [13]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~2_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [13]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~2_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [13]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[13]~1 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \bus|bb_master|uart_module|receiver|temp_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[13]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[13] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \bus|bb_master|fifo_din~2 (
// Equation(s):
// \bus|bb_master|fifo_din~2_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [13])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~2 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \bus|bb_master|fifo_din[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[13] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \bus|bb_master|fifo_queue|queue~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~151 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \bus|bb_master|fifo_queue|queue~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~174 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \bus|bb_master|fifo_queue|queue~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~105 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~128feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~128feeder_combout  = \bus|bb_master|fifo_din [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [13]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~128feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \bus|bb_master|fifo_queue|queue~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~128 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~199 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~199_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~128_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~105_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~105_q ),
	.datad(\bus|bb_master|fifo_queue|queue~128_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~199_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~199 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~200 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~200_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~199_combout  & ((\bus|bb_master|fifo_queue|queue~174_q ))) # (!\bus|bb_master|fifo_queue|queue~199_combout  & 
// (\bus|bb_master|fifo_queue|queue~151_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~199_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~151_q ),
	.datac(\bus|bb_master|fifo_queue|queue~174_q ),
	.datad(\bus|bb_master|fifo_queue|queue~199_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~200_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~200 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \bus|bb_master|fifo_queue|queue~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~36 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \bus|bb_master|fifo_queue|queue~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~82 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N15
dffeas \bus|bb_master|fifo_queue|queue~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~13 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \bus|bb_master|fifo_queue|queue~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~59 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~201 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~201_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~59_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~13_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~13_q ),
	.datad(\bus|bb_master|fifo_queue|queue~59_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~201_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~201 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~202 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~202_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~201_combout  & ((\bus|bb_master|fifo_queue|queue~82_q ))) # (!\bus|bb_master|fifo_queue|queue~201_combout  & 
// (\bus|bb_master|fifo_queue|queue~36_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~201_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~36_q ),
	.datac(\bus|bb_master|fifo_queue|queue~82_q ),
	.datad(\bus|bb_master|fifo_queue|queue~201_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~202_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~202 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~203 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~203_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~200_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~202_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|queue~200_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|queue~202_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~203_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~203 .lut_mask = 16'hCFC0;
defparam \bus|bb_master|fifo_queue|queue~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \bus|bb_master|daddr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[13] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \bus|bb_master|master|addr~0 (
// Equation(s):
// \bus|bb_master|master|addr~0_combout  = (\rstn~input_o  & \bus|bb_master|daddr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|daddr [13]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~0 .lut_mask = 16'hF000;
defparam \bus|bb_master|master|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \bus|bb_master|master|addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[13] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \bus|bb_master|master|Selector25~1 (
// Equation(s):
// \bus|bb_master|master|Selector25~1_combout  = (\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|addr [13]))) # (!\bus|bb_master|master|counter [2] & (\bus|bb_master|master|addr [9]))))

	.dataa(\bus|bb_master|master|counter [0]),
	.datab(\bus|bb_master|master|addr [9]),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|addr [13]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~1 .lut_mask = 16'hA808;
defparam \bus|bb_master|master|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \bus|bb_master|master|Selector25~3 (
// Equation(s):
// \bus|bb_master|master|Selector25~3_combout  = (!\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|Selector25~1_combout ) # ((\bus|bb_master|master|Selector25~2_combout  & !\bus|bb_master|master|counter [0]))))

	.dataa(\bus|bb_master|master|Selector25~2_combout ),
	.datab(\bus|bb_master|master|Selector25~1_combout ),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~3 .lut_mask = 16'h00CE;
defparam \bus|bb_master|master|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \bus|bb_master|master|Selector25~5 (
// Equation(s):
// \bus|bb_master|master|Selector25~5_combout  = (\bus|bb_master|master|counter [3] & (\bus|bb_master|master|state.ADDR~q  & ((\bus|bb_master|master|Selector25~4_combout ) # (\bus|bb_master|master|Selector25~3_combout ))))

	.dataa(\bus|bb_master|master|Selector25~4_combout ),
	.datab(\bus|bb_master|master|Selector25~3_combout ),
	.datac(\bus|bb_master|master|counter [3]),
	.datad(\bus|bb_master|master|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~5 .lut_mask = 16'hE000;
defparam \bus|bb_master|master|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~15 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~15_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & \bus|bb_master|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~15 .lut_mask = 16'hF000;
defparam \bus|bb_master|uart_module|receiver|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~7 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~7_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [1] & (\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & 
// \bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datab(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~7 .lut_mask = 16'h0400;
defparam \bus|bb_master|uart_module|receiver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[21]~16 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[21]~16_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~15_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [21]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~15_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [21]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~15_combout ),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [21]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[21]~16 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \bus|bb_master|uart_module|receiver|temp_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[21]~16_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[21] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \bus|bb_master|fifo_din~17 (
// Equation(s):
// \bus|bb_master|fifo_din~17_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [21]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~17 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N5
dffeas \bus|bb_master|fifo_din[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[21] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~65feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~65feeder_combout  = \bus|bb_master|fifo_din [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [21]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~65feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N25
dffeas \bus|bb_master|fifo_queue|queue~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~65 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \bus|bb_master|fifo_queue|queue~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~19 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~276 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~276_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~65_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~19_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~65_q ),
	.datac(\bus|bb_master|fifo_queue|queue~19_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~276_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~276 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \bus|bb_master|fifo_queue|queue~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~42 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N27
dffeas \bus|bb_master|fifo_queue|queue~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~88 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~277 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~277_combout  = (\bus|bb_master|fifo_queue|queue~276_combout  & (((\bus|bb_master|fifo_queue|queue~88_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~276_combout  & 
// (\bus|bb_master|fifo_queue|queue~42_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~276_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~42_q ),
	.datac(\bus|bb_master|fifo_queue|queue~88_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~277_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~277 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \bus|bb_master|fifo_queue|queue~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~157 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \bus|bb_master|fifo_queue|queue~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~180 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N19
dffeas \bus|bb_master|fifo_queue|queue~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~111 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N9
dffeas \bus|bb_master|fifo_queue|queue~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~134 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~274 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~274_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~134_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~111_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~111_q ),
	.datad(\bus|bb_master|fifo_queue|queue~134_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~274_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~274 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~275 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~275_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~274_combout  & ((\bus|bb_master|fifo_queue|queue~180_q ))) # (!\bus|bb_master|fifo_queue|queue~274_combout  & 
// (\bus|bb_master|fifo_queue|queue~157_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~274_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~157_q ),
	.datac(\bus|bb_master|fifo_queue|queue~180_q ),
	.datad(\bus|bb_master|fifo_queue|queue~274_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~275_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~275 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~278 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~278_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~275_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~277_combout ))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|queue~277_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~275_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~278_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~278 .lut_mask = 16'hF0CC;
defparam \bus|bb_master|fifo_queue|queue~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \bus|bb_master|dwdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[5] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \bus|bb_master|master|wdata~1 (
// Equation(s):
// \bus|bb_master|master|wdata~1_combout  = (\bus|bb_master|dwdata [5] & \rstn~input_o )

	.dataa(\bus|bb_master|dwdata [5]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~1 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|master|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \bus|bb_master|master|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[5] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~8 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~8_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [1] & (\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & 
// !\bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datab(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~8 .lut_mask = 16'h0004;
defparam \bus|bb_master|uart_module|receiver|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[20]~17 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[20]~17_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~15_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [20]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~15_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [20]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~15_combout ),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [20]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[20]~17 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N27
dffeas \bus|bb_master|uart_module|receiver|temp_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[20]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[20] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneive_lcell_comb \bus|bb_master|fifo_din~18 (
// Equation(s):
// \bus|bb_master|fifo_din~18_combout  = (\bus|bb_master|uart_module|receiver|temp_data [20] & \rstn~input_o )

	.dataa(\bus|bb_master|uart_module|receiver|temp_data [20]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~18 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N15
dffeas \bus|bb_master|fifo_din[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[20] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~156feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~156feeder_combout  = \bus|bb_master|fifo_din [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [20]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~156feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \bus|bb_master|fifo_queue|queue~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~156 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \bus|bb_master|fifo_queue|queue~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~179 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \bus|bb_master|fifo_queue|queue~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~110 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N21
dffeas \bus|bb_master|fifo_queue|queue~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~133 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~279 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~279_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~133_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~110_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~110_q ),
	.datad(\bus|bb_master|fifo_queue|queue~133_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~279_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~279 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~280 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~280_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~279_combout  & ((\bus|bb_master|fifo_queue|queue~179_q ))) # (!\bus|bb_master|fifo_queue|queue~279_combout  & 
// (\bus|bb_master|fifo_queue|queue~156_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~279_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~156_q ),
	.datac(\bus|bb_master|fifo_queue|queue~179_q ),
	.datad(\bus|bb_master|fifo_queue|queue~279_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~280_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~280 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N21
dffeas \bus|bb_master|fifo_queue|queue~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~41 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~64feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~64feeder_combout  = \bus|bb_master|fifo_din [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [20]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~64feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \bus|bb_master|fifo_queue|queue~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~64 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N31
dffeas \bus|bb_master|fifo_queue|queue~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~18 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~281 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~281_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~64_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~18_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~64_q ),
	.datac(\bus|bb_master|fifo_queue|queue~18_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~281_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~281 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \bus|bb_master|fifo_queue|queue~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~87 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~282 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~282_combout  = (\bus|bb_master|fifo_queue|queue~281_combout  & (((\bus|bb_master|fifo_queue|queue~87_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~281_combout  & 
// (\bus|bb_master|fifo_queue|queue~41_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~41_q ),
	.datab(\bus|bb_master|fifo_queue|queue~281_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~87_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~282_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~282 .lut_mask = 16'hE2CC;
defparam \bus|bb_master|fifo_queue|queue~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~283 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~283_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~280_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~282_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|queue~280_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~282_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~283_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~283 .lut_mask = 16'hCCF0;
defparam \bus|bb_master|fifo_queue|queue~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \bus|bb_master|dwdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[4] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \bus|bb_master|master|wdata~2 (
// Equation(s):
// \bus|bb_master|master|wdata~2_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|dwdata [4]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~2 .lut_mask = 16'hF000;
defparam \bus|bb_master|master|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \bus|bb_master|master|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[4] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \bus|bb_master|master|Mux2~0 (
// Equation(s):
// \bus|bb_master|master|Mux2~0_combout  = (\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|wdata [5]) # ((\bus|bb_master|master|counter [1])))) # (!\bus|bb_master|master|counter [0] & (((\bus|bb_master|master|wdata [4] & 
// !\bus|bb_master|master|counter [1]))))

	.dataa(\bus|bb_master|master|wdata [5]),
	.datab(\bus|bb_master|master|counter [0]),
	.datac(\bus|bb_master|master|wdata [4]),
	.datad(\bus|bb_master|master|counter [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux2~0 .lut_mask = 16'hCCB8;
defparam \bus|bb_master|master|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~13 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~13_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & (\bus|bb_master|uart_module|receiver|Equal2~3_combout  & 
// \bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~13 .lut_mask = 16'h2000;
defparam \bus|bb_master|uart_module|receiver|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~14 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~14_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & (\bus|bb_master|uart_module|receiver|c_bits [1] & \bus|bb_master|uart_module|receiver|c_bits [4]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~14 .lut_mask = 16'hC000;
defparam \bus|bb_master|uart_module|receiver|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[23]~18 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[23]~18_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~13_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~14_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~14_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [23]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~13_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [23]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [23]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[23]~18 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \bus|bb_master|uart_module|receiver|temp_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[23]~18_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[23] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_din~19 (
// Equation(s):
// \bus|bb_master|fifo_din~19_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [23])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~19 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N31
dffeas \bus|bb_master|fifo_din[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[23] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \bus|bb_master|fifo_queue|queue~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~113 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~136feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~136feeder_combout  = \bus|bb_master|fifo_din [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [23]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~136feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \bus|bb_master|fifo_queue|queue~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~136 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~284 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~284_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~136_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~113_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~113_q ),
	.datad(\bus|bb_master|fifo_queue|queue~136_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~284_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~284 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N3
dffeas \bus|bb_master|fifo_queue|queue~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~182 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \bus|bb_master|fifo_queue|queue~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~159 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~285 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~285_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~284_combout  & (\bus|bb_master|fifo_queue|queue~182_q )) # (!\bus|bb_master|fifo_queue|queue~284_combout  & 
// ((\bus|bb_master|fifo_queue|queue~159_q ))))) # (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~284_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~284_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~182_q ),
	.datad(\bus|bb_master|fifo_queue|queue~159_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~285_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~285 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \bus|bb_master|fifo_queue|queue~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~67 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \bus|bb_master|fifo_queue|queue~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~21 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~286 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~286_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~67_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~21_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~67_q ),
	.datac(\bus|bb_master|fifo_queue|queue~21_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~286_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~286 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \bus|bb_master|fifo_queue|queue~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~44 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \bus|bb_master|fifo_queue|queue~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~90 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~287 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~287_combout  = (\bus|bb_master|fifo_queue|queue~286_combout  & (((\bus|bb_master|fifo_queue|queue~90_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~286_combout  & 
// (\bus|bb_master|fifo_queue|queue~44_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~286_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~44_q ),
	.datac(\bus|bb_master|fifo_queue|queue~90_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~287_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~287 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~288 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~288_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~285_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~287_combout )))

	.dataa(\bus|bb_master|fifo_queue|queue~285_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~287_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~288_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~288 .lut_mask = 16'hAAF0;
defparam \bus|bb_master|fifo_queue|queue~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \bus|bb_master|dwdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[7] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \bus|bb_master|master|wdata~3 (
// Equation(s):
// \bus|bb_master|master|wdata~3_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [7])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|dwdata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~3 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|master|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \bus|bb_master|master|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[7] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~9 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~9_combout  = (\bus|bb_master|uart_module|receiver|state.RX_DATA~q  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & (\bus|bb_master|uart_module|receiver|Equal2~3_combout  & 
// !\bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|state.RX_DATA~q ),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datac(\bus|bb_master|uart_module|receiver|Equal2~3_combout ),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~9 .lut_mask = 16'h0020;
defparam \bus|bb_master|uart_module|receiver|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[22]~15 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[22]~15_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~9_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~14_combout  & ((\bus|bb_master|uart_module|receiver|rx_sync~q ))) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~14_combout  & (\bus|bb_master|uart_module|receiver|temp_data [22])))) # (!\bus|bb_master|uart_module|receiver|Decoder0~9_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [22]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~9_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~14_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [22]),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[22]~15 .lut_mask = 16'hF870;
defparam \bus|bb_master|uart_module|receiver|temp_data[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \bus|bb_master|uart_module|receiver|temp_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[22]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[22] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \bus|bb_master|fifo_din~16 (
// Equation(s):
// \bus|bb_master|fifo_din~16_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [22])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [22]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~16 .lut_mask = 16'hAA00;
defparam \bus|bb_master|fifo_din~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \bus|bb_master|fifo_din[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[22] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N15
dffeas \bus|bb_master|fifo_queue|queue~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~20 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~66feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~66feeder_combout  = \bus|bb_master|fifo_din [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [22]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~66feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \bus|bb_master|fifo_queue|queue~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~66 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~271 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~271_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~66_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~20_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~20_q ),
	.datad(\bus|bb_master|fifo_queue|queue~66_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~271_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~271 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \bus|bb_master|fifo_queue|queue~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~43 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \bus|bb_master|fifo_queue|queue~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~89 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~272 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~272_combout  = (\bus|bb_master|fifo_queue|queue~271_combout  & (((\bus|bb_master|fifo_queue|queue~89_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~271_combout  & 
// (\bus|bb_master|fifo_queue|queue~43_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~271_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~43_q ),
	.datac(\bus|bb_master|fifo_queue|queue~89_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~272_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~272 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N15
dffeas \bus|bb_master|fifo_queue|queue~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~112 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~135feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~135feeder_combout  = \bus|bb_master|fifo_din [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [22]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~135feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \bus|bb_master|fifo_queue|queue~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~135 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~269 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~269_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~135_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~112_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~112_q ),
	.datad(\bus|bb_master|fifo_queue|queue~135_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~269_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~269 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \bus|bb_master|fifo_queue|queue~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~181 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \bus|bb_master|fifo_queue|queue~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~158 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~270 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~270_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~269_combout  & (\bus|bb_master|fifo_queue|queue~181_q )) # (!\bus|bb_master|fifo_queue|queue~269_combout  & 
// ((\bus|bb_master|fifo_queue|queue~158_q ))))) # (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~269_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~269_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~181_q ),
	.datad(\bus|bb_master|fifo_queue|queue~158_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~270_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~270 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~273 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~273_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~270_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~272_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~272_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~270_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~273_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~273 .lut_mask = 16'hF0AA;
defparam \bus|bb_master|fifo_queue|queue~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \bus|bb_master|dwdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[6] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \bus|bb_master|master|wdata~0 (
// Equation(s):
// \bus|bb_master|master|wdata~0_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|dwdata [6]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~0 .lut_mask = 16'hF000;
defparam \bus|bb_master|master|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \bus|bb_master|master|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[6] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \bus|bb_master|master|Mux2~1 (
// Equation(s):
// \bus|bb_master|master|Mux2~1_combout  = (\bus|bb_master|master|Mux2~0_combout  & ((\bus|bb_master|master|wdata [7]) # ((!\bus|bb_master|master|counter [1])))) # (!\bus|bb_master|master|Mux2~0_combout  & (((\bus|bb_master|master|wdata [6] & 
// \bus|bb_master|master|counter [1]))))

	.dataa(\bus|bb_master|master|Mux2~0_combout ),
	.datab(\bus|bb_master|master|wdata [7]),
	.datac(\bus|bb_master|master|wdata [6]),
	.datad(\bus|bb_master|master|counter [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux2~1 .lut_mask = 16'hD8AA;
defparam \bus|bb_master|master|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~12 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~12_combout  = (\bus|bb_master|uart_module|receiver|c_bits [1] & (\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & 
// !\bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datab(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~12 .lut_mask = 16'h0008;
defparam \bus|bb_master|uart_module|receiver|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[18]~19 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[18]~19_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~12_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~12_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [18]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [18]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [18]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[18]~19 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \bus|bb_master|uart_module|receiver|temp_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[18]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[18] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \bus|bb_master|fifo_din~20 (
// Equation(s):
// \bus|bb_master|fifo_din~20_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [18]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~20 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \bus|bb_master|fifo_din[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[18] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~154feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~154feeder_combout  = \bus|bb_master|fifo_din [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [18]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~154feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \bus|bb_master|fifo_queue|queue~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~154 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \bus|bb_master|fifo_queue|queue~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~177 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N31
dffeas \bus|bb_master|fifo_queue|queue~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~108 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \bus|bb_master|fifo_queue|queue~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~131 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~289 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~289_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~131_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~108_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~108_q ),
	.datad(\bus|bb_master|fifo_queue|queue~131_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~289_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~289 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~290 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~290_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~289_combout  & ((\bus|bb_master|fifo_queue|queue~177_q ))) # (!\bus|bb_master|fifo_queue|queue~289_combout  & 
// (\bus|bb_master|fifo_queue|queue~154_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~289_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~154_q ),
	.datac(\bus|bb_master|fifo_queue|queue~177_q ),
	.datad(\bus|bb_master|fifo_queue|queue~289_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~290_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~290 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~62feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~62feeder_combout  = \bus|bb_master|fifo_din [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [18]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~62feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \bus|bb_master|fifo_queue|queue~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~62 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \bus|bb_master|fifo_queue|queue~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~16 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~291 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~291_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~62_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~16_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~62_q ),
	.datac(\bus|bb_master|fifo_queue|queue~16_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~291_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~291 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \bus|bb_master|fifo_queue|queue~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~39 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \bus|bb_master|fifo_queue|queue~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~85 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~292 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~292_combout  = (\bus|bb_master|fifo_queue|queue~291_combout  & (((\bus|bb_master|fifo_queue|queue~85_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~291_combout  & 
// (\bus|bb_master|fifo_queue|queue~39_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~291_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~39_q ),
	.datac(\bus|bb_master|fifo_queue|queue~85_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~292_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~292 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~293 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~293_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~290_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~292_combout )))

	.dataa(\bus|bb_master|fifo_queue|queue~290_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|queue~292_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~293_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~293 .lut_mask = 16'hAAF0;
defparam \bus|bb_master|fifo_queue|queue~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \bus|bb_master|dwdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[2] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \bus|bb_master|master|wdata~4 (
// Equation(s):
// \bus|bb_master|master|wdata~4_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [2])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dwdata [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~4 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \bus|bb_master|master|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[2] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~11 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~11_combout  = (\bus|bb_master|uart_module|receiver|c_bits [1] & (\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout  & (!\bus|bb_master|uart_module|receiver|c_bits [3] & 
// \bus|bb_master|uart_module|receiver|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|receiver|c_bits [1]),
	.datab(\bus|bb_master|uart_module|receiver|c_bits[4]~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [3]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~11 .lut_mask = 16'h0800;
defparam \bus|bb_master|uart_module|receiver|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[19]~22 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[19]~22_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~11_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~11_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [19]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [19]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [19]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[19]~22 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \bus|bb_master|uart_module|receiver|temp_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[19]~22_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[19] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \bus|bb_master|fifo_din~23 (
// Equation(s):
// \bus|bb_master|fifo_din~23_combout  = (\bus|bb_master|uart_module|receiver|temp_data [19] & \rstn~input_o )

	.dataa(\bus|bb_master|uart_module|receiver|temp_data [19]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~23 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \bus|bb_master|fifo_din[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[19] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~155feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~155feeder_combout  = \bus|bb_master|fifo_din [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [19]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~155feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \bus|bb_master|fifo_queue|queue~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~155 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \bus|bb_master|fifo_queue|queue~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~178 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \bus|bb_master|fifo_queue|queue~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~109 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \bus|bb_master|fifo_queue|queue~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~132 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~304 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~304_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~132_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~109_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~109_q ),
	.datad(\bus|bb_master|fifo_queue|queue~132_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~304_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~304 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~305 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~305_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~304_combout  & ((\bus|bb_master|fifo_queue|queue~178_q ))) # (!\bus|bb_master|fifo_queue|queue~304_combout  & 
// (\bus|bb_master|fifo_queue|queue~155_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~304_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~155_q ),
	.datac(\bus|bb_master|fifo_queue|queue~178_q ),
	.datad(\bus|bb_master|fifo_queue|queue~304_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~305_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~305 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~63feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~63feeder_combout  = \bus|bb_master|fifo_din [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [19]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~63feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \bus|bb_master|fifo_queue|queue~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~63 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N19
dffeas \bus|bb_master|fifo_queue|queue~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~17 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~306 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~306_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~63_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~17_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~63_q ),
	.datac(\bus|bb_master|fifo_queue|queue~17_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~306_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~306 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \bus|bb_master|fifo_queue|queue~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~40 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \bus|bb_master|fifo_queue|queue~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~86 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~307 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~307_combout  = (\bus|bb_master|fifo_queue|queue~306_combout  & (((\bus|bb_master|fifo_queue|queue~86_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~306_combout  & 
// (\bus|bb_master|fifo_queue|queue~40_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~306_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~40_q ),
	.datac(\bus|bb_master|fifo_queue|queue~86_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~307_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~307 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~308 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~308_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~305_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~307_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|queue~305_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~307_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~308_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~308 .lut_mask = 16'hCCF0;
defparam \bus|bb_master|fifo_queue|queue~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \bus|bb_master|dwdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[3] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \bus|bb_master|master|wdata~7 (
// Equation(s):
// \bus|bb_master|master|wdata~7_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [3])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dwdata [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~7 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \bus|bb_master|master|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[3] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[17]~20 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[17]~20_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & ((\bus|bb_master|uart_module|receiver|rx_sync~q ))) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & (\bus|bb_master|uart_module|receiver|temp_data [17])))) # (!\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [17]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~7_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [17]),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[17]~20 .lut_mask = 16'hF870;
defparam \bus|bb_master|uart_module|receiver|temp_data[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \bus|bb_master|uart_module|receiver|temp_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[17]~20_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[17] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \bus|bb_master|fifo_din~21 (
// Equation(s):
// \bus|bb_master|fifo_din~21_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [17]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~21 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \bus|bb_master|fifo_din[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[17] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \bus|bb_master|fifo_queue|queue~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~61 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \bus|bb_master|fifo_queue|queue~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~15 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~296 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~296_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~61_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~15_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~61_q ),
	.datac(\bus|bb_master|fifo_queue|queue~15_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~296_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~296 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N7
dffeas \bus|bb_master|fifo_queue|queue~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~84 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~38feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~38feeder_combout  = \bus|bb_master|fifo_din [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [17]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~38feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \bus|bb_master|fifo_queue|queue~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~38 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~297 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~297_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~296_combout  & (\bus|bb_master|fifo_queue|queue~84_q )) # (!\bus|bb_master|fifo_queue|queue~296_combout  & 
// ((\bus|bb_master|fifo_queue|queue~38_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~296_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~296_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~84_q ),
	.datad(\bus|bb_master|fifo_queue|queue~38_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~297_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~297 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \bus|bb_master|fifo_queue|queue~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~107 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~130feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~130feeder_combout  = \bus|bb_master|fifo_din [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [17]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~130feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \bus|bb_master|fifo_queue|queue~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~130 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~294 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~294_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~130_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~107_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~107_q ),
	.datad(\bus|bb_master|fifo_queue|queue~130_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~294_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~294 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \bus|bb_master|fifo_queue|queue~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~176 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N13
dffeas \bus|bb_master|fifo_queue|queue~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~153 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~295 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~295_combout  = (\bus|bb_master|fifo_queue|queue~294_combout  & (((\bus|bb_master|fifo_queue|queue~176_q )) # (!\bus|bb_master|fifo_queue|rp [1]))) # (!\bus|bb_master|fifo_queue|queue~294_combout  & 
// (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~153_q ))))

	.dataa(\bus|bb_master|fifo_queue|queue~294_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~176_q ),
	.datad(\bus|bb_master|fifo_queue|queue~153_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~295_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~295 .lut_mask = 16'hE6A2;
defparam \bus|bb_master|fifo_queue|queue~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~298 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~298_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~295_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~297_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~297_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(\bus|bb_master|fifo_queue|queue~295_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~298_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~298 .lut_mask = 16'hE2E2;
defparam \bus|bb_master|fifo_queue|queue~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \bus|bb_master|dwdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[1] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \bus|bb_master|master|wdata~5 (
// Equation(s):
// \bus|bb_master|master|wdata~5_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dwdata [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~5 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \bus|bb_master|master|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[1] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[16]~21 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[16]~21_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & ((\bus|bb_master|uart_module|receiver|rx_sync~q ))) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~0_combout  & (\bus|bb_master|uart_module|receiver|temp_data [16])))) # (!\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [16]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~8_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~0_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [16]),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[16]~21 .lut_mask = 16'hF870;
defparam \bus|bb_master|uart_module|receiver|temp_data[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \bus|bb_master|uart_module|receiver|temp_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[16]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[16] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \bus|bb_master|fifo_din~22 (
// Equation(s):
// \bus|bb_master|fifo_din~22_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [16]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~22 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \bus|bb_master|fifo_din[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[16] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N21
dffeas \bus|bb_master|fifo_queue|queue~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~152 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N23
dffeas \bus|bb_master|fifo_queue|queue~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~175 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \bus|bb_master|fifo_queue|queue~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~106 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~129feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~129feeder_combout  = \bus|bb_master|fifo_din [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [16]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~129feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \bus|bb_master|fifo_queue|queue~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~129 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~299 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~299_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~129_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~106_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~106_q ),
	.datad(\bus|bb_master|fifo_queue|queue~129_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~299_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~299 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~300 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~300_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~299_combout  & ((\bus|bb_master|fifo_queue|queue~175_q ))) # (!\bus|bb_master|fifo_queue|queue~299_combout  & 
// (\bus|bb_master|fifo_queue|queue~152_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~299_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~152_q ),
	.datac(\bus|bb_master|fifo_queue|queue~175_q ),
	.datad(\bus|bb_master|fifo_queue|queue~299_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~300_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~300 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N23
dffeas \bus|bb_master|fifo_queue|queue~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~14 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N29
dffeas \bus|bb_master|fifo_queue|queue~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~60 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~301 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~301_combout  = (\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|rp [1])) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~60_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~14_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~14_q ),
	.datad(\bus|bb_master|fifo_queue|queue~60_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~301_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~301 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N15
dffeas \bus|bb_master|fifo_queue|queue~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~83 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~37feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~37feeder_combout  = \bus|bb_master|fifo_din [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [16]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~37feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \bus|bb_master|fifo_queue|queue~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~37 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~302 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~302_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~301_combout  & (\bus|bb_master|fifo_queue|queue~83_q )) # (!\bus|bb_master|fifo_queue|queue~301_combout  & 
// ((\bus|bb_master|fifo_queue|queue~37_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~301_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~301_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~83_q ),
	.datad(\bus|bb_master|fifo_queue|queue~37_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~302_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~302 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~303 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~303_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~300_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~302_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(\bus|bb_master|fifo_queue|queue~300_combout ),
	.datad(\bus|bb_master|fifo_queue|queue~302_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~303_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~303 .lut_mask = 16'hF3C0;
defparam \bus|bb_master|fifo_queue|queue~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \bus|bb_master|dwdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|dwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|dwdata[0] .is_wysiwyg = "true";
defparam \bus|bb_master|dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \bus|bb_master|master|wdata~6 (
// Equation(s):
// \bus|bb_master|master|wdata~6_combout  = (\rstn~input_o  & \bus|bb_master|dwdata [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|dwdata [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|wdata~6 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \bus|bb_master|master|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|wdata[0] .is_wysiwyg = "true";
defparam \bus|bb_master|master|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \bus|bb_master|master|Mux2~2 (
// Equation(s):
// \bus|bb_master|master|Mux2~2_combout  = (\bus|bb_master|master|counter [1] & (((\bus|bb_master|master|counter [0])))) # (!\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|counter [0] & (\bus|bb_master|master|wdata [1])) # 
// (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|wdata [0])))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|wdata [1]),
	.datac(\bus|bb_master|master|wdata [0]),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux2~2 .lut_mask = 16'hEE50;
defparam \bus|bb_master|master|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \bus|bb_master|master|Mux2~3 (
// Equation(s):
// \bus|bb_master|master|Mux2~3_combout  = (\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|Mux2~2_combout  & ((\bus|bb_master|master|wdata [3]))) # (!\bus|bb_master|master|Mux2~2_combout  & (\bus|bb_master|master|wdata [2])))) # 
// (!\bus|bb_master|master|counter [1] & (((\bus|bb_master|master|Mux2~2_combout ))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|wdata [2]),
	.datac(\bus|bb_master|master|wdata [3]),
	.datad(\bus|bb_master|master|Mux2~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux2~3 .lut_mask = 16'hF588;
defparam \bus|bb_master|master|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \bus|bb_master|master|Selector25~11 (
// Equation(s):
// \bus|bb_master|master|Selector25~11_combout  = (\bus|bb_master|master|counter [2] & (\bus|bb_master|master|Mux2~1_combout )) # (!\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|Mux2~3_combout )))

	.dataa(\bus|bb_master|master|Mux2~1_combout ),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|Mux2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~11 .lut_mask = 16'hB8B8;
defparam \bus|bb_master|master|Selector25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \bus|bb_master|master|Selector25~12 (
// Equation(s):
// \bus|bb_master|master|Selector25~12_combout  = (\bus|bb_master|master|state.WDATA~q  & ((\bus|bb_master|master|Selector25~11_combout ) # ((\bus|bb_master|master|Selector25~0_combout  & \bus|bb_master|master|mwdata~q )))) # 
// (!\bus|bb_master|master|state.WDATA~q  & (\bus|bb_master|master|Selector25~0_combout  & (\bus|bb_master|master|mwdata~q )))

	.dataa(\bus|bb_master|master|state.WDATA~q ),
	.datab(\bus|bb_master|master|Selector25~0_combout ),
	.datac(\bus|bb_master|master|mwdata~q ),
	.datad(\bus|bb_master|master|Selector25~11_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~12 .lut_mask = 16'hEAC0;
defparam \bus|bb_master|master|Selector25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~10 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~10_combout  = (\bus|bb_master|uart_module|receiver|c_bits [2] & !\bus|bb_master|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~10 .lut_mask = 16'h00CC;
defparam \bus|bb_master|uart_module|receiver|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[5]~13 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[5]~13_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [5]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [5]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~7_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [5]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[5]~13 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \bus|bb_master|uart_module|receiver|temp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[5]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[5] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \bus|bb_master|fifo_din~14 (
// Equation(s):
// \bus|bb_master|fifo_din~14_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [5]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~14 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \bus|bb_master|fifo_din[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[5] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \bus|bb_master|fifo_queue|queue~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~51 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \bus|bb_master|fifo_queue|queue~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~5 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~261 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~261_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~51_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~5_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~51_q ),
	.datac(\bus|bb_master|fifo_queue|queue~5_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~261_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~261 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \bus|bb_master|fifo_queue|queue~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~74 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \bus|bb_master|fifo_queue|queue~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~28 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~262 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~262_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~261_combout  & (\bus|bb_master|fifo_queue|queue~74_q )) # (!\bus|bb_master|fifo_queue|queue~261_combout  & 
// ((\bus|bb_master|fifo_queue|queue~28_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~261_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~261_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~74_q ),
	.datad(\bus|bb_master|fifo_queue|queue~28_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~262_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~262 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \bus|bb_master|fifo_queue|queue~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~97 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \bus|bb_master|fifo_queue|queue~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~120 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~259 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~259_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~120_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~97_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~97_q ),
	.datad(\bus|bb_master|fifo_queue|queue~120_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~259_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~259 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \bus|bb_master|fifo_queue|queue~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~166 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \bus|bb_master|fifo_queue|queue~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~143 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~260 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~260_combout  = (\bus|bb_master|fifo_queue|queue~259_combout  & (((\bus|bb_master|fifo_queue|queue~166_q )) # (!\bus|bb_master|fifo_queue|rp [1]))) # (!\bus|bb_master|fifo_queue|queue~259_combout  & 
// (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~143_q ))))

	.dataa(\bus|bb_master|fifo_queue|queue~259_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~166_q ),
	.datad(\bus|bb_master|fifo_queue|queue~143_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~260_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~260 .lut_mask = 16'hE6A2;
defparam \bus|bb_master|fifo_queue|queue~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~263 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~263_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~260_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~262_combout ))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(\bus|bb_master|fifo_queue|queue~262_combout ),
	.datad(\bus|bb_master|fifo_queue|queue~260_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~263_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~263 .lut_mask = 16'hFC30;
defparam \bus|bb_master|fifo_queue|queue~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \bus|bb_master|daddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[5] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \bus|bb_master|master|addr~12 (
// Equation(s):
// \bus|bb_master|master|addr~12_combout  = (\rstn~input_o  & \bus|bb_master|daddr [5])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [5]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~12 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \bus|bb_master|master|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[5] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[4]~11 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[4]~11_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [4]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [4]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~8_combout ),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [4]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[4]~11 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \bus|bb_master|uart_module|receiver|temp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[4]~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[4] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \bus|bb_master|fifo_din~12 (
// Equation(s):
// \bus|bb_master|fifo_din~12_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [4]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~12 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \bus|bb_master|fifo_din[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[4] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N5
dffeas \bus|bb_master|fifo_queue|queue~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~119 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \bus|bb_master|fifo_queue|queue~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~96 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~249 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~249_combout  = (\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~119_q )) # 
// (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~96_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~119_q ),
	.datac(\bus|bb_master|fifo_queue|queue~96_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~249_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~249 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \bus|bb_master|fifo_queue|queue~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~165 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \bus|bb_master|fifo_queue|queue~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~142 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~250 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~250_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~249_combout  & (\bus|bb_master|fifo_queue|queue~165_q )) # (!\bus|bb_master|fifo_queue|queue~249_combout  & 
// ((\bus|bb_master|fifo_queue|queue~142_q ))))) # (!\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~249_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~249_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~165_q ),
	.datad(\bus|bb_master|fifo_queue|queue~142_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~250_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~250 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \bus|bb_master|fifo_queue|queue~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~50 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N27
dffeas \bus|bb_master|fifo_queue|queue~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~4 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~251 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~251_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~50_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~4_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~50_q ),
	.datac(\bus|bb_master|fifo_queue|queue~4_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~251_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~251 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \bus|bb_master|fifo_queue|queue~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~27 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N19
dffeas \bus|bb_master|fifo_queue|queue~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~73 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~252 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~252_combout  = (\bus|bb_master|fifo_queue|queue~251_combout  & (((\bus|bb_master|fifo_queue|queue~73_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~251_combout  & 
// (\bus|bb_master|fifo_queue|queue~27_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~251_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~27_q ),
	.datac(\bus|bb_master|fifo_queue|queue~73_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~252_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~252 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~253 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~253_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~250_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~252_combout )))

	.dataa(gnd),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(\bus|bb_master|fifo_queue|queue~250_combout ),
	.datad(\bus|bb_master|fifo_queue|queue~252_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~253_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~253 .lut_mask = 16'hF3C0;
defparam \bus|bb_master|fifo_queue|queue~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N17
dffeas \bus|bb_master|daddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[4] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \bus|bb_master|master|addr~10 (
// Equation(s):
// \bus|bb_master|master|addr~10_combout  = (\rstn~input_o  & \bus|bb_master|daddr [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [4]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~10 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N1
dffeas \bus|bb_master|master|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[4] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \bus|bb_master|master|Mux0~3 (
// Equation(s):
// \bus|bb_master|master|Mux0~3_combout  = (\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [5])) # (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [4])))

	.dataa(\bus|bb_master|master|addr [5]),
	.datab(\bus|bb_master|master|addr [4]),
	.datac(gnd),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~3 .lut_mask = 16'hAACC;
defparam \bus|bb_master|master|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[7]~10 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[7]~10_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~11_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~11_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [7]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [7]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~10_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [7]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[7]~10 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \bus|bb_master|uart_module|receiver|temp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[7]~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[7] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \bus|bb_master|fifo_din~11 (
// Equation(s):
// \bus|bb_master|fifo_din~11_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [7]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~11 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \bus|bb_master|fifo_din[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[7] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \bus|bb_master|fifo_queue|queue~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~99 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~122feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~122feeder_combout  = \bus|bb_master|fifo_din [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [7]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~122feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N1
dffeas \bus|bb_master|fifo_queue|queue~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~122 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~244 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~244_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~122_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~99_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~99_q ),
	.datad(\bus|bb_master|fifo_queue|queue~122_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~244_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~244 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \bus|bb_master|fifo_queue|queue~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~145 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N3
dffeas \bus|bb_master|fifo_queue|queue~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~168 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~245 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~245_combout  = (\bus|bb_master|fifo_queue|queue~244_combout  & (((\bus|bb_master|fifo_queue|queue~168_q ) # (!\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|queue~244_combout  & 
// (\bus|bb_master|fifo_queue|queue~145_q  & ((\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|queue~244_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~145_q ),
	.datac(\bus|bb_master|fifo_queue|queue~168_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~245_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~245 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \bus|bb_master|fifo_queue|queue~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~30 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \bus|bb_master|fifo_queue|queue~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~76 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \bus|bb_master|fifo_queue|queue~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~53 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \bus|bb_master|fifo_queue|queue~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~7 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~246 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~246_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~53_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~7_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~53_q ),
	.datac(\bus|bb_master|fifo_queue|queue~7_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~246_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~246 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~247 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~247_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~246_combout  & ((\bus|bb_master|fifo_queue|queue~76_q ))) # (!\bus|bb_master|fifo_queue|queue~246_combout  & 
// (\bus|bb_master|fifo_queue|queue~30_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~246_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~30_q ),
	.datac(\bus|bb_master|fifo_queue|queue~76_q ),
	.datad(\bus|bb_master|fifo_queue|queue~246_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~247_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~247 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~248 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~248_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~245_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~247_combout )))

	.dataa(\bus|bb_master|fifo_queue|queue~245_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|queue~247_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~248_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~248 .lut_mask = 16'hBB88;
defparam \bus|bb_master|fifo_queue|queue~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N7
dffeas \bus|bb_master|daddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[7] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \bus|bb_master|master|addr~9 (
// Equation(s):
// \bus|bb_master|master|addr~9_combout  = (\rstn~input_o  & \bus|bb_master|daddr [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [7]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~9 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N31
dffeas \bus|bb_master|master|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[7] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[6]~12 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[6]~12_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~12_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~12_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [6]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~10_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [6]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~10_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [6]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[6]~12 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \bus|bb_master|uart_module|receiver|temp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[6]~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[6] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \bus|bb_master|fifo_din~13 (
// Equation(s):
// \bus|bb_master|fifo_din~13_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [6]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~13 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \bus|bb_master|fifo_din[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[6] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \bus|bb_master|fifo_queue|queue~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~52 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \bus|bb_master|fifo_queue|queue~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~6 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~256 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~256_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~52_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~6_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~52_q ),
	.datac(\bus|bb_master|fifo_queue|queue~6_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~256_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~256 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N15
dffeas \bus|bb_master|fifo_queue|queue~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~75 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N21
dffeas \bus|bb_master|fifo_queue|queue~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~29 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~257 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~257_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~256_combout  & (\bus|bb_master|fifo_queue|queue~75_q )) # (!\bus|bb_master|fifo_queue|queue~256_combout  & 
// ((\bus|bb_master|fifo_queue|queue~29_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~256_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~256_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~75_q ),
	.datad(\bus|bb_master|fifo_queue|queue~29_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~257_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~257 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \bus|bb_master|fifo_queue|queue~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~98 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \bus|bb_master|fifo_queue|queue~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~121 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~254 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~254_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~121_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~98_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~98_q ),
	.datad(\bus|bb_master|fifo_queue|queue~121_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~254_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~254 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N11
dffeas \bus|bb_master|fifo_queue|queue~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~167 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \bus|bb_master|fifo_queue|queue~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~144 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~255 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~255_combout  = (\bus|bb_master|fifo_queue|queue~254_combout  & (((\bus|bb_master|fifo_queue|queue~167_q )) # (!\bus|bb_master|fifo_queue|rp [1]))) # (!\bus|bb_master|fifo_queue|queue~254_combout  & 
// (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~144_q ))))

	.dataa(\bus|bb_master|fifo_queue|queue~254_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~167_q ),
	.datad(\bus|bb_master|fifo_queue|queue~144_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~255_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~255 .lut_mask = 16'hE6A2;
defparam \bus|bb_master|fifo_queue|queue~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~258 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~258_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~255_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~257_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~257_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [2]),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_queue|queue~255_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~258_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~258 .lut_mask = 16'hEE22;
defparam \bus|bb_master|fifo_queue|queue~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \bus|bb_master|daddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[6] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \bus|bb_master|master|addr~11 (
// Equation(s):
// \bus|bb_master|master|addr~11_combout  = (\rstn~input_o  & \bus|bb_master|daddr [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [6]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~11 .lut_mask = 16'hCC00;
defparam \bus|bb_master|master|addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \bus|bb_master|master|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[6] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \bus|bb_master|master|Mux0~6 (
// Equation(s):
// \bus|bb_master|master|Mux0~6_combout  = (\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [7])) # (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [6])))

	.dataa(\bus|bb_master|master|addr [7]),
	.datab(gnd),
	.datac(\bus|bb_master|master|addr [6]),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~6 .lut_mask = 16'hAAF0;
defparam \bus|bb_master|master|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|Decoder0~6 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|Decoder0~6_combout  = (!\bus|bb_master|uart_module|receiver|c_bits [2] & !\bus|bb_master|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|receiver|c_bits [2]),
	.datad(\bus|bb_master|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|Decoder0~6 .lut_mask = 16'h000F;
defparam \bus|bb_master|uart_module|receiver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[1]~7 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[1]~7_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~6_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~6_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [1]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~7_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [1]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~7_combout ),
	.datab(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [1]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[1]~7 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N13
dffeas \bus|bb_master|uart_module|receiver|temp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneive_lcell_comb \bus|bb_master|fifo_din~8 (
// Equation(s):
// \bus|bb_master|fifo_din~8_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~8 .lut_mask = 16'hF000;
defparam \bus|bb_master|fifo_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N9
dffeas \bus|bb_master|fifo_din[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[1] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~47feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~47feeder_combout  = \bus|bb_master|fifo_din [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~47feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \bus|bb_master|fifo_queue|queue~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~47 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \bus|bb_master|fifo_queue|queue~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~1 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~231 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~231_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~47_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~1_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~47_q ),
	.datac(\bus|bb_master|fifo_queue|queue~1_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~231_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~231 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N27
dffeas \bus|bb_master|fifo_queue|queue~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~70 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \bus|bb_master|fifo_queue|queue~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~24 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~232 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~232_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~231_combout  & (\bus|bb_master|fifo_queue|queue~70_q )) # (!\bus|bb_master|fifo_queue|queue~231_combout  & 
// ((\bus|bb_master|fifo_queue|queue~24_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~231_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~231_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~70_q ),
	.datad(\bus|bb_master|fifo_queue|queue~24_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~232_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~232 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \bus|bb_master|fifo_queue|queue~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~139 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N3
dffeas \bus|bb_master|fifo_queue|queue~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~162 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \bus|bb_master|fifo_queue|queue~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~93 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~116feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~116feeder_combout  = \bus|bb_master|fifo_din [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~116feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \bus|bb_master|fifo_queue|queue~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~116 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~229 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~229_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1]) # ((\bus|bb_master|fifo_queue|queue~116_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (!\bus|bb_master|fifo_queue|rp [1] & 
// (\bus|bb_master|fifo_queue|queue~93_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~93_q ),
	.datad(\bus|bb_master|fifo_queue|queue~116_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~229_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~229 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~230 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~230_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~229_combout  & ((\bus|bb_master|fifo_queue|queue~162_q ))) # (!\bus|bb_master|fifo_queue|queue~229_combout  & 
// (\bus|bb_master|fifo_queue|queue~139_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~229_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~139_q ),
	.datac(\bus|bb_master|fifo_queue|queue~162_q ),
	.datad(\bus|bb_master|fifo_queue|queue~229_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~230_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~230 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~233 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~233_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~230_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~232_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~232_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~230_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~233_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~233 .lut_mask = 16'hCACA;
defparam \bus|bb_master|fifo_queue|queue~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N9
dffeas \bus|bb_master|daddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[1] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneive_lcell_comb \bus|bb_master|master|addr~6 (
// Equation(s):
// \bus|bb_master|master|addr~6_combout  = (\rstn~input_o  & \bus|bb_master|daddr [1])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_master|daddr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~6 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|master|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \bus|bb_master|master|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[1] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[0]~8 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[0]~8_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~6_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~8_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [0]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~6_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [0]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~6_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [0]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[0]~8 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N31
dffeas \bus|bb_master|uart_module|receiver|temp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneive_lcell_comb \bus|bb_master|fifo_din~9 (
// Equation(s):
// \bus|bb_master|fifo_din~9_combout  = (\bus|bb_master|uart_module|receiver|temp_data [0] & \rstn~input_o )

	.dataa(\bus|bb_master|uart_module|receiver|temp_data [0]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~9 .lut_mask = 16'hA0A0;
defparam \bus|bb_master|fifo_din~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N3
dffeas \bus|bb_master|fifo_din[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[0] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \bus|bb_master|fifo_queue|queue~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~0 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \bus|bb_master|fifo_queue|queue~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~46 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~236 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~236_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0]) # ((\bus|bb_master|fifo_queue|queue~46_q )))) # (!\bus|bb_master|fifo_queue|rp [1] & (!\bus|bb_master|fifo_queue|rp [0] & 
// (\bus|bb_master|fifo_queue|queue~0_q )))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~0_q ),
	.datad(\bus|bb_master|fifo_queue|queue~46_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~236_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~236 .lut_mask = 16'hBA98;
defparam \bus|bb_master|fifo_queue|queue~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N31
dffeas \bus|bb_master|fifo_queue|queue~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~69 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~23feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~23feeder_combout  = \bus|bb_master|fifo_din [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~23feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N13
dffeas \bus|bb_master|fifo_queue|queue~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~23 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~237 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~237_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~236_combout  & (\bus|bb_master|fifo_queue|queue~69_q )) # (!\bus|bb_master|fifo_queue|queue~236_combout  & 
// ((\bus|bb_master|fifo_queue|queue~23_q ))))) # (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~236_combout ))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~236_combout ),
	.datac(\bus|bb_master|fifo_queue|queue~69_q ),
	.datad(\bus|bb_master|fifo_queue|queue~23_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~237_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~237 .lut_mask = 16'hE6C4;
defparam \bus|bb_master|fifo_queue|queue~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~115feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~115feeder_combout  = \bus|bb_master|fifo_din [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~115feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \bus|bb_master|fifo_queue|queue~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~115 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N3
dffeas \bus|bb_master|fifo_queue|queue~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~92 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~234 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~234_combout  = (\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~115_q )) # 
// (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~92_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~115_q ),
	.datac(\bus|bb_master|fifo_queue|queue~92_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~234_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~234 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N27
dffeas \bus|bb_master|fifo_queue|queue~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~161 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \bus|bb_master|fifo_queue|queue~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~138 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~235 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~235_combout  = (\bus|bb_master|fifo_queue|queue~234_combout  & (((\bus|bb_master|fifo_queue|queue~161_q )) # (!\bus|bb_master|fifo_queue|rp [1]))) # (!\bus|bb_master|fifo_queue|queue~234_combout  & 
// (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~138_q ))))

	.dataa(\bus|bb_master|fifo_queue|queue~234_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~161_q ),
	.datad(\bus|bb_master|fifo_queue|queue~138_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~235_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~235 .lut_mask = 16'hE6A2;
defparam \bus|bb_master|fifo_queue|queue~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~238 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~238_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~235_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~237_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~237_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~235_combout ),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~238_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~238 .lut_mask = 16'hCACA;
defparam \bus|bb_master|fifo_queue|queue~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N3
dffeas \bus|bb_master|daddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[0] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneive_lcell_comb \bus|bb_master|master|addr~7 (
// Equation(s):
// \bus|bb_master|master|addr~7_combout  = (\rstn~input_o  & \bus|bb_master|daddr [0])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~7 .lut_mask = 16'hAA00;
defparam \bus|bb_master|master|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N11
dffeas \bus|bb_master|master|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[0] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneive_lcell_comb \bus|bb_master|master|Mux0~5 (
// Equation(s):
// \bus|bb_master|master|Mux0~5_combout  = (\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [1])) # (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [0])))

	.dataa(gnd),
	.datab(\bus|bb_master|master|addr [1]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|addr [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~5 .lut_mask = 16'hCFC0;
defparam \bus|bb_master|master|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[3]~14 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[3]~14_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~13_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~4_combout  & (\bus|bb_master|uart_module|receiver|rx_sync~q )) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~4_combout  & ((\bus|bb_master|uart_module|receiver|temp_data [3]))))) # (!\bus|bb_master|uart_module|receiver|Decoder0~13_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [3]))))

	.dataa(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~13_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [3]),
	.datad(\bus|bb_master|uart_module|receiver|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[3]~14 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|uart_module|receiver|temp_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \bus|bb_master|uart_module|receiver|temp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \bus|bb_master|fifo_din~15 (
// Equation(s):
// \bus|bb_master|fifo_din~15_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [3])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [3]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~15 .lut_mask = 16'hAA00;
defparam \bus|bb_master|fifo_din~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \bus|bb_master|fifo_din[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[3] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \bus|bb_master|fifo_queue|queue~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~49 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \bus|bb_master|fifo_queue|queue~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~3 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~266 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~266_combout  = (\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|queue~49_q )) # 
// (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~3_q )))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~49_q ),
	.datac(\bus|bb_master|fifo_queue|queue~3_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~266_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~266 .lut_mask = 16'hEE50;
defparam \bus|bb_master|fifo_queue|queue~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \bus|bb_master|fifo_queue|queue~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~26 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \bus|bb_master|fifo_queue|queue~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~72 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~267 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~267_combout  = (\bus|bb_master|fifo_queue|queue~266_combout  & (((\bus|bb_master|fifo_queue|queue~72_q ) # (!\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|queue~266_combout  & 
// (\bus|bb_master|fifo_queue|queue~26_q  & ((\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|queue~266_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~26_q ),
	.datac(\bus|bb_master|fifo_queue|queue~72_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~267_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~267 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \bus|bb_master|fifo_queue|queue~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~95 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~118feeder (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~118feeder_combout  = \bus|bb_master|fifo_din [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|fifo_din [3]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~118feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|fifo_queue|queue~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \bus|bb_master|fifo_queue|queue~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~118 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~264 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~264_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~118_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~95_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~95_q ),
	.datad(\bus|bb_master|fifo_queue|queue~118_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~264_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~264 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N19
dffeas \bus|bb_master|fifo_queue|queue~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~164 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \bus|bb_master|fifo_queue|queue~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~141 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~265 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~265_combout  = (\bus|bb_master|fifo_queue|queue~264_combout  & (((\bus|bb_master|fifo_queue|queue~164_q )) # (!\bus|bb_master|fifo_queue|rp [1]))) # (!\bus|bb_master|fifo_queue|queue~264_combout  & 
// (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~141_q ))))

	.dataa(\bus|bb_master|fifo_queue|queue~264_combout ),
	.datab(\bus|bb_master|fifo_queue|rp [1]),
	.datac(\bus|bb_master|fifo_queue|queue~164_q ),
	.datad(\bus|bb_master|fifo_queue|queue~141_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~265_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~265 .lut_mask = 16'hE6A2;
defparam \bus|bb_master|fifo_queue|queue~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~268 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~268_combout  = (\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~265_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~267_combout ))

	.dataa(\bus|bb_master|fifo_queue|queue~267_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|queue~265_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~268_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~268 .lut_mask = 16'hFA0A;
defparam \bus|bb_master|fifo_queue|queue~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N7
dffeas \bus|bb_master|daddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[3] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneive_lcell_comb \bus|bb_master|master|addr~13 (
// Equation(s):
// \bus|bb_master|master|addr~13_combout  = (\rstn~input_o  & \bus|bb_master|daddr [3])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~13 .lut_mask = 16'hAA00;
defparam \bus|bb_master|master|addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N27
dffeas \bus|bb_master|master|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[3] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|receiver|temp_data[2]~9 (
// Equation(s):
// \bus|bb_master|uart_module|receiver|temp_data[2]~9_combout  = (\bus|bb_master|uart_module|receiver|Decoder0~9_combout  & ((\bus|bb_master|uart_module|receiver|Decoder0~4_combout  & ((\bus|bb_master|uart_module|receiver|rx_sync~q ))) # 
// (!\bus|bb_master|uart_module|receiver|Decoder0~4_combout  & (\bus|bb_master|uart_module|receiver|temp_data [2])))) # (!\bus|bb_master|uart_module|receiver|Decoder0~9_combout  & (((\bus|bb_master|uart_module|receiver|temp_data [2]))))

	.dataa(\bus|bb_master|uart_module|receiver|Decoder0~9_combout ),
	.datab(\bus|bb_master|uart_module|receiver|Decoder0~4_combout ),
	.datac(\bus|bb_master|uart_module|receiver|temp_data [2]),
	.datad(\bus|bb_master|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|receiver|temp_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[2]~9 .lut_mask = 16'hF870;
defparam \bus|bb_master|uart_module|receiver|temp_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \bus|bb_master|uart_module|receiver|temp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|receiver|temp_data[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|receiver|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|receiver|temp_data[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|receiver|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \bus|bb_master|fifo_din~10 (
// Equation(s):
// \bus|bb_master|fifo_din~10_combout  = (\rstn~input_o  & \bus|bb_master|uart_module|receiver|temp_data [2])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|receiver|temp_data [2]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_din~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_din~10 .lut_mask = 16'hAA00;
defparam \bus|bb_master|fifo_din~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \bus|bb_master|fifo_din[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_din~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_din[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_din[2] .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_din[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N7
dffeas \bus|bb_master|fifo_queue|queue~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~94 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \bus|bb_master|fifo_queue|queue~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~117 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~239 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~239_combout  = (\bus|bb_master|fifo_queue|rp [1] & (\bus|bb_master|fifo_queue|rp [0])) # (!\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~117_q ))) # 
// (!\bus|bb_master|fifo_queue|rp [0] & (\bus|bb_master|fifo_queue|queue~94_q ))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|rp [0]),
	.datac(\bus|bb_master|fifo_queue|queue~94_q ),
	.datad(\bus|bb_master|fifo_queue|queue~117_q ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~239_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~239 .lut_mask = 16'hDC98;
defparam \bus|bb_master|fifo_queue|queue~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \bus|bb_master|fifo_queue|queue~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~140 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N7
dffeas \bus|bb_master|fifo_queue|queue~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~163 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~240 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~240_combout  = (\bus|bb_master|fifo_queue|queue~239_combout  & (((\bus|bb_master|fifo_queue|queue~163_q ) # (!\bus|bb_master|fifo_queue|rp [1])))) # (!\bus|bb_master|fifo_queue|queue~239_combout  & 
// (\bus|bb_master|fifo_queue|queue~140_q  & ((\bus|bb_master|fifo_queue|rp [1]))))

	.dataa(\bus|bb_master|fifo_queue|queue~239_combout ),
	.datab(\bus|bb_master|fifo_queue|queue~140_q ),
	.datac(\bus|bb_master|fifo_queue|queue~163_q ),
	.datad(\bus|bb_master|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~240_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~240 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|fifo_queue|queue~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N9
dffeas \bus|bb_master|fifo_queue|queue~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~25 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N3
dffeas \bus|bb_master|fifo_queue|queue~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~71 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \bus|bb_master|fifo_queue|queue~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~48 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \bus|bb_master|fifo_queue|queue~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|fifo_queue|queue~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|fifo_queue|queue~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~2 .is_wysiwyg = "true";
defparam \bus|bb_master|fifo_queue|queue~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~241 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~241_combout  = (\bus|bb_master|fifo_queue|rp [1] & ((\bus|bb_master|fifo_queue|queue~48_q ) # ((\bus|bb_master|fifo_queue|rp [0])))) # (!\bus|bb_master|fifo_queue|rp [1] & (((\bus|bb_master|fifo_queue|queue~2_q  & 
// !\bus|bb_master|fifo_queue|rp [0]))))

	.dataa(\bus|bb_master|fifo_queue|rp [1]),
	.datab(\bus|bb_master|fifo_queue|queue~48_q ),
	.datac(\bus|bb_master|fifo_queue|queue~2_q ),
	.datad(\bus|bb_master|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~241_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~241 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|fifo_queue|queue~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~242 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~242_combout  = (\bus|bb_master|fifo_queue|rp [0] & ((\bus|bb_master|fifo_queue|queue~241_combout  & ((\bus|bb_master|fifo_queue|queue~71_q ))) # (!\bus|bb_master|fifo_queue|queue~241_combout  & 
// (\bus|bb_master|fifo_queue|queue~25_q )))) # (!\bus|bb_master|fifo_queue|rp [0] & (((\bus|bb_master|fifo_queue|queue~241_combout ))))

	.dataa(\bus|bb_master|fifo_queue|rp [0]),
	.datab(\bus|bb_master|fifo_queue|queue~25_q ),
	.datac(\bus|bb_master|fifo_queue|queue~71_q ),
	.datad(\bus|bb_master|fifo_queue|queue~241_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~242_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~242 .lut_mask = 16'hF588;
defparam \bus|bb_master|fifo_queue|queue~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneive_lcell_comb \bus|bb_master|fifo_queue|queue~243 (
// Equation(s):
// \bus|bb_master|fifo_queue|queue~243_combout  = (\bus|bb_master|fifo_queue|rp [2] & (\bus|bb_master|fifo_queue|queue~240_combout )) # (!\bus|bb_master|fifo_queue|rp [2] & ((\bus|bb_master|fifo_queue|queue~242_combout )))

	.dataa(\bus|bb_master|fifo_queue|queue~240_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|fifo_queue|rp [2]),
	.datad(\bus|bb_master|fifo_queue|queue~242_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|fifo_queue|queue~243_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|fifo_queue|queue~243 .lut_mask = 16'hAFA0;
defparam \bus|bb_master|fifo_queue|queue~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N13
dffeas \bus|bb_master|daddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|fifo_queue|queue~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|fifo_deq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|daddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|daddr[2] .is_wysiwyg = "true";
defparam \bus|bb_master|daddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneive_lcell_comb \bus|bb_master|master|addr~8 (
// Equation(s):
// \bus|bb_master|master|addr~8_combout  = (\rstn~input_o  & \bus|bb_master|daddr [2])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|daddr [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|addr~8 .lut_mask = 16'hAA00;
defparam \bus|bb_master|master|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \bus|bb_master|master|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|master|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|addr[2] .is_wysiwyg = "true";
defparam \bus|bb_master|master|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneive_lcell_comb \bus|bb_master|master|Mux0~4 (
// Equation(s):
// \bus|bb_master|master|Mux0~4_combout  = (\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [3])) # (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [2])))

	.dataa(\bus|bb_master|master|addr [3]),
	.datab(\bus|bb_master|master|addr [2]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~4 .lut_mask = 16'hACAC;
defparam \bus|bb_master|master|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneive_lcell_comb \bus|bb_master|master|Mux1~0 (
// Equation(s):
// \bus|bb_master|master|Mux1~0_combout  = (\bus|bb_master|master|counter [1] & (((\bus|bb_master|master|counter [2]) # (\bus|bb_master|master|Mux0~4_combout )))) # (!\bus|bb_master|master|counter [1] & (\bus|bb_master|master|Mux0~5_combout  & 
// (!\bus|bb_master|master|counter [2])))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|Mux0~5_combout ),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|Mux0~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux1~0 .lut_mask = 16'hAEA4;
defparam \bus|bb_master|master|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \bus|bb_master|master|Mux1~1 (
// Equation(s):
// \bus|bb_master|master|Mux1~1_combout  = (\bus|bb_master|master|Mux1~0_combout  & (((\bus|bb_master|master|Mux0~6_combout ) # (!\bus|bb_master|master|counter [2])))) # (!\bus|bb_master|master|Mux1~0_combout  & (\bus|bb_master|master|Mux0~3_combout  & 
// ((\bus|bb_master|master|counter [2]))))

	.dataa(\bus|bb_master|master|Mux0~3_combout ),
	.datab(\bus|bb_master|master|Mux0~6_combout ),
	.datac(\bus|bb_master|master|Mux1~0_combout ),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux1~1 .lut_mask = 16'hCAF0;
defparam \bus|bb_master|master|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \bus|bb_master|master|Add0~0 (
// Equation(s):
// \bus|bb_master|master|Add0~0_combout  = \bus|bb_master|master|counter [3] $ (((\bus|bb_master|master|counter [2]) # ((\bus|bb_master|master|counter [1] & \bus|bb_master|master|counter [0]))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Add0~0 .lut_mask = 16'h13EC;
defparam \bus|bb_master|master|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \bus|bb_master|master|Selector25~16 (
// Equation(s):
// \bus|bb_master|master|Selector25~16_combout  = (\bus|bb_master|master|counter [0] & (\bus|bb_master|master|counter [2])) # (!\bus|bb_master|master|counter [0] & (!\bus|bb_master|master|counter [2] & \bus|bb_master|master|addr [13]))

	.dataa(gnd),
	.datab(\bus|bb_master|master|counter [0]),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|addr [13]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~16 .lut_mask = 16'hC3C0;
defparam \bus|bb_master|master|Selector25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \bus|bb_master|master|Selector25~17 (
// Equation(s):
// \bus|bb_master|master|Selector25~17_combout  = (\bus|bb_master|master|Selector25~16_combout  & ((\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [12] & \bus|bb_master|master|counter [1])) # (!\bus|bb_master|master|counter [0] & 
// ((!\bus|bb_master|master|counter [1])))))

	.dataa(\bus|bb_master|master|Selector25~16_combout ),
	.datab(\bus|bb_master|master|addr [12]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~17 .lut_mask = 16'h800A;
defparam \bus|bb_master|master|Selector25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \bus|bb_master|master|Selector25~14 (
// Equation(s):
// \bus|bb_master|master|Selector25~14_combout  = (\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|addr [8]) # (\bus|bb_master|master|counter [2])))

	.dataa(gnd),
	.datab(\bus|bb_master|master|addr [8]),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|counter [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~14 .lut_mask = 16'hFC00;
defparam \bus|bb_master|master|Selector25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \bus|bb_master|master|Selector25~13 (
// Equation(s):
// \bus|bb_master|master|Selector25~13_combout  = (\bus|bb_master|master|counter [1] & (((\bus|bb_master|master|counter [0])))) # (!\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [10])) # 
// (!\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [9])))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|addr [10]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|addr [9]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~13 .lut_mask = 16'hE5E0;
defparam \bus|bb_master|master|Selector25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \bus|bb_master|master|Selector25~15 (
// Equation(s):
// \bus|bb_master|master|Selector25~15_combout  = (\bus|bb_master|master|Selector25~13_combout  & (\bus|bb_master|master|Selector25~14_combout  $ ((\bus|bb_master|master|counter [2])))) # (!\bus|bb_master|master|Selector25~13_combout  & 
// (\bus|bb_master|master|Selector25~14_combout  & (\bus|bb_master|master|counter [2] & \bus|bb_master|master|addr [11])))

	.dataa(\bus|bb_master|master|Selector25~14_combout ),
	.datab(\bus|bb_master|master|Selector25~13_combout ),
	.datac(\bus|bb_master|master|counter [2]),
	.datad(\bus|bb_master|master|addr [11]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~15 .lut_mask = 16'h6848;
defparam \bus|bb_master|master|Selector25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \bus|bb_master|master|Selector25~18 (
// Equation(s):
// \bus|bb_master|master|Selector25~18_combout  = (\bus|bb_master|master|state.SADDR~q  & (!\bus|bb_master|master|Add0~0_combout  & ((\bus|bb_master|master|Selector25~17_combout ) # (\bus|bb_master|master|Selector25~15_combout ))))

	.dataa(\bus|bb_master|master|state.SADDR~q ),
	.datab(\bus|bb_master|master|Add0~0_combout ),
	.datac(\bus|bb_master|master|Selector25~17_combout ),
	.datad(\bus|bb_master|master|Selector25~15_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~18 .lut_mask = 16'h2220;
defparam \bus|bb_master|master|Selector25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \bus|bb_master|master|Selector25~19 (
// Equation(s):
// \bus|bb_master|master|Selector25~19_combout  = (\bus|bb_master|master|Selector25~18_combout ) # ((\bus|bb_master|master|Mux1~1_combout  & (!\bus|bb_master|master|counter [3] & \bus|bb_master|master|state.ADDR~q )))

	.dataa(\bus|bb_master|master|Mux1~1_combout ),
	.datab(\bus|bb_master|master|Selector25~18_combout ),
	.datac(\bus|bb_master|master|counter [3]),
	.datad(\bus|bb_master|master|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~19 .lut_mask = 16'hCECC;
defparam \bus|bb_master|master|Selector25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \bus|bb_master|master|Mux0~0 (
// Equation(s):
// \bus|bb_master|master|Mux0~0_combout  = (\bus|bb_master|master|counter [1] & (((\bus|bb_master|master|counter [0])))) # (!\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|counter [0] & ((\bus|bb_master|master|addr [6]))) # 
// (!\bus|bb_master|master|counter [0] & (\bus|bb_master|master|addr [5]))))

	.dataa(\bus|bb_master|master|addr [5]),
	.datab(\bus|bb_master|master|addr [6]),
	.datac(\bus|bb_master|master|counter [1]),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~0 .lut_mask = 16'hFC0A;
defparam \bus|bb_master|master|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \bus|bb_master|master|Mux0~1 (
// Equation(s):
// \bus|bb_master|master|Mux0~1_combout  = (\bus|bb_master|master|Mux0~0_combout  & (((\bus|bb_master|master|addr [4]) # (!\bus|bb_master|master|counter [1])))) # (!\bus|bb_master|master|Mux0~0_combout  & (\bus|bb_master|master|addr [7] & 
// (\bus|bb_master|master|counter [1])))

	.dataa(\bus|bb_master|master|addr [7]),
	.datab(\bus|bb_master|master|Mux0~0_combout ),
	.datac(\bus|bb_master|master|counter [1]),
	.datad(\bus|bb_master|master|addr [4]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~1 .lut_mask = 16'hEC2C;
defparam \bus|bb_master|master|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \bus|bb_master|master|Mux0~2 (
// Equation(s):
// \bus|bb_master|master|Mux0~2_combout  = (\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|counter [1] & ((\bus|bb_master|master|Mux0~1_combout ) # (!\bus|bb_master|master|counter [0]))) # (!\bus|bb_master|master|counter [1] & 
// ((\bus|bb_master|master|counter [0]))))) # (!\bus|bb_master|master|counter [2] & (\bus|bb_master|master|Mux0~1_combout  & ((!\bus|bb_master|master|counter [0]) # (!\bus|bb_master|master|counter [1]))))

	.dataa(\bus|bb_master|master|Mux0~1_combout ),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|counter [1]),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Mux0~2 .lut_mask = 16'h8EE2;
defparam \bus|bb_master|master|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneive_lcell_comb \bus|bb_master|master|Selector25~6 (
// Equation(s):
// \bus|bb_master|master|Selector25~6_combout  = (\bus|bb_master|master|counter [2] & (!\bus|bb_master|master|counter [3] & ((\bus|bb_master|master|counter [1]) # (!\bus|bb_master|master|counter [0])))) # (!\bus|bb_master|master|counter [2] & 
// (\bus|bb_master|master|counter [3] & ((!\bus|bb_master|master|counter [0]) # (!\bus|bb_master|master|counter [1]))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~6 .lut_mask = 16'h138C;
defparam \bus|bb_master|master|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneive_lcell_comb \bus|bb_master|master|Selector25~7 (
// Equation(s):
// \bus|bb_master|master|Selector25~7_combout  = (\bus|bb_master|master|Mux0~2_combout  & ((\bus|bb_master|master|Selector25~6_combout ) # ((\bus|bb_master|master|addr [2])))) # (!\bus|bb_master|master|Mux0~2_combout  & 
// (!\bus|bb_master|master|Selector25~6_combout  & ((\bus|bb_master|master|addr [0]))))

	.dataa(\bus|bb_master|master|Mux0~2_combout ),
	.datab(\bus|bb_master|master|Selector25~6_combout ),
	.datac(\bus|bb_master|master|addr [2]),
	.datad(\bus|bb_master|master|addr [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~7 .lut_mask = 16'hB9A8;
defparam \bus|bb_master|master|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneive_lcell_comb \bus|bb_master|master|Selector25~8 (
// Equation(s):
// \bus|bb_master|master|Selector25~8_combout  = (\bus|bb_master|master|counter [2] & (((\bus|bb_master|master|counter [0] & !\bus|bb_master|master|counter [3])))) # (!\bus|bb_master|master|counter [2] & (\bus|bb_master|master|counter [3] $ 
// (((\bus|bb_master|master|counter [1] & \bus|bb_master|master|counter [0])))))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~8 .lut_mask = 16'h13E0;
defparam \bus|bb_master|master|Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneive_lcell_comb \bus|bb_master|master|Selector25~9 (
// Equation(s):
// \bus|bb_master|master|Selector25~9_combout  = (\bus|bb_master|master|Selector25~8_combout  & (((\bus|bb_master|master|Selector25~7_combout )))) # (!\bus|bb_master|master|Selector25~8_combout  & (\bus|bb_master|master|Selector25~6_combout  & 
// ((\bus|bb_master|master|addr [3]) # (!\bus|bb_master|master|Selector25~7_combout ))))

	.dataa(\bus|bb_master|master|addr [3]),
	.datab(\bus|bb_master|master|Selector25~7_combout ),
	.datac(\bus|bb_master|master|Selector25~6_combout ),
	.datad(\bus|bb_master|master|Selector25~8_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~9 .lut_mask = 16'hCCB0;
defparam \bus|bb_master|master|Selector25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_lcell_comb \bus|bb_master|master|Selector25~10 (
// Equation(s):
// \bus|bb_master|master|Selector25~10_combout  = (\bus|bb_master|master|state.SADDR~q  & (\bus|bb_master|master|Selector25~9_combout  & ((\bus|bb_master|master|Selector25~7_combout ) # (\bus|bb_master|master|addr [1]))))

	.dataa(\bus|bb_master|master|state.SADDR~q ),
	.datab(\bus|bb_master|master|Selector25~7_combout ),
	.datac(\bus|bb_master|master|Selector25~9_combout ),
	.datad(\bus|bb_master|master|addr [1]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~10 .lut_mask = 16'hA080;
defparam \bus|bb_master|master|Selector25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \bus|bb_master|master|Selector25~20 (
// Equation(s):
// \bus|bb_master|master|Selector25~20_combout  = (\bus|bb_master|master|Selector25~5_combout ) # ((\bus|bb_master|master|Selector25~12_combout ) # ((\bus|bb_master|master|Selector25~19_combout ) # (\bus|bb_master|master|Selector25~10_combout )))

	.dataa(\bus|bb_master|master|Selector25~5_combout ),
	.datab(\bus|bb_master|master|Selector25~12_combout ),
	.datac(\bus|bb_master|master|Selector25~19_combout ),
	.datad(\bus|bb_master|master|Selector25~10_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Selector25~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Selector25~20 .lut_mask = 16'hFFFE;
defparam \bus|bb_master|master|Selector25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \bus|bb_master|master|mwdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|Selector25~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|mwdata .is_wysiwyg = "true";
defparam \bus|bb_master|master|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \bus|bus|wdata_mux|dout[0]~0 (
// Equation(s):
// \bus|bus|wdata_mux|dout[0]~0_combout  = (\bus|bus|bus_arbiter|state.M2~q  & ((\bus|bb_master|master|mwdata~q ))) # (!\bus|bus|bus_arbiter|state.M2~q  & (\bus|master1|mwdata~q ))

	.dataa(gnd),
	.datab(\bus|bus|bus_arbiter|state.M2~q ),
	.datac(\bus|master1|mwdata~q ),
	.datad(\bus|bb_master|master|mwdata~q ),
	.cin(gnd),
	.combout(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|wdata_mux|dout[0]~0 .lut_mask = 16'hFC30;
defparam \bus|bus|wdata_mux|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \bus|bus|decoder|Selector6~0 (
// Equation(s):
// \bus|bus|decoder|Selector6~0_combout  = (!\bus|bus|decoder|counter [2] & (\bus|bus|decoder|state.ADDR~q  & (!\bus|bus|decoder|counter [1] & !\bus|bus|decoder|counter [3])))

	.dataa(\bus|bus|decoder|counter [2]),
	.datab(\bus|bus|decoder|state.ADDR~q ),
	.datac(\bus|bus|decoder|counter [1]),
	.datad(\bus|bus|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector6~0 .lut_mask = 16'h0004;
defparam \bus|bus|decoder|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \bus|bus|decoder|Selector6~1 (
// Equation(s):
// \bus|bus|decoder|Selector6~1_combout  = (\bus|bus|decoder|Selector6~0_combout  & ((\bus|bus|decoder|counter [0] & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bus|decoder|counter [0] & ((\bus|bus|decoder|slave_addr [1]))))) # 
// (!\bus|bus|decoder|Selector6~0_combout  & (((\bus|bus|decoder|slave_addr [1]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bus|decoder|Selector6~0_combout ),
	.datac(\bus|bus|decoder|slave_addr [1]),
	.datad(\bus|bus|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Selector6~1 .lut_mask = 16'hB8F0;
defparam \bus|bus|decoder|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N19
dffeas \bus|bus|decoder|slave_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bus|decoder|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bus|decoder|slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bus|decoder|slave_addr[1] .is_wysiwyg = "true";
defparam \bus|bus|decoder|slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \bus|bus|decoder|Mux0~0 (
// Equation(s):
// \bus|bus|decoder|Mux0~0_combout  = (\bus|bus|decoder|slave_addr [0] & (((!\bus|slave2|sp|state.IDLE~q )))) # (!\bus|bus|decoder|slave_addr [0] & (!\bus|bus|decoder|slave_addr [1] & ((!\bus|slave1|sp|state.IDLE~q ))))

	.dataa(\bus|bus|decoder|slave_addr [1]),
	.datab(\bus|slave2|sp|state.IDLE~q ),
	.datac(\bus|slave1|sp|state.IDLE~q ),
	.datad(\bus|bus|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Mux0~0 .lut_mask = 16'h3305;
defparam \bus|bus|decoder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \bus|bus|decoder|Mux0~1 (
// Equation(s):
// \bus|bus|decoder|Mux0~1_combout  = (\bus|bus|decoder|Mux0~0_combout ) # ((\bus|bus|decoder|slave_addr [1] & (\bus|bus|bus_arbiter|sready~0_combout  & !\bus|bus|decoder|slave_addr [0])))

	.dataa(\bus|bus|decoder|slave_addr [1]),
	.datab(\bus|bus|bus_arbiter|sready~0_combout ),
	.datac(\bus|bus|decoder|Mux0~0_combout ),
	.datad(\bus|bus|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus|bus|decoder|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus|decoder|Mux0~1 .lut_mask = 16'hF0F8;
defparam \bus|bus|decoder|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \bus|master1|state~30 (
// Equation(s):
// \bus|master1|state~30_combout  = (\bus|master1|state.WAIT~q  & (\bus|bus|decoder|Mux0~1_combout  & (\bus|bus|decoder|slave_addr_valid~0_combout  & \bus|bus|decoder|state.CONNECT~q )))

	.dataa(\bus|master1|state.WAIT~q ),
	.datab(\bus|bus|decoder|Mux0~1_combout ),
	.datac(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.datad(\bus|bus|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus|master1|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~30 .lut_mask = 16'h8000;
defparam \bus|master1|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \bus|master1|state~28 (
// Equation(s):
// \bus|master1|state~28_combout  = (\bus|master1|state.REQ~q  & (\bus|bus|bus_arbiter|state.M1~q  & !\bus|master1|state.ADDR~q ))

	.dataa(\bus|master1|state.REQ~q ),
	.datab(gnd),
	.datac(\bus|bus|bus_arbiter|state.M1~q ),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~28 .lut_mask = 16'h00A0;
defparam \bus|master1|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \bus|master1|state~29 (
// Equation(s):
// \bus|master1|state~29_combout  = (\bus|master1|Selector19~1_combout ) # ((\bus|master1|state~28_combout ) # ((\d1_valid~q  & !\bus|master1|state.IDLE~q )))

	.dataa(\d1_valid~q ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|master1|Selector19~1_combout ),
	.datad(\bus|master1|state~28_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~29 .lut_mask = 16'hFFF2;
defparam \bus|master1|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \bus|master1|state~31 (
// Equation(s):
// \bus|master1|state~31_combout  = (\bus|master1|state~27_combout ) # ((\bus|master1|state~30_combout ) # ((\bus|master1|state~25_combout ) # (\bus|master1|state~29_combout )))

	.dataa(\bus|master1|state~27_combout ),
	.datab(\bus|master1|state~30_combout ),
	.datac(\bus|master1|state~25_combout ),
	.datad(\bus|master1|state~29_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~31 .lut_mask = 16'hFFFE;
defparam \bus|master1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \bus|master1|state~35 (
// Equation(s):
// \bus|master1|state~35_combout  = (\rstn~input_o  & ((\bus|master1|state~31_combout  & (\bus|master1|state~34_combout )) # (!\bus|master1|state~31_combout  & ((\bus|master1|state.REQ~q )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|master1|state~34_combout ),
	.datac(\bus|master1|state.REQ~q ),
	.datad(\bus|master1|state~31_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~35 .lut_mask = 16'h88A0;
defparam \bus|master1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \bus|master1|state.REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.REQ .is_wysiwyg = "true";
defparam \bus|master1|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \bus|master1|Equal0~2 (
// Equation(s):
// \bus|master1|Equal0~2_combout  = (!\bus|master1|counter [3] & (\bus|master1|Equal0~1_combout  & (!\bus|master1|counter [2] & \bus|master1|Equal0~0_combout )))

	.dataa(\bus|master1|counter [3]),
	.datab(\bus|master1|Equal0~1_combout ),
	.datac(\bus|master1|counter [2]),
	.datad(\bus|master1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|master1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Equal0~2 .lut_mask = 16'h0400;
defparam \bus|master1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \bus|master1|Selector22~0 (
// Equation(s):
// \bus|master1|Selector22~0_combout  = (\bus|master1|state.REQ~q  & ((\bus|bus|bus_arbiter|state.M1~q ) # ((\bus|master1|state.SADDR~q  & !\bus|master1|Equal0~2_combout )))) # (!\bus|master1|state.REQ~q  & (((\bus|master1|state.SADDR~q  & 
// !\bus|master1|Equal0~2_combout ))))

	.dataa(\bus|master1|state.REQ~q ),
	.datab(\bus|bus|bus_arbiter|state.M1~q ),
	.datac(\bus|master1|state.SADDR~q ),
	.datad(\bus|master1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\bus|master1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Selector22~0 .lut_mask = 16'h88F8;
defparam \bus|master1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \bus|master1|state.SADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.SADDR .is_wysiwyg = "true";
defparam \bus|master1|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \bus|master1|counter[0]~18 (
// Equation(s):
// \bus|master1|counter[0]~18_combout  = (!\bus|master1|state.SADDR~q  & ((\bus|master1|Selector19~1_combout ) # ((\bus|master1|Equal3~1_combout  & !\bus|master1|state.ADDR~q ))))

	.dataa(\bus|master1|state.SADDR~q ),
	.datab(\bus|master1|Equal3~1_combout ),
	.datac(\bus|master1|Selector19~1_combout ),
	.datad(\bus|master1|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus|master1|counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|counter[0]~18 .lut_mask = 16'h5054;
defparam \bus|master1|counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \bus|master1|counter[0]~19 (
// Equation(s):
// \bus|master1|counter[0]~19_combout  = ((\bus|master1|state~27_combout ) # ((\bus|master1|counter[0]~18_combout ) # (!\bus|master1|state.IDLE~q ))) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus|master1|state~27_combout ),
	.datac(\bus|master1|state.IDLE~q ),
	.datad(\bus|master1|counter[0]~18_combout ),
	.cin(gnd),
	.combout(\bus|master1|counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|counter[0]~19 .lut_mask = 16'hFFDF;
defparam \bus|master1|counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \bus|master1|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[0] .is_wysiwyg = "true";
defparam \bus|master1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \bus|master1|counter[1]~10 (
// Equation(s):
// \bus|master1|counter[1]~10_combout  = (\bus|master1|counter [1] & (!\bus|master1|counter[0]~9 )) # (!\bus|master1|counter [1] & ((\bus|master1|counter[0]~9 ) # (GND)))
// \bus|master1|counter[1]~11  = CARRY((!\bus|master1|counter[0]~9 ) # (!\bus|master1|counter [1]))

	.dataa(gnd),
	.datab(\bus|master1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|counter[0]~9 ),
	.combout(\bus|master1|counter[1]~10_combout ),
	.cout(\bus|master1|counter[1]~11 ));
// synopsys translate_off
defparam \bus|master1|counter[1]~10 .lut_mask = 16'h3C3F;
defparam \bus|master1|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \bus|master1|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[1] .is_wysiwyg = "true";
defparam \bus|master1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \bus|master1|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bus|master1|counter[0]~19_combout ),
	.sload(gnd),
	.ena(\bus|master1|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|counter[2] .is_wysiwyg = "true";
defparam \bus|master1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \bus|master1|state~26 (
// Equation(s):
// \bus|master1|state~26_combout  = (!\bus|master1|counter [2] & !\bus|master1|counter [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus|master1|counter [2]),
	.datad(\bus|master1|counter [3]),
	.cin(gnd),
	.combout(\bus|master1|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~26 .lut_mask = 16'h000F;
defparam \bus|master1|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \bus|master1|state~27 (
// Equation(s):
// \bus|master1|state~27_combout  = (\bus|master1|state~26_combout  & (\bus|master1|Equal0~1_combout  & (\bus|master1|state.SADDR~q  & \bus|master1|Equal0~0_combout )))

	.dataa(\bus|master1|state~26_combout ),
	.datab(\bus|master1|Equal0~1_combout ),
	.datac(\bus|master1|state.SADDR~q ),
	.datad(\bus|master1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~27 .lut_mask = 16'h8000;
defparam \bus|master1|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \bus|master1|state~33 (
// Equation(s):
// \bus|master1|state~33_combout  = (\rstn~input_o  & ((\bus|master1|state~31_combout  & (\bus|master1|state~27_combout )) # (!\bus|master1|state~31_combout  & ((\bus|master1|state.WAIT~q )))))

	.dataa(\bus|master1|state~27_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|master1|state.WAIT~q ),
	.datad(\bus|master1|state~31_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~33 .lut_mask = 16'h88C0;
defparam \bus|master1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N3
dffeas \bus|master1|state.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.WAIT .is_wysiwyg = "true";
defparam \bus|master1|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \bus|master1|Add2~0 (
// Equation(s):
// \bus|master1|Add2~0_combout  = \bus|master1|timeout [0] $ (VCC)
// \bus|master1|Add2~1  = CARRY(\bus|master1|timeout [0])

	.dataa(\bus|master1|timeout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|master1|Add2~0_combout ),
	.cout(\bus|master1|Add2~1 ));
// synopsys translate_off
defparam \bus|master1|Add2~0 .lut_mask = 16'h55AA;
defparam \bus|master1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \bus|master1|Add2~16 (
// Equation(s):
// \bus|master1|Add2~16_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~0_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & (\bus|master1|timeout [0])))

	.dataa(\bus|master1|state.WAIT~q ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|master1|timeout [0]),
	.datad(\bus|master1|Add2~0_combout ),
	.cin(gnd),
	.combout(\bus|master1|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~16 .lut_mask = 16'hEA40;
defparam \bus|master1|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \bus|master1|timeout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[0] .is_wysiwyg = "true";
defparam \bus|master1|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \bus|master1|Add2~2 (
// Equation(s):
// \bus|master1|Add2~2_combout  = (\bus|master1|timeout [1] & (!\bus|master1|Add2~1 )) # (!\bus|master1|timeout [1] & ((\bus|master1|Add2~1 ) # (GND)))
// \bus|master1|Add2~3  = CARRY((!\bus|master1|Add2~1 ) # (!\bus|master1|timeout [1]))

	.dataa(\bus|master1|timeout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~1 ),
	.combout(\bus|master1|Add2~2_combout ),
	.cout(\bus|master1|Add2~3 ));
// synopsys translate_off
defparam \bus|master1|Add2~2 .lut_mask = 16'h5A5F;
defparam \bus|master1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \bus|master1|Add2~17 (
// Equation(s):
// \bus|master1|Add2~17_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~2_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & (\bus|master1|timeout [1])))

	.dataa(\bus|master1|state.WAIT~q ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|master1|timeout [1]),
	.datad(\bus|master1|Add2~2_combout ),
	.cin(gnd),
	.combout(\bus|master1|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~17 .lut_mask = 16'hEA40;
defparam \bus|master1|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N7
dffeas \bus|master1|timeout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[1] .is_wysiwyg = "true";
defparam \bus|master1|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \bus|master1|Add2~4 (
// Equation(s):
// \bus|master1|Add2~4_combout  = (\bus|master1|timeout [2] & (\bus|master1|Add2~3  $ (GND))) # (!\bus|master1|timeout [2] & (!\bus|master1|Add2~3  & VCC))
// \bus|master1|Add2~5  = CARRY((\bus|master1|timeout [2] & !\bus|master1|Add2~3 ))

	.dataa(\bus|master1|timeout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~3 ),
	.combout(\bus|master1|Add2~4_combout ),
	.cout(\bus|master1|Add2~5 ));
// synopsys translate_off
defparam \bus|master1|Add2~4 .lut_mask = 16'hA50A;
defparam \bus|master1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \bus|master1|Add2~6 (
// Equation(s):
// \bus|master1|Add2~6_combout  = (\bus|master1|state.WAIT~q  & (\bus|master1|Add2~4_combout )) # (!\bus|master1|state.WAIT~q  & (((\bus|master1|state.IDLE~q  & \bus|master1|timeout [2]))))

	.dataa(\bus|master1|Add2~4_combout ),
	.datab(\bus|master1|state.IDLE~q ),
	.datac(\bus|master1|timeout [2]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~6 .lut_mask = 16'hAAC0;
defparam \bus|master1|Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \bus|master1|timeout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[2] .is_wysiwyg = "true";
defparam \bus|master1|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneive_lcell_comb \bus|master1|Add2~7 (
// Equation(s):
// \bus|master1|Add2~7_combout  = (\bus|master1|timeout [3] & (!\bus|master1|Add2~5 )) # (!\bus|master1|timeout [3] & ((\bus|master1|Add2~5 ) # (GND)))
// \bus|master1|Add2~8  = CARRY((!\bus|master1|Add2~5 ) # (!\bus|master1|timeout [3]))

	.dataa(gnd),
	.datab(\bus|master1|timeout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~5 ),
	.combout(\bus|master1|Add2~7_combout ),
	.cout(\bus|master1|Add2~8 ));
// synopsys translate_off
defparam \bus|master1|Add2~7 .lut_mask = 16'h3C3F;
defparam \bus|master1|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \bus|master1|Add2~15 (
// Equation(s):
// \bus|master1|Add2~15_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~7_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & ((\bus|master1|timeout [3]))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|master1|Add2~7_combout ),
	.datac(\bus|master1|timeout [3]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~15 .lut_mask = 16'hCCA0;
defparam \bus|master1|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N29
dffeas \bus|master1|timeout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[3] .is_wysiwyg = "true";
defparam \bus|master1|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneive_lcell_comb \bus|master1|Add2~9 (
// Equation(s):
// \bus|master1|Add2~9_combout  = (\bus|master1|timeout [4] & (\bus|master1|Add2~8  $ (GND))) # (!\bus|master1|timeout [4] & (!\bus|master1|Add2~8  & VCC))
// \bus|master1|Add2~10  = CARRY((\bus|master1|timeout [4] & !\bus|master1|Add2~8 ))

	.dataa(gnd),
	.datab(\bus|master1|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~8 ),
	.combout(\bus|master1|Add2~9_combout ),
	.cout(\bus|master1|Add2~10 ));
// synopsys translate_off
defparam \bus|master1|Add2~9 .lut_mask = 16'hC30C;
defparam \bus|master1|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneive_lcell_comb \bus|master1|Add2~14 (
// Equation(s):
// \bus|master1|Add2~14_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~9_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & ((\bus|master1|timeout [4]))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|master1|Add2~9_combout ),
	.datac(\bus|master1|timeout [4]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~14 .lut_mask = 16'hCCA0;
defparam \bus|master1|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N3
dffeas \bus|master1|timeout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[4] .is_wysiwyg = "true";
defparam \bus|master1|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \bus|master1|Add2~11 (
// Equation(s):
// \bus|master1|Add2~11_combout  = (\bus|master1|timeout [5] & (!\bus|master1|Add2~10 )) # (!\bus|master1|timeout [5] & ((\bus|master1|Add2~10 ) # (GND)))
// \bus|master1|Add2~12  = CARRY((!\bus|master1|Add2~10 ) # (!\bus|master1|timeout [5]))

	.dataa(gnd),
	.datab(\bus|master1|timeout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~10 ),
	.combout(\bus|master1|Add2~11_combout ),
	.cout(\bus|master1|Add2~12 ));
// synopsys translate_off
defparam \bus|master1|Add2~11 .lut_mask = 16'h3C3F;
defparam \bus|master1|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \bus|master1|Add2~13 (
// Equation(s):
// \bus|master1|Add2~13_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~11_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & ((\bus|master1|timeout [5]))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|master1|Add2~11_combout ),
	.datac(\bus|master1|timeout [5]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~13 .lut_mask = 16'hCCA0;
defparam \bus|master1|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N25
dffeas \bus|master1|timeout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[5] .is_wysiwyg = "true";
defparam \bus|master1|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneive_lcell_comb \bus|master1|state~20 (
// Equation(s):
// \bus|master1|state~20_combout  = (\bus|master1|timeout [2] & (!\bus|master1|timeout [5] & (!\bus|master1|timeout [4] & !\bus|master1|timeout [3])))

	.dataa(\bus|master1|timeout [2]),
	.datab(\bus|master1|timeout [5]),
	.datac(\bus|master1|timeout [4]),
	.datad(\bus|master1|timeout [3]),
	.cin(gnd),
	.combout(\bus|master1|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~20 .lut_mask = 16'h0002;
defparam \bus|master1|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneive_lcell_comb \bus|master1|Add2~18 (
// Equation(s):
// \bus|master1|Add2~18_combout  = (\bus|master1|timeout [6] & (\bus|master1|Add2~12  $ (GND))) # (!\bus|master1|timeout [6] & (!\bus|master1|Add2~12  & VCC))
// \bus|master1|Add2~19  = CARRY((\bus|master1|timeout [6] & !\bus|master1|Add2~12 ))

	.dataa(gnd),
	.datab(\bus|master1|timeout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|master1|Add2~12 ),
	.combout(\bus|master1|Add2~18_combout ),
	.cout(\bus|master1|Add2~19 ));
// synopsys translate_off
defparam \bus|master1|Add2~18 .lut_mask = 16'hC30C;
defparam \bus|master1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \bus|master1|Add2~20 (
// Equation(s):
// \bus|master1|Add2~20_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~18_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & ((\bus|master1|timeout [6]))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|master1|Add2~18_combout ),
	.datac(\bus|master1|timeout [6]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~20 .lut_mask = 16'hCCA0;
defparam \bus|master1|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N1
dffeas \bus|master1|timeout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[6] .is_wysiwyg = "true";
defparam \bus|master1|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \bus|master1|Add2~21 (
// Equation(s):
// \bus|master1|Add2~21_combout  = \bus|master1|timeout [7] $ (\bus|master1|Add2~19 )

	.dataa(\bus|master1|timeout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|master1|Add2~19 ),
	.combout(\bus|master1|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~21 .lut_mask = 16'h5A5A;
defparam \bus|master1|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneive_lcell_comb \bus|master1|Add2~23 (
// Equation(s):
// \bus|master1|Add2~23_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|Add2~21_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|state.IDLE~q  & ((\bus|master1|timeout [7]))))

	.dataa(\bus|master1|state.IDLE~q ),
	.datab(\bus|master1|Add2~21_combout ),
	.datac(\bus|master1|timeout [7]),
	.datad(\bus|master1|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus|master1|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|Add2~23 .lut_mask = 16'hCCA0;
defparam \bus|master1|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N27
dffeas \bus|master1|timeout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|timeout[7] .is_wysiwyg = "true";
defparam \bus|master1|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \bus|master1|state~21 (
// Equation(s):
// \bus|master1|state~21_combout  = (\bus|master1|timeout [0] & (!\bus|master1|timeout [6] & (!\bus|master1|timeout [7] & !\bus|master1|timeout [1])))

	.dataa(\bus|master1|timeout [0]),
	.datab(\bus|master1|timeout [6]),
	.datac(\bus|master1|timeout [7]),
	.datad(\bus|master1|timeout [1]),
	.cin(gnd),
	.combout(\bus|master1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~21 .lut_mask = 16'h0002;
defparam \bus|master1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \bus|master1|state~22 (
// Equation(s):
// \bus|master1|state~22_combout  = (\bus|master1|state.WAIT~q  & (((\bus|master1|state~20_combout  & \bus|master1|state~21_combout )))) # (!\bus|master1|state.WAIT~q  & (\bus|master1|Equal3~1_combout ))

	.dataa(\bus|master1|state.WAIT~q ),
	.datab(\bus|master1|Equal3~1_combout ),
	.datac(\bus|master1|state~20_combout ),
	.datad(\bus|master1|state~21_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~22 .lut_mask = 16'hE444;
defparam \bus|master1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \bus|master1|state~23 (
// Equation(s):
// \bus|master1|state~23_combout  = (\bus|master1|state.WAIT~q  & (((!\bus|bus|decoder|state.CONNECT~q ) # (!\bus|bus|decoder|slave_addr_valid~0_combout )) # (!\bus|bus|decoder|Mux0~1_combout )))

	.dataa(\bus|master1|state.WAIT~q ),
	.datab(\bus|bus|decoder|Mux0~1_combout ),
	.datac(\bus|bus|decoder|slave_addr_valid~0_combout ),
	.datad(\bus|bus|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus|master1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~23 .lut_mask = 16'h2AAA;
defparam \bus|master1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \bus|master1|state~25 (
// Equation(s):
// \bus|master1|state~25_combout  = (\bus|master1|state~22_combout  & ((\bus|master1|state~23_combout ) # ((\bus|master1|state~24_combout ) # (\bus|master1|state.WDATA~q ))))

	.dataa(\bus|master1|state~22_combout ),
	.datab(\bus|master1|state~23_combout ),
	.datac(\bus|master1|state~24_combout ),
	.datad(\bus|master1|state.WDATA~q ),
	.cin(gnd),
	.combout(\bus|master1|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~25 .lut_mask = 16'hAAA8;
defparam \bus|master1|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \bus|master1|state~32 (
// Equation(s):
// \bus|master1|state~32_combout  = (\rstn~input_o  & ((\bus|master1|state~31_combout  & (!\bus|master1|state~25_combout )) # (!\bus|master1|state~31_combout  & ((\bus|master1|state.IDLE~q )))))

	.dataa(\rstn~input_o ),
	.datab(\bus|master1|state~25_combout ),
	.datac(\bus|master1|state.IDLE~q ),
	.datad(\bus|master1|state~31_combout ),
	.cin(gnd),
	.combout(\bus|master1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \bus|master1|state~32 .lut_mask = 16'h22A0;
defparam \bus|master1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \bus|master1|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|master1|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|master1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|master1|state.IDLE .is_wysiwyg = "true";
defparam \bus|master1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.SEND~q  & ((counter[0]) # ((\state.DONE~q  & \bus|master1|state.IDLE~q )))) # (!\state.SEND~q  & (((\state.DONE~q  & \bus|master1|state.IDLE~q ))))

	.dataa(\state.SEND~q ),
	.datab(counter[0]),
	.datac(\state.DONE~q ),
	.datad(\bus|master1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF888;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.DONE .is_wysiwyg = "true";
defparam \state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \state~9 (
// Equation(s):
// \state~9_combout  = (!\state~8_combout  & ((\bus|master1|state.IDLE~q ) # (!\state.DONE~q )))

	.dataa(\state~8_combout ),
	.datab(\state.DONE~q ),
	.datac(gnd),
	.datad(\bus|master1|state.IDLE~q ),
	.cin(gnd),
	.combout(\state~9_combout ),
	.cout());
// synopsys translate_off
defparam \state~9 .lut_mask = 16'h5511;
defparam \state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[0]~13 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[0]~13_combout  = \bus|bb_master|uart_module|transmitter|c_clocks [0] $ (VCC)
// \bus|bb_master|uart_module|transmitter|c_clocks[0]~14  = CARRY(\bus|bb_master|uart_module|transmitter|c_clocks [0])

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[0]~13_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[0]~14 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[0]~13 .lut_mask = 16'h55AA;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \bus|bb_master|expect_rdata~0 (
// Equation(s):
// \bus|bb_master|expect_rdata~0_combout  = (\rstn~input_o  & ((\bus|bb_master|fifo_queue|rp [2] & ((!\bus|bb_master|fifo_queue|queue~185_combout ))) # (!\bus|bb_master|fifo_queue|rp [2] & (!\bus|bb_master|fifo_queue|queue~187_combout ))))

	.dataa(\bus|bb_master|fifo_queue|queue~187_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|fifo_queue|queue~185_combout ),
	.datad(\bus|bb_master|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\bus|bb_master|expect_rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|expect_rdata~0 .lut_mask = 16'h0C44;
defparam \bus|bb_master|expect_rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N9
dffeas \bus|bb_master|expect_rdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|expect_rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|dwdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|expect_rdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|expect_rdata .is_wysiwyg = "true";
defparam \bus|bb_master|expect_rdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \bus|bb_master|prev_m_ready~0 (
// Equation(s):
// \bus|bb_master|prev_m_ready~0_combout  = (\rstn~input_o  & !\bus|bb_master|master|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|master|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|prev_m_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|prev_m_ready~0 .lut_mask = 16'h00F0;
defparam \bus|bb_master|prev_m_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N25
dffeas \bus|bb_master|prev_m_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|prev_m_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|prev_m_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|prev_m_ready .is_wysiwyg = "true";
defparam \bus|bb_master|prev_m_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \bus|bb_master|u_en~0 (
// Equation(s):
// \bus|bb_master|u_en~0_combout  = (\bus|bb_master|expect_rdata~q  & (!\bus|bb_master|prev_m_ready~q  & (\rstn~input_o  & !\bus|bb_master|master|state.IDLE~q )))

	.dataa(\bus|bb_master|expect_rdata~q ),
	.datab(\bus|bb_master|prev_m_ready~q ),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|master|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|u_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_en~0 .lut_mask = 16'h0020;
defparam \bus|bb_master|u_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N29
dffeas \bus|bb_master|u_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_en .is_wysiwyg = "true";
defparam \bus|bb_master|u_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[1]~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout  = (!\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q  & \bus|bb_master|u_en~q )

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_en~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~0 .lut_mask = 16'h5500;
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[1]~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  = (!\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout  & (((\bus|bb_master|uart_module|transmitter|state~13_combout ) # (\bus|bb_master|uart_module|transmitter|Equal0~3_combout )) # 
// (!\bus|bb_master|uart_module|transmitter|state.TX_DATA~q )))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~1 .lut_mask = 16'h0F0D;
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[0]~5 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[0]~5_combout  = (\bus|bb_master|uart_module|transmitter|c_bits [0] & ((\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ))) # (!\bus|bb_master|uart_module|transmitter|c_bits [0] & 
// (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & !\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[0]~5 .lut_mask = 16'hF00A;
defparam \bus|bb_master|uart_module|transmitter|c_bits[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N29
dffeas \bus|bb_master|uart_module|transmitter|c_bits[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_bits[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[1]~4 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[1]~4_combout  = (\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & (((\bus|bb_master|uart_module|transmitter|c_bits [1])))) # (!\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & 
// (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & (\bus|bb_master|uart_module|transmitter|c_bits [0] $ (\bus|bb_master|uart_module|transmitter|c_bits [1]))))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~4 .lut_mask = 16'hF028;
defparam \bus|bb_master|uart_module|transmitter|c_bits[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \bus|bb_master|uart_module|transmitter|c_bits[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_bits[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Add1~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Add1~1_combout  = \bus|bb_master|uart_module|transmitter|c_bits [2] $ (((\bus|bb_master|uart_module|transmitter|c_bits [1] & \bus|bb_master|uart_module|transmitter|c_bits [0])))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Add1~1 .lut_mask = 16'h3CCC;
defparam \bus|bb_master|uart_module|transmitter|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[2]~3 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[2]~3_combout  = (\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & (((\bus|bb_master|uart_module|transmitter|c_bits [2])))) # (!\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & 
// (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & (\bus|bb_master|uart_module|transmitter|Add1~1_combout )))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|Add1~1_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[2]~3 .lut_mask = 16'hF088;
defparam \bus|bb_master|uart_module|transmitter|c_bits[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \bus|bb_master|uart_module|transmitter|c_bits[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_bits[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Add1~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Add1~0_combout  = \bus|bb_master|uart_module|transmitter|c_bits [3] $ (((\bus|bb_master|uart_module|transmitter|c_bits [1] & (\bus|bb_master|uart_module|transmitter|c_bits [2] & 
// \bus|bb_master|uart_module|transmitter|c_bits [0]))))

	.dataa(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.datab(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [3]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Add1~0 .lut_mask = 16'h78F0;
defparam \bus|bb_master|uart_module|transmitter|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_bits[3]~2 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_bits[3]~2_combout  = (\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & (((\bus|bb_master|uart_module|transmitter|c_bits [3])))) # (!\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout  & 
// (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & (\bus|bb_master|uart_module|transmitter|Add1~0_combout )))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|Add1~0_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [3]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits[1]~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_bits[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[3]~2 .lut_mask = 16'hF088;
defparam \bus|bb_master|uart_module|transmitter|c_bits[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \bus|bb_master|uart_module|transmitter|c_bits[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_bits[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_bits[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|state~13 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|state~13_combout  = (\bus|bb_master|uart_module|transmitter|c_bits [1] & (\bus|bb_master|uart_module|transmitter|c_bits [2] & (\bus|bb_master|uart_module|transmitter|c_bits [3] & 
// \bus|bb_master|uart_module|transmitter|c_bits [0])))

	.dataa(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.datab(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [3]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|state~13 .lut_mask = 16'h8000;
defparam \bus|bb_master|uart_module|transmitter|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector2~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector2~1_combout  = (\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & (((\bus|bb_master|uart_module|transmitter|state.TX_END~q )))) # (!\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & 
// (\bus|bb_master|uart_module|transmitter|state~13_combout  & ((\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.datad(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector2~1 .lut_mask = 16'hE2C0;
defparam \bus|bb_master|uart_module|transmitter|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \bus|bb_master|uart_module|transmitter|state.TX_END (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|state.TX_END .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|state.TX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector0~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector0~1_combout  = (\bus|bb_master|uart_module|transmitter|state.TX_END~q  & (\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & ((\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ) # 
// (\bus|bb_master|u_en~q )))) # (!\bus|bb_master|uart_module|transmitter|state.TX_END~q  & (((\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ) # (\bus|bb_master|u_en~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.datab(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(\bus|bb_master|u_en~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector0~1 .lut_mask = 16'hDDD0;
defparam \bus|bb_master|uart_module|transmitter|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N3
dffeas \bus|bb_master|uart_module|transmitter|state.TX_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|state.TX_IDLE .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|state.TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[8]~21 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout  = (!\bus|bb_master|uart_module|transmitter|Equal0~3_combout ) # (!\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~21 .lut_mask = 16'h55FF;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[8]~22 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout  = (\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ) # (\bus|bb_master|u_en~q )

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_en~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~22 .lut_mask = 16'hFFAA;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[1]~15 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[1]~15_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [1] & (!\bus|bb_master|uart_module|transmitter|c_clocks[0]~14 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [1] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[0]~14 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[1]~16  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[0]~14 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [1]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[0]~14 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[1]~15_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[1]~16 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[1]~15 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N9
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[2]~17 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[2]~17_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [2] & (\bus|bb_master|uart_module|transmitter|c_clocks[1]~16  $ (GND))) # (!\bus|bb_master|uart_module|transmitter|c_clocks [2] & 
// (!\bus|bb_master|uart_module|transmitter|c_clocks[1]~16  & VCC))
// \bus|bb_master|uart_module|transmitter|c_clocks[2]~18  = CARRY((\bus|bb_master|uart_module|transmitter|c_clocks [2] & !\bus|bb_master|uart_module|transmitter|c_clocks[1]~16 ))

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[1]~16 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[2]~17_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[2]~18 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[2]~17 .lut_mask = 16'hA50A;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[3]~19 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[3]~19_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [3] & (!\bus|bb_master|uart_module|transmitter|c_clocks[2]~18 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [3] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[2]~18 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[3]~20  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[2]~18 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [3]))

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[2]~18 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[3]~19_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[3]~20 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[3]~19 .lut_mask = 16'h5A5F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N13
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[4]~23 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[4]~23_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [4] & (\bus|bb_master|uart_module|transmitter|c_clocks[3]~20  $ (GND))) # (!\bus|bb_master|uart_module|transmitter|c_clocks [4] & 
// (!\bus|bb_master|uart_module|transmitter|c_clocks[3]~20  & VCC))
// \bus|bb_master|uart_module|transmitter|c_clocks[4]~24  = CARRY((\bus|bb_master|uart_module|transmitter|c_clocks [4] & !\bus|bb_master|uart_module|transmitter|c_clocks[3]~20 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[3]~20 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[4]~23_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[4]~24 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[4]~23 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[4] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[5]~25 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[5]~25_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [5] & (!\bus|bb_master|uart_module|transmitter|c_clocks[4]~24 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [5] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[4]~24 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[5]~26  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[4]~24 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [5]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[4]~24 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[5]~25_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[5]~26 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[5]~25 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[5] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[6]~27 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[6]~27_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [6] & (\bus|bb_master|uart_module|transmitter|c_clocks[5]~26  $ (GND))) # (!\bus|bb_master|uart_module|transmitter|c_clocks [6] & 
// (!\bus|bb_master|uart_module|transmitter|c_clocks[5]~26  & VCC))
// \bus|bb_master|uart_module|transmitter|c_clocks[6]~28  = CARRY((\bus|bb_master|uart_module|transmitter|c_clocks [6] & !\bus|bb_master|uart_module|transmitter|c_clocks[5]~26 ))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[5]~26 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[6]~27_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[6]~28 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[6]~27 .lut_mask = 16'hC30C;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N19
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[6] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[7]~29 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[7]~29_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [7] & (!\bus|bb_master|uart_module|transmitter|c_clocks[6]~28 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [7] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[6]~28 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[7]~30  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[6]~28 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [7]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[6]~28 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[7]~29_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[7]~30 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[7]~29 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N21
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[7] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[8]~31 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[8]~31_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [8] & (\bus|bb_master|uart_module|transmitter|c_clocks[7]~30  $ (GND))) # (!\bus|bb_master|uart_module|transmitter|c_clocks [8] & 
// (!\bus|bb_master|uart_module|transmitter|c_clocks[7]~30  & VCC))
// \bus|bb_master|uart_module|transmitter|c_clocks[8]~32  = CARRY((\bus|bb_master|uart_module|transmitter|c_clocks [8] & !\bus|bb_master|uart_module|transmitter|c_clocks[7]~30 ))

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[7]~30 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[8]~31_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[8]~32 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~31 .lut_mask = 16'hA50A;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[9]~33 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[9]~33_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [9] & (!\bus|bb_master|uart_module|transmitter|c_clocks[8]~32 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [9] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[8]~32 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[9]~34  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[8]~32 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [9]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[8]~32 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[9]~33_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[9]~34 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[9]~33 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[9] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[10]~35 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[10]~35_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [10] & (\bus|bb_master|uart_module|transmitter|c_clocks[9]~34  $ (GND))) # (!\bus|bb_master|uart_module|transmitter|c_clocks [10] & 
// (!\bus|bb_master|uart_module|transmitter|c_clocks[9]~34  & VCC))
// \bus|bb_master|uart_module|transmitter|c_clocks[10]~36  = CARRY((\bus|bb_master|uart_module|transmitter|c_clocks [10] & !\bus|bb_master|uart_module|transmitter|c_clocks[9]~34 ))

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[9]~34 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[10]~35_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[10]~36 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[10]~35 .lut_mask = 16'hA50A;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[10] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[11]~37 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[11]~37_combout  = (\bus|bb_master|uart_module|transmitter|c_clocks [11] & (!\bus|bb_master|uart_module|transmitter|c_clocks[10]~36 )) # (!\bus|bb_master|uart_module|transmitter|c_clocks [11] & 
// ((\bus|bb_master|uart_module|transmitter|c_clocks[10]~36 ) # (GND)))
// \bus|bb_master|uart_module|transmitter|c_clocks[11]~38  = CARRY((!\bus|bb_master|uart_module|transmitter|c_clocks[10]~36 ) # (!\bus|bb_master|uart_module|transmitter|c_clocks [11]))

	.dataa(gnd),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[10]~36 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[11]~37_combout ),
	.cout(\bus|bb_master|uart_module|transmitter|c_clocks[11]~38 ));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[11]~37 .lut_mask = 16'h3C3F;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N29
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[11] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Equal0~2 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Equal0~2_combout  = ((\bus|bb_master|uart_module|transmitter|c_clocks [11]) # ((\bus|bb_master|uart_module|transmitter|c_clocks [8]) # (\bus|bb_master|uart_module|transmitter|c_clocks [9]))) # 
// (!\bus|bb_master|uart_module|transmitter|c_clocks [10])

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [10]),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [11]),
	.datac(\bus|bb_master|uart_module|transmitter|c_clocks [8]),
	.datad(\bus|bb_master|uart_module|transmitter|c_clocks [9]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Equal0~2 .lut_mask = 16'hFFFD;
defparam \bus|bb_master|uart_module|transmitter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Equal0~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Equal0~0_combout  = (((\bus|bb_master|uart_module|transmitter|c_clocks [3]) # (!\bus|bb_master|uart_module|transmitter|c_clocks [1])) # (!\bus|bb_master|uart_module|transmitter|c_clocks [2])) # 
// (!\bus|bb_master|uart_module|transmitter|c_clocks [0])

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [0]),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [2]),
	.datac(\bus|bb_master|uart_module|transmitter|c_clocks [1]),
	.datad(\bus|bb_master|uart_module|transmitter|c_clocks [3]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Equal0~0 .lut_mask = 16'hFF7F;
defparam \bus|bb_master|uart_module|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|c_clocks[12]~39 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|c_clocks[12]~39_combout  = \bus|bb_master|uart_module|transmitter|c_clocks [12] $ (!\bus|bb_master|uart_module|transmitter|c_clocks[11]~38 )

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus|bb_master|uart_module|transmitter|c_clocks[11]~38 ),
	.combout(\bus|bb_master|uart_module|transmitter|c_clocks[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[12]~39 .lut_mask = 16'hA5A5;
defparam \bus|bb_master|uart_module|transmitter|c_clocks[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \bus|bb_master|uart_module|transmitter|c_clocks[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|c_clocks[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\bus|bb_master|uart_module|transmitter|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|c_clocks[12] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Equal0~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Equal0~1_combout  = ((\bus|bb_master|uart_module|transmitter|c_clocks [7]) # ((\bus|bb_master|uart_module|transmitter|c_clocks [5]) # (!\bus|bb_master|uart_module|transmitter|c_clocks [4]))) # 
// (!\bus|bb_master|uart_module|transmitter|c_clocks [6])

	.dataa(\bus|bb_master|uart_module|transmitter|c_clocks [6]),
	.datab(\bus|bb_master|uart_module|transmitter|c_clocks [7]),
	.datac(\bus|bb_master|uart_module|transmitter|c_clocks [4]),
	.datad(\bus|bb_master|uart_module|transmitter|c_clocks [5]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Equal0~1 .lut_mask = 16'hFFDF;
defparam \bus|bb_master|uart_module|transmitter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Equal0~3 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Equal0~3_combout  = (\bus|bb_master|uart_module|transmitter|Equal0~2_combout ) # ((\bus|bb_master|uart_module|transmitter|Equal0~0_combout ) # ((\bus|bb_master|uart_module|transmitter|Equal0~1_combout ) # 
// (!\bus|bb_master|uart_module|transmitter|c_clocks [12])))

	.dataa(\bus|bb_master|uart_module|transmitter|Equal0~2_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|Equal0~0_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|c_clocks [12]),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Equal0~3 .lut_mask = 16'hFFEF;
defparam \bus|bb_master|uart_module|transmitter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector2~2 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector2~2_combout  = (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & (\bus|bb_master|uart_module|transmitter|state~13_combout  & !\bus|bb_master|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(gnd),
	.datac(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector2~2 .lut_mask = 16'h00A0;
defparam \bus|bb_master|uart_module|transmitter|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector1~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector1~0_combout  = (!\bus|bb_master|uart_module|transmitter|Selector2~2_combout  & ((\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ) # ((\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & 
// \bus|bb_master|uart_module|transmitter|state.TX_START~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|state.TX_START~q ),
	.datad(\bus|bb_master|uart_module|transmitter|Selector2~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector1~0 .lut_mask = 16'h00EC;
defparam \bus|bb_master|uart_module|transmitter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \bus|bb_master|uart_module|transmitter|state.TX_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|state.TX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|state.TX_START .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|state.TX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector3~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector3~0_combout  = (\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q )) # (!\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & 
// ((\bus|bb_master|uart_module|transmitter|state.TX_START~q ) # ((\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & !\bus|bb_master|uart_module|transmitter|state~13_combout ))))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|state.TX_START~q ),
	.datad(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector3~0 .lut_mask = 16'hB8BA;
defparam \bus|bb_master|uart_module|transmitter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector3~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector3~1_combout  = (\bus|bb_master|uart_module|transmitter|Selector3~0_combout  & ((\bus|bb_master|uart_module|transmitter|Equal0~3_combout ) # (!\bus|bb_master|uart_module|transmitter|state.TX_END~q )))

	.dataa(\bus|bb_master|uart_module|transmitter|Selector3~0_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.datac(gnd),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector3~1 .lut_mask = 16'hAA22;
defparam \bus|bb_master|uart_module|transmitter|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \bus|bb_master|uart_module|transmitter|state.TX_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|state.TX_DATA .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|state.TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~2 (
// Equation(s):
// \bus|bb_master|master|Decoder0~2_combout  = (\bus|bb_master|master|state~24_combout  & (!\bus|bb_master|master|counter [3] & \bus|bb_master|master|Equal0~0_combout ))

	.dataa(\bus|bb_master|master|state~24_combout ),
	.datab(\bus|bb_master|master|counter [3]),
	.datac(gnd),
	.datad(\bus|bb_master|master|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~2 .lut_mask = 16'h2200;
defparam \bus|bb_master|master|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~4 (
// Equation(s):
// \bus|bb_master|master|Decoder0~4_combout  = (\bus|bb_master|master|Decoder0~2_combout  & (!\bus|bb_master|master|counter [1] & \bus|bb_master|master|counter [0]))

	.dataa(\bus|bb_master|master|Decoder0~2_combout ),
	.datab(\bus|bb_master|master|counter [1]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~4 .lut_mask = 16'h2020;
defparam \bus|bb_master|master|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \bus|bb_master|master|rdata~5 (
// Equation(s):
// \bus|bb_master|master|rdata~5_combout  = (\bus|bb_master|master|Decoder0~4_combout  & ((\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|rdata [1]))) # (!\bus|bb_master|master|counter [2] & (\bus|bus|rdata_mux|Mux0~1_combout )))) # 
// (!\bus|bb_master|master|Decoder0~4_combout  & (((\bus|bb_master|master|rdata [1]))))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(\bus|bb_master|master|Decoder0~4_combout ),
	.datac(\bus|bb_master|master|rdata [1]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~5 .lut_mask = 16'hF0B8;
defparam \bus|bb_master|master|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \bus|bb_master|master|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[1] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \bus|bb_master|u_din~6 (
// Equation(s):
// \bus|bb_master|u_din~6_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [1])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [1]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~6 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \bus|bb_master|u_din[1]~1 (
// Equation(s):
// \bus|bb_master|u_din[1]~1_combout  = ((\bus|bb_master|expect_rdata~q  & (!\bus|bb_master|prev_m_ready~q  & !\bus|bb_master|master|state.IDLE~q ))) # (!\rstn~input_o )

	.dataa(\bus|bb_master|expect_rdata~q ),
	.datab(\bus|bb_master|prev_m_ready~q ),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_master|master|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|u_din[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din[1]~1 .lut_mask = 16'h0F2F;
defparam \bus|bb_master|u_din[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \bus|bb_master|u_din[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[1] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|data[1]~feeder (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|data[1]~feeder_combout  = \bus|bb_master|u_din [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_din [1]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|uart_module|transmitter|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \bus|bb_master|uart_module|transmitter|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[1] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~5 (
// Equation(s):
// \bus|bb_master|master|Decoder0~5_combout  = (\bus|bb_master|master|Decoder0~2_combout  & (!\bus|bb_master|master|counter [1] & !\bus|bb_master|master|counter [0]))

	.dataa(\bus|bb_master|master|Decoder0~2_combout ),
	.datab(\bus|bb_master|master|counter [1]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~5 .lut_mask = 16'h0202;
defparam \bus|bb_master|master|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \bus|bb_master|master|rdata~6 (
// Equation(s):
// \bus|bb_master|master|rdata~6_combout  = (\bus|bb_master|master|Decoder0~5_combout  & ((\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|rdata [0]))) # (!\bus|bb_master|master|counter [2] & (\bus|bus|rdata_mux|Mux0~1_combout )))) # 
// (!\bus|bb_master|master|Decoder0~5_combout  & (((\bus|bb_master|master|rdata [0]))))

	.dataa(\bus|bb_master|master|Decoder0~5_combout ),
	.datab(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datac(\bus|bb_master|master|rdata [0]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~6 .lut_mask = 16'hF0D8;
defparam \bus|bb_master|master|rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \bus|bb_master|master|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[0] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \bus|bb_master|u_din~7 (
// Equation(s):
// \bus|bb_master|u_din~7_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [0])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|master|rdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~7 .lut_mask = 16'hC0C0;
defparam \bus|bb_master|u_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \bus|bb_master|u_din[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[0] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \bus|bb_master|uart_module|transmitter|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|u_din [0]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[0] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Mux0~2 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Mux0~2_combout  = (\bus|bb_master|uart_module|transmitter|c_bits [0] & ((\bus|bb_master|uart_module|transmitter|data [1]) # ((\bus|bb_master|uart_module|transmitter|c_bits [1])))) # 
// (!\bus|bb_master|uart_module|transmitter|c_bits [0] & (((\bus|bb_master|uart_module|transmitter|data [0] & !\bus|bb_master|uart_module|transmitter|c_bits [1]))))

	.dataa(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.datab(\bus|bb_master|uart_module|transmitter|data [1]),
	.datac(\bus|bb_master|uart_module|transmitter|data [0]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Mux0~2 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|uart_module|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~7 (
// Equation(s):
// \bus|bb_master|master|Decoder0~7_combout  = (\bus|bb_master|master|counter [1] & (!\bus|bb_master|master|counter [2] & (\bus|bb_master|master|Decoder0~2_combout  & !\bus|bb_master|master|counter [0])))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|Decoder0~2_combout ),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~7 .lut_mask = 16'h0020;
defparam \bus|bb_master|master|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \bus|bb_master|master|rdata~4 (
// Equation(s):
// \bus|bb_master|master|rdata~4_combout  = (\bus|bb_master|master|Decoder0~7_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|bb_master|master|Decoder0~7_combout  & ((\bus|bb_master|master|rdata [2])))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|master|rdata [2]),
	.datad(\bus|bb_master|master|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~4 .lut_mask = 16'hAAF0;
defparam \bus|bb_master|master|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \bus|bb_master|master|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[2] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \bus|bb_master|u_din~5 (
// Equation(s):
// \bus|bb_master|u_din~5_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [2])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [2]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~5 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \bus|bb_master|u_din[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[2] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|data[2]~feeder (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|data[2]~feeder_combout  = \bus|bb_master|u_din [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_din [2]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|uart_module|transmitter|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \bus|bb_master|uart_module|transmitter|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[2] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~6 (
// Equation(s):
// \bus|bb_master|master|Decoder0~6_combout  = (\bus|bb_master|master|state~24_combout  & (!\bus|bb_master|master|counter [3] & (\bus|bb_master|master|counter [0] & \bus|bb_master|master|Equal0~0_combout )))

	.dataa(\bus|bb_master|master|state~24_combout ),
	.datab(\bus|bb_master|master|counter [3]),
	.datac(\bus|bb_master|master|counter [0]),
	.datad(\bus|bb_master|master|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~6 .lut_mask = 16'h2000;
defparam \bus|bb_master|master|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \bus|bb_master|master|rdata~7 (
// Equation(s):
// \bus|bb_master|master|rdata~7_combout  = (\bus|bb_master|master|Decoder0~6_combout  & ((\bus|bb_master|master|Equal0~1_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|bb_master|master|Equal0~1_combout  & ((\bus|bb_master|master|rdata [3]))))) # 
// (!\bus|bb_master|master|Decoder0~6_combout  & (((\bus|bb_master|master|rdata [3]))))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(\bus|bb_master|master|Decoder0~6_combout ),
	.datac(\bus|bb_master|master|rdata [3]),
	.datad(\bus|bb_master|master|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~7 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|master|rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \bus|bb_master|master|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[3] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \bus|bb_master|u_din~8 (
// Equation(s):
// \bus|bb_master|u_din~8_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [3])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [3]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~8 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \bus|bb_master|u_din[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[3] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \bus|bb_master|uart_module|transmitter|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|u_din [3]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[3] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Mux0~3 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Mux0~3_combout  = (\bus|bb_master|uart_module|transmitter|Mux0~2_combout  & (((\bus|bb_master|uart_module|transmitter|data [3]) # (!\bus|bb_master|uart_module|transmitter|c_bits [1])))) # 
// (!\bus|bb_master|uart_module|transmitter|Mux0~2_combout  & (\bus|bb_master|uart_module|transmitter|data [2] & ((\bus|bb_master|uart_module|transmitter|c_bits [1]))))

	.dataa(\bus|bb_master|uart_module|transmitter|Mux0~2_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|data [2]),
	.datac(\bus|bb_master|uart_module|transmitter|data [3]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Mux0~3 .lut_mask = 16'hE4AA;
defparam \bus|bb_master|uart_module|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \bus|bb_master|master|Decoder0~3 (
// Equation(s):
// \bus|bb_master|master|Decoder0~3_combout  = (\bus|bb_master|master|counter [1] & (\bus|bb_master|master|counter [2] & (\bus|bb_master|master|Decoder0~2_combout  & !\bus|bb_master|master|counter [0])))

	.dataa(\bus|bb_master|master|counter [1]),
	.datab(\bus|bb_master|master|counter [2]),
	.datac(\bus|bb_master|master|Decoder0~2_combout ),
	.datad(\bus|bb_master|master|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_master|master|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|Decoder0~3 .lut_mask = 16'h0080;
defparam \bus|bb_master|master|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \bus|bb_master|master|rdata~0 (
// Equation(s):
// \bus|bb_master|master|rdata~0_combout  = (\bus|bb_master|master|Decoder0~3_combout  & ((\bus|bus|rdata_mux|Mux0~1_combout ))) # (!\bus|bb_master|master|Decoder0~3_combout  & (\bus|bb_master|master|rdata [6]))

	.dataa(\bus|bb_master|master|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\bus|bb_master|master|rdata [6]),
	.datad(\bus|bus|rdata_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~0 .lut_mask = 16'hFA50;
defparam \bus|bb_master|master|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \bus|bb_master|master|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[6] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \bus|bb_master|u_din~0 (
// Equation(s):
// \bus|bb_master|u_din~0_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [6])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [6]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~0 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \bus|bb_master|u_din[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[6] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|data[6]~feeder (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|data[6]~feeder_combout  = \bus|bb_master|u_din [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_din [6]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[6]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|uart_module|transmitter|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \bus|bb_master|uart_module|transmitter|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[6] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \bus|bb_master|master|rdata~1 (
// Equation(s):
// \bus|bb_master|master|rdata~1_combout  = (\bus|bb_master|master|Decoder0~4_combout  & ((\bus|bb_master|master|counter [2] & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|rdata [5]))))) # 
// (!\bus|bb_master|master|Decoder0~4_combout  & (((\bus|bb_master|master|rdata [5]))))

	.dataa(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datab(\bus|bb_master|master|Decoder0~4_combout ),
	.datac(\bus|bb_master|master|rdata [5]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~1 .lut_mask = 16'hB8F0;
defparam \bus|bb_master|master|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \bus|bb_master|master|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[5] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \bus|bb_master|u_din~2 (
// Equation(s):
// \bus|bb_master|u_din~2_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [5])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [5]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~2 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \bus|bb_master|u_din[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[5] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|data[5]~feeder (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|data[5]~feeder_combout  = \bus|bb_master|u_din [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_master|u_din [5]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[5]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_master|uart_module|transmitter|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \bus|bb_master|uart_module|transmitter|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[5] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \bus|bb_master|master|rdata~2 (
// Equation(s):
// \bus|bb_master|master|rdata~2_combout  = (\bus|bb_master|master|Decoder0~5_combout  & ((\bus|bb_master|master|counter [2] & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|bb_master|master|counter [2] & ((\bus|bb_master|master|rdata [4]))))) # 
// (!\bus|bb_master|master|Decoder0~5_combout  & (((\bus|bb_master|master|rdata [4]))))

	.dataa(\bus|bb_master|master|Decoder0~5_combout ),
	.datab(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datac(\bus|bb_master|master|rdata [4]),
	.datad(\bus|bb_master|master|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~2 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|master|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \bus|bb_master|master|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[4] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \bus|bb_master|u_din~3 (
// Equation(s):
// \bus|bb_master|u_din~3_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\bus|bb_master|master|rdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~3 .lut_mask = 16'hC0C0;
defparam \bus|bb_master|u_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \bus|bb_master|u_din[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[4] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \bus|bb_master|uart_module|transmitter|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|u_din [4]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[4] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Mux0~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Mux0~0_combout  = (\bus|bb_master|uart_module|transmitter|c_bits [0] & ((\bus|bb_master|uart_module|transmitter|data [5]) # ((\bus|bb_master|uart_module|transmitter|c_bits [1])))) # 
// (!\bus|bb_master|uart_module|transmitter|c_bits [0] & (((\bus|bb_master|uart_module|transmitter|data [4] & !\bus|bb_master|uart_module|transmitter|c_bits [1]))))

	.dataa(\bus|bb_master|uart_module|transmitter|c_bits [0]),
	.datab(\bus|bb_master|uart_module|transmitter|data [5]),
	.datac(\bus|bb_master|uart_module|transmitter|data [4]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Mux0~0 .lut_mask = 16'hAAD8;
defparam \bus|bb_master|uart_module|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \bus|bb_master|master|rdata~3 (
// Equation(s):
// \bus|bb_master|master|rdata~3_combout  = (\bus|bb_master|master|Decoder0~2_combout  & ((\bus|bb_master|master|Equal3~0_combout  & (\bus|bus|rdata_mux|Mux0~1_combout )) # (!\bus|bb_master|master|Equal3~0_combout  & ((\bus|bb_master|master|rdata [7]))))) # 
// (!\bus|bb_master|master|Decoder0~2_combout  & (((\bus|bb_master|master|rdata [7]))))

	.dataa(\bus|bb_master|master|Decoder0~2_combout ),
	.datab(\bus|bus|rdata_mux|Mux0~1_combout ),
	.datac(\bus|bb_master|master|rdata [7]),
	.datad(\bus|bb_master|master|Equal3~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|master|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|master|rdata~3 .lut_mask = 16'hD8F0;
defparam \bus|bb_master|master|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \bus|bb_master|master|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|master|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|master|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|master|rdata[7] .is_wysiwyg = "true";
defparam \bus|bb_master|master|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \bus|bb_master|u_din~4 (
// Equation(s):
// \bus|bb_master|u_din~4_combout  = (\rstn~input_o  & \bus|bb_master|master|rdata [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_master|master|rdata [7]),
	.cin(gnd),
	.combout(\bus|bb_master|u_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|u_din~4 .lut_mask = 16'hCC00;
defparam \bus|bb_master|u_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \bus|bb_master|u_din[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|u_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_master|u_din[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|u_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|u_din[7] .is_wysiwyg = "true";
defparam \bus|bb_master|u_din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \bus|bb_master|uart_module|transmitter|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_master|u_din [7]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_master|uart_module|transmitter|c_bits[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|data[7] .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Mux0~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Mux0~1_combout  = (\bus|bb_master|uart_module|transmitter|Mux0~0_combout  & (((\bus|bb_master|uart_module|transmitter|data [7]) # (!\bus|bb_master|uart_module|transmitter|c_bits [1])))) # 
// (!\bus|bb_master|uart_module|transmitter|Mux0~0_combout  & (\bus|bb_master|uart_module|transmitter|data [6] & ((\bus|bb_master|uart_module|transmitter|c_bits [1]))))

	.dataa(\bus|bb_master|uart_module|transmitter|data [6]),
	.datab(\bus|bb_master|uart_module|transmitter|Mux0~0_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|data [7]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Mux0~1 .lut_mask = 16'hE2CC;
defparam \bus|bb_master|uart_module|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector21~2 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector21~2_combout  = (!\bus|bb_master|uart_module|transmitter|c_bits [3] & ((\bus|bb_master|uart_module|transmitter|c_bits [2] & ((\bus|bb_master|uart_module|transmitter|Mux0~1_combout ))) # 
// (!\bus|bb_master|uart_module|transmitter|c_bits [2] & (\bus|bb_master|uart_module|transmitter|Mux0~3_combout ))))

	.dataa(\bus|bb_master|uart_module|transmitter|Mux0~3_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|Mux0~1_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|c_bits [3]),
	.datad(\bus|bb_master|uart_module|transmitter|c_bits [2]),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector21~2 .lut_mask = 16'h0C0A;
defparam \bus|bb_master|uart_module|transmitter|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector21~3 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector21~3_combout  = (\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & ((\bus|bb_master|uart_module|transmitter|Selector21~2_combout ) # ((!\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q  & 
// !\bus|bb_master|u_en~q )))) # (!\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & (!\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q  & ((!\bus|bb_master|u_en~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(\bus|bb_master|uart_module|transmitter|Selector21~2_combout ),
	.datad(\bus|bb_master|u_en~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector21~3 .lut_mask = 16'hA0B3;
defparam \bus|bb_master|uart_module|transmitter|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector21~0 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector21~0_combout  = (!\bus|bb_master|uart_module|transmitter|Equal0~3_combout  & ((\bus|bb_master|uart_module|transmitter|state.TX_START~q ) # ((\bus|bb_master|uart_module|transmitter|state.TX_DATA~q  & 
// \bus|bb_master|uart_module|transmitter|state~13_combout ))))

	.dataa(\bus|bb_master|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.datac(\bus|bb_master|uart_module|transmitter|state.TX_START~q ),
	.datad(\bus|bb_master|uart_module|transmitter|state~13_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector21~0 .lut_mask = 16'h3230;
defparam \bus|bb_master|uart_module|transmitter|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector21~1 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector21~1_combout  = (!\bus|bb_master|uart_module|transmitter|tx~q  & ((\bus|bb_master|uart_module|transmitter|state.TX_END~q ) # ((\bus|bb_master|uart_module|transmitter|Selector21~0_combout ) # 
// (!\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|tx~q ),
	.datab(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.datac(\bus|bb_master|uart_module|transmitter|Selector21~0_combout ),
	.datad(\bus|bb_master|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector21~1 .lut_mask = 16'h5455;
defparam \bus|bb_master|uart_module|transmitter|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \bus|bb_master|uart_module|transmitter|Selector21~4 (
// Equation(s):
// \bus|bb_master|uart_module|transmitter|Selector21~4_combout  = (!\bus|bb_master|uart_module|transmitter|Selector21~3_combout  & (!\bus|bb_master|uart_module|transmitter|Selector21~1_combout  & ((!\bus|bb_master|uart_module|transmitter|Equal0~3_combout ) # 
// (!\bus|bb_master|uart_module|transmitter|state.TX_END~q ))))

	.dataa(\bus|bb_master|uart_module|transmitter|Selector21~3_combout ),
	.datab(\bus|bb_master|uart_module|transmitter|state.TX_END~q ),
	.datac(\bus|bb_master|uart_module|transmitter|Selector21~1_combout ),
	.datad(\bus|bb_master|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_master|uart_module|transmitter|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|Selector21~4 .lut_mask = 16'h0105;
defparam \bus|bb_master|uart_module|transmitter|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \bus|bb_master|uart_module|transmitter|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_master|uart_module|transmitter|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_master|uart_module|transmitter|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_master|uart_module|transmitter|tx .is_wysiwyg = "true";
defparam \bus|bb_master|uart_module|transmitter|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder0~0 (
// Equation(s):
// \bus|bb_slave|slave|Decoder0~0_combout  = (\bus|bus|decoder|mvalid_decoder|out3~0_combout  & (\bus|bb_slave|slave|Equal1~0_combout  & ((\bus|bb_slave|slave|state.ADDR~q ) # (!\bus|bb_slave|slave|state.IDLE~q ))))

	.dataa(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\bus|bb_slave|slave|state.IDLE~q ),
	.datac(\bus|bb_slave|slave|state.ADDR~q ),
	.datad(\bus|bb_slave|slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder0~0 .lut_mask = 16'hA200;
defparam \bus|bb_slave|slave|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder0~2 (
// Equation(s):
// \bus|bb_slave|slave|Decoder0~2_combout  = (\bus|bb_slave|slave|counter [2] & (\bus|bb_slave|slave|Decoder0~0_combout  & !\bus|bb_slave|slave|counter [3]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [2]),
	.datac(\bus|bb_slave|slave|Decoder0~0_combout ),
	.datad(\bus|bb_slave|slave|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder0~2 .lut_mask = 16'h00C0;
defparam \bus|bb_slave|slave|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \bus|bb_slave|slave|Selector23~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector23~0_combout  = (\bus|bb_slave|slave|Decoder0~2_combout  & ((\bus|bb_slave|slave|Equal2~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Equal2~0_combout  & ((\bus|bb_slave|slave|addr [7]))))) # 
// (!\bus|bb_slave|slave|Decoder0~2_combout  & (((\bus|bb_slave|slave|addr [7]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~2_combout ),
	.datac(\bus|bb_slave|slave|addr [7]),
	.datad(\bus|bb_slave|slave|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector23~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \bus|bb_slave|slave|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~12 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~12_combout  = (\bus|bb_slave|slave|addr [7] & \rstn~input_o )

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|addr [7]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~12 .lut_mask = 16'hC0C0;
defparam \bus|bb_slave|slave|smemaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr[0]~1 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr[0]~1_combout  = (\bus|bb_slave|slave|state.SREADY~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|state.SREADY~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[0]~1 .lut_mask = 16'hFF0F;
defparam \bus|bb_slave|slave|smemaddr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \bus|bb_slave|slave|smemaddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \bus|bb_slave|u_din~13 (
// Equation(s):
// \bus|bb_slave|u_din~13_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~13 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \bus|bb_slave|u_din[8]~1 (
// Equation(s):
// \bus|bb_slave|u_din[8]~1_combout  = ((\bus|bb_slave|state.IDLE~q  & !\bus|bb_slave|state.RDATA~q )) # (!\rstn~input_o )

	.dataa(\bus|bb_slave|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din[8]~1 .lut_mask = 16'h33BB;
defparam \bus|bb_slave|u_din[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \bus|bb_slave|u_din[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \bus|bb_slave|uart_module|transmitter|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \bus|bb_slave|u_din~6 (
// Equation(s):
// \bus|bb_slave|u_din~6_combout  = (\bus|bb_slave|state.RDATA~q ) # (!\bus|bb_slave|state.IDLE~q )

	.dataa(\bus|bb_slave|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~6 .lut_mask = 16'hFF55;
defparam \bus|bb_slave|u_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~3 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~3_combout  = (!\bus|bb_slave|slave|counter [3] & (\bus|bus|decoder|mvalid_decoder|out3~0_combout  & (\bus|bb_slave|slave|state.WDATA~q  & \bus|bb_slave|slave|Equal1~0_combout )))

	.dataa(\bus|bb_slave|slave|counter [3]),
	.datab(\bus|bus|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\bus|bb_slave|slave|state.WDATA~q ),
	.datad(\bus|bb_slave|slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~3 .lut_mask = 16'h4000;
defparam \bus|bb_slave|slave|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~4 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~4_combout  = (\bus|bb_slave|slave|Decoder1~3_combout  & !\bus|bb_slave|slave|counter [2])

	.dataa(\bus|bb_slave|slave|Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~4 .lut_mask = 16'h00AA;
defparam \bus|bb_slave|slave|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~6 (
// Equation(s):
// \bus|bb_slave|slave|wdata~6_combout  = (\bus|bb_slave|slave|Equal2~0_combout  & ((\bus|bb_slave|slave|Decoder1~4_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~4_combout  & ((\bus|bb_slave|slave|wdata [3]))))) # 
// (!\bus|bb_slave|slave|Equal2~0_combout  & (((\bus|bb_slave|slave|wdata [3]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Equal2~0_combout ),
	.datac(\bus|bb_slave|slave|wdata [3]),
	.datad(\bus|bb_slave|slave|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~6 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \bus|bb_slave|slave|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~6 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~6_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [3])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~6 .lut_mask = 16'hCC00;
defparam \bus|bb_slave|slave|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \bus|bb_slave|slave|smemwdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \bus|bb_slave|Selector9~0 (
// Equation(s):
// \bus|bb_slave|Selector9~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [3]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [16])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [16])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [16]),
	.datad(\bus|bb_slave|slave|smemwdata [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector9~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \bus|bb_slave|u_din[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[16] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[19]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[19]~feeder_combout  = \bus|bb_slave|u_din [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [16]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[19]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \bus|bb_slave|uart_module|transmitter|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[19] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder0~3 (
// Equation(s):
// \bus|bb_slave|slave|Decoder0~3_combout  = (!\bus|bb_slave|slave|counter [2] & (\bus|bb_slave|slave|Decoder0~0_combout  & !\bus|bb_slave|slave|counter [3]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [2]),
	.datac(\bus|bb_slave|slave|Decoder0~0_combout ),
	.datad(\bus|bb_slave|slave|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder0~3 .lut_mask = 16'h0030;
defparam \bus|bb_slave|slave|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \bus|bb_slave|slave|Selector27~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector27~0_combout  = (\bus|bb_slave|slave|Decoder0~3_combout  & ((\bus|bb_slave|slave|Equal2~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Equal2~0_combout  & ((\bus|bb_slave|slave|addr [3]))))) # 
// (!\bus|bb_slave|slave|Decoder0~3_combout  & (((\bus|bb_slave|slave|addr [3]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~3_combout ),
	.datac(\bus|bb_slave|slave|addr [3]),
	.datad(\bus|bb_slave|slave|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector27~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \bus|bb_slave|slave|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~13 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~13_combout  = (\bus|bb_slave|slave|addr [3] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|addr [3]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~13 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \bus|bb_slave|slave|smemaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \bus|bb_slave|u_din~14 (
// Equation(s):
// \bus|bb_slave|u_din~14_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~14 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \bus|bb_slave|u_din[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \bus|bb_slave|uart_module|transmitter|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[3] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~14 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~14_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & ((\bus|bb_slave|uart_module|transmitter|data [19]) # ((\bus|bb_slave|uart_module|transmitter|bit_pos [2])))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (((\bus|bb_slave|uart_module|transmitter|data [3] & !\bus|bb_slave|uart_module|transmitter|bit_pos [2]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datab(\bus|bb_slave|uart_module|transmitter|data [19]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [3]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~14 .lut_mask = 16'hAAD8;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~5 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~5_combout  = (\bus|bb_slave|slave|Decoder1~3_combout  & \bus|bb_slave|slave|counter [2])

	.dataa(\bus|bb_slave|slave|Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~5 .lut_mask = 16'hAA00;
defparam \bus|bb_slave|slave|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~7 (
// Equation(s):
// \bus|bb_slave|slave|wdata~7_combout  = (\bus|bb_slave|slave|Equal2~0_combout  & ((\bus|bb_slave|slave|Decoder1~5_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~5_combout  & ((\bus|bb_slave|slave|wdata [7]))))) # 
// (!\bus|bb_slave|slave|Equal2~0_combout  & (((\bus|bb_slave|slave|wdata [7]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Equal2~0_combout ),
	.datac(\bus|bb_slave|slave|wdata [7]),
	.datad(\bus|bb_slave|slave|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~7 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \bus|bb_slave|slave|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~7 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~7_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [7])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~7 .lut_mask = 16'hCC00;
defparam \bus|bb_slave|slave|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \bus|bb_slave|slave|smemwdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[7] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \bus|bb_slave|Selector5~0 (
// Equation(s):
// \bus|bb_slave|Selector5~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [7]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [20])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [20])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [20]),
	.datad(\bus|bb_slave|slave|smemwdata [7]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector5~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \bus|bb_slave|u_din[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[20] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \bus|bb_slave|uart_module|transmitter|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[23] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~15 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~15_combout  = (\bus|bb_slave|uart_module|transmitter|Mux0~14_combout  & (((\bus|bb_slave|uart_module|transmitter|data [23]) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [2])))) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~14_combout  & (\bus|bb_slave|uart_module|transmitter|data [7] & ((\bus|bb_slave|uart_module|transmitter|bit_pos [2]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [7]),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~14_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|data [23]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~15 .lut_mask = 16'hE2CC;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~0 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~0_combout  = (!\bus|bb_slave|slave|counter [1] & \bus|bb_slave|slave|counter [0])

	.dataa(\bus|bb_slave|slave|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~0 .lut_mask = 16'h5500;
defparam \bus|bb_slave|slave|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~2 (
// Equation(s):
// \bus|bb_slave|slave|wdata~2_combout  = (\bus|bb_slave|slave|Decoder1~0_combout  & ((\bus|bb_slave|slave|Decoder1~4_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|bb_slave|slave|Decoder1~4_combout  & (\bus|bb_slave|slave|wdata [1])))) # 
// (!\bus|bb_slave|slave|Decoder1~0_combout  & (((\bus|bb_slave|slave|wdata [1]))))

	.dataa(\bus|bb_slave|slave|Decoder1~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~4_combout ),
	.datac(\bus|bb_slave|slave|wdata [1]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~2 .lut_mask = 16'hF870;
defparam \bus|bb_slave|slave|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \bus|bb_slave|slave|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~2 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~2_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [1])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_slave|slave|wdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~2 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \bus|bb_slave|slave|smemwdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \bus|bb_slave|Selector11~0 (
// Equation(s):
// \bus|bb_slave|Selector11~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [1]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [14])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [14])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [14]),
	.datad(\bus|bb_slave|slave|smemwdata [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector11~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \bus|bb_slave|u_din[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[14] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[17]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[17]~feeder_combout  = \bus|bb_slave|u_din [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [14]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[17]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \bus|bb_slave|uart_module|transmitter|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[17] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \bus|bb_slave|slave|Selector29~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector29~0_combout  = (\bus|bb_slave|slave|Decoder0~3_combout  & ((\bus|bb_slave|slave|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~0_combout  & ((\bus|bb_slave|slave|addr [1]))))) # 
// (!\bus|bb_slave|slave|Decoder0~3_combout  & (((\bus|bb_slave|slave|addr [1]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~3_combout ),
	.datac(\bus|bb_slave|slave|addr [1]),
	.datad(\bus|bb_slave|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector29~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \bus|bb_slave|slave|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~9 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~9_combout  = (\bus|bb_slave|slave|addr [1] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|addr [1]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~9 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \bus|bb_slave|slave|smemaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \bus|bb_slave|u_din~10 (
// Equation(s):
// \bus|bb_slave|u_din~10_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~10 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \bus|bb_slave|u_din[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \bus|bb_slave|uart_module|transmitter|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[1] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~9 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~9_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (((\bus|bb_slave|uart_module|transmitter|bit_pos [4])))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [2] & 
// ((\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (\bus|bb_slave|uart_module|transmitter|data [17])) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & ((\bus|bb_slave|uart_module|transmitter|data [1])))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [17]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [1]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~9 .lut_mask = 16'hEE30;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \bus|bb_slave|slave|Selector25~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector25~0_combout  = (\bus|bb_slave|slave|Decoder0~2_combout  & ((\bus|bb_slave|slave|Decoder1~0_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~0_combout  & ((\bus|bb_slave|slave|addr [5]))))) # 
// (!\bus|bb_slave|slave|Decoder0~2_combout  & (((\bus|bb_slave|slave|addr [5]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~2_combout ),
	.datac(\bus|bb_slave|slave|addr [5]),
	.datad(\bus|bb_slave|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector25~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \bus|bb_slave|slave|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~8 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~8_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [5])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_slave|slave|addr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~8 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \bus|bb_slave|slave|smemaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \bus|bb_slave|u_din~9 (
// Equation(s):
// \bus|bb_slave|u_din~9_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~9 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \bus|bb_slave|u_din[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[5]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[5]~feeder_combout  = \bus|bb_slave|u_din [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[5]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \bus|bb_slave|uart_module|transmitter|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~3 (
// Equation(s):
// \bus|bb_slave|slave|wdata~3_combout  = (\bus|bb_slave|slave|Decoder1~0_combout  & ((\bus|bb_slave|slave|Decoder1~5_combout  & ((\bus|bus|wdata_mux|dout[0]~0_combout ))) # (!\bus|bb_slave|slave|Decoder1~5_combout  & (\bus|bb_slave|slave|wdata [5])))) # 
// (!\bus|bb_slave|slave|Decoder1~0_combout  & (((\bus|bb_slave|slave|wdata [5]))))

	.dataa(\bus|bb_slave|slave|Decoder1~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~5_combout ),
	.datac(\bus|bb_slave|slave|wdata [5]),
	.datad(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~3 .lut_mask = 16'hF870;
defparam \bus|bb_slave|slave|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N1
dffeas \bus|bb_slave|slave|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~3 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~3_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [5])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~3 .lut_mask = 16'hAA00;
defparam \bus|bb_slave|slave|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N3
dffeas \bus|bb_slave|slave|smemwdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[5] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \bus|bb_slave|Selector7~0 (
// Equation(s):
// \bus|bb_slave|Selector7~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [5]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [18])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [18])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [18]),
	.datad(\bus|bb_slave|slave|smemwdata [5]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector7~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \bus|bb_slave|u_din[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[18] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \bus|bb_slave|uart_module|transmitter|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[21] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~10 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~10_combout  = (\bus|bb_slave|uart_module|transmitter|Mux0~9_combout  & (((\bus|bb_slave|uart_module|transmitter|data [21]) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [2])))) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~9_combout  & (\bus|bb_slave|uart_module|transmitter|data [5] & ((\bus|bb_slave|uart_module|transmitter|bit_pos [2]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~9_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|data [5]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [21]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~10 .lut_mask = 16'hE4AA;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder0~4 (
// Equation(s):
// \bus|bb_slave|slave|Decoder0~4_combout  = (\bus|bb_slave|slave|counter [2] & (!\bus|bb_slave|slave|counter [0] & (!\bus|bb_slave|slave|counter [1] & !\bus|bb_slave|slave|counter [3])))

	.dataa(\bus|bb_slave|slave|counter [2]),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|slave|counter [1]),
	.datad(\bus|bb_slave|slave|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder0~4 .lut_mask = 16'h0002;
defparam \bus|bb_slave|slave|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \bus|bb_slave|slave|Selector26~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector26~0_combout  = (\bus|bb_slave|slave|Decoder0~0_combout  & ((\bus|bb_slave|slave|Decoder0~4_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~4_combout  & ((\bus|bb_slave|slave|addr [4]))))) # 
// (!\bus|bb_slave|slave|Decoder0~0_combout  & (((\bus|bb_slave|slave|addr [4]))))

	.dataa(\bus|bb_slave|slave|Decoder0~0_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|bb_slave|slave|addr [4]),
	.datad(\bus|bb_slave|slave|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector26~0 .lut_mask = 16'hD8F0;
defparam \bus|bb_slave|slave|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \bus|bb_slave|slave|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~10 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~10_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [4]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~10 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \bus|bb_slave|slave|smemaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \bus|bb_slave|u_din~11 (
// Equation(s):
// \bus|bb_slave|u_din~11_combout  = (\bus|bb_slave|slave|smemaddr [4] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|smemaddr [4]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~11 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|u_din~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \bus|bb_slave|u_din[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N3
dffeas \bus|bb_slave|uart_module|transmitter|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~2 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~2_combout  = (!\bus|bb_slave|slave|counter [0] & !\bus|bb_slave|slave|counter [1])

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [0]),
	.datac(\bus|bb_slave|slave|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~2 .lut_mask = 16'h0303;
defparam \bus|bb_slave|slave|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \bus|bb_slave|slave|Selector30~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector30~0_combout  = (\bus|bb_slave|slave|Decoder1~2_combout  & ((\bus|bb_slave|slave|Decoder0~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~3_combout  & ((\bus|bb_slave|slave|addr [0]))))) # 
// (!\bus|bb_slave|slave|Decoder1~2_combout  & (((\bus|bb_slave|slave|addr [0]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~2_combout ),
	.datac(\bus|bb_slave|slave|addr [0]),
	.datad(\bus|bb_slave|slave|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector30~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \bus|bb_slave|slave|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~11 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~11_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~11 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \bus|bb_slave|slave|smemaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \bus|bb_slave|u_din~12 (
// Equation(s):
// \bus|bb_slave|u_din~12_combout  = (\bus|bb_slave|slave|smemaddr [0] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|smemaddr [0]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~12 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|u_din~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \bus|bb_slave|u_din[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \bus|bb_slave|uart_module|transmitter|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~11 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~11_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (((\bus|bb_slave|uart_module|transmitter|bit_pos [2])))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & 
// ((\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (\bus|bb_slave|uart_module|transmitter|data [4])) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [2] & ((\bus|bb_slave|uart_module|transmitter|data [0])))))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datab(\bus|bb_slave|uart_module|transmitter|data [4]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [0]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~11 .lut_mask = 16'hEE50;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \bus|bb_slave|slave|Equal1~3 (
// Equation(s):
// \bus|bb_slave|slave|Equal1~3_combout  = (!\bus|bb_slave|slave|counter [0] & (!\bus|bb_slave|slave|counter [1] & \bus|bb_slave|slave|counter [2]))

	.dataa(\bus|bb_slave|slave|counter [0]),
	.datab(gnd),
	.datac(\bus|bb_slave|slave|counter [1]),
	.datad(\bus|bb_slave|slave|counter [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Equal1~3 .lut_mask = 16'h0500;
defparam \bus|bb_slave|slave|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~5 (
// Equation(s):
// \bus|bb_slave|slave|wdata~5_combout  = (\bus|bb_slave|slave|Equal1~3_combout  & ((\bus|bb_slave|slave|Decoder1~3_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~3_combout  & ((\bus|bb_slave|slave|wdata [4]))))) # 
// (!\bus|bb_slave|slave|Equal1~3_combout  & (((\bus|bb_slave|slave|wdata [4]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Equal1~3_combout ),
	.datac(\bus|bb_slave|slave|wdata [4]),
	.datad(\bus|bb_slave|slave|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~5 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \bus|bb_slave|slave|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~5 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~5_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [4])

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [4]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~5 .lut_mask = 16'hCC00;
defparam \bus|bb_slave|slave|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \bus|bb_slave|slave|smemwdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[4] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \bus|bb_slave|Selector8~0 (
// Equation(s):
// \bus|bb_slave|Selector8~0_combout  = (\bus|bb_slave|slave|smemwdata [4] & ((\bus|bb_slave|state.WSEND~q ) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [17])))) # (!\bus|bb_slave|slave|smemwdata [4] & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [17])))

	.dataa(\bus|bb_slave|slave|smemwdata [4]),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [17]),
	.datad(\bus|bb_slave|state.WSEND~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector8~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \bus|bb_slave|u_din[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[17] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \bus|bb_slave|uart_module|transmitter|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[20] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~4 (
// Equation(s):
// \bus|bb_slave|slave|wdata~4_combout  = (\bus|bb_slave|slave|Decoder1~4_combout  & ((\bus|bb_slave|slave|Decoder1~2_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~2_combout  & ((\bus|bb_slave|slave|wdata [0]))))) # 
// (!\bus|bb_slave|slave|Decoder1~4_combout  & (((\bus|bb_slave|slave|wdata [0]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~4_combout ),
	.datac(\bus|bb_slave|slave|wdata [0]),
	.datad(\bus|bb_slave|slave|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~4 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \bus|bb_slave|slave|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~4 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~4_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [0])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~4 .lut_mask = 16'hAA00;
defparam \bus|bb_slave|slave|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \bus|bb_slave|slave|smemwdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[0] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \bus|bb_slave|Selector12~0 (
// Equation(s):
// \bus|bb_slave|Selector12~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [0]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [13])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [13])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [13]),
	.datad(\bus|bb_slave|slave|smemwdata [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector12~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \bus|bb_slave|u_din[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[13] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[16]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[16]~feeder_combout  = \bus|bb_slave|u_din [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [13]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[16]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \bus|bb_slave|uart_module|transmitter|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[16] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~12 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~12_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & ((\bus|bb_slave|uart_module|transmitter|Mux0~11_combout  & (\bus|bb_slave|uart_module|transmitter|data [20])) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~11_combout  & ((\bus|bb_slave|uart_module|transmitter|data [16]))))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (\bus|bb_slave|uart_module|transmitter|Mux0~11_combout ))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~11_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|data [20]),
	.datad(\bus|bb_slave|uart_module|transmitter|data [16]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~12 .lut_mask = 16'hE6C4;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~13 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~13_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [0] & ((\bus|bb_slave|uart_module|transmitter|Mux0~10_combout ) # ((\bus|bb_slave|uart_module|transmitter|bit_pos [1])))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [0] & (((\bus|bb_slave|uart_module|transmitter|Mux0~12_combout  & !\bus|bb_slave|uart_module|transmitter|bit_pos [1]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~10_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~12_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~13 .lut_mask = 16'hF0AC;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder1~1 (
// Equation(s):
// \bus|bb_slave|slave|Decoder1~1_combout  = (\bus|bb_slave|slave|counter [1] & !\bus|bb_slave|slave|counter [0])

	.dataa(\bus|bb_slave|slave|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|counter [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder1~1 .lut_mask = 16'h00AA;
defparam \bus|bb_slave|slave|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \bus|bb_slave|slave|Selector24~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector24~0_combout  = (\bus|bb_slave|slave|Decoder0~2_combout  & ((\bus|bb_slave|slave|Decoder1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~1_combout  & ((\bus|bb_slave|slave|addr [6]))))) # 
// (!\bus|bb_slave|slave|Decoder0~2_combout  & (((\bus|bb_slave|slave|addr [6]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~2_combout ),
	.datac(\bus|bb_slave|slave|addr [6]),
	.datad(\bus|bb_slave|slave|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector24~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \bus|bb_slave|slave|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~6 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~6_combout  = (\bus|bb_slave|slave|addr [6] & \rstn~input_o )

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|addr [6]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~6 .lut_mask = 16'hC0C0;
defparam \bus|bb_slave|slave|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \bus|bb_slave|slave|smemaddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \bus|bb_slave|u_din~7 (
// Equation(s):
// \bus|bb_slave|u_din~7_combout  = (\bus|bb_slave|slave|smemaddr [6] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|smemaddr [6]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~7 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|u_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \bus|bb_slave|u_din[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[6]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[6]~feeder_combout  = \bus|bb_slave|u_din [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [6]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[6]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \bus|bb_slave|uart_module|transmitter|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \bus|bb_slave|slave|Selector28~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector28~0_combout  = (\bus|bb_slave|slave|Decoder0~3_combout  & ((\bus|bb_slave|slave|Decoder1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~1_combout  & ((\bus|bb_slave|slave|addr [2]))))) # 
// (!\bus|bb_slave|slave|Decoder0~3_combout  & (((\bus|bb_slave|slave|addr [2]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder0~3_combout ),
	.datac(\bus|bb_slave|slave|addr [2]),
	.datad(\bus|bb_slave|slave|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector28~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \bus|bb_slave|slave|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~7 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~7_combout  = (\bus|bb_slave|slave|addr [2] & \rstn~input_o )

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|addr [2]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~7 .lut_mask = 16'hC0C0;
defparam \bus|bb_slave|slave|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \bus|bb_slave|slave|smemaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \bus|bb_slave|u_din~8 (
// Equation(s):
// \bus|bb_slave|u_din~8_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~8 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \bus|bb_slave|u_din[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \bus|bb_slave|uart_module|transmitter|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~7 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~7_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [2] & ((\bus|bb_slave|uart_module|transmitter|data [6]) # ((\bus|bb_slave|uart_module|transmitter|bit_pos [4])))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (((\bus|bb_slave|uart_module|transmitter|data [2] & !\bus|bb_slave|uart_module|transmitter|bit_pos [4]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [6]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [2]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~7 .lut_mask = 16'hCCB8;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~0 (
// Equation(s):
// \bus|bb_slave|slave|wdata~0_combout  = (\bus|bb_slave|slave|Decoder1~4_combout  & ((\bus|bb_slave|slave|Decoder1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~1_combout  & ((\bus|bb_slave|slave|wdata [2]))))) # 
// (!\bus|bb_slave|slave|Decoder1~4_combout  & (((\bus|bb_slave|slave|wdata [2]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~4_combout ),
	.datac(\bus|bb_slave|slave|wdata [2]),
	.datad(\bus|bb_slave|slave|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \bus|bb_slave|slave|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~0 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~0_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [2])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|slave|wdata [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~0 .lut_mask = 16'hAA00;
defparam \bus|bb_slave|slave|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \bus|bb_slave|slave|smemwdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[2] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \bus|bb_slave|Selector10~0 (
// Equation(s):
// \bus|bb_slave|Selector10~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [2]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [15])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [15])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [15]),
	.datad(\bus|bb_slave|slave|smemwdata [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector10~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \bus|bb_slave|u_din[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[15] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[18]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[18]~feeder_combout  = \bus|bb_slave|u_din [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [15]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[18]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \bus|bb_slave|uart_module|transmitter|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[18] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \bus|bb_slave|slave|wdata~1 (
// Equation(s):
// \bus|bb_slave|slave|wdata~1_combout  = (\bus|bb_slave|slave|Decoder1~5_combout  & ((\bus|bb_slave|slave|Decoder1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder1~1_combout  & ((\bus|bb_slave|slave|wdata [6]))))) # 
// (!\bus|bb_slave|slave|Decoder1~5_combout  & (((\bus|bb_slave|slave|wdata [6]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~5_combout ),
	.datac(\bus|bb_slave|slave|wdata [6]),
	.datad(\bus|bb_slave|slave|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata~1 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \bus|bb_slave|slave|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|wdata[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \bus|bb_slave|slave|smemwdata~1 (
// Equation(s):
// \bus|bb_slave|slave|smemwdata~1_combout  = (\rstn~input_o  & \bus|bb_slave|slave|wdata [6])

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\bus|bb_slave|slave|wdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata~1 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N15
dffeas \bus|bb_slave|slave|smemwdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemwdata[6] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \bus|bb_slave|Selector6~0 (
// Equation(s):
// \bus|bb_slave|Selector6~0_combout  = (\bus|bb_slave|state.WSEND~q  & ((\bus|bb_slave|slave|smemwdata [6]) # ((\bus|bb_slave|u_din~6_combout  & \bus|bb_slave|u_din [19])))) # (!\bus|bb_slave|state.WSEND~q  & (\bus|bb_slave|u_din~6_combout  & 
// (\bus|bb_slave|u_din [19])))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|u_din~6_combout ),
	.datac(\bus|bb_slave|u_din [19]),
	.datad(\bus|bb_slave|slave|smemwdata [6]),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector6~0 .lut_mask = 16'hEAC0;
defparam \bus|bb_slave|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N27
dffeas \bus|bb_slave|u_din[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[19] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \bus|bb_slave|uart_module|transmitter|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[22] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~8 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~8_combout  = (\bus|bb_slave|uart_module|transmitter|Mux0~7_combout  & (((\bus|bb_slave|uart_module|transmitter|data [22]) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [4])))) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~7_combout  & (\bus|bb_slave|uart_module|transmitter|data [18] & ((\bus|bb_slave|uart_module|transmitter|bit_pos [4]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~7_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|data [18]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [22]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~8 .lut_mask = 16'hE4AA;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~16 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~16_combout  = (\bus|bb_slave|uart_module|transmitter|Mux0~13_combout  & ((\bus|bb_slave|uart_module|transmitter|Mux0~15_combout ) # ((!\bus|bb_slave|uart_module|transmitter|bit_pos [1])))) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~13_combout  & (((\bus|bb_slave|uart_module|transmitter|Mux0~8_combout  & \bus|bb_slave|uart_module|transmitter|bit_pos [1]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~15_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~13_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|Mux0~8_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~16 .lut_mask = 16'hB8CC;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector10~2 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector10~2_combout  = (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q  & (!\bus|bb_slave|uart_module|transmitter|bit_pos [5] & \bus|bb_slave|uart_module|bd|Equal3~1_combout ))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [5]),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector10~2 .lut_mask = 16'h2020;
defparam \bus|bb_slave|uart_module|transmitter|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[11]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[11]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[11]~feeder .lut_mask = 16'hFFFF;
defparam \bus|bb_slave|uart_module|transmitter|data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \bus|bb_slave|uart_module|transmitter|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[11] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \bus|bb_slave|Selector4~0 (
// Equation(s):
// \bus|bb_slave|Selector4~0_combout  = (\bus|bb_slave|state.WSEND~q ) # ((\bus|bb_slave|u_din [21] & ((\bus|bb_slave|state.RDATA~q ) # (!\bus|bb_slave|state.IDLE~q ))))

	.dataa(\bus|bb_slave|state.WSEND~q ),
	.datab(\bus|bb_slave|state.RDATA~q ),
	.datac(\bus|bb_slave|u_din [21]),
	.datad(\bus|bb_slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|Selector4~0 .lut_mask = 16'hEAFA;
defparam \bus|bb_slave|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \bus|bb_slave|u_din[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[21] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N11
dffeas \bus|bb_slave|uart_module|transmitter|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[24] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~5 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~5_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [1] & (\bus|bb_slave|uart_module|transmitter|data [11] & ((!\bus|bb_slave|uart_module|transmitter|bit_pos [0])))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [1] & ((\bus|bb_slave|uart_module|transmitter|bit_pos [0] & (\bus|bb_slave|uart_module|transmitter|data [11])) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [0] & 
// ((\bus|bb_slave|uart_module|transmitter|data [24])))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [11]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [24]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~5 .lut_mask = 16'h22B8;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \bus|bb_slave|slave|Decoder0~1 (
// Equation(s):
// \bus|bb_slave|slave|Decoder0~1_combout  = (!\bus|bb_slave|slave|counter [2] & (\bus|bb_slave|slave|Decoder0~0_combout  & \bus|bb_slave|slave|counter [3]))

	.dataa(gnd),
	.datab(\bus|bb_slave|slave|counter [2]),
	.datac(\bus|bb_slave|slave|Decoder0~0_combout ),
	.datad(\bus|bb_slave|slave|counter [3]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Decoder0~1 .lut_mask = 16'h3000;
defparam \bus|bb_slave|slave|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \bus|bb_slave|slave|Selector19~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector19~0_combout  = (\bus|bb_slave|slave|Equal2~0_combout  & ((\bus|bb_slave|slave|Decoder0~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~1_combout  & ((\bus|bb_slave|slave|addr [11]))))) # 
// (!\bus|bb_slave|slave|Equal2~0_combout  & (((\bus|bb_slave|slave|addr [11]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Equal2~0_combout ),
	.datac(\bus|bb_slave|slave|addr [11]),
	.datad(\bus|bb_slave|slave|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector19~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \bus|bb_slave|slave|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[11] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~4 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~4_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [11]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~4 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \bus|bb_slave|slave|smemaddr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[11] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \bus|bb_slave|u_din~4 (
// Equation(s):
// \bus|bb_slave|u_din~4_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [11]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~4 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N9
dffeas \bus|bb_slave|u_din[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[11] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N29
dffeas \bus|bb_slave|uart_module|transmitter|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[14] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~2 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~2_combout  = (!\bus|bb_slave|uart_module|transmitter|bit_pos [0] & ((\bus|bb_slave|uart_module|transmitter|bit_pos [1] & ((\bus|bb_slave|uart_module|transmitter|data [14]))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [1] & (\bus|bb_slave|uart_module|transmitter|data [11]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [11]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [14]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~2 .lut_mask = 16'h00E2;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \bus|bb_slave|slave|Selector18~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector18~0_combout  = (\bus|bb_slave|slave|Decoder0~0_combout  & ((\bus|bb_slave|slave|Equal1~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Equal1~1_combout  & ((\bus|bb_slave|slave|addr [12]))))) # 
// (!\bus|bb_slave|slave|Decoder0~0_combout  & (((\bus|bb_slave|slave|addr [12]))))

	.dataa(\bus|bb_slave|slave|Decoder0~0_combout ),
	.datab(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datac(\bus|bb_slave|slave|addr [12]),
	.datad(\bus|bb_slave|slave|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector18~0 .lut_mask = 16'hD8F0;
defparam \bus|bb_slave|slave|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \bus|bb_slave|slave|addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[12] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~5 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~5_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [12]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~5 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \bus|bb_slave|slave|smemaddr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[12] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \bus|bb_slave|u_din~5 (
// Equation(s):
// \bus|bb_slave|u_din~5_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [12]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~5 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \bus|bb_slave|u_din[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[12] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \bus|bb_slave|uart_module|transmitter|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[15] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~3 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~3_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [0] & (\bus|bb_slave|uart_module|transmitter|bit_pos [1] & \bus|bb_slave|uart_module|transmitter|data [15]))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~3 .lut_mask = 16'h8080;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \bus|bb_slave|slave|Selector22~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector22~0_combout  = (\bus|bb_slave|slave|Decoder1~2_combout  & ((\bus|bb_slave|slave|Decoder0~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~1_combout  & ((\bus|bb_slave|slave|addr [8]))))) # 
// (!\bus|bb_slave|slave|Decoder1~2_combout  & (((\bus|bb_slave|slave|addr [8]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~2_combout ),
	.datac(\bus|bb_slave|slave|addr [8]),
	.datad(\bus|bb_slave|slave|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector22~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \bus|bb_slave|slave|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~3 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~3_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [8]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~3 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \bus|bb_slave|slave|smemaddr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \bus|bb_slave|u_din~3 (
// Equation(s):
// \bus|bb_slave|u_din~3_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [8]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~3 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N5
dffeas \bus|bb_slave|u_din[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \bus|bb_slave|uart_module|transmitter|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[8] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \bus|bb_slave|slave|Selector20~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector20~0_combout  = (\bus|bb_slave|slave|Decoder1~1_combout  & ((\bus|bb_slave|slave|Decoder0~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~1_combout  & ((\bus|bb_slave|slave|addr [10]))))) 
// # (!\bus|bb_slave|slave|Decoder1~1_combout  & (((\bus|bb_slave|slave|addr [10]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~1_combout ),
	.datac(\bus|bb_slave|slave|addr [10]),
	.datad(\bus|bb_slave|slave|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector20~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \bus|bb_slave|slave|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[10] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~2 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~2_combout  = (\bus|bb_slave|slave|addr [10] & \rstn~input_o )

	.dataa(\bus|bb_slave|slave|addr [10]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~2 .lut_mask = 16'hA0A0;
defparam \bus|bb_slave|slave|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \bus|bb_slave|slave|smemaddr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[10] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \bus|bb_slave|u_din~2 (
// Equation(s):
// \bus|bb_slave|u_din~2_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [10]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~2 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \bus|bb_slave|u_din[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[10] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|data[10]~feeder (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|data[10]~feeder_combout  = \bus|bb_slave|u_din [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus|bb_slave|u_din [10]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[10]~feeder .lut_mask = 16'hFF00;
defparam \bus|bb_slave|uart_module|transmitter|data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \bus|bb_slave|uart_module|transmitter|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[10] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~0 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~0_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [0] & (\bus|bb_slave|uart_module|transmitter|bit_pos [1])) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [0] & 
// ((\bus|bb_slave|uart_module|transmitter|bit_pos [1] & ((\bus|bb_slave|uart_module|transmitter|data [10]))) # (!\bus|bb_slave|uart_module|transmitter|bit_pos [1] & (\bus|bb_slave|uart_module|transmitter|data [8]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [1]),
	.datac(\bus|bb_slave|uart_module|transmitter|data [8]),
	.datad(\bus|bb_slave|uart_module|transmitter|data [10]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~0 .lut_mask = 16'hDC98;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \bus|bb_slave|slave|Selector21~0 (
// Equation(s):
// \bus|bb_slave|slave|Selector21~0_combout  = (\bus|bb_slave|slave|Decoder1~0_combout  & ((\bus|bb_slave|slave|Decoder0~1_combout  & (\bus|bus|wdata_mux|dout[0]~0_combout )) # (!\bus|bb_slave|slave|Decoder0~1_combout  & ((\bus|bb_slave|slave|addr [9]))))) # 
// (!\bus|bb_slave|slave|Decoder1~0_combout  & (((\bus|bb_slave|slave|addr [9]))))

	.dataa(\bus|bus|wdata_mux|dout[0]~0_combout ),
	.datab(\bus|bb_slave|slave|Decoder1~0_combout ),
	.datac(\bus|bb_slave|slave|addr [9]),
	.datad(\bus|bb_slave|slave|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|Selector21~0 .lut_mask = 16'hB8F0;
defparam \bus|bb_slave|slave|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \bus|bb_slave|slave|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|addr[9] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \bus|bb_slave|slave|smemaddr~0 (
// Equation(s):
// \bus|bb_slave|slave|smemaddr~0_combout  = (\rstn~input_o  & \bus|bb_slave|slave|addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|addr [9]),
	.cin(gnd),
	.combout(\bus|bb_slave|slave|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr~0 .lut_mask = 16'hF000;
defparam \bus|bb_slave|slave|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \bus|bb_slave|slave|smemaddr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|slave|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|slave|smemaddr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|slave|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|slave|smemaddr[9] .is_wysiwyg = "true";
defparam \bus|bb_slave|slave|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \bus|bb_slave|u_din~0 (
// Equation(s):
// \bus|bb_slave|u_din~0_combout  = (\rstn~input_o  & \bus|bb_slave|slave|smemaddr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus|bb_slave|slave|smemaddr [9]),
	.cin(gnd),
	.combout(\bus|bb_slave|u_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|u_din~0 .lut_mask = 16'hF000;
defparam \bus|bb_slave|u_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N15
dffeas \bus|bb_slave|u_din[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|u_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bb_slave|u_din[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|u_din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|u_din[9] .is_wysiwyg = "true";
defparam \bus|bb_slave|u_din[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \bus|bb_slave|uart_module|transmitter|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus|bb_slave|u_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bb_slave|uart_module|transmitter|data[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|data[9] .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~1 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~1_combout  = (\bus|bb_slave|uart_module|transmitter|Mux0~0_combout  & ((\bus|bb_slave|uart_module|transmitter|data [11]) # ((!\bus|bb_slave|uart_module|transmitter|bit_pos [0])))) # 
// (!\bus|bb_slave|uart_module|transmitter|Mux0~0_combout  & (((\bus|bb_slave|uart_module|transmitter|data [9] & \bus|bb_slave|uart_module|transmitter|bit_pos [0]))))

	.dataa(\bus|bb_slave|uart_module|transmitter|data [11]),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~0_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|data [9]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [0]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~1 .lut_mask = 16'hB8CC;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~4 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~4_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [2] & ((\bus|bb_slave|uart_module|transmitter|Mux0~2_combout ) # ((\bus|bb_slave|uart_module|transmitter|Mux0~3_combout )))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [2] & (((\bus|bb_slave|uart_module|transmitter|Mux0~1_combout ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~2_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|Mux0~3_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~4 .lut_mask = 16'hFDA8;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Mux0~6 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Mux0~6_combout  = (\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (\bus|bb_slave|uart_module|transmitter|Mux0~5_combout  & ((!\bus|bb_slave|uart_module|transmitter|bit_pos [2])))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [4] & (((\bus|bb_slave|uart_module|transmitter|Mux0~4_combout ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~5_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|Mux0~4_combout ),
	.datac(\bus|bb_slave|uart_module|transmitter|bit_pos [4]),
	.datad(\bus|bb_slave|uart_module|transmitter|bit_pos [2]),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Mux0~6 .lut_mask = 16'h0CAC;
defparam \bus|bb_slave|uart_module|transmitter|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector10~3 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector10~3_combout  = (\bus|bb_slave|uart_module|transmitter|Selector10~2_combout  & ((\bus|bb_slave|uart_module|transmitter|bit_pos [3] & ((\bus|bb_slave|uart_module|transmitter|Mux0~6_combout ))) # 
// (!\bus|bb_slave|uart_module|transmitter|bit_pos [3] & (\bus|bb_slave|uart_module|transmitter|Mux0~16_combout ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Mux0~16_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|bit_pos [3]),
	.datac(\bus|bb_slave|uart_module|transmitter|Selector10~2_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|Mux0~6_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector10~3 .lut_mask = 16'hE020;
defparam \bus|bb_slave|uart_module|transmitter|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector10~0 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector10~0_combout  = (!\bus|bb_slave|uart_module|bd|Equal3~1_combout  & ((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ) # (\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q )))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_DATA~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_START~q ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector10~0 .lut_mask = 16'h0E0E;
defparam \bus|bb_slave|uart_module|transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector10~1 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector10~1_combout  = (!\bus|bb_slave|uart_module|transmitter|tx~q  & (((\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ) # (\bus|bb_slave|uart_module|transmitter|Selector10~0_combout )) # 
// (!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q )))

	.dataa(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_IDLE~q ),
	.datab(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.datac(\bus|bb_slave|uart_module|transmitter|Selector10~0_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|tx~q ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector10~1 .lut_mask = 16'h00FD;
defparam \bus|bb_slave|uart_module|transmitter|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \bus|bb_slave|uart_module|transmitter|Selector10~4 (
// Equation(s):
// \bus|bb_slave|uart_module|transmitter|Selector10~4_combout  = (!\bus|bb_slave|uart_module|transmitter|Selector10~3_combout  & (!\bus|bb_slave|uart_module|transmitter|Selector10~1_combout  & ((!\bus|bb_slave|uart_module|bd|Equal3~1_combout ) # 
// (!\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ))))

	.dataa(\bus|bb_slave|uart_module|transmitter|Selector10~3_combout ),
	.datab(\bus|bb_slave|uart_module|transmitter|state.TX_STATE_STOP~q ),
	.datac(\bus|bb_slave|uart_module|bd|Equal3~1_combout ),
	.datad(\bus|bb_slave|uart_module|transmitter|Selector10~1_combout ),
	.cin(gnd),
	.combout(\bus|bb_slave|uart_module|transmitter|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|Selector10~4 .lut_mask = 16'h0015;
defparam \bus|bb_slave|uart_module|transmitter|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \bus|bb_slave|uart_module|transmitter|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus|bb_slave|uart_module|transmitter|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus|bb_slave|uart_module|transmitter|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus|bb_slave|uart_module|transmitter|tx .is_wysiwyg = "true";
defparam \bus|bb_slave|uart_module|transmitter|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
