0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sim_1/imports/new/voting_proc_testbench.vhd,1754527532,vhdl,,,,voting_proc_testbench_1;voting_proc_testbench_2;voting_proc_testbench_3;voting_proc_testbench_4;voting_proc_testbench_5,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sim_1/new/tb_tag_generator.vhd,1754218872,vhdl,,,,tb_tag_generator,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/imports/COMP3211/Assignment/VotingHDL/shift.vhd,1754525378,vhdl,,,,shift,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/imports/VotingHDL/XOR_stage.vhd,1754484458,vhdl,,,,xor_stage,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/imports/VotingHDL/swap.v,1754519212,verilog,,,,swap,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/new/flip.vhd,1754484248,vhdl,,,,flip,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/2to1_mux_nbit.vhd,1753943208,vhdl,,,,mux_2to1_nbit,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/addr_calc.vhd,1753943234,vhdl,,,,addr_calc,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/control_unit.vhd,1754019846,vhdl,,,,control_unit,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/data_memory.vhd,1753950778,vhdl,,,,data_memory,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/instruction_memory.vhd,1754100626,vhdl,,,,instruction_memory,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/next_pc_calc.vhd,1754018012,vhdl,,,,next_pc_calc,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/pc_reg.vhd,1754017050,vhdl,,,,pc_reg,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/reg_n.vhd,1754524822,vhdl,,,,reg_n,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/saturation_adder.vhd,1753946404,vhdl,,,,nbit_saturation_adder,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/sign_extender_n_to_m.vhd,1754020920,vhdl,,,,sign_extender_n_to_m,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/stage_instruction_fetch_decode.vhd,1754524934,vhdl,,,,stage_instruction_fetch_decode,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/stage_memory.vhd,1753950696,vhdl,,,,stage_memory,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/stage_tag_gen.vhd,1754524872,vhdl,,,,stage_tag_gen,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/stage_write_back.vhd,1753946546,vhdl,,,,stage_write_back,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/tag_generator.vhd,1754484048,vhdl,,,,tag_generator,,,,,,,,
C:/Users/Admin/Documents/Uni/COMP3211/Assignment/VotingHDL/tag_gen_vivado_project/assignment.srcs/sources_1/imports/sources_1/new/voting_proc.vhd,1754518042,vhdl,,,,voting_proc,,,,,,,,
