<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Document Outline</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
</head>
<body>
<a name="outline"></a><h1>Document Outline</h1>
<ul>
<li><a href="to_html_txt_and_table_test-1.html">11 Analog-to-digital converter (ADC)</a>
<ul>
<li><a href="to_html_txt_and_table_test-1.html">11.12 ADC registers</a>
<ul>
<li><a href="to_html_txt_and_table_test-1.html">11.12.1 ADC status register (ADC_SR)</a></li>
<li><a href="to_html_txt_and_table_test-2.html">11.12.2 ADC control register 1 (ADC_CR1)</a></li>
<li><a href="to_html_txt_and_table_test-4.html">11.12.3 ADC control register 2 (ADC_CR2)</a></li>
<li><a href="to_html_txt_and_table_test-8.html">11.12.4 ADC sample time register 1 (ADC_SMPR1)</a></li>
<li><a href="to_html_txt_and_table_test-9.html">11.12.5 ADC sample time register 2 (ADC_SMPR2)</a></li>
<li><a href="to_html_txt_and_table_test-9.html">11.12.6 ADC injected channel data offset register x (ADC_JOFRx) (x=1..4)</a></li>
<li><a href="to_html_txt_and_table_test-10.html">11.12.7 ADC watchdog high threshold register (ADC_HTR)</a></li>
<li><a href="to_html_txt_and_table_test-10.html">11.12.8 ADC watchdog low threshold register (ADC_LTR)</a></li>
<li><a href="to_html_txt_and_table_test-11.html">11.12.9 ADC regular sequence register 1 (ADC_SQR1)</a></li>
<li><a href="to_html_txt_and_table_test-12.html">11.12.10 ADC regular sequence register 2 (ADC_SQR2)</a></li>
<li><a href="to_html_txt_and_table_test-13.html">11.12.11 ADC regular sequence register 3 (ADC_SQR3)</a></li>
<li><a href="to_html_txt_and_table_test-14.html">11.12.12 ADC injected sequence register (ADC_JSQR)</a></li>
<li><a href="to_html_txt_and_table_test-15.html">11.12.13 ADC injected data register x (ADC_JDRx) (x= 1..4)</a></li>
<li><a href="to_html_txt_and_table_test-15.html">11.12.14 ADC regular data register (ADC_DR)</a></li>
<li><a href="to_html_txt_and_table_test-16.html">11.12.15 ADC register map</a>
<ul>
<li><a href="to_html_txt_and_table_test-16.html">Table 72. ADC register map and reset values</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</body>
</html>
