module control_test;
	
	reg [2:0] OP;
	
	wire [1:0] BSEL, OSEL;
	wire LA, LR, LOP, CISEL;
	
	control UUT(
		.OP		(OP),
		.BSEL		(BSEL),
		.OSEL		(OSEL),
		.LA		(LA),
		.LR)		(LR),
		.LOP		(LOP),
		.CISEL	(CISEL)
	);
	
	initial begin
		A = 8'b11101010;
		LA = 1'b0;
		LR = 1'b0;
	end

	endmodule