
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000296    0.969532 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.017389    0.376377    1.433986    2.403518 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.376377    0.000162    2.403679 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005944    0.583646    0.435850    2.839530 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.583646    0.000121    2.839650 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004735    0.328153    0.287958    3.127608 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.328153    0.000097    3.127705 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.127705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000296    0.969532 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069532   clock uncertainty
                                  0.000000    1.069532   clock reconvergence pessimism
                                  0.188913    1.258444   library hold time
                                              1.258444   data required time
---------------------------------------------------------------------------------------------
                                              1.258444   data required time
                                             -3.127705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.869260   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000443    0.971783 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015769    0.353816    1.416067    2.387850 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.353816    0.000215    2.388065 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005471    0.476925    0.399150    2.787215 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.476925    0.000060    2.787276 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004641    0.390179    0.344144    3.131420 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.390179    0.000057    3.131477 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.131477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000443    0.971783 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071783   clock uncertainty
                                  0.000000    1.071783   clock reconvergence pessimism
                                  0.175629    1.247412   library hold time
                                              1.247412   data required time
---------------------------------------------------------------------------------------------
                                              1.247412   data required time
                                             -3.131477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.884065   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000181    0.969416 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028414    0.535572    1.548901    2.518317 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.535572    0.000390    2.518707 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005565    0.510132    0.553427    3.072134 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.510132    0.000110    3.072244 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004204    0.299471    0.266781    3.339025 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.299471    0.000081    3.339106 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.339106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000181    0.969416 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069416   clock uncertainty
                                  0.000000    1.069416   clock reconvergence pessimism
                                  0.195299    1.264715   library hold time
                                              1.264715   data required time
---------------------------------------------------------------------------------------------
                                              1.264715   data required time
                                             -3.339106   data arrival time
---------------------------------------------------------------------------------------------
                                              2.074391   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266    0.969502 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031766    0.993941    2.135794    3.105296 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.993941    0.000363    3.105659 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004454    0.362291    0.252907    3.358566 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.362291    0.000089    3.358654 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.358654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266    0.969502 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069502   clock uncertainty
                                  0.000000    1.069502   clock reconvergence pessimism
                                  0.181312    1.250814   library hold time
                                              1.250814   data required time
---------------------------------------------------------------------------------------------
                                              1.250814   data required time
                                             -3.358654   data arrival time
---------------------------------------------------------------------------------------------
                                              2.107841   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000414    0.971755 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.023200    0.460185    1.496498    2.468252 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.460185    0.000482    2.468734 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004132    0.284767    0.778296    3.247030 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.284767    0.000048    3.247078 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006305    0.249923    0.675886    3.922964 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.249923    0.000096    3.923060 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.923060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000414    0.971755 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071755   clock uncertainty
                                  0.000000    1.071755   clock reconvergence pessimism
                                  0.206824    1.278579   library hold time
                                              1.278579   data required time
---------------------------------------------------------------------------------------------
                                              1.278579   data required time
                                             -3.923060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.644481   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000367    0.969603 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005956    0.341737    1.698700    2.668303 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.341737    0.000077    2.668380 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006260    0.312227    0.277645    2.946025 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.312227    0.000070    2.946095 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.017688    0.794036    0.573238    3.519333 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.794036    0.000207    3.519540 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005359    0.347667    0.253927    3.773468 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.347667    0.000111    3.773578 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006207    0.223707    0.541619    4.315197 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.223707    0.000133    4.315331 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.315331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000393    0.971733 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071733   clock uncertainty
                                  0.000000    1.071733   clock reconvergence pessimism
                                  0.213249    1.284982   library hold time
                                              1.284982   data required time
---------------------------------------------------------------------------------------------
                                              1.284982   data required time
                                             -4.315331   data arrival time
---------------------------------------------------------------------------------------------
                                              3.030349   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733314    0.001262    6.768750 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000393    0.971733 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071733   clock uncertainty
                                  0.000000    1.071733   clock reconvergence pessimism
                                  0.696232    1.767965   library removal time
                                              1.767965   data required time
---------------------------------------------------------------------------------------------
                                              1.767965   data required time
                                             -6.768750   data arrival time
---------------------------------------------------------------------------------------------
                                              5.000785   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733315    0.001369    6.768857 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000414    0.971755 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071755   clock uncertainty
                                  0.000000    1.071755   clock reconvergence pessimism
                                  0.696232    1.767987   library removal time
                                              1.767987   data required time
---------------------------------------------------------------------------------------------
                                              1.767987   data required time
                                             -6.768857   data arrival time
---------------------------------------------------------------------------------------------
                                              5.000871   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733326    0.002272    6.769760 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000443    0.971783 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071783   clock uncertainty
                                  0.000000    1.071783   clock reconvergence pessimism
                                  0.696233    1.768016   library removal time
                                              1.768016   data required time
---------------------------------------------------------------------------------------------
                                              1.768016   data required time
                                             -6.769760   data arrival time
---------------------------------------------------------------------------------------------
                                              5.001744   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733315    0.001342    6.768830 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000296    0.969532 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069532   clock uncertainty
                                  0.000000    1.069532   clock reconvergence pessimism
                                  0.695754    1.765286   library removal time
                                              1.765286   data required time
---------------------------------------------------------------------------------------------
                                              1.765286   data required time
                                             -6.768830   data arrival time
---------------------------------------------------------------------------------------------
                                              5.003544   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733328    0.002426    6.769914 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000341    0.969577 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069577   clock uncertainty
                                  0.000000    1.069577   clock reconvergence pessimism
                                  0.695756    1.765332   library removal time
                                              1.765332   data required time
---------------------------------------------------------------------------------------------
                                              1.765332   data required time
                                             -6.769914   data arrival time
---------------------------------------------------------------------------------------------
                                              5.004582   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733329    0.002459    6.769948 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000367    0.969603 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069603   clock uncertainty
                                  0.000000    1.069603   clock reconvergence pessimism
                                  0.695756    1.765358   library removal time
                                              1.765358   data required time
---------------------------------------------------------------------------------------------
                                              1.765358   data required time
                                             -6.769948   data arrival time
---------------------------------------------------------------------------------------------
                                              5.004589   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733328    0.002422    6.769910 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000221    0.969457 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069457   clock uncertainty
                                  0.000000    1.069457   clock reconvergence pessimism
                                  0.695755    1.765212   library removal time
                                              1.765212   data required time
---------------------------------------------------------------------------------------------
                                              1.765212   data required time
                                             -6.769910   data arrival time
---------------------------------------------------------------------------------------------
                                              5.004698   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733329    0.002522    6.770010 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.770010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000181    0.969416 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069416   clock uncertainty
                                  0.000000    1.069416   clock reconvergence pessimism
                                  0.695756    1.765172   library removal time
                                              1.765172   data required time
---------------------------------------------------------------------------------------------
                                              1.765172   data required time
                                             -6.770010   data arrival time
---------------------------------------------------------------------------------------------
                                              5.004838   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733332    0.002669    6.770157 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.770157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266    0.969502 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.069502   clock uncertainty
                                  0.000000    1.069502   clock reconvergence pessimism
                                  0.695756    1.765258   library removal time
                                              1.765258   data required time
---------------------------------------------------------------------------------------------
                                              1.765258   data required time
                                             -6.770157   data arrival time
---------------------------------------------------------------------------------------------
                                              5.004900   slack (MET)



