--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Lock_SD.twx Lock_SD.ncd -o Lock_SD.twr Lock_SD.pcf -ucf
Lock_SD.ucf

Design file:              Lock_SD.ncd
Physical constraint file: Lock_SD.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRELIMINARY 1.12c 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100Mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
one         |    0.990(R)|      SLOW  |    0.396(R)|      SLOW  |clk_100Mhz_BUFGP  |   0.000|
reset       |    3.647(R)|      SLOW  |    0.117(R)|      SLOW  |clk_100Mhz_BUFGP  |   0.000|
zero        |    1.611(R)|      SLOW  |   -0.177(R)|      FAST  |clk_100Mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100Mhz     |    6.566|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 27 10:45:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4563 MB



