// Seed: 3978546235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  assign module_1.id_1 = 0;
  wire id_10;
  assign id_9 = id_3;
  wire id_11, id_12;
endmodule
module module_1 (
    input  wor  id_0
    , id_4,
    input  tri0 id_1,
    output tri  id_2
);
  wire [-1 : -1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  always @(1'b0) begin : LABEL_0
    $unsigned(5);
    ;
  end
endmodule
