
*** Running vivado
    with args -log EQ_27_band_eq_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EQ_27_band_eq_core_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EQ_27_band_eq_core_0_0.tcl -notrace
Command: synth_design -top EQ_27_band_eq_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3616 
WARNING: [Synth 8-2507] parameter declaration becomes local in audio_receiver_S_AXIS with formal parameter declaration list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_receiver_S_AXIS.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in audio_sender_M_AXIS with formal parameter declaration list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 368.137 ; gain = 109.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EQ_27_band_eq_core_0_0' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'eq_core' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eq_core_v1_0_S00_AXI' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core_v1_0_S00_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'eq_core_v1_0_S00_AXI' (1#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_receiver_S_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_receiver_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'audio_receiver_S_AXIS' (2#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_receiver_S_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_sender_M_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 2 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:106]
WARNING: [Synth 8-3848] Net lrclk_rise in module/entity audio_sender_M_AXIS does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:36]
WARNING: [Synth 8-3848] Net data_L in module/entity audio_sender_M_AXIS does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:34]
WARNING: [Synth 8-3848] Net data_R in module/entity audio_sender_M_AXIS does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:35]
INFO: [Synth 8-256] done synthesizing module 'audio_sender_M_AXIS' (3#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/audio_sender_M_AXIS.v:3]
INFO: [Synth 8-256] done synthesizing module 'eq_core' (4#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/2698/eq_core.v:4]
INFO: [Synth 8-256] done synthesizing module 'EQ_27_band_eq_core_0_0' (5#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[7]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[6]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[5]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[4]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[3]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[2]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[1]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TDATA[0]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 397.445 ; gain = 138.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 397.445 ; gain = 138.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 750.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 750.988 ; gain = 492.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 750.988 ; gain = 492.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 750.988 ; gain = 492.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "read_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 750.988 ; gain = 492.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eq_core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module audio_receiver_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module audio_sender_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[13]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[12]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[11]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_sender_M_AXIS_inst/read_pointer_reg )
INFO: [Synth 8-3886] merging instance 'inst/audio_sender_M_AXIS_inst/mst_exec_state_reg[1]' (FDR) to 'inst/audio_sender_M_AXIS_inst/tx_done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_sender_M_AXIS_inst/tx_done_reg )
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_sender_M_AXIS_inst/read_pointer_reg) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_sender_M_AXIS_inst/tx_done_reg) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_sender_M_AXIS_inst/mst_exec_state_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 750.988 ; gain = 492.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 762.551 ; gain = 504.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 762.809 ; gain = 504.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    25|
|5     |LUT5 |     2|
|6     |LUT6 |    37|
|7     |FDRE |   174|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   242|
|2     |  inst                         |eq_core               |   242|
|3     |    audio_receiver_S_AXIS_inst |audio_receiver_S_AXIS |    11|
|4     |    eq_core_v1_0_S00_AXI_inst  |eq_core_v1_0_S00_AXI  |   231|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 783.688 ; gain = 171.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 783.688 ; gain = 525.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 785.816 ; gain = 538.945
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27_band/EQ_27_band.runs/EQ_27_band_eq_core_0_0_synth_1/EQ_27_band_eq_core_0_0.dcp' has been generated.
