// Seed: 1341793037
module module_0 #(
    parameter id_3 = 32'd75
) (
    output tri0 id_0,
    output tri1 id_1
);
  logic _id_3;
  ;
  always_ff begin : LABEL_0
    $unsigned(44);
    ;
  end
  bit [id_3 : (  id_3  )] id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  initial id_4 <= id_10;
  id_11 :
  assert property (@(({id_9, 1, -1, 1, id_3}) or posedge 1) id_10)
  else;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_6
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
