{
    "example": "Loop Reorder for better Performance(C)",
    "overview": [
        "This is a simple example of matrix multiplication (Row x Col) to demonstrate how to achieve better pipeline II factor by loop reordering."
    ],
    "key_concepts": [ "Kernel Optimization", "Loop reorder to improve II"],
    "keywords": ["#pragma HLS PIPELINE", "#pragma HLS ARRAY_PARTITION"],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl2"
    ],
    "em_cmd": "./host",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host",
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr","xilinx:xil-accel-rd-ku115:4ddr-xpr"],
    "accelerators": [
        {
            "name": "mmult", 
            "location": "src/mmult.cpp"
        }
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
