-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Thu Sep  9 10:10:52 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_lut_muon_inv_dr_sq_1_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 26 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[20]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[29]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[29]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[25]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[26]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[27]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[28]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[29]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair2";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[11]\(6),
      O => douta(6)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[11]\(7),
      O => douta(7)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe,
      I2 => \douta[12]\(0),
      O => douta(8)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(0),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(0),
      O => douta(9)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(1),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(1),
      O => douta(10)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(2),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(2),
      O => douta(11)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(3),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(3),
      O => douta(12)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(4),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(4),
      O => douta(13)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(5),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(5),
      O => douta(14)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(6),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(6),
      O => douta(15)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[20]\(7),
      I1 => sel_pipe,
      I2 => \douta[20]_0\(7),
      O => douta(16)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[21]\(0),
      I1 => sel_pipe,
      I2 => \douta[21]_0\(0),
      O => douta(17)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(0),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(0),
      O => douta(18)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(1),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(1),
      O => douta(19)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(2),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(2),
      O => douta(20)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(3),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(3),
      O => douta(21)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(4),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(4),
      O => douta(22)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(5),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(5),
      O => douta(23)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(6),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(6),
      O => douta(24)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[29]\(7),
      I1 => sel_pipe,
      I2 => \douta[29]_0\(7),
      O => douta(25)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[30]\(0),
      I1 => sel_pipe,
      I2 => \douta[30]_0\(0),
      O => douta(26)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[11]\(0),
      O => douta(0)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[11]\(1),
      O => douta(1)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[11]\(2),
      O => douta(2)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[11]\(3),
      O => douta(3)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[11]\(4),
      O => douta(4)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[11]\(5),
      O => douta(5)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"758A99380A045EA33D990193D763BF9A48429EAB553AECB8089A49F0FA3E7800",
      INIT_01 => X"3819D0E4C57600098BCCD2637FD9C5A419F15B0FD5AF256C65CDCD116D0C24E2",
      INIT_02 => X"60D698D815FF48407789AB4CCDA5FA0B5DA193AFCFEFA0081663107764355814",
      INIT_03 => X"10E3E1470F924AAC7A6A181E1ABAAB322A0B2117C2AFA15922D0D74490E67580",
      INIT_04 => X"79530E6406D58ED85F5060889F00F82AF4A5268D1CB886CEDA85A185452EF099",
      INIT_05 => X"AF79367663119071098141C22282ABBB598E6141F23E950184911BF0EE63F10F",
      INIT_06 => X"E46BCCF39C004CAABFBCD280AB5099D26C6C43F8638A5DDD9234D495FA5D42B4",
      INIT_07 => X"7FAC18533E516466FBA4722E596A0EFBAA65B0B15ABA6D82FD85012197978FDA",
      INIT_08 => X"A465A22105D12A2F6CAF13724A8D470B530ACAD90B6C061D156964A36074BA86",
      INIT_09 => X"C93CE4F8BD93946FF52BE0780515731C3F7DD4ED7751EB68C4CF02408D0C10C9",
      INIT_0A => X"457A6693267829B4CCC949C376053CE4E6FD0ED41C437CA834B30259AC80B418",
      INIT_0B => X"80B8D49140C633FE186BFF2BE3B8E2C2870D3D1071D5BC363AD606B10D26B5C1",
      INIT_0C => X"F27FEAFF0DA13C0E2609CA9AD1CBFB172EE5696DBBD132CD983A4973E995D301",
      INIT_0D => X"325A237D7060D1C890CBC12FFCD0EC52A1F77E93994FA680D3ECAD08ACEDFBC7",
      INIT_0E => X"AAF36E09BB5CAF50D5EBFF270DB726A9143BE205743404C09A7EEEA6BEC0C32B",
      INIT_0F => X"D4E57786D2DC54DD94A37DC1AF1DF7B8D8F32DCBAC9D3A06666D09BF8B6A0067",
      INIT_10 => X"59ED2CF31B5ABF527C4F754B784A246FE8D996AE124996095A0C92E5C7D31AF6",
      INIT_11 => X"C3A62C519A4F8FF81C28F2A1FC7118FC231F2D3F0B180198346D4C5BE61F6623",
      INIT_12 => X"ADCC6693931574F3126A090C4C8F91AAEBE963C8187D31144A23A82B20EC83D2",
      INIT_13 => X"90FCB7CA3D354B6A1C5B912270C6B4E32841C7B2B0AD2B5C474AFD8A98400647",
      INIT_14 => X"4811F0E7BC28C36198E35DA52E2306FE65094B15146419E2BFCF5ED04361F8EA",
      INIT_15 => X"3EBAFEFC4547ABFD21370CE1A326502CAEF84BC9C161D8E0D92F1DA4F7713B0F",
      INIT_16 => X"1E9280EB1DFB802012280B21F7C7ADCD89D22FF6E09DCF98D0B30D763F6D8B8C",
      INIT_17 => X"727595D458AD1EEDC168A438BA55694F4E9A15C8332790FF7CE76A54C8E70813",
      INIT_18 => X"F410EC992AB2E1036793FBB425E537FBD272F17F95B272056FF286A9FFF13C54",
      INIT_19 => X"200E513A956384630634D3003AD12A5F1242B51DD53A703ACC4AA72D3F48A1D9",
      INIT_1A => X"BE1C9486CEE35EB9A272E930471D7A14B759B797EE6B6CAE6AEFB7BF045B4F2A",
      INIT_1B => X"2AE5819DC589DA713BA3B8238E2305097BE1B575E5C34A244BEC257AB4011ADA",
      INIT_1C => X"1C15E51F8B684C555EB97535D015EF6056F376ABD7A4065D8FF0FFB4AF2180BB",
      INIT_1D => X"0F566C091293FBAEB66233DBA58DD1BE44E6713C8A0BEB57B6AAC1B4E908BF72",
      INIT_1E => X"8B32B419382BFBC3EF7BD2F711AF0CEDC6F5926F488A975C366B7E8FE47052BA",
      INIT_1F => X"1A54961CED128E072D7E0D5701572B629F02E6A109C6BA9667428122D1F833C9",
      INIT_20 => X"34469FBEEE459760D8B03D921E1E80260D42F42B429CAF392B1207F1F81664B5",
      INIT_21 => X"709168AC0895240D1278B6109E2438BEF657CD909C24D555D5AD6853E161EA65",
      INIT_22 => X"38CD8CA0F8DF15E0ECE7BCE28078DA36C9B92D8381EF910FB7A2703809F2857D",
      INIT_23 => X"F353843469CF37D646EC2E17E2C3CAA8A05FAD56A0EB61012AA9D7C3BF56F2D5",
      INIT_24 => X"17CB07F2061137BEFC56EA5B6D782499711AA49DDEA2C507C814EC97F2E173BD",
      INIT_25 => X"1D7C6064576ED022CCF0BA6867EBF679D09C499C365913FDC98D9C9744A3BFFD",
      INIT_26 => X"39EE2510F742BBDD4F6416A3641BE5775D62E1CBF893D69A8A965978B8EA31A6",
      INIT_27 => X"F277BD604D4342572E3A9793761389AE47D994E4ECAD48E321503107616C7418",
      INIT_28 => X"8E7D80EAE1DB2C19C0D99169BC9E54F9EB509BB8D140B710A15506906CA2F8CA",
      INIT_29 => X"6256E3D51A7FB19A9CA648472365973F76322F073DCE2FA3AB1525A37014B1CD",
      INIT_2A => X"B3582CB64D67573EE7D4EE2CA70E8338F3CEADF87CF76A013CF276507DC7441C",
      INIT_2B => X"D5C6B0B3D017523C05B79227E30F58AB907372E5B15203E09519A340FDBF78DB",
      INIT_2C => X"0EE6B33119D408E527605613AFDC121E77802F4D149F3E8951F4450F167F024B",
      INIT_2D => X"810C9B733AE2BB6F72FF38DE84D9E147968657C22518CC531961734BCEFDF006",
      INIT_2E => X"816C6ACF78757FFA1565F5121A58A0BC2AE7CF4AD98E39314B66B70AFC1280E9",
      INIT_2F => X"4228853617B086B901CFA9A9F79D7D023F3750EF5BFB7CF6633AE7ED3193C2BE",
      INIT_30 => X"F7850E1C38D402BC56FD033D92F834D1F61C04D1FA0E03FEACC4F8DC859F5DDD",
      INIT_31 => X"A3B428851EF404F3F3DCDC666FADE2DFAC3CF7AF8B7DD4110B0BC1C016BB7223",
      INIT_32 => X"A8C805A0BB21AC9FF769E1DEE6DC7583637F79EEF68631FF15B429C227C073E2",
      INIT_33 => X"09F4C892408CDC7F3061FB2D8AD7E894AC90DC787BAAFD82042ED5DE2689D960",
      INIT_34 => X"E75A817ACF26B2A28BA0A6DB92CF2ACBAAAB94587BC2372C907525AB45D01902",
      INIT_35 => X"64FA645B67FE4F06E7E1CA8F91D638C2DF9C669B8BD970D4F73D06BC805CA8FC",
      INIT_36 => X"A2076F441B2552992001E3B1ED5F0151A193EC83854182ABEF852C10A072A74E",
      INIT_37 => X"A291A657E98B092A12CBB9F8FB7AB12385CF0FB4858F694565F1A780F92205D5",
      INIT_38 => X"95AA3885D22D33A78BDAF7DD006A39232274ACA4AC7C77ADFFA01C5C663427E7",
      INIT_39 => X"6D5116ECE5FDDEEC57F914D69161A82D00F3D10C5C1453D464D48B2E5DCB2E93",
      INIT_3A => X"49A95F7D12F8C9D742D3EC7B13C31DFEE7C1CEC60B88D76DC4666816CB90A251",
      INIT_3B => X"3BA1F639581EF1452842F753DDB299A27145A5C1712BF11272677DCBF2B48300",
      INIT_3C => X"2359082DA62C3514B5E2EED752926D177915CA2B7A8302B02839FA08ADC05726",
      INIT_3D => X"41B2663BEC32830FC57D5BADFAA69A4CCADBAF14D1397096C0752400CBA1DA70",
      INIT_3E => X"76DC2050281DA704149EF73E2B235241313EADD1C638B0E86BF8D45AB1792FEE",
      INIT_3F => X"D2A5459D38CC9FD06D104C116A9CE726CCEA6AD46A5EAF4E4DF2D8B017D0BC07",
      INIT_40 => X"542FB5C11C0D083F8DAD12EF1F388D0A59DB907400CA18500CB65012BA713B75",
      INIT_41 => X"FD597F09A1DDF11D3FFFD520CF6A7500F6DDE949FCAE190B30BCB2C1DB7DAC18",
      INIT_42 => X"CC316116D71B36382EA35C6DE399F559B3CD1FFBB54EC53DB7AC7614AFF73111",
      INIT_43 => X"A1B9AC159BA5956C2782233EF22B7138A2ABFF35C31F6E068F5464B4CE8532E7",
      INIT_44 => X"ABDEFFC6CD67FA750648E34C72842CD0E37686C0EE9859CAB8D24C5CC2A16603",
      INIT_45 => X"BA7167385931233076A057100D3D7D84B86D947BB1521CCD75282C0BA8385930",
      INIT_46 => X"DEA0E5381FEF0D7A434417431A9CD8883463572217062F752B9835B240291B5D",
      INIT_47 => X"F65B67D50C7066FE28E0D07F3148A432BBB7AEE5CE7F3C6A4077ADB2DB94BC7B",
      INIT_48 => X"1270DCDFFEA12A9B03403B4C0BA948F67F8ECCA1B45B0E265C5DF840AEAD4FCB",
      INIT_49 => X"30F01342E560171C7F2EE26611474929C51AC288F6A64173F8A18DD40EC93894",
      INIT_4A => X"3FC82AFFAD9A1A5F6945B166FCB91023039ED28B765FF23EE12D07E57360E04B",
      INIT_4B => X"00E8F1D315FEF01F9B533306468823697D7F4FEC54660023F17D1E3D9519ED7A",
      INIT_4C => X"B13F65DC2B98873BC41232D1A74D1A73AAE34EDEB1DA5A52F78E70560170DBA9",
      INIT_4D => X"32BC67EABE37BC8EBE5E6A90CA825EB7FF5D2293C1DE1099D01D083F90306395",
      INIT_4E => X"614EE3DAAAA95CC547D376FF39EE87ADC4345160B594442A9E38A6931235641A",
      INIT_4F => X"4EE3DAABEFFB34EE3C5D22A9BEFC2EEDA0EF109AD23F18F55FE15872736EBBF5",
      INIT_50 => X"C87B193C4ADB23A667984968D376ECE00BD4D5957C01CE4C36271EEDA4AA4737",
      INIT_51 => X"EDF4A06ACA3625D9876177D853E54A4E7B8B17A8E8519B53443D0BD2B5F918CE",
      INIT_52 => X"8E5D6D253D0CF856798397B4E80402918B7B3C597D61B24DCE144065B78C4FCB",
      INIT_53 => X"98763E6A80197A0818CC56D73F8DAE71B13CBDFFAFA9996EF62110E8DD56FE51",
      INIT_54 => X"1C5D2308924B88AE12F780DE010BE878A9371000E66D852C2297AF6E49B93883",
      INIT_55 => X"F7E10AFD4271F02564E2E1940B486A41EA24EE169936FCCCA6CC314B40C950B3",
      INIT_56 => X"2AF0C2198E98B059CB5845B4F8F1CF842E8DB0A63F6945B4E8F32BC426EA9B07",
      INIT_57 => X"939A5959337F950A14186A2C83BFD2EDF00B1F3B509EE66B4EA4D23E30514ED2",
      INIT_58 => X"32BEAEAC40148D132C0D1A88996F3E06F928946D852D58482026AE00C474CD7B",
      INIT_59 => X"F43A90E194345764D1F524A3C5BD9EABF4AEE8B547BF22D204FDF49F48AA6057",
      INIT_5A => X"DA0E3EF50DDEFFD8F1BD646AF353CD657C2685DC2ECDDDA363845C633468ACDE",
      INIT_5B => X"C31746D989C0354F6713A77AD01E68104B4C375DD4FEF121D4503DE4FE06F965",
      INIT_5C => X"AC66C77AF7F8F58603F2CAC049BA59581DBB96E2E3EE28F6C00B10880E2CBF96",
      INIT_5D => X"77DAB1A755553F7BA22A7AF809043DF98D4D6D340515EBBCE00D8EFAFD3286C8",
      INIT_5E => X"2160E16E71B4BF0C2187B40FEEC7E0BE758D39DEC45EE3EBBDF00E9143C1F784",
      INIT_5F => X"99E8669E4B0576066EF645B2B4B02E428447D38CDA23CC3EE16D4B1699707972",
      INIT_60 => X"D071F037C0354F684846FCCF48BDA4748337E709043E2F4F060DDE1479BBA72B",
      INIT_61 => X"D3DBBD16BF231B009B55A53357995E1D2F18310FEB5BC7B8C66B51137D3B2A2A",
      INIT_62 => X"72137D4B28CEC7CC56FF4EBBDF11F8DC44B78C3B3B144F54CC426FDF5EA89D29",
      INIT_63 => X"BD293D94E8F34189471294358D1341ADAFCF8557B03652AEB33BA1E1968FA8A1",
      INIT_64 => X"82EDDEF00EA278386C9E768D5D5C142CFC1DF721258ACB8155E2E30402A9D87D",
      INIT_65 => X"C05C4D6E49B94AA4735ED183FDB95E46287EBE7436AE36885D21BFD43AA10637",
      INIT_66 => X"97679ACCB71796DE8A3383136C27CED9F0AD790CCF5D6F805996E21AEB22BE8C",
      INIT_67 => X"B50C840A28BA5AA35F19790A765430A0308811857D74222332FA1674C0F8CA36",
      INIT_68 => X"4B2A3A17AA8165F2E2DF6348093E817BB6CC56ED2CBD3A4FA50917BCA4BED8E1",
      INIT_69 => X"26C17BF10D6AB6B90F635EAAE3A18F354F5503E0A9E7459F6E71A29E2430A268",
      INIT_6A => X"37B046874E453AC7A693271EF26C27BDC8F2E54BA0CD4FDF3A2C61C71B3A0467",
      INIT_6B => X"9D158AB94C11C11AB56DBE62237D28D00E8EF9EB1E2DE3EDF5D8432235689ABB",
      INIT_6C => X"16C0467508BB5A911AA1E18446A07F5BE0E8DE9DB0E3F0845A40026D5FA63100",
      INIT_6D => X"C3A169BA6F33E32AB45CAD6337D6F93C49CC802E54CC427239325B5225A1A522",
      INIT_6E => X"72C5D37860684BB5724DD2DCF5FA7531EA39DC7CC6A6A6A45C8A1DC18435B3FD",
      INIT_6F => X"431D929DEB48703052735DBE4FCCE158CEED8044F54DF9C78106128449202820",
      INIT_70 => X"14798619EFB3629923BB1E07224A1A5FA4D48A94AC9F09C7A5822969204EC086",
      INIT_71 => X"D6F6BDDA4AB7F0B0D30502967C51F0247ACCB829CB5A936386DB1E2E087C78FC",
      INIT_72 => X"8874F8E10B241893614F08691DD17F951DA5F7D11E7BA49801CFBFBFAD67FE41",
      INIT_73 => X"19F3551B1309C911BD780F4FE3B767B06D4B169A84B00B13E43CE9DAEC1E3F40",
      INIT_74 => X"8862C3786F44E32AB46FF636EBD2A63357AD0222F91674D21B0F8A6CB23CE9C8",
      INIT_75 => X"C4B022F8EFC474BB4602BB1DF510392DA99999863E6CFEA265055F43CFB109B6",
      INIT_76 => X"CEEC817982895BB472503CD3F060E05D62FDBA862E8F4763B00D475D0E695CD8",
      INIT_77 => X"84E7CFFB4882881416396A56D9B1B9BF6FA7420EC94E6C01E9033E575E22C11B",
      INIT_78 => X"F6BEFC7D0F9EE9DB22AA328580E1832491A631FEDCA62C4AEEC7F3309DEA153E",
      INIT_79 => X"0342E7DFD7CC8DD68484836FE3EE3C99D4D854345667652D7E4674E5996F463D",
      INIT_7A => X"CB83AF1F9E0C34054BC45DC2F2A8B2ED170CAABD159D1478874F8E343F8F22E8",
      INIT_7B => X"1D7E242C353CFD67375A8EBE9A1DF5003930F14907F8091906BF11FC6E48873C",
      INIT_7C => X"09046507BA5BC7DC57261502BB1CD3FE295348E60B85310FDB840A3A047874F8",
      INIT_7D => X"6E3541AF0E6A82529935F1BC43945C78D6337D7200147C17D28E37BDF0FDA609",
      INIT_7E => X"5BEFD8F32E574BD9FE6701BB32846DAC2DCF60DCF3A2C730ECBA87642FB72C5E",
      INIT_7F => X"C032F9F10A01D34043AB45EF87DAD6481E060EF3A40FF149F6E6F92C6092C4D5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"63D1D6DA2A821908EBD2C12AEA5D6545EBDE2894F6D1F27BEBDE2AD6E8E5EC28",
      INITP_01 => X"CB6EA1741FB9157819D105B030375C63143ED9C1073891D5362529CD9494978B",
      INITP_02 => X"F5B7704C383BF1270A0F6D3AED75BB3611E96B205BB86F37E410E0933D84E7D3",
      INITP_03 => X"02FA5B5531A993E7D98BE70EAF41B7B3E50BB6A40D99C9031AE34A6173CBA4DB",
      INITP_04 => X"3CBEF7186EB629C7C6BD143FF7078C1E3339E1BD004CD09FFD7A2A271F3AB629",
      INITP_05 => X"4667A912F3469F6B9F324224FFCD69B4733181B6593A8B7681BF3482CEF2BB6C",
      INITP_06 => X"AE350A39608540894C3449A223C6C399986BECBB5E826CB920682E8900DBF995",
      INITP_07 => X"290150D9A1AD4361AB06B3417A031FF9530D7E85EFB3D2A9371ACD1C42095CF2",
      INITP_08 => X"6D27C880A9F0AE5525306A72BF99EA00953FB3F58D4965BB551C5117E9F0102B",
      INITP_09 => X"C6D6E0CA91CCB17B72DB009679FF28BB1A69F9371C99E6C4CB2E1967155A45DA",
      INITP_0A => X"01CB5B3FF83E2BE9F8DAB6006663CA1C7CD34E0E4A9605090ED5B872CA557C74",
      INITP_0B => X"8007252D4B559F571F0E4AA499256067FF8CB5B638E4B12883CD2D31FF8367E8",
      INITP_0C => X"63E07C6666701D58CF81E3324931F3583E03CCD295A60350F0071B5AAAA981AF",
      INITP_0D => X"9B9C3FFFFF8325B0273C00007FFC6D20CC78007C3C00654F98F00F8E31E072B0",
      INITP_0E => X"ADB2731C6324A9385B6671C78E3692CFB64E78F81E3349606CCC3C03FE1C9530",
      INITP_0F => X"5AB4B6DB6D4AD33E952DB64D92D552782B4936664CB55660D69B3333992554C7",
      INIT_00 => X"C1EEEA429EC8B384A3CA2058E124DFAABA082312296292AA214A8AA72A9F7E00",
      INIT_01 => X"3C70D97B5A7AE09091E79BB2352CA2A134684DF26AC823963C38AEC9B9B704EA",
      INIT_02 => X"344D316EA9AB66FBD19E822AFB4DCAEAB3D464A79FE7D01A057C08AD25F58D59",
      INIT_03 => X"3467D0714F6FD38382D88AA022188C88194B2DCF439EF56304F9687B6256966E",
      INIT_04 => X"8E6C0BF5CD5983696727BBB967F4CA062501615F4F424DEB8A496C3DF9639456",
      INIT_05 => X"1B4DB3532F4CAE5B58AA586AE8D9483FC9F4CE67D1206BCA5B3E98935E324EFA",
      INIT_06 => X"D5527FE017E01FE6838F004B869C96048FCF90BE583ACBD7248DD0ADBA13E4D1",
      INIT_07 => X"F2218421F9137119115D06128871D7C4446330BA145086CD44083F12B04F2E94",
      INIT_08 => X"10099840995856975713A450EE134D7A3CA21AD2BE9B598F39BE8958EBA50255",
      INIT_09 => X"B8E343DBAFC21BBDAEF3939602E03A1A8B9954CA0C2F476EBF5961FD5BB23D41",
      INIT_0A => X"4D9E69286DE252B1220A165861615B65019717E1F384023EE8E424625E00C169",
      INIT_0B => X"6E94EF814F5CAD472F6B01F8572872419F983B97BCBEB1AFD13600576661820C",
      INIT_0C => X"982306B3B3A4426F35D6D60EC0B256F5EF09D223B2B454AB31EE32048239F0B4",
      INIT_0D => X"14358914DADF27B895C54F3888477F398060E7232500C7937CA12327D7650801",
      INIT_0E => X"02AC87FE8ECB5F18E5E67329FB45E96A142E28D59975C55012DBB3CD8FF3705A",
      INIT_0F => X"ABC41194524D8B10E1037E579541630531F45A724BF88C1DC6A1CF73B7C7DA2C",
      INIT_10 => X"9E4F07282686E3F48FAF81660656B1E346CE25AF80220D96027BBC2951C006D5",
      INIT_11 => X"32448802B5A6D85013268F5680151FA5B455968430A90354B33B0B440E93069E",
      INIT_12 => X"7F22A154A4090C5090A6927FCA0F2C4EFA12D0BD86ABF899BAACB216C4D7406C",
      INIT_13 => X"AAB3EE5D05EA0E782B2D843649C6B41C09869E5ED617313A4976DFA3E7D49867",
      INIT_14 => X"B94073A533851878463C33212380AD4F3D7A2A7969897E58AF979F40543072DA",
      INIT_15 => X"141343A7431A308A2C1B5DF8F354246C3488730243451AD68D5852984D969F99",
      INIT_16 => X"63C09C3EFB2E44B408DEE6ECD195533FA6E0430510C39BBE708C1F5933DFFE2B",
      INIT_17 => X"6F6488E06E373D8615F01B9E7EC27195375F1A737838C42C86E96C2D4AE82C45",
      INIT_18 => X"91BB36422634C84829EC226D7D15052A648C647B0DCCA881DBA0FD8EE37C0FED",
      INIT_19 => X"BCA6BE088841366CE8ACC029EC109E9B130D95B57BF532433B30376CEBD54E7D",
      INIT_1A => X"574B60D1DBC4DB76F4C04E1BB19F7AD9494A35310F2A3F3B1AC7212B74BAAFC2",
      INIT_1B => X"FDDAE521923A1D3FA5534D9A3E42AA80CB95E6CB4F806B20B234BB603B6C1354",
      INIT_1C => X"CB85350B3E0AAF75ABA6C15DE0B137D4D984EDF639ECC9F3E3639B3DCF1CA416",
      INIT_1D => X"3000FD2B8B21F2FF4EE3C3F277579A4662F912B9F8DC73CAF3FE011146BA8BDA",
      INIT_1E => X"FE80CC0E722A6E7887DEC48160A79B73595D6C4362F6D15675AA138FF96880B6",
      INIT_1F => X"571A082675F9B5ADE460233498546EEEDB3D1C837B104F460295128A15CBC521",
      INIT_20 => X"04513FF3934941ABBAA093C873C3E0E5DFC05D5E3C2F27CA6A1499B016C110F5",
      INIT_21 => X"7327061351C1684A69C97061A2382A7D3863072BDB200699E801F5D5B6ACCF38",
      INIT_22 => X"EE0BA3D3BE8349336B155B60482E26395E764774789BF45F85E0C889823C91C3",
      INIT_23 => X"8329F8F41F7B0DD7DC21AA7A9807CEF37C6FD6B71C109BCBAA48B3FB3168B52F",
      INIT_24 => X"C9BE09C409F4A12FBB613E6AFBFE7966B02EA1ABCF6CB9C57EB11A758C50ECDB",
      INIT_25 => X"891FDEC8E028A3554069D3827BC35E54A9648C2944E415DF50725403900B8513",
      INIT_26 => X"A67B85D889B062B7C39D55FC9D3AD1519F8CD82A11004D32D23D7A929ED6A099",
      INIT_27 => X"850CB99195C82CC596A1EC794D6CDCA1C2432D8554A277DDDE86DFF8DD9E49F1",
      INIT_28 => X"8F4F241E50CA9FDE98DAB02233DF1CD6EA2B5A2528E7D550A415E14CA65CF936",
      INIT_29 => X"78EE8B503F5DA929DECCF7610F0649DEC911BBCF524CC6C85B885CE0212B0CD3",
      INIT_2A => X"9045F2A56B5165B3452557DFB9DF40C64CA79BDD17DDBA2896701D0CB7AD9942",
      INIT_2B => X"62C75204DFE61B811BEBF53CC491A70BC2D03B0941E807A6CB81D0C262BBD8C5",
      INIT_2C => X"B369FC78E650C141D5844D3027261CEF7D9C13A3FDC79F16B80C9DF7B57F144A",
      INIT_2D => X"449811B0766783CF4DFEE70B6D11FA2DAE82AE3724793F7B347441A5A854B3CF",
      INIT_2E => X"00C24A9FCAD1BB8E4DF991106E9E8B1E36A947D612AF5AB86A114DC62B38BC96",
      INIT_2F => X"1E62C85304DEE2147508D0D00C8541438F2A175CFE03704B9B67B68FFAFFA7F9",
      INIT_30 => X"7D59E3231DD9589EAD831C737C2A69203176C4E8A6BFECE356F87D9F1DC36BFB",
      INIT_31 => X"F12478EF8A4D39509509B08DA1F2815269CA797BD3889E1B045F32855DC1B84A",
      INIT_32 => X"3232CD08E66C9B73F51EE84B3DAF8DC02CAF22571D3D7C9B5D80CA00F17468BC",
      INIT_33 => X"BFE021830AB68985AD0389423057B95A3D65D796A60DCEEE725FBB8CD69FEEC7",
      INIT_34 => X"21520C52278D840C22C3E98A9C0FD2CEEA0600B1EE884D0A8C9D0DAE59EB4E70",
      INIT_35 => X"8695C4128318D2B4BFF65BF1B9B6EC5D0CFD32B0799301C7E96C55A7699E4C76",
      INIT_36 => X"50BDA305E23D14662F6C1420832F141C30340A90A114C07A176D53A4400CF5EF",
      INIT_37 => X"4946619CF77516DDCCE5299B3D121C5EDA938DCB4F1E3BA96C8802DC1BC2D659",
      INIT_38 => X"C1769521187B487D160E5DFBDCF22E7CC8F8F299CA66494F5333CF07C1E96D45",
      INIT_39 => X"07F2FB2166CD5602D5CFF342BF6B4A5DA72AEAE92AB07E97FEB8C62CED0D8F75",
      INIT_3A => X"767EE3A7C8461E4DD0A0B70A903CFFC7811873790E167103AC51D6211EBBECA8",
      INIT_3B => X"C19A90A2D2219224DBB7BAE73EC3775C75C44B0D0C4BCC93A2FCA39AE4847ACA",
      INIT_3C => X"70D68D97F19B91D05518133D8CF467D52E5D4EEA1AC4D023A53ED65AB7E0C96D",
      INIT_3D => X"773F22203A73CB43DE9C808ABD1BA55E4661B137F6F128A05A589C290226995C",
      INIT_3E => X"B17E94F091779D019D6B6583BA004884A4974BACA5220C4ED286542E04CA7707",
      INIT_3F => X"2BE1B19BA0C20260DF80452E3D74D6621C041E6AECA394BF27CDB3DB47F7EE2C",
      INIT_40 => X"3977F5B0A6D73ED79F8FA0CB074987B2BE9A388570E6D52CD6C5E83092047EFD",
      INIT_41 => X"DC813E14040F377CE0640AD2BED0096BF6AE93A8ED6410F20B5CE9B0B5F87939",
      INIT_42 => X"06C0B0D52DB66D4E5378B70760BA0942583FE74241D3E97361A73501FF2978E8",
      INIT_43 => X"8B1FC98C675C6C98E249D078422F4178D86012F0FB359F3A07083FAB4E283A84",
      INIT_44 => X"1A57C35D2311265DB11E9C26B43DB717546131B8E7B20AE22EE0EE4FF8E40D70",
      INIT_45 => X"39BB5302C9A8A1B5E32F9820C9927D8DC01A9B45181640981DD2B6CB1189330E",
      INIT_46 => X"733C2D4583E363FEB075451CF2BF7A1A95E0F1BC35510341FE31D1D433EAF24B",
      INIT_47 => X"E557DD792BF5D7D2E71763CC54FAC0A8B2DF30A74509F70D4DB94F12001B62D5",
      INIT_48 => X"106CEB8B4B281E2A4873A6DB0A2E3E31FF9F072C0486A75D9E63A15473FBE736",
      INIT_49 => X"92F266EF8E420DF1ED02327DE4680ACBACAED218810FC29A99BE0B7F1BDEC8D9",
      INIT_4A => X"EFE6FA2B77DA52DB7211B455EF7AEF487C8354E6312BCC0BE0432D9980DFB3FA",
      INIT_4B => X"3E8DF066F1914612F5F0043179DD5CF8B1898098CF28A34000E3E91360D16419",
      INIT_4C => X"10A7592302F6F90A2444648091937E4CF674BFCF9C1E4E2499A747752C682666",
      INIT_4D => X"EA297ADE56E1813600E2DBEC1558B52DC1703D272F559AFF8327EBCED1F43594",
      INIT_4E => X"70AF046EEA760EB15904AD4FE66BD92B595D30CC29410D86A76AC9C04C69154E",
      INIT_4F => X"96C60658BC33BE5D10D8B7ACB8DC186DDC6408C6A096A8D7228A0FB06D463A48",
      INIT_50 => X"0DFAFA0B2A568CC9094A86BAE0F5F3D4922991C5BF78EB13E9698F57BCBE598D",
      INIT_51 => X"446393D32589FE8723D49872626784B70266E17624ECCDC8DD0C55B733C77235",
      INIT_52 => X"E78737F5BF926E4D2E0CE5B47624BC3892C6CFA647ACD0AF43897C195D47D302",
      INIT_53 => X"F303225190E142B63CD4803F13FCF90C3574CA37BB5609D3B5AEBEE52275DD58",
      INIT_54 => X"FA53B829A426AD37C045C3379CEE2A4A4A25D75CADC7A5439CAD73EB12E66690",
      INIT_55 => X"A3A4B3D1FF3C8AE959DA6E14CD99796C7491C20964D55CF7A86E49373A5078B1",
      INIT_56 => X"465C7CA6D70E4782BAEE19394A482FFDAB379CD5DFB655B9DDC05EB4C182F61D",
      INIT_57 => X"55474654709CD6217BE763F08F4003D8C1BCCAEC216AC635B74DF5AE7A56423D",
      INIT_58 => X"C89F7F675444372817FFDEB17627C345AAEE0C03CD67CEFDF4AD275F55056F92",
      INIT_59 => X"0AECDCDAE5FF275EA4F95ED45AF097501AF5E2E1F113478CE249C149E1873BFB",
      INIT_5A => X"7E1BBF6917C77726D0730D9A1884DB193B3D1DD767CBFF00CC60BAD8B85ABBDB",
      INIT_5B => X"C09576635E667CA0D21261C02DAA37D3803D09E6D4D1DEFB2864AE076DE160EA",
      INIT_5C => X"67CD39AA1D910575E0449EEB2A566E6E531AC144A0D3DAB157CA080EDB6FC7E5",
      INIT_5D => X"794012F0DBD2D6E706326CB40A6EE163F49341FEC9A48D84899BBBE71F63B007",
      INIT_5E => X"80B3EC2764A1DB12446D8C9FA395733BE97BEE3F6C73500287DCFFF0AC3485A0",
      INIT_5F => X"35EEB2815C43363541597EB1F03D97FF75F88826D28B512403EFE6E8F50B2B52",
      INIT_60 => X"C7CCD4DDE8F1F7FAF5E9D3AF7E3BE478F45599BEC09F57E74D8793701E9AE5FE",
      INIT_61 => X"F39F5516E2B89B88828798B6E01658A7036BDF60EE872CDC985F2F0AEEDACDC8",
      INIT_62 => X"3C14EFCAA57F5526F1B36B16B340BA1F6DA1BBB6924DE3559FC0B7832396DBF2",
      INIT_63 => X"B554FCAF6C3305E2CABCBAC4D9F9245C9EED46AB1B961CAC46E9964B08CD9767",
      INIT_64 => X"DC8B3BEB9B48F19532C751CF3F9FEC264B574920D972EA40717C601DB01A596F",
      INIT_65 => X"7A0CA74CFBB3754218F9E5DBDBE6FC1C477DBD075BBA21920C8F19AB44E38730",
      INIT_66 => X"A52DB63FC549C943B62080D41A51778A886F3EF28B07639FBAB18432BA1C576B",
      INIT_67 => X"43C856EE8E38EBA86E3E17FAE7DEDFE9FE1C4374ADF03C8FEB4EB8299F1B9B1F",
      INIT_68 => X"96FA5EC12280D92C78BBF422425354421DE39127A303466B715619BB3993CADC",
      INIT_69 => X"0E880A9427C36714CA895223FDE1CDC3C1C8D8F1113A6AA2E12772C31A74D233",
      INIT_6A => X"ADEF3171AFE91E4D7594A9B3B09F7D4B05AC3DB6185F8B9B8E6318AD2276A8B9",
      INIT_6B => X"DE4CC13FC553E9872EDD94541DEDC7A891837C7E8696ADCAEE18467AB2ED2B6C",
      INIT_6C => X"E90C2D4D698296A4AAA89C856130EF9E3BC53B9BE4142C290AD078036FBDECFB",
      INIT_6D => X"B1147EEF68E871019938E08F4605CB996F4C301B0C0503081120344B6785A5C7",
      INIT_6E => X"484D505150493E2D14F3C8925102A538BA2A86CF011D210DDE9633B419618C9B",
      INIT_6F => X"88E03EA41084FF810A9B33D27926DB965922F1C7A3856C594A403A37373A3E43",
      INIT_70 => X"C9B2997E5F3C14E6B0722BD97C129A137CD41A4D6B73664105B042BA185B8391",
      INIT_71 => X"63B0035DBE25930883068F1EB552F59F4F05C1834A17E8BE9977583C230BF5DF",
      INIT_72 => X"6A3905D0965916CC7C23C256DF5CCB2D7FC1F1101B12F5C178179F0F67A5CBD8",
      INIT_73 => X"4284CD1C71CC2D950378F273FA871AB352F69F4E02BA7637FBC38D5A28F8C999",
      INIT_74 => X"29E09446F39C40DE7503890576DC3580BDEB08140EF5C98832C746AF003B5E6A",
      INIT_75 => X"255D9BDF2978CE298BF25ED149C74AD361F48B28C86D16C27224D88F47FFB871",
      INIT_76 => X"07A744DE7406921998107FE43F90D40B344F5A553F17DD902FBB3193DF163742",
      INIT_77 => X"0C3A6EA8E62B75C41973D337A11185FE7CFE85109E31C760FB9939DB7D20C366",
      INIT_78 => X"018B139717930A7AE446A0F13874A4C9E0E9E4CFAA752FD66BED5CB8FF32515B",
      INIT_79 => X"F71C4675AAE32265AEFC4FA60364CA34A2158B068304880F9823AF3DCB59E875",
      INIT_7A => X"168CFF6FDB42A50156A5EB285C86A4B7BDB7A27F4D0BB956E15BC3195B8BA8B2",
      INIT_7B => X"E602224872A1D50D4A8CD31E6DC11974D4389F0977E75ACF46BF39B42FAA259E",
      INIT_7C => X"46A90965BE1261ABED295D88AAC3D0D3CAB4916122D5780B8E0162B2F11D3841",
      INIT_7D => X"D9EC031F40658EBCEE245F9DE02772C01267BF1A78D93CA0076ED740A9127AE1",
      INIT_7E => X"8EDF2D78BF013E76A7D1F40E2028271A03DFAF7328D069F46FDA3581BBE5FF07",
      INIT_7F => X"D0DBE9FC132E4D7098C3F2255C96D4165AA1EC3988D92D82D82F87DF378FE63B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"55556AB555569980AAA55A952AAB4CE055AA5294A555A678A95296D2D2AA923F",
      INITP_01 => X"D4AAD555AB49B9E02A555555AAD2670F554AAB554AB498E0AAAAAAB5552B663F",
      INITP_02 => X"B4B4A5296DB3387F6B4AD4A52DB231F094A54A95AD2667806B56AB55A96CCC3F",
      INITP_03 => X"64925B6C9B338F00DB6925B6D9318F00249692D249918E034B6B4B4B6D939C1F",
      INITP_04 => X"D9B264C999CE3C00364D9366CCC71E004D924DB366630F00926DB6C933338F00",
      INITP_05 => X"66666666318F0FE0CCD999999CE3C3FF3332666C6630E07F66CD9933331C780F",
      INITP_06 => X"198CC6738E3C3F806333998C638783FFCCC6667318E1F01F9999999CC63C3E00",
      INITP_07 => X"8E739C71C787C03F39CE738E38F07F006319CE718F1F03FFCE67398E71E1F000",
      INITP_08 => X"C71C71C78783F0009C71CE1C787C0FFF39C638E38787E000E31CE31C38781FFF",
      INITP_09 => X"E38F1E3C3E0FF0008E3C70E1E0F80FFF3C71C78F0F07F80071C71C78F0FC07FF",
      INITP_0A => X"E3C38783E0FE001F8F0E1E1E0F80FFFF1C3870F0F81FC00070E3C38783E01FFF",
      INITP_0B => X"C3C3E1F07E01FFFF0F0F0783E07FC0003C3C3C1F07E007FF70F0F0F07E07FE00",
      INITP_0C => X"87C1E07C07F800071F0F83E07E00FFFF7C3E1F07E03FF000F0F0783E07F8007F",
      INITP_0D => X"1F83E07F01FFC0007C1F83F01FE0001FF07C1F81FC01FFFFC1F07C0FC07FF000",
      INITP_0E => X"7C0FC07F007FFF00F03E03F00FFC0000C0F81F80FF0007FF07E0FC0FF007FFFF",
      INITP_0F => X"E07F01FE007FFFFF81F80FE00FFF000007E07F00FF80000F1F03F80FF001FFFF",
      INIT_00 => X"EF2F6CA6DC0E3A61829CAEB9BCB5A58B6635F9B15CFA8A0C7FE43A81B8DFF7FF",
      INIT_01 => X"CCCED4DDEBFD122C49698EB5E10F4175ADE72463A5E82C72BA014A92DA2168AC",
      INIT_02 => X"6697C4EE1436536A7B868A867B664921F0B46C19BA4FD651BD1C6DAFE3081F26",
      INIT_03 => X"CBC5C3C4C9D1DEED0017304D6D91B7DF0B38689ACE043B73ABE41E5790C8FF34",
      INIT_04 => X"F416344F67798790939086745B3A10DC9F5806A941CD4DC0267FCB0A3B5E737A",
      INIT_05 => X"CFC1B7B0ACACAFB5BECBDBED031B36537394B8DE052D5781ACD8032E5882AAD0",
      INIT_06 => X"97ABBBC8D1D6D7D2C7B7A0815C2EF9BA7220C55FEE72EA57B70B538EBCDDF0F7",
      INIT_07 => X"D7C2AFA0948B868383868C95A0AEBED0E5FB132D4864819EBCDBF916334F6981",
      INIT_08 => X"4E555858544C3F2E16F9D6AC7B4201B8660BA638BF3BAD136EBE01396483969C",
      INIT_09 => X"E3C6AC95817062574E48454445494F57616C798796A7B8C9DBEDFE0F1F2D3A46",
      INIT_0A => X"19130AFDEDD9C0A27F5728F3B77328D57A16A932B22793F34994D408314E6066",
      INIT_0B => X"F3CFAE90745B4531201105FBF3EDE9E7E6E7E9EDF1F6FC02080D13171B1D1E1D",
      INIT_0C => X"F7E5D0B89C7C582F01CD94540EC06C10AC3FCA4CC53499F5468DC9FA213C4D52",
      INIT_0D => X"07DCB48F6B4B2D11F8E0CBB8A8988B7F756C645D57514C47423C362F271E1306",
      INIT_0E => X"E6C9A9865F3405D2995B18CE7F28CB66FA860984F65FBF1662A5DE0D314B5B60",
      INIT_0F => X"1FEEBF9268401AF7D6B6997E644C35200DFAE8D8C7B8A89889796856432F1901",
      INIT_10 => X"E7BF95673601C88B4801B46109A944D763E764D844A803559DDC123E6179888D",
      INIT_11 => X"3C04CE9B693A0DE2B9926D4A2807E8CAAE92775D432910F6DDC2A78B6E4F2E0C",
      INIT_12 => X"F8C7935B20E29F580CBC660BAA43D561E563D948AE0C62B0F530638DAEC5D3D8",
      INIT_13 => X"5C1EE1A8703A06D4A375481DF3CAA37C57320FEBC8A683603D19F4CEA77E5427",
      INIT_14 => X"1ADFA1601CD58939E58C2ECA61F37E0280F868D0328BDC2667A0D0F8162D3A3E",
      INIT_15 => X"803BF9B97B3E03CA935D29F6C594653609DCB084582D01D5A87B4D1EEEBC8852",
      INIT_16 => X"4A06C0762AD9852DD1700A9F2FB93DBB32A40E71CE2270B5F329577C99AEBBBF",
      INIT_17 => X"A85E15CF8A4806C7894C10D69D662FF8C38E5A26F2BE8A5520EAB37B4207CA8B",
      INIT_18 => X"893DEE9D48EF9333CF67F98710931189FA66CB2981D21B5D98CBF61A35495559",
      INIT_19 => X"D38436E99F560EC88440FEBD7D3E00C285490DD195591CE0A26425E4A35F1AD3",
      INIT_1A => X"D6822CD27616B24BDF70FB820582F96BD73E9EF74B97DD1B5384ADCFE9FC070B",
      INIT_1B => X"03AE5A08B8691BCF843AF2AA631DD8934F0BC88441FDB9752FE9A25A10C47728",
      INIT_1C => X"31D67817B34CE173008A0F900C83F561C82985DA2972B4F025537A9AB3C5D0D3",
      INIT_1D => X"36DC832BD5812DDB8A3AEB9D5003B76C21D68B41F6AB5F13C7792ADA8936E18A",
      INIT_1E => X"9937D169FF911FAA31B534AE2596026ACC287FD11C61A0D90B375C7A92A3ADB1",
      INIT_1F => X"6D0DAF53F79D44EC953FEA9643F09D4BFAA85705B4620FBC6813BD660EB357F9",
      INIT_20 => X"0EA438CA58E46CF172EF69DE4EBA2284E23A8DDA22639FD5052F526F8696A0A3",
      INIT_21 => X"A743E07E1EBE6002A64AEF953CE38A32DA822AD27A21C86E13B85BFD9D3CD975",
      INIT_22 => X"8E1EAC37C045C746C139AD1D88EF52B0095DACF53A78B1E5123A5B778D9CA5A8",
      INIT_23 => X"E57C14AE48E4801DBB5AFA9A3BDC7D1FC16305A748E98929C866029E38D067FB",
      INIT_24 => X"1AA42CB134B330A91F91006BD13492EB4090DC22639FD50631577791A6B4BDC0",
      INIT_25 => X"27B94DE1770DA53DD66F0AA43FDB7713AF4BE7831EB953ED851DB449DD6FFF8E",
      INIT_26 => X"B136B837B42EA5198AF761C72987E13687D41C5F9DD609386185A4BDD0DEE7EA",
      INIT_27 => X"6CFA8919AA3BCE61F58A1FB44AE0770DA43AD066FC9125B94CDD6EFD8B17A22B",
      INIT_28 => X"53D24FC941B62897026BD0318FE93F90DE276BABE61C4E7AA2C4E1F90C192124",
      INIT_29 => X"B53EC954E16EFC8A19A939C95AEB7C0D9F30C051E171FF8D1BA732BB43CA4FD2",
      INIT_2A => X"FF79F166D848B62087EB4CA90258AAF84288C9063F73A2CCF2132E4557646B6E",
      INIT_2B => X"00860C941CA42DB742CD58E46FFC8814A02CB743CD58E16AF278FE8205860684",
      INIT_2C => X"B62A9D0D7BE74FB51877D42D83D5236EB4F73570A6D7042D51708AA0B1BDC5C7",
      INIT_2D => X"50D153D75ADF64E96FF57C038A129920A72EB53BC146CA4ED052D252CF4BC63F",
      INIT_2E => X"75E654BF298FF455B41068BD0F5EA9F03473AFE71A4A759BBEDCF50A1A252C2F",
      INIT_2F => X"A2209E1D9D1D9E1FA123A527AA2DB032B537B93ABB3BBB39B734AF29A21A8F03",
      INIT_30 => X"3EAA147BE043A3005BB30859A8F33B7FC0FD366B9CC9F31838556D81909BA2A4",
      INIT_31 => X"F872EC67E35FDC59D755D351CF4DCC4AC845C33FBC37B22CA51D94097EF062D1",
      INIT_32 => X"1078DD40A1005CB60D61B2004C94D81A5892C8FB2A567DA0C0DBF205141F2527",
      INIT_33 => X"50C73EB52DA61E98118B057FF973ED67E05AD24BC33AB0269A0E80F161CF3CA7",
      INIT_34 => X"EB4EB00F6CC71F75C91967B2FA3F81C0FB336798C5EE1436546E8496A4AEB4B6",
      INIT_35 => X"AC1F93067BEF64DA50C53BB1279D1389FE74E85CD043B526960674E14CB61F86",
      INIT_36 => X"CE2D8BE64097EC3E8EDC266EB3F63571A9DF11406B92B6D7F30C2233404A5052",
      INIT_37 => X"0B7BEB5BCC3DAE20920476E95BCD3FB022930474E352C02D99056FD73FA50A6D",
      INIT_38 => X"B9146EC61C70C1115DA8EF3477B6F22C6296C6F21C4264839FB6CBDBE8F1F7F9",
      INIT_39 => X"6DD946B3208EFC6AD847B52492016FDD4BB82491FC67D13BA30A70D5399BFC5B",
      INIT_3A => X"AB035AAE0151A0EC367DC2044380BAF1255785AFD7FB1C3A546B7F8F9BA4A9AB",
      INIT_3B => X"D23BA40E78E34DB8238EF964CF39A40E78E24BB31B82E84EB31679DA3A98F551",
      INIT_3C => X"A5FA4D9EEE3B86CF165B9DDC19548BC0F2214D779DBFDFFC152B3D4D58616668",
      INIT_3D => X"3AA0066DD33BA20971D940A80F76DE44AB1176DB3FA30667C82887E5419DF64E",
      INIT_3E => X"A6F84896E22D75BBFF4181BEF8306698C8F620476C8DACC7DFF4061520282D2F",
      INIT_3F => X"A4076ACE3296FA5EC3278CF054B81C7FE244A60869C92887E4419CF750A7FE53",
      INIT_40 => X"AEFD4A95DE266CAFF1306DA7E0154979A8D3FC214464829CB3C7D8E6F1F9FEFF",
      INIT_41 => X"1172D23393F556B7187ADB3C9DFD5EBE1E7DDC3A97F450AB065FB70E64B90C5E",
      INIT_42 => X"BD08539BE2276AAAE9266199CF0334638FB9E0042645617A90A3B4C1CCD3D8D9",
      INIT_43 => X"81DF3C9AF856B51371CF2E8CEA47A5025EBA1671CB257ED62D83D82C7FD0216F",
      INIT_44 => X"D21B62A8EC2E6FADEA245D93C7F828557FA7CDF0102D4860768898A5AFB6BBBC",
      INIT_45 => X"F44FAA0560BB1772CE2984DF3A95EF49A3FC54AC045AB00559ACFF509FEE3B87",
      INIT_46 => X"ED3378BBFD3D7BB7F12A6094C6F6234E779EC2E3021F3850647685919BA2A6A8",
      INIT_47 => X"69C11A72CB237CD52D86DE378FE73E95EC4298ED4195E83A8BDB2B79C6125CA5",
      INIT_48 => X"0E5295D514528EC800366A9CCCFA2650779CBEDFFC1831475B6C7A868F969A9B",
      INIT_49 => X"E1378CE2388EE43B91E63C92E73C91E5398CDF3183D42473C20F5CA7F23B83C9",
      INIT_4A => X"3677B7F5326DA7DF15497BABDA0630587EA1C3E2FE183046596977838C929697",
      INIT_4B => X"5BAF0255A9FC50A3F74A9DF04395E7398ADB2B7AC91865B2FD4892DB2369AFF3",
      INIT_4C => X"62A2DF1B568FC7FC306293C1EE1841688CAECEEC0721384C5E6E7C878F95999A",
      INIT_4D => X"D8297ACB1C6DBE0F60B10252A2F24190DF2D7BC81460ABF53E86CE14599DE022",
      INIT_4E => X"95D20D4780B7EC205282B1DE0932597EA1C2E0FD1830465A6B7B87929AA0A4A5",
      INIT_4F => X"57A6F54392E1307ECD1B69B705529FEC3883CF1963ACF53C83C90E5295D71757",
      INIT_50 => X"CC074078AFE417497AA8D5002A51779ABCDCFA152F465B6E7F8E9AA4ACB2B5B7",
      INIT_51 => X"D92572BE0B57A4F03C88D4206BB6004B94DE266EB6FD4388CD105394D5155390",
      INIT_52 => X"094179AFE4174879A7D4FF2951779BBDDEFC19344C6377899AA8B4BEC5CBCECF",
      INIT_53 => X"5DA7F13C86D01A65AFF8428BD41D65ADF53B82C80D5195D81A5C9CDC1A5794CF",
      INIT_54 => X"4A81B6EB1D4F7FADDA062F577EA2C5E606233F58708699ABBBC8D4DDE5EAEDEE",
      INIT_55 => X"E32B73BC044C94DC246BB3FA4187CD13589DE12568AAEC2C6CACEA27649FD912",
      INIT_56 => X"91C5F92B5C8CBAE7133C658BB0D4F51533506A839AAFC2D3E2EFFA030A0F1213",
      INIT_57 => X"6BB1F83E84CA10569CE1276CB0F5397CBF024485C6064685C3003C77B2EB235B",
      INIT_58 => X"DB0F4071A0CEFB2650799FC5E80B2B4A67829CB4CADEF0000F1B262F363B3E3F",
      INIT_59 => X"F63A7EC3074B8FD3175A9DE02365A7E92A6AAAEA2867A4E11D5892CC043B72A7",
      INIT_5A => X"2B5C8CBBE916416A93BADF0326476684A0BAD3EAFF122434424E5861676C6F70",
      INIT_5B => X"82C5074A8CCE105294D5175898D9195897D614518ECA06417BB4EC245A90C5F8",
      INIT_5C => X"7EAEDD0A36618BB3DA0024476888A6C3DEF70F253A4C5D6D7A8690989EA3A5A6",
      INIT_5D => X"115292D3135494D4145493D2114F8DCB084581BCF7326BA4DC144A80B5E91C4E",
      INIT_5E => X"D604315D88B2DA01264B6E8FAFCEEB07213A51667A8C9CABB8C3CDD5DBDFE2E3",
      INIT_5F => X"A2E1205E9DDC1A5896D4124F8CC905417CB7F12B649CD40B4277ACE0134677A7",
      INIT_60 => X"325F8AB5DE062D53779ABCDCFC193550698197ACBFD0E0EEFB060F161C212324",
      INIT_61 => X"3572AFEC2966A3DF1B5793CF0A457FB9F32C649CD40A4176ABDF124476A6D604",
      INIT_62 => X"92BDE710385F85A9CCEE0F2E4C69849EB6CDE2F609192936434D565D6367696A",
      INIT_63 => X"C905407CB7F22D68A3DD17518AC4FC356CA4DB11477CB0E417497BACDB0B3966",
      INIT_64 => X"F61F487096BCE00426466684A1BDD7F0081E3245576776838F99A2A9AEB2B5B6",
      INIT_65 => X"609AD40E4781BAF42D659ED60E457CB3E91F5488BDF0235587B7E71745729FCB",
      INIT_66 => X"5D85ADD3F91D406283A3C1DFFB152F475D738799AABAC8D5E0EAF3F9FF020506",
      INIT_67 => X"F93169A2DA124A81B9F0275D93C9FF34689CD003366799C9F9295785B2DE0934",
      INIT_68 => X"C8EF153A5F82A4C5E403213D58728AA2B8CCE0F102111F2B3640484E5357595A",
      INIT_69 => X"93CA01386EA5DB11477CB2E71B5084B7EA1D4F80B1E212416F9DCAF7224D77A0",
      INIT_6A => X"365C81A5C8EA0B2B4A67849FB9D2EA01162A3D4E5E6C7A869099A1A8ADB0B2B3",
      INIT_6B => X"2F659AD0053A6EA3D70B3F73A6D90B3D6FA0D101305F8EBBE815416C96BFE80F",
      INIT_6C => X"A8CDF01335567695B3CFEB051F374E64788C9EAEBECCD9E4EFF7FF050A0D0F10",
      INIT_6D => X"CD0135699DD104376A9DCF01336495C6F6265584B2DF0C396490BAE40C355C82",
      INIT_6E => X"1D406385A6C6E5021F3B566F889FB6CBDEF10313222F3C47515961676B6F7171",
      INIT_6F => X"6DA0D20537699BCDFF306192C2F2225180AEDC0936628EB9E30D365F86ADD3F8",
      INIT_70 => X"95B8D9FA1A3956738FAAC4DDF50B2135485A6B7B8997A3AEB7BFC6CCD1D4D6D6",
      INIT_71 => X"0E4071A2D304356596C5F5245382B0DE0C396591BDE8123C658EB5DD03294E72",
      INIT_72 => X"1032527291AFCCE8031D364E657B90A3B6C7D8E7F5020D18212930353A3D3F3F",
      INIT_73 => X"B2E2124271A1D0FF2E5D8BB9E714416E9AC6F11C467099C1E911375D83A7CBEE",
      INIT_74 => X"8FAFCFED0B28445F7A93ABC2D9EE02152738485664707C868F969DA2A7AAABAC",
      INIT_75 => X"5685B4E3113F6E9BC9F624507DA9D5002B557FA9D2FA224A7097BCE105294B6D",
      INIT_76 => X"102F4E6C88A5C0DAF40C233A5064788A9CACBBC9D7E3EDF700070E13171A1C1C",
      INIT_77 => X"FD2A5885B3E00D396692BEE9143F6A94BEE710386087AED4FA1F44678AADCFF0",
      INIT_78 => X"94B2D0ED09243E5871889FB5CADEF102132332404D58636C757C82878B8E8F90",
      INIT_79 => X"A5D1FE2A5682AED9042F5A84AED8012A537BA3CAF1173D6286AACEF012345474",
      INIT_7A => X"1A3855718CA6C0D9F1081E33475A6D7E8E9EACB9C6D1DBE4ECF4F9FE02050707",
      INIT_7B => X"4E79A5D0FB26507AA5CEF8214A739BC3EA11385E83A9CDF115385A7C9DBDDDFC",
      INIT_7C => X"A4C0DCF7122C445C738A9FB4C7DAECFD0C1B2936424D5760686E74797D7F8181",
      INIT_7D => X"F9234D77A1CBF41E476F98C0E80F365D83A9CFF4193D6083A6C8E90A2A496886",
      INIT_7E => X"304B67819BB3CBE3F90F24374A5D6E7E8D9CA9B6C1CCD6DEE6EDF2F7FAFDFEFF",
      INIT_7F => X"A5CFF82149729AC3EB123A6187AED4FA1F44688CB0D3F517395A7A9AB9D8F613",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000FF872FAD00000000FF87664F00000000FF87654100000000FF87614A",
      INITP_01 => X"000000007FC19A7C00000000FFC394D700000000FFC3338800000000FF8328D2",
      INITP_02 => X"000000003FF07198000000007FE0E64E000000007FE0C4AC000000007FE1C92B",
      INITP_03 => X"000000000FFE07C0000000001FFC0F07000000001FF81C3F000000003FF838E0",
      INITP_04 => X"0000000003FFF0000000000007FFC00F0000000007FF807F000000000FFF01FF",
      INITP_05 => X"00000000003FFFFF00000000007FFFE00000000000FFFF000000000001FFF800",
      INITP_06 => X"000000000001FFFF000000000007FFFF00000000000FFFFF00000000001FFFFF",
      INITP_07 => X"000000000000007F00000000000007FF0000000000001FFF0000000000007FFF",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0A1C30475F7B9ABDE4114581C61777E9731CEDF547045EA772D4129D5075D500",
      INIT_01 => X"40424447494C4E5154575B5E62666A6F74797E848A9198A0A8B1BBC5D1DDEBFA",
      INIT_02 => X"0A1C30465F7A99BCE310447FC41574E56E15E4E836EB376A0A148AF33E9C72FA",
      INIT_03 => X"40424447494C4E5154575B5E62666A6F74797E848A9198A0A8B1BBC5D1DDEBFA",
      INIT_04 => X"091B2F455D7997BAE10D407ABE0D6BDA6002CAC504A2CABCE90F9327359C59FE",
      INIT_05 => X"40424447494C4E5154575B5E62666A6F73787E848A91989FA8B1BAC5D0DDEAF9",
      INIT_06 => X"081A2D435B7694B6DC083A73B5025CC848E3A18CB53223BB4A4A8329D364BCFF",
      INIT_07 => X"40424447494C4E5154575B5E62666A6E73787E838A90979FA7B0BAC4CFDCE9F8",
      INIT_08 => X"06182B40587290B1D6013168A8F249AF28BA6B4351A456896F4D7E673A5645FF",
      INIT_09 => X"40424446494B4E5154575A5E62656A6E73787D838990979EA6AFB9C3CEDAE8F6",
      INIT_0A => X"0415283D546D8AAACFF8265B98DF319102892BEEDE0677469076198699BAC251",
      INIT_0B => X"40424446494B4E5154575A5D6165696E72777D82888F969DA5AEB8C2CDD9E6F4",
      INIT_0C => X"011224384F6884A3C6ED194C86C8156ED752E4926360940AD1F47B595F2F3CFF",
      INIT_0D => X"40424446484B4E5053565A5D6165696D72777C82888E959CA4ADB6C0CBD7E4F2",
      INIT_0E => X"FE0E203349617C9ABBE10B3B71B0F749A9189A32E7BCB9E341D3977B5C022892",
      INIT_0F => X"3F414446484B4D505356595D6064686D71767B81878D949BA3ABB4BEC9D4E1EF",
      INIT_10 => X"FA0A1B2E435A7490B0D4FC295C95D72278DB4ED36D1FEDD9E50E4E95CCD181BF",
      INIT_11 => X"3F414346484A4D505356595C6064686C70757A80868C939AA1AAB3BCC7D2DEEB",
      INIT_12 => X"F60516283C536B86A4C6EB15447AB6FA479F0376F88C33EEBC997E6131DA4A71",
      INIT_13 => X"3F414345484A4D4F5255585C5F63676B7074797F848B9198A0A8B0BAC4CFDBE8",
      INIT_14 => X"F1001022354A627B98B7DA012D5D94D11664BB1D8B068D21C0660DAE3EB0FA14",
      INIT_15 => X"3F414345474A4C4F5255585B5E62666A6F73787E838990969EA6AEB7C1CCD7E4",
      INIT_16 => X"EDFB0A1B2D4258708BA8C8EC144172A9E62A76CA278CFA6FEB69E55AC00F4254",
      INIT_17 => X"3E40424447494C4E5154575A5E6165696E72777C82888E959CA3ACB5BEC8D4E0",
      INIT_18 => X"E8F5041426394D647D98B7D8FC255182B8F4357DCB1E78D63697F54B95CFF3FF",
      INIT_19 => X"3E40424446494B4E5053565A5D6164686D71767B80868C939AA1A9B2BBC5D0DB",
      INIT_1A => X"E3F0FE0D1D2F43586F89A5C3E409315C8CC0F93677BD06519EE93172A9D3EDF6",
      INIT_1B => X"3D3F414446484B4D505356595C6063676B7074797F848A91979FA6AFB8C1CCD7",
      INIT_1C => X"DDEAF7061526384C627993AFCDEE12386290C0F42C65A1DE1B578EC0EA0A1D24",
      INIT_1D => X"3D3F414345484A4C4F5255585B5F62666A6E73787D82888E959CA4ACB4BDC7D2",
      INIT_1E => X"D8E4F0FE0D1D2E40546A819BB6D4F4163B638DB9E818497BACDB072E4E66757A",
      INIT_1F => X"3D3F41434547494C4E5154575A5E6165696D72767B81868C9399A1A8B1B9C3CD",
      INIT_20 => X"D3DEEAF604132334475B7087A0BBD7F616395D83ABD3FC254D7395B4CDE0ECEF",
      INIT_21 => X"3C3E40424446494B4E505356595D6064686C7075797F848A90979DA5ADB5BEC8",
      INIT_22 => X"CDD8E3EFFC0A19293A4C60758BA3BDD8F41232527496B8DAFA19354D6170797C",
      INIT_23 => X"3C3E3F414446484A4D505255585C5F62666A6E73787D82878D949AA1A9B1BAC3",
      INIT_24 => X"C7D1DCE7F4000E1D2D3E5063778CA3BBD4EF0A26425F7C98B3CCE3F60612191C",
      INIT_25 => X"3B3D3F414345474A4C4F5154575A5E6165696D71767A80858B91979EA5ADB5BE",
      INIT_26 => X"C2CBD5E0EBF704122030405164778BA1B7CEE5FE162F475E74899CACB9C2C8CA",
      INIT_27 => X"3B3D3E40424447494B4E505356595C6063676B6F74787D82888E949AA1A9B1B9",
      INIT_28 => X"BCC5CFD9E3EEFA0714223141526375889BB0C4D9EE03172B3E4F5E6C767E8385",
      INIT_29 => X"3A3C3E40424446484A4D4F5255585B5E6266696D72767B80858B91979EA5ACB4",
      INIT_2A => X"B7BFC8D1DBE6F1FC09162331405060718294A6B8CADCEDFE0E1C29343D434749",
      INIT_2B => X"3A3B3D3F414345474A4C4E5154575A5D6064686C7074797D82888D939AA0A7AF",
      INIT_2C => X"B1B9C1CAD3DDE7F2FD091623303E4D5B6B7A8A9AA9B9C8D6E3F0FA030B101415",
      INIT_2D => X"393B3D3E40424446494B4D505356585C5F62666A6E72767B80858A90969CA3AA",
      INIT_2E => X"ACB3BBC3CCD5DEE8F3FD0915212D3A485563717E8C99A6B2BEC8D1D9DFE4E6E7",
      INIT_2F => X"393A3C3E40414346484A4C4F5254575A5D6164686B7074787D82878C92989EA5",
      INIT_30 => X"A7AEB5BDC5CDD6DFE8F2FD07121E2935414D5965717D88929CA5ADB3B9BCBFBF",
      INIT_31 => X"383A3B3D3F41434547494B4E505356595C5F6266696D71767A7F84898E949AA0",
      INIT_32 => X"A2A8AFB6BDC5CDD6DEE8F1FB050F19242F39444F59636D767E868C92969A9C9C",
      INIT_33 => X"37393B3C3E40424446484A4D4F5254575A5D6064676B6F73777C80858A90959B",
      INIT_34 => X"9DA3A9B0B7BEC5CDD5DDE6EFF8010A141D27313A434C545C636A7074787B7D7D",
      INIT_35 => X"37383A3C3D3F41434547494B4E505356595B5F6265696D7074797D82878C9197",
      INIT_36 => X"989DA3AAB0B7BEC5CCD4DCE4ECF4FD050E161F272F373E454B51565A5D606161",
      INIT_37 => X"3638393B3C3E40424446484A4D4F5254575A5D6063676A6E72767A7E83888D92",
      INIT_38 => X"93989EA4AAB0B6BDC4CBD2D9E0E8F0F7FF060E151C232A30353A3E4245474849",
      INIT_39 => X"3637383A3C3D3F41434547494B4E505355585B5E6164686B6F73777B7F84898E",
      INIT_3A => X"8E93989EA3A9AFB5BBC2C8CFD6DDE3EAF1F8FF050C12171D2126292D2F313232",
      INIT_3B => X"353638393B3D3E40424446484A4C4F515456595C5F6265696C7074787C808589",
      INIT_3C => X"8A8E93989DA3A8AEB4BAC0C6CCD2D8DEE5EBF1F6FC01060B0F1316191B1D1E1E",
      INIT_3D => X"343637393A3C3D3F41434547494B4D505255575A5D6063666A6D7175797D8185",
      INIT_3E => X"858A8E93989DA2A7ACB2B7BDC2C8CED3D9DEE4E9EEF3F7FBFF0205080A0B0C0C",
      INIT_3F => X"34353638393B3D3E40424446484A4C4E515356585B5E6164676A6E7175797D81",
      INIT_40 => X"8185898E92979CA0A5AAAFB4BABFC4C9CED3D8DCE1E5E9EDF0F3F5F8F9FBFBFB",
      INIT_41 => X"33343637393A3C3D3F41434446484B4D4F515456595C5F6165686B6E7275797D",
      INIT_42 => X"7D8185898D91969A9FA3A8ADB1B6BBBFC4C8CCD1D5D8DCDFE2E5E7E9EAECECEC",
      INIT_43 => X"3234353638393B3C3E4041434547494B4D505254575A5C5F6265686B6F727679",
      INIT_44 => X"797D8084888C9094989DA1A5A9AEB2B6BABEC2C6C9CDD0D3D6D8DADCDDDEDFDF",
      INIT_45 => X"3233343637383A3B3D3F40424446484A4C4E505355585A5D606265686C6F7276",
      INIT_46 => X"75797C8083878B8E92969A9EA2A6AAAEB1B5B8BCBFC2C5C8CACCCECFD1D1D2D2",
      INIT_47 => X"313233353637393A3C3E3F41434446484A4C4F515356585B5D606366696C6F72",
      INIT_48 => X"7275787B7F8286898D9094979B9FA2A6A9ACB0B3B6B8BBBDBFC1C3C4C5C6C6C7",
      INIT_49 => X"30313334353738393B3D3E4041434547494B4D4F515456585B5D606366686B6E",
      INIT_4A => X"6E7174777A7D8184878B8E9194989B9EA1A4A7AAADAFB1B4B5B7B9BABBBBBCBC",
      INIT_4B => X"30313233343637393A3B3D3F4042444547494B4D4F525456595B5D606365686B",
      INIT_4C => X"6B6D707376797C7F8285888B8E9194979A9D9FA2A4A7A9ABACAEAFB0B1B2B2B2",
      INIT_4D => X"2F30313234353638393A3C3D3F41424446484A4C4E50525456595B5D60626568",
      INIT_4E => X"676A6D6F7275787A7D808386888B8E919396989A9D9FA1A2A4A5A6A7A8A9A9A9",
      INIT_4F => X"2E2F31323334353738393B3C3E3F41434446484A4C4E50525456595B5D606265",
      INIT_50 => X"6466696C6E717376797B7E808385888A8D8F91939597999B9C9D9E9FA0A0A1A1",
      INIT_51 => X"2E2F30313233343637383A3B3D3E4041434546484A4C4E50525456585B5D5F62",
      INIT_52 => X"616366686A6D6F727477797B7E80828587898B8D8F9092939596979898999999",
      INIT_53 => X"2D2E2F30313234353637393A3C3D3E4042434547484A4C4E50525456585A5C5F",
      INIT_54 => X"5E60626567696B6E70727477797B7D7F81838587888A8B8D8E8F909091919292",
      INIT_55 => X"2C2D2E2F30323334353638393A3C3D3F4042434547484A4C4E50525456585A5C",
      INIT_56 => X"5B5D5F616366686A6C6E70727476787A7C7E7F81828485868788898A8A8B8B8B",
      INIT_57 => X"2C2D2E2F3031323334353738393B3C3D3F4042434547484A4C4E4F5153555759",
      INIT_58 => X"585A5C5E60626466686A6C6E7072737577787A7C7D7E7F808182838484858585",
      INIT_59 => X"2B2C2D2E2F3031323334363738393B3C3E3F4042434547484A4C4D4F51535556",
      INIT_5A => X"5658595B5D5F61636466686A6C6D6F717274757678797A7B7C7D7D7E7E7F7F7F",
      INIT_5B => X"2A2B2C2D2E2F30313234353637383A3B3C3E3F4042434546484A4B4D4F505254",
      INIT_5C => X"535557585A5C5E5F6163646668696B6C6E6F7072737475767777787979797979",
      INIT_5D => X"2A2B2C2C2D2E2F30323334353637383A3B3C3E3F404243454648494B4D4E5052",
      INIT_5E => X"5152545657595A5C5E5F616264656768696B6C6D6E6F70717272737374747474",
      INIT_5F => X"292A2B2C2D2E2F3031323334353637383A3B3C3E3F404243454647494A4C4E4F",
      INIT_60 => X"4E505153545657595A5C5D5F60626364656768696A6B6C6C6D6E6E6F6F6F6F6F",
      INIT_61 => X"28292A2B2C2D2E2F3031323334353637393A3B3C3D3F404143444647484A4B4D",
      INIT_62 => X"4C4E4F505253555657595A5C5D5E5F61626364656667676869696A6A6B6B6B6B",
      INIT_63 => X"2829292A2B2C2D2E2F3031323334353637383A3B3C3D3F40414244454748494B",
      INIT_64 => X"4A4B4D4E4F515253555657585A5B5C5D5E5F6061626363646565666666676767",
      INIT_65 => X"2728292A2A2B2C2D2E2F3031323334353637383A3B3C3D3E4041424345464749",
      INIT_66 => X"48494A4C4D4E4F51525354555758595A5B5C5D5D5E5F60606161626262636363",
      INIT_67 => X"272728292A2B2B2C2D2E2F303132333435363738393A3C3D3E3F404243444547",
      INIT_68 => X"464748494B4C4D4E4F505153545556575858595A5B5C5C5D5D5E5E5E5F5F5F5F",
      INIT_69 => X"26272828292A2B2C2C2D2E2F303132333435363738393A3B3C3E3F4041424345",
      INIT_6A => X"4445464748494B4C4D4E4F505152535455555657585859595A5A5B5B5B5B5B5B",
      INIT_6B => X"2526272828292A2B2C2C2D2E2F303132333435363738393A3B3C3D3E3F404243",
      INIT_6C => X"42434445464748494A4B4C4D4E4F505152525354545556565757575858585858",
      INIT_6D => X"252626272828292A2B2C2C2D2E2F303132333435363738393A3B3C3D3E3F4041",
      INIT_6E => X"404142434445464748494A4B4C4D4D4E4F505051525253535354545455555555",
      INIT_6F => X"24252626272828292A2B2C2C2D2E2F30313232333435363738393A3B3C3D3E3F",
      INIT_70 => X"3E3F40414243444546474848494A4B4C4C4D4E4E4F4F50505151515152525252",
      INIT_71 => X"2424252626272829292A2B2C2C2D2E2F30313132333435363738393A3B3C3C3D",
      INIT_72 => X"3D3E3F3F4041424344454546474848494A4A4B4C4C4D4D4D4E4E4E4F4F4F4F4F",
      INIT_73 => X"232424252626272829292A2B2B2C2D2E2F2F30313233343535363738393A3B3C",
      INIT_74 => X"3B3C3D3E3E3F40414243434445454647474849494A4A4A4B4B4B4C4C4C4C4C4C",
      INIT_75 => X"23232424252626272828292A2B2B2C2D2E2E2F3031323333343536373838393A",
      INIT_76 => X"3A3A3B3C3D3E3E3F4041414243434445454646474748484849494949494A4A4A",
      INIT_77 => X"2223232424252626272828292A2B2B2C2D2D2E2F303131323334353536373839",
      INIT_78 => X"38393A3A3B3C3D3D3E3F3F404141424243434444454546464646474747474747",
      INIT_79 => X"212223232424252626272828292A2A2B2C2D2D2E2F3030313233333435363637",
      INIT_7A => X"37373839393A3B3C3C3D3D3E3F3F404041414242434343444444444545454545",
      INIT_7B => X"21222223232424252626272828292A2A2B2C2C2D2E2E2F303131323334343536",
      INIT_7C => X"353637373839393A3A3B3C3C3D3D3E3E3F3F4040414141424242424242434343",
      INIT_7D => X"202122222323242425262627272829292A2B2B2C2D2D2E2F3030313232333434",
      INIT_7E => X"343435363637383839393A3B3B3C3C3D3D3D3E3E3F3F3F3F4040404040404041",
      INIT_7F => X"20202121222323242425252627272829292A2A2B2C2C2D2E2E2F303031323233",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"323334343536363737383839393A3A3B3B3C3C3C3D3D3D3E3E3E3E3E3E3E3E3E",
      INIT_01 => X"1F20202121222323242425252627272828292A2A2B2B2C2D2D2E2F2F30313132",
      INIT_02 => X"31323233343435353636373738383939393A3A3B3B3B3B3C3C3C3C3C3C3D3D3D",
      INIT_03 => X"1F1F2020212122222324242525262627282829292A2B2B2C2C2D2E2E2F2F3031",
      INIT_04 => X"303131323233333434353536363737373838393939393A3A3A3A3A3B3B3B3B3B",
      INIT_05 => X"1E1F1F2020212122222323242525262627272828292A2A2B2B2C2D2D2E2E2F2F",
      INIT_06 => X"2F2F303031313232333334343535353636373737373838383839393939393939",
      INIT_07 => X"1E1E1F1F202021212222232324242525262627282829292A2A2B2B2C2D2D2E2E",
      INIT_08 => X"2E2E2F2F30303131323232333334343435353536363636373737373737373737",
      INIT_09 => X"1D1E1E1F1F20202121222223232424252526262727282829292A2A2B2C2C2D2D",
      INIT_0A => X"2D2D2E2E2E2F2F30303131313232333333343434343535353535353636363636",
      INIT_0B => X"1D1D1E1E1F1F20202121222222232324242525262627272829292A2A2B2B2C2C",
      INIT_0C => X"2B2C2C2D2D2E2E2F2F2F30303131313232323233333333333434343434343434",
      INIT_0D => X"1D1D1D1E1E1F1F2020202121222223232424252526262727282829292A2A2B2B",
      INIT_0E => X"2A2B2B2C2C2D2D2D2E2E2F2F2F30303030313131313232323232323333333333",
      INIT_0F => X"1C1C1D1D1E1E1F1F1F2020212122222323232424252526262727282829292A2A",
      INIT_10 => X"292A2A2B2B2C2C2C2D2D2D2E2E2E2F2F2F2F3030303031313131313131313131",
      INIT_11 => X"1C1C1C1D1D1E1E1E1F1F20202121212222232324242525252626272728282929",
      INIT_12 => X"2829292A2A2A2B2B2C2C2C2D2D2D2D2E2E2E2E2F2F2F2F2F2F30303030303030",
      INIT_13 => X"1B1C1C1C1D1D1E1E1E1F1F202020212122222323232424252526262627272828",
      INIT_14 => X"2828282929292A2A2A2B2B2B2C2C2C2D2D2D2D2D2E2E2E2E2E2E2E2E2F2F2F2F",
      INIT_15 => X"1B1B1B1C1C1D1D1D1E1E1F1F1F20202121212222232324242425252626262727",
      INIT_16 => X"2727272828282929292A2A2A2B2B2B2B2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D",
      INIT_17 => X"1A1B1B1B1C1C1D1D1D1E1E1E1F1F202020212122222223232424242525262626",
      INIT_18 => X"2626262727272828282929292A2A2A2A2A2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C",
      INIT_19 => X"1A1A1B1B1B1C1C1C1D1D1D1E1E1F1F1F20202121212222222323242424252525",
      INIT_1A => X"25252626262727272728282829292929292A2A2A2A2A2A2B2B2B2B2B2B2B2B2B",
      INIT_1B => X"1A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F202020212121222222232324242425",
      INIT_1C => X"2424252525262626272727272828282828292929292929292A2A2A2A2A2A2A2A",
      INIT_1D => X"19191A1A1A1B1B1B1C1C1C1D1D1E1E1E1F1F1F20202021212122222223232324",
      INIT_1E => X"2324242424252525262626262727272727282828282828282929292929292929",
      INIT_1F => X"1919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F2020202121212222222323",
      INIT_20 => X"2323232324242424252525252626262626272727272727272828282828282828",
      INIT_21 => X"181919191A1A1A1B1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F202020212121222222",
      INIT_22 => X"2222222323232324242424252525252526262626262626262727272727272727",
      INIT_23 => X"1818191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F20202021212121",
      INIT_24 => X"2121222222222323232324242424242425252525252525262626262626262626",
      INIT_25 => X"181818181919191A1A1A1B1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F2020202021",
      INIT_26 => X"2021212121222222222223232323232424242424242425252525252525252525",
      INIT_27 => X"1717181818191919191A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1E1F1F1F202020",
      INIT_28 => X"2020202021212121222222222222232323232323232424242424242424242424",
      INIT_29 => X"171717181818181919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1E1F1F1F1F",
      INIT_2A => X"1F1F1F2020202021212121212222222222222223232323232323232323232323",
      INIT_2B => X"1717171718181818191919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1F1F",
      INIT_2C => X"1E1F1F1F1F1F2020202020212121212121212222222222222222222222222222",
      INIT_2D => X"161617171717181818181919191A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E",
      INIT_2E => X"1E1E1E1E1F1F1F1F1F2020202020202021212121212121212121212222222222",
      INIT_2F => X"1616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E",
      INIT_30 => X"1D1D1E1E1E1E1E1F1F1F1F1F1F1F202020202020202020212121212121212121",
      INIT_31 => X"15161616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C1C1D1D",
      INIT_32 => X"1D1D1D1D1D1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F202020202020202020202020",
      INIT_33 => X"151516161616171717171818181818191919191A1A1A1A1B1B1B1B1B1C1C1C1C",
      INIT_34 => X"1C1C1C1D1D1D1D1D1D1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_35 => X"1515151616161616171717171818181818191919191A1A1A1A1B1B1B1B1B1C1C",
      INIT_36 => X"1B1C1C1C1C1C1C1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F",
      INIT_37 => X"15151515151616161617171717171818181819191919191A1A1A1A1A1B1B1B1B",
      INIT_38 => X"1B1B1B1B1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_39 => X"141415151515151616161617171717171818181818191919191A1A1A1A1A1A1B",
      INIT_3A => X"1A1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3B => X"141414151515151516161616161717171717181818181819191919191A1A1A1A",
      INIT_3C => X"1A1A1A1A1A1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D",
      INIT_3D => X"141414141415151515151616161616171717171718181818181919191919191A",
      INIT_3E => X"19191A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_3F => X"1314141414141415151515151616161616171717171718181818181819191919",
      INIT_40 => X"19191919191A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_41 => X"1313131414141414151515151515161616161617171717171818181818181919",
      INIT_42 => X"1819191919191919191A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_43 => X"1313131313141414141415151515151616161616161717171717171818181818",
      INIT_44 => X"18181818181919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_45 => X"1213131313131414141414141515151515151616161616171717171717171818",
      INIT_46 => X"17181818181818181819191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_47 => X"1212131313131313141414141414151515151515161616161616171717171717",
      INIT_48 => X"1717171718181818181818181818191919191919191919191919191919191919",
      INIT_49 => X"1212121213131313131314141414141415151515151516161616161616171717",
      INIT_4A => X"1717171717171717181818181818181818181818181919191919191919191919",
      INIT_4B => X"1212121212121313131313131414141414141515151515151516161616161616",
      INIT_4C => X"1616161717171717171717171718181818181818181818181818181818181818",
      INIT_4D => X"1112121212121213131313131313141414141414151515151515151616161616",
      INIT_4E => X"1616161616161617171717171717171717171717181818181818181818181818",
      INIT_4F => X"1111111212121212121313131313131314141414141414151515151515151616",
      INIT_50 => X"1516161616161616161616171717171717171717171717171717171717171717",
      INIT_51 => X"1111111112121212121212131313131313131414141414141415151515151515",
      INIT_52 => X"1515151515161616161616161616161616161717171717171717171717171717",
      INIT_53 => X"1111111111111212121212121213131313131313141414141414141415151515",
      INIT_54 => X"1515151515151515151616161616161616161616161616161616161616161616",
      INIT_55 => X"1011111111111111121212121212121313131313131313141414141414141415",
      INIT_56 => X"1414141515151515151515151515151616161616161616161616161616161616",
      INIT_57 => X"1010101111111111111112121212121212131313131313131314141414141414",
      INIT_58 => X"1414141414141415151515151515151515151515151515161616161616161616",
      INIT_59 => X"1010101011111111111111111212121212121212131313131313131314141414",
      INIT_5A => X"1414141414141414141414151515151515151515151515151515151515151515",
      INIT_5B => X"1010101010101111111111111111121212121212121213131313131313131313",
      INIT_5C => X"1313131414141414141414141414141414141515151515151515151515151515",
      INIT_5D => X"1010101010101010111111111111111112121212121212121213131313131313",
      INIT_5E => X"1313131313131314141414141414141414141414141414141414141414141414",
      INIT_5F => X"0F0F101010101010101011111111111111111112121212121212121213131313",
      INIT_60 => X"1313131313131313131313131314141414141414141414141414141414141414",
      INIT_61 => X"0F0F0F0F10101010101010101111111111111111111212121212121212121213",
      INIT_62 => X"1212121313131313131313131313131313131313141414141414141414141414",
      INIT_63 => X"0F0F0F0F0F0F1010101010101010101111111111111111111212121212121212",
      INIT_64 => X"1212121212121213131313131313131313131313131313131313131313131313",
      INIT_65 => X"0F0F0F0F0F0F0F0F101010101010101010111111111111111111111212121212",
      INIT_66 => X"1212121212121212121212121213131313131313131313131313131313131313",
      INIT_67 => X"0E0F0F0F0F0F0F0F0F0F10101010101010101011111111111111111111111212",
      INIT_68 => X"1111121212121212121212121212121212121212131313131313131313131313",
      INIT_69 => X"0E0E0F0F0F0F0F0F0F0F0F0F1010101010101010101011111111111111111111",
      INIT_6A => X"1111111111111212121212121212121212121212121212121212121212121212",
      INIT_6B => X"0E0E0E0E0F0F0F0F0F0F0F0F0F0F101010101010101010101011111111111111",
      INIT_6C => X"1111111111111111111111121212121212121212121212121212121212121212",
      INIT_6D => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F101010101010101010101011111111",
      INIT_6E => X"1111111111111111111111111111111111111212121212121212121212121212",
      INIT_6F => X"0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F10101010101010101010101010",
      INIT_70 => X"1010101011111111111111111111111111111111111111111111111111111111",
      INIT_71 => X"0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F10101010101010101010",
      INIT_72 => X"1010101010101010111111111111111111111111111111111111111111111111",
      INIT_73 => X"0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F10101010101010",
      INIT_74 => X"1010101010101010101010101010111111111111111111111111111111111111",
      INIT_75 => X"0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F10101010",
      INIT_76 => X"1010101010101010101010101010101010101010101010101111111111111111",
      INIT_77 => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_78 => X"0F0F0F0F10101010101010101010101010101010101010101010101010101010",
      INIT_79 => X"0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7A => X"0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010101010101010",
      INIT_7B => X"0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F",
      INIT_7C => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010101010101010101010",
      INIT_7D => X"0C0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F",
      INIT_7E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7F => X"0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000010000000000000002",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000101010101010102020203040506070A0D141F377DF400",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000101010101010102020203040406070A0D131D3264FBF7",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"000000000000000000010101010101010202020304040507090C1119263E647D",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000010101010101010202020303040506080B0E141B263237",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"00000000000000000001010101010101020202030304050607090C0F14191D1F",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000000000000000000010101010101020202020304040506080A0C0E111314",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"000000000000000000000101010101010102020203030405050608090B0C0D0D",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000001010101010101020202020303040505060708090A0A",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000010101010101010202020303030405050606070707",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000010101010101010202020203030304040505050606",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000010101010101010102020202030303040404040405",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000101010101010101020202020203030303040404",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000001010101010101010202020202020303030303",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000001010101010101010102020202020202020202",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000010101010101010101010202020202020202",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000101010101010101010101020202020202",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000001010101010101010101010101010101",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000010101010101010101010101010101",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000101010101010101010101010101",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000010101010101010101010101",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000101010101010101010101",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000101010101",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(0) => addra(12),
      clka => clka,
      douta(26 downto 0) => douta(30 downto 4),
      \douta[11]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[11]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[11]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[11]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[11]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[11]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[11]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[11]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[12]\(0) => \ramloop[1].ram.r_n_8\,
      \douta[20]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[20]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[20]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[20]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[20]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[20]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[20]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[20]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[20]_0\(7) => \ramloop[3].ram.r_n_0\,
      \douta[20]_0\(6) => \ramloop[3].ram.r_n_1\,
      \douta[20]_0\(5) => \ramloop[3].ram.r_n_2\,
      \douta[20]_0\(4) => \ramloop[3].ram.r_n_3\,
      \douta[20]_0\(3) => \ramloop[3].ram.r_n_4\,
      \douta[20]_0\(2) => \ramloop[3].ram.r_n_5\,
      \douta[20]_0\(1) => \ramloop[3].ram.r_n_6\,
      \douta[20]_0\(0) => \ramloop[3].ram.r_n_7\,
      \douta[21]\(0) => \ramloop[4].ram.r_n_8\,
      \douta[21]_0\(0) => \ramloop[3].ram.r_n_8\,
      \douta[29]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[29]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[29]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[29]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[29]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[29]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[29]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[29]\(0) => \ramloop[6].ram.r_n_7\,
      \douta[29]_0\(7) => \ramloop[5].ram.r_n_0\,
      \douta[29]_0\(6) => \ramloop[5].ram.r_n_1\,
      \douta[29]_0\(5) => \ramloop[5].ram.r_n_2\,
      \douta[29]_0\(4) => \ramloop[5].ram.r_n_3\,
      \douta[29]_0\(3) => \ramloop[5].ram.r_n_4\,
      \douta[29]_0\(2) => \ramloop[5].ram.r_n_5\,
      \douta[29]_0\(1) => \ramloop[5].ram.r_n_6\,
      \douta[29]_0\(0) => \ramloop[5].ram.r_n_7\,
      \douta[30]\(0) => \ramloop[6].ram.r_n_8\,
      \douta[30]_0\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(30 downto 0) => douta(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(30 downto 0) => douta(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 30 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 30 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 30 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     9.361349 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 31;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 31;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 31;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 31;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(30 downto 0) => douta(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_lut_muon_inv_dr_sq_1,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     9.361349 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 31;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 31;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 31;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 31;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(30 downto 0) => B"0000000000000000000000000000000",
      dinb(30 downto 0) => B"0000000000000000000000000000000",
      douta(30 downto 0) => douta(30 downto 0),
      doutb(30 downto 0) => NLW_U0_doutb_UNCONNECTED(30 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(30 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(30 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(30 downto 0) => B"0000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
