##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HE_TIMER_CLK
		4.3::Critical Path Report for MOTOR_PWM_CLK
		4.4::Critical Path Report for STEERING_PWM_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
		5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
		5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK         | Frequency: 26.80 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: HE_TIMER_CLK      | Frequency: 29.85 MHz  | Target: 12.00 MHz  | 
Clock: MOTOR_PWM_CLK     | Frequency: 43.74 MHz  | Target: 1.00 MHz   | 
Clock: STEERING_PWM_CLK  | Frequency: 43.74 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          4349        N/A              N/A         N/A              N/A         N/A              N/A         
HE_TIMER_CLK      HE_TIMER_CLK      83333.3          49838       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_PWM_CLK     MOTOR_PWM_CLK     1e+006           977140      N/A              N/A         N/A              N/A         N/A              N/A         
STEERING_PWM_CLK  STEERING_PWM_CLK  333333           310469      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                    Clock to Out  Clock Name:Phase    
---------------------------  ------------  ------------------  
CAPTURE_OUT_PIN(0)_PAD       24792         CyBUS_CLK:R         
COUNTER_OUT_PIN(0)_PAD       28751         CyBUS_CLK:R         
HBRIDGE_L_PIN(0)_PAD         33694         MOTOR_PWM_CLK:R     
HBRIDGE_L_PIN(0)_PAD         30504         CyBUS_CLK:R         
HBRIDGE_R_PIN(0)_PAD         33767         MOTOR_PWM_CLK:R     
HBRIDGE_R_PIN(0)_PAD         30570         CyBUS_CLK:R         
STEERING_PWM_OUT_PIN(0)_PAD  25115         STEERING_PWM_CLK:R  
TIMER_OUT_PIN(0)_PAD         38373         CyBUS_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.80 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 4349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32228
-------------------------------------   ----- 
End-of-path arrival time (ps)           32228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3310  32228   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  32228   4349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HE_TIMER_CLK
******************************************
Clock: HE_TIMER_CLK
Frequency: 29.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MOTOR_PWM_CLK
*******************************************
Clock: MOTOR_PWM_CLK
Frequency: 43.74 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2780   8060  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17770  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17770  977140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for STEERING_PWM_CLK
**********************************************
Clock: STEERING_PWM_CLK
Frequency: 43.74 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310469p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2784   8064  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17774  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17774  310469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310469p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2784   8064  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17774  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17774  310469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1


5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2780   8060  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17770  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17770  977140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 4349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32228
-------------------------------------   ----- 
End-of-path arrival time (ps)           32228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3310  32228   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  32228   4349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 4349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32228
-------------------------------------   ----- 
End-of-path arrival time (ps)           32228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3310  32228   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  32228   4349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 6151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30416
-------------------------------------   ----- 
End-of-path arrival time (ps)           30416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2770  14086   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  23796   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  23796   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  27106   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  27106   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3310  30416   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  30416   6151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 7659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28918
-------------------------------------   ----- 
End-of-path arrival time (ps)           28918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  28918   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  28918   7659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27106
-------------------------------------   ----- 
End-of-path arrival time (ps)           27106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2770  14086   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  23796   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  23796   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  27106   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  27106   9461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 10969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25608
-------------------------------------   ----- 
End-of-path arrival time (ps)           25608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  25608   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  25608  10969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 12771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23796
-------------------------------------   ----- 
End-of-path arrival time (ps)           23796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2770  14086   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  23796   6151  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  23796  12771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 13307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell14   5525  16840  13307  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 13333p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16814
-------------------------------------   ----- 
End-of-path arrival time (ps)           16814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell15   5499  16814  13333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14223p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15923
-------------------------------------   ----- 
End-of-path arrival time (ps)           15923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell13   4608  15923  14223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 14249p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15898
-------------------------------------   ----- 
End-of-path arrival time (ps)           15898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell12         1675   1675   4349  RISE       1
Net_8187/main_0                                           macrocell5       6290   7965   4349  RISE       1
Net_8187/q                                                macrocell5       3350  11315   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   4582  15898  14249  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 15130p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15007
-------------------------------------   ----- 
End-of-path arrival time (ps)           15007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell8   3692  15007  15130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14981
-------------------------------------   ----- 
End-of-path arrival time (ps)           14981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell9   3666  14981  15155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 16026p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell7   2795  14111  16026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 16051p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14086
-------------------------------------   ----- 
End-of-path arrival time (ps)           14086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12        1675   1675   4349  RISE       1
Net_8187/main_0                                        macrocell5      6290   7965   4349  RISE       1
Net_8187/q                                             macrocell5      3350  11315   4349  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2770  14086  16051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 16757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13380
-------------------------------------   ----- 
End-of-path arrival time (ps)           13380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell11     4672   6366   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell11     3350   9716   7922  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell9   3663  13380  16757  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16760p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell11     4672   6366   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell11     3350   9716   7922  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell8   3660  13376  16760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 17822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12315
-------------------------------------   ----- 
End-of-path arrival time (ps)           12315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell11     4672   6366   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell11     3350   9716   7922  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2599  12315  17822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 17824p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell11     4672   6366   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell11     3350   9716   7922  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell7   2596  12312  17824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18331p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell13   3676  11816  18331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18332p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3674  11814  18332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell14   2596  10736  19411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10735
-------------------------------------   ----- 
End-of-path arrival time (ps)           10735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell15   2595  10735  19411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 20356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19741
-------------------------------------   ----- 
End-of-path arrival time (ps)           19741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12   2320   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0   2320   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1430   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   3750   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1430   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   5180   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2960   8140   8432  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/main_1         macrocell22      4587  12727  20356  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/q              macrocell22      3350  16077  20356  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3     3664  19741  20356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 22189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                               iocell2         1614   1614  22189  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell1   6344   7958  22189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0           datapathcell6   3540   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i          datapathcell7      0   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0           datapathcell7   1440   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i          datapathcell8      0   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0           datapathcell8   1440   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i          datapathcell9      0   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb      datapathcell9   2960   9380  22454  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/main_0                 macrocell15     2600  11980  22454  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/q                      macrocell15     3350  15330  22454  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2313  17643  22454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17290
-------------------------------------   ----- 
End-of-path arrival time (ps)           17290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1           datapathcell6   3510   3510  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i          datapathcell7      0   3510  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1           datapathcell7   1430   4940  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i          datapathcell8      0   4940  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1           datapathcell8   1430   6370  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i          datapathcell9      0   6370  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb      datapathcell9   2950   9320  22807  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/main_0                 macrocell14     2305  11625  22807  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/q                      macrocell14     3350  14975  22807  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2314  17290  22807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23049p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell14   5848   7098  23049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23297p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell15   5600   6850  23297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell13   4764   6014  24133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15077
-------------------------------------   ----- 
End-of-path arrival time (ps)           15077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3       1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_1    macrocell17      6809   8059  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell17      3350  11409  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell14   3668  15077  24659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15077
-------------------------------------   ----- 
End-of-path arrival time (ps)           15077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3       1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_1    macrocell17      6809   8059  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell17      3350  11409  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell15   3668  15077  24660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell12   3803   5053  25094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 25167p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_5305/q                                         macrocell3      1250   1250  24659  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell1   3730   4980  25167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : Net_8312/main_0
Capture Clock  : Net_8312/clock_0
Path slack     : 25606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell6   3510   3510  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell7      0   3510  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell7   1430   4940  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell8      0   4940  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell8   1430   6370  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell9      0   6370  22807  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell9   2950   9320  22807  RISE       1
Net_8312/main_0                                       macrocell6      3231  12551  25606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14024
-------------------------------------   ----- 
End-of-path arrival time (ps)           14024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3       1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_1    macrocell17      6809   8059  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell17      3350  11409  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell13   2615  14024  25712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3       1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_1    macrocell17      6809   8059  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell17      3350  11409  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell12   2614  14023  25713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12003
-------------------------------------   ----- 
End-of-path arrival time (ps)           12003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                              iocell12      1675   1675   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0  macrocell18  10328  12003  26153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3    1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell21  10737  11987  26169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 26185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11971
-------------------------------------   ----- 
End-of-path arrival time (ps)           11971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell6   3540   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell7      0   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell7   1440   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell8      0   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell8   1440   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell9      0   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell9   2960   9380  22454  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0       macrocell13     2591  11971  26185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0            macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 26359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13738
-------------------------------------   ----- 
End-of-path arrival time (ps)           13738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0            datapathcell6   2320   2320  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0i           datapathcell7      0   2320  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0            datapathcell7   1430   3750  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0i           datapathcell8      0   3750  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0            datapathcell8   1430   5180  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0i           datapathcell9      0   5180  26359  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0_comb       datapathcell9   2960   8140  26359  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    5598  13738  26359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell12      1675   1675   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0  macrocell21   9997  11672  26485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : Net_7123/main_1
Capture Clock  : Net_7123/clock_0
Path slack     : 26741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5305/q       macrocell3    1250   1250  24659  RISE       1
Net_7123/main_1  macrocell4   10166  11416  26741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell12      1675   1675   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0  macrocell20   9645  11320  26837  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 27647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10510
-------------------------------------   ----- 
End-of-path arrival time (ps)           10510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3    1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell20   9260  10510  27647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 28218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                           macrocell3    1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2  macrocell18   8689   9939  28218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 29029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9128
-------------------------------------   ---- 
End-of-path arrival time (ps)           9128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6    1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1  macrocell21   7878   9128  29029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12024
-------------------------------------   ----- 
End-of-path arrival time (ps)           12024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                             iocell12       1675   1675   4349  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3  10349  12024  29642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 30097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8059
-------------------------------------   ---- 
End-of-path arrival time (ps)           8059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                          macrocell3    1250   1250  24659  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0  macrocell19   6809   8059  30097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : Net_7123/main_0
Capture Clock  : Net_7123/clock_0
Path slack     : 30118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8312/q       macrocell6    1250   1250  15194  RISE       1
Net_7123/main_0  macrocell4    6788   8038  30118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : Net_5305/main_0
Capture Clock  : Net_5305/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb  iocell2       1614   1614  22189  RISE       1
Net_5305/main_0       macrocell3    6326   7940  30217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 30487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell19   1250   1250  28841  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell21   6420   7670  30487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6    1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1  macrocell20   6170   7420  30737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                           macrocell6    1250   1250  15194  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1  macrocell18   5862   7112  31044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : Net_7123/main_2
Capture Clock  : Net_7123/clock_0
Path slack     : 31051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q  macrocell19   1250   1250  28841  RISE       1
Net_7123/main_2                                macrocell4    5855   7105  31051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 31791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                           iocell3       1694   1694   7922  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell12   4672   6366  31791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/clock_0            macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell19   1250   1250  28841  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell20   4938   6188  31968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_5305/main_2
Capture Clock  : Net_5305/clock_0
Path slack     : 32004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell1   3850   3850  32004  RISE       1
Net_5305/main_2                                  macrocell3      2303   6153  32004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 32404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell12            0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell12       1675   1675   4349  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2   7588   9263  32404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q        macrocell19   1250   1250  28841  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell18   4374   5624  32533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : Net_5305/main_1
Capture Clock  : Net_5305/clock_0
Path slack     : 33188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5305/q       macrocell3    1250   1250  24659  RISE       1
Net_5305/main_1  macrocell3    3718   4968  33188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell20   1250   1250  33350  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell21   3556   4806  33350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell21   1250   1250  33530  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell20   3377   4627  33530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q    macrocell21   1250   1250  33530  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell18   3361   4611  33545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell20   1250   1250  33350  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell20   2930   4180  33977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell20         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q    macrocell20   1250   1250  33350  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell18   2928   4178  33979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell21   1250   1250  33530  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell21   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q         macrocell18    1250   1250  36533  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  36533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 53148p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  53148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 56458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  56458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 59734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   3939  12079  59734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 59738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  59738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2879  11019  60794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2876  11016  60797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 64098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56491  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   5135   7715  64098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 64672p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56491  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   4562   7142  64672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65067p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:status_tc\/main_1         macrocell10     2892  11032  65067  RISE       1
\HE_TIMER:TimerUDB:status_tc\/q              macrocell10     3350  14382  65067  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  16697  65067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66390p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56491  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   2844   5424  66390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56491  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   2842   5422  66391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310469p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2784   8064  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17774  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17774  310469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313749p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2784   8064  313749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310469  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2765   8045  313768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 318239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell23      1250   1250  314959  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   2324   3574  318239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 318273p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell23      1250   1250  314959  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   2291   3541  318273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5259/main_1
Capture Clock  : Net_5259/clock_0
Path slack     : 320342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   4140   4140  320342  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   4140  320342  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   3040   7180  320342  RISE       1
Net_5259/main_1                               macrocell2       2302   9482  320342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_5259/main_0
Capture Clock  : Net_5259/clock_0
Path slack     : 324917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324917  RISE       1
Net_5259/main_0                                  macrocell2     2326   4906  324917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \STEERING_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \STEERING_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 324917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324917  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/main_0      macrocell23    2326   4906  324917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2780   8060  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17770  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17770  977140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2780   8060  980420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977140  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2763   8043  980437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell16      1250   1250  981333  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2617   3867  984613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell16      1250   1250  981333  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2616   3866  984614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_8638/main_1
Capture Clock  : Net_8638/clock_0
Path slack     : 987000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  987000  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  987000  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  987000  RISE       1
Net_8638/main_1                            macrocell9       2310   9490  987000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_8638/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MOTOR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MOTOR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 991291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991291  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2619   5199  991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_8638/main_0
Capture Clock  : Net_8638/clock_0
Path slack     : 991299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991291  RISE       1
Net_8638/main_0                               macrocell9     2611   5191  991299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_8638/clock_0                                           macrocell9          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

