#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 13 10:37:20 2023
# Process ID: 6694
# Current directory: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration
# Command line: vivado
# Log file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.log
# Journal file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.jou
# Running On: harigovind-MS-7C91, OS: Linux, CPU Frequency: 4649.514 MHz, CPU Physical cores: 12, Host memory: 16676 MB
#-----------------------------------------------------------
start_gui
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv]
launch_simulation
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0.v]
launch_simulation
source BCP_accelerator_v2_0.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AXI_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source AXI_top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg
set_property xsim.view /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
ipx::unload_core /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1 s
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg}
close_sim
close_sim
ipx::open_ipxact_file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_files -from_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg -to_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg -filesets [get_filesets *]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
set_property core_revision 11 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg
source AXI_top_tb.tcl
set_property core_revision 12 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
close_sim
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
