--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf Test.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20483 paths analyzed, 6104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.603ns.
--------------------------------------------------------------------------------

Paths for end point Tx_Data_0 (SLICE_X28Y115.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.571 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X19Y162.C1     net (fanout=204)      3.044   Tx_DataIndex<0>
    SLICE_X19Y162.C      Tilo                  0.097   mux792_143
                                                       mux792_143
    SLICE_X20Y151.B1     net (fanout=1)        1.022   mux792_143
    SLICE_X20Y151.B      Tilo                  0.097   mux792_9
                                                       mux792_9
    SLICE_X28Y115.D2     net (fanout=1)        1.697   mux792_9
    SLICE_X28Y115.CLK    Tas                   0.221   Tx_Data<0>
                                                       mux792_4
                                                       mux792_2_f7
                                                       Tx_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (0.756ns logic, 5.763ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.571 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X17Y157.A2     net (fanout=204)      2.961   Tx_DataIndex<0>
    SLICE_X17Y157.A      Tilo                  0.097   mux792_142
                                                       mux792_142
    SLICE_X20Y151.B5     net (fanout=1)        0.455   mux792_142
    SLICE_X20Y151.B      Tilo                  0.097   mux792_9
                                                       mux792_9
    SLICE_X28Y115.D2     net (fanout=1)        1.697   mux792_9
    SLICE_X28Y115.CLK    Tas                   0.221   Tx_Data<0>
                                                       mux792_4
                                                       mux792_2_f7
                                                       Tx_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (0.756ns logic, 5.113ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_1 (FF)
  Destination:          Tx_Data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.571 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_1 to Tx_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.BQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_1
    SLICE_X19Y162.C6     net (fanout=204)      2.388   Tx_DataIndex<1>
    SLICE_X19Y162.C      Tilo                  0.097   mux792_143
                                                       mux792_143
    SLICE_X20Y151.B1     net (fanout=1)        1.022   mux792_143
    SLICE_X20Y151.B      Tilo                  0.097   mux792_9
                                                       mux792_9
    SLICE_X28Y115.D2     net (fanout=1)        1.697   mux792_9
    SLICE_X28Y115.CLK    Tas                   0.221   Tx_Data<0>
                                                       mux792_4
                                                       mux792_2_f7
                                                       Tx_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.756ns logic, 5.107ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point Tx_Data_7 (SLICE_X14Y106.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.581 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X16Y161.A2     net (fanout=204)      3.028   Tx_DataIndex<0>
    SLICE_X16Y161.A      Tilo                  0.097   mux799_143
                                                       mux799_143
    SLICE_X16Y151.B1     net (fanout=1)        0.903   mux799_143
    SLICE_X16Y151.B      Tilo                  0.097   mux799_9
                                                       mux799_9
    SLICE_X14Y106.D2     net (fanout=1)        1.624   mux799_9
    SLICE_X14Y106.CLK    Tas                   0.183   Tx_Data<7>
                                                       mux799_4
                                                       mux799_2_f7
                                                       Tx_Data_7
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (0.718ns logic, 5.555ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_1 (FF)
  Destination:          Tx_Data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.581 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_1 to Tx_Data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.BQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_1
    SLICE_X16Y161.A6     net (fanout=204)      2.384   Tx_DataIndex<1>
    SLICE_X16Y161.A      Tilo                  0.097   mux799_143
                                                       mux799_143
    SLICE_X16Y151.B1     net (fanout=1)        0.903   mux799_143
    SLICE_X16Y151.B      Tilo                  0.097   mux799_9
                                                       mux799_9
    SLICE_X14Y106.D2     net (fanout=1)        1.624   mux799_9
    SLICE_X14Y106.CLK    Tas                   0.183   Tx_Data<7>
                                                       mux799_4
                                                       mux799_2_f7
                                                       Tx_Data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (0.718ns logic, 4.911ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.581 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X16Y155.D5     net (fanout=204)      2.573   Tx_DataIndex<0>
    SLICE_X16Y155.D      Tilo                  0.097   mux799_142
                                                       mux799_142
    SLICE_X16Y151.B3     net (fanout=1)        0.609   mux799_142
    SLICE_X16Y151.B      Tilo                  0.097   mux799_9
                                                       mux799_9
    SLICE_X14Y106.D2     net (fanout=1)        1.624   mux799_9
    SLICE_X14Y106.CLK    Tas                   0.183   Tx_Data<7>
                                                       mux799_4
                                                       mux799_2_f7
                                                       Tx_Data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (0.718ns logic, 4.806ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point Tx_Data_1 (SLICE_X28Y117.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_1 (FF)
  Destination:          Tx_Data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.570 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_1 to Tx_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.BQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_1
    SLICE_X19Y162.A1     net (fanout=204)      2.908   Tx_DataIndex<1>
    SLICE_X19Y162.A      Tilo                  0.097   mux792_143
                                                       mux793_143
    SLICE_X21Y151.B5     net (fanout=1)        0.581   mux793_143
    SLICE_X21Y151.B      Tilo                  0.097   mux793_9
                                                       mux793_9
    SLICE_X28Y117.D2     net (fanout=1)        1.774   mux793_9
    SLICE_X28Y117.CLK    Tas                   0.221   Tx_Data<1>
                                                       mux793_4
                                                       mux793_2_f7
                                                       Tx_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (0.756ns logic, 5.263ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.570 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X19Y162.A3     net (fanout=204)      2.899   Tx_DataIndex<0>
    SLICE_X19Y162.A      Tilo                  0.097   mux792_143
                                                       mux793_143
    SLICE_X21Y151.B5     net (fanout=1)        0.581   mux793_143
    SLICE_X21Y151.B      Tilo                  0.097   mux793_9
                                                       mux793_9
    SLICE_X28Y117.D2     net (fanout=1)        1.774   mux793_9
    SLICE_X28Y117.CLK    Tas                   0.221   Tx_Data<1>
                                                       mux793_4
                                                       mux793_2_f7
                                                       Tx_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (0.756ns logic, 5.254ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tx_DataIndex_0 (FF)
  Destination:          Tx_Data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.570 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Tx_DataIndex_0 to Tx_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y103.AQ     Tcko                  0.341   Tx_DataIndex<3>
                                                       Tx_DataIndex_0
    SLICE_X17Y156.B3     net (fanout=204)      2.740   Tx_DataIndex<0>
    SLICE_X17Y156.B      Tilo                  0.097   mux793_142
                                                       mux793_142
    SLICE_X21Y151.B4     net (fanout=1)        0.541   mux793_142
    SLICE_X21Y151.B      Tilo                  0.097   mux793_9
                                                       mux793_9
    SLICE_X28Y117.D2     net (fanout=1)        1.774   mux793_9
    SLICE_X28Y117.CLK    Tas                   0.221   Tx_Data<1>
                                                       mux793_4
                                                       mux793_2_f7
                                                       Tx_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (0.756ns logic, 5.055ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point userData_99_54 (SLICE_X30Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_6 (FF)
  Destination:          userData_99_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (0.842 - 0.561)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_6 to userData_99_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.CQ     Tcko                  0.141   receiver/Data<7>
                                                       receiver/Data_6
    SLICE_X30Y99.D6      net (fanout=101)      0.331   receiver/Data<6>
    SLICE_X30Y99.CLK     Tah         (-Th)     0.076   userData_99<54>
                                                       mux54112
                                                       userData_99_54
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.065ns logic, 0.331ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point userData_99_52 (SLICE_X30Y99.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_4 (FF)
  Destination:          userData_99_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (0.842 - 0.561)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_4 to userData_99_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.AQ     Tcko                  0.141   receiver/Data<7>
                                                       receiver/Data_4
    SLICE_X30Y99.B6      net (fanout=101)      0.367   receiver/Data<4>
    SLICE_X30Y99.CLK     Tah         (-Th)     0.076   userData_99<54>
                                                       mux52112
                                                       userData_99_52
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.065ns logic, 0.367ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point userData_99_38 (SLICE_X28Y98.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_6 (FF)
  Destination:          userData_99_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (0.842 - 0.561)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_6 to userData_99_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.CQ     Tcko                  0.141   receiver/Data<7>
                                                       receiver/Data_6
    SLICE_X28Y98.C6      net (fanout=101)      0.342   receiver/Data<6>
    SLICE_X28Y98.CLK     Tah         (-Th)     0.047   userData_99<39>
                                                       mux38112
                                                       userData_99_38
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.094ns logic, 0.342ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: charCount<3>/CLK
  Logical resource: charCount_0/CK
  Location pin: SLICE_X39Y110.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: charCount<3>/CLK
  Logical resource: charCount_0/CK
  Location pin: SLICE_X39Y110.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    6.603|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20483 paths, 0 nets, and 7421 connections

Design statistics:
   Minimum period:   6.603ns{1}   (Maximum frequency: 151.446MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 22 01:39:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 783 MB



