--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34478 paths analyzed, 4062 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.678ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1 (SLICE_X26Y75.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.B4      net (fanout=12)       2.165   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.284   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (1.548ns logic, 6.777ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.B5      net (fanout=12)       1.935   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.284   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (1.594ns logic, 6.547ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.AQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0
    SLICE_X38Y54.B3      net (fanout=15)       1.665   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<0>
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.284   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_1
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.594ns logic, 6.277ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (SLICE_X26Y75.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.B4      net (fanout=12)       2.165   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.282   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (1.546ns logic, 6.777ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.B5      net (fanout=12)       1.935   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.282   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (1.592ns logic, 6.547ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.AQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0
    SLICE_X38Y54.B3      net (fanout=15)       1.665   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<0>
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.282   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      7.869ns (1.592ns logic, 6.277ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0 (SLICE_X26Y75.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.B4      net (fanout=12)       2.165   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd7
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.269   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (1.533ns logic, 6.777ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.BQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.B5      net (fanout=12)       1.935   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd12
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.269   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (1.579ns logic, 6.547ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0 to eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.AQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG_0
    SLICE_X38Y54.B3      net (fanout=15)       1.665   eI2C_BUS/eUART_I2C_MASTER/eSLAVE_ADDR_REG/sREG<0>
    SLICE_X38Y54.BMUX    Tilo                  0.326   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCURRENT_STATE_FSM_FFd14
                                                       eI2C_BUS/eUART_I2C_MASTER/n004983_SW3
    SLICE_X26Y71.A1      net (fanout=1)        2.420   N242
    SLICE_X26Y71.A       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/sDATA_BYTE<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_sDATA_FIFO_READ1
    SLICE_X30Y71.B2      net (fanout=7)        1.072   eI2C_BUS/eUART_I2C_MASTER/sDATA_FIFO_READ
    SLICE_X30Y71.B       Tilo                  0.254   eI2C_BUS/eUART_I2C_MASTER/eOUT_UART_REG/sREG<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CE      net (fanout=1)        1.120   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/_n0279_inv1_cepot
    SLICE_X26Y75.CLK     Tceck                 0.269   eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_0
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (1.579ns logic, 6.277ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd14 (SLICE_X28Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd9 to eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.CQ      Tcko                  0.200   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd10
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd9
    SLICE_X28Y69.C5      net (fanout=3)        0.076   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd9
    SLICE_X28Y69.CLK     Tah         (-Th)    -0.121   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd10
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd14-In1
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_3 (SLICE_X28Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_2 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_2 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y58.CQ      Tcko                  0.200   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_2
    SLICE_X28Y58.C5      net (fanout=11)       0.083   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR<2>
    SLICE_X28Y58.CLK     Tah         (-Th)    -0.121   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/Mmux_sWR_PTR[3]_GND_36_o_mux_53_OUT41
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eDATA_BYTE_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sWR_PTR_3 (SLICE_X40Y65.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sWR_PTR_2 (FF)
  Destination:          eUART/eRECV_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sWR_PTR_2 to eUART/eRECV_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.CQ      Tcko                  0.200   eUART/eRECV_FIFO/sWR_PTR<2>
                                                       eUART/eRECV_FIFO/sWR_PTR_2
    SLICE_X40Y65.C5      net (fanout=19)       0.083   eUART/eRECV_FIFO/sWR_PTR<2>
    SLICE_X40Y65.CLK     Tah         (-Th)    -0.121   eUART/eRECV_FIFO/sWR_PTR<2>
                                                       eUART/eRECV_FIFO/Mmux_sWR_PTR[3]_GND_20_o_mux_53_OUT41
                                                       eUART/eRECV_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG_8/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG<11>/SR
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG_8/SR
  Location pin: SLICE_X2Y66.SR
  Clock network: eI2C_BUS/eI2C_SLAVE/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[6].eSLAVE_REG/sREG_0/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.678|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34478 paths, 0 nets, and 6090 connections

Design statistics:
   Minimum period:   8.678ns{1}   (Maximum frequency: 115.234MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 03 17:04:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



