/* Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6F17) Path("E:/Quartus_FPGA/Sythesis_Caculator25_12_12/") File("Sythesis_Caculator25_12_12.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
