

================================================================
== Vitis HLS Report for 'decision_function_77'
================================================================
* Date:           Tue Mar 11 16:16:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %x_3_val_read, i32 8, i32 17" [firmware/BDT.h:86]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln86 = icmp_slt  i10 %tmp, i10 1" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_647 = icmp_slt  i18 %x_15_val_read, i18 501" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_647' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_648 = icmp_slt  i18 %x_7_val_read, i18 261806" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_648' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_649 = icmp_slt  i18 %x_0_val_read, i18 261604" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_649' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_650 = icmp_slt  i18 %x_11_val_read, i18 261972" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_650' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_651 = icmp_slt  i18 %x_14_val_read, i18 2293" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_651' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_652 = icmp_slt  i18 %x_1_val_read, i18 571" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_652' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_653 = icmp_slt  i18 %x_15_val_read, i18 261464" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_653' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_654 = icmp_slt  i18 %x_14_val_read, i18 84" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_654' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_655 = icmp_slt  i18 %x_3_val_read, i18 261630" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_655' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_656 = icmp_slt  i18 %x_14_val_read, i18 321" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_656' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_657 = icmp_slt  i18 %x_3_val_read, i18 2576" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_657' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_658 = icmp_slt  i18 %x_14_val_read, i18 550" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_658' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_659 = icmp_slt  i18 %x_14_val_read, i18 3540" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_659' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_660 = icmp_slt  i18 %x_0_val_read, i18 261410" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_660' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_661 = icmp_slt  i18 %x_14_val_read, i18 149" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_661' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_662 = icmp_slt  i18 %x_3_val_read, i18 262035" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_662' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_663 = icmp_slt  i18 %x_0_val_read, i18 899" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_663' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_664 = icmp_slt  i18 %x_6_val_read, i18 261703" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_664' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_665 = icmp_slt  i18 %x_9_val_read, i18 261573" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_665' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_666 = icmp_slt  i18 %x_14_val_read, i18 261796" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_666' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_667 = icmp_slt  i18 %x_14_val_read, i18 309" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_667' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_668 = icmp_slt  i18 %x_5_val_read, i18 261887" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_668' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_669 = icmp_slt  i18 %x_1_val_read, i18 412" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_669' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_670 = icmp_slt  i18 %x_11_val_read, i18 262123" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_670' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_671 = icmp_slt  i18 %x_14_val_read, i18 2827" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_671' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_672 = icmp_slt  i18 %x_3_val_read, i18 293" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_672' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_673 = icmp_slt  i18 %x_3_val_read, i18 410" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_673' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_674 = icmp_slt  i18 %x_15_val_read, i18 1682" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_674' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_675 = icmp_slt  i18 %x_5_val_read, i18 3215" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_675' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_647, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln104_306 = xor i1 %icmp_ln86_647, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_306' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_306" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_800 = and i1 %icmp_ln86_649, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_800' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_121)   --->   "%xor_ln104_308 = xor i1 %icmp_ln86_649, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_308' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_121 = and i1 %and_ln102, i1 %xor_ln104_308" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_121' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_804 = and i1 %icmp_ln86_652, i1 %and_ln102_800" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_804' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_311 = xor i1 %icmp_ln86_652, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_311' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_805 = and i1 %icmp_ln86_653, i1 %and_ln104_121" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_805' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_813 = and i1 %icmp_ln86_661, i1 %xor_ln104_311" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_813' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_814 = and i1 %and_ln102_813, i1 %and_ln102_800" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_814' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_804, i1 %and_ln102_814" [firmware/BDT.h:117]   --->   Operation 61 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_799 = and i1 %icmp_ln86_648, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_799' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_120)   --->   "%xor_ln104_307 = xor i1 %icmp_ln86_648, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_120 = and i1 %xor_ln104_307, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_801 = and i1 %icmp_ln86_650, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_801' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_122)   --->   "%xor_ln104_309 = xor i1 %icmp_ln86_650, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_309' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_122 = and i1 %and_ln104, i1 %xor_ln104_309" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_122' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_803 = and i1 %icmp_ln86_647, i1 %and_ln104_120" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_803' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln104_124 = and i1 %and_ln104_120, i1 %xor_ln104_306" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%xor_ln104_312 = xor i1 %icmp_ln86_653, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_312' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_806 = and i1 %icmp_ln86_654, i1 %and_ln102_801" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_806' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%and_ln102_812 = and i1 %icmp_ln86_660, i1 %and_ln102_804" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_812' <Predicate = (and_ln102_804 & and_ln102_800 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_634)   --->   "%and_ln102_815 = and i1 %icmp_ln86_662, i1 %and_ln102_805" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_815' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%and_ln102_816 = and i1 %icmp_ln86_663, i1 %xor_ln104_312" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_816' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%and_ln102_817 = and i1 %and_ln102_816, i1 %and_ln104_121" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_817' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%xor_ln117 = xor i1 %and_ln102_812, i1 1" [firmware/BDT.h:117]   --->   Operation 77 'xor' 'xor_ln117' <Predicate = (and_ln102_804 & and_ln102_800 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117' <Predicate = (and_ln102_804 & and_ln102_800 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%select_ln117 = select i1 %and_ln102_804, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = (and_ln102_800 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%select_ln117_631 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_631' <Predicate = (and_ln102_800 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_632)   --->   "%zext_ln117_67 = zext i2 %select_ln117_631" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_67' <Predicate = (and_ln102_800 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_634)   --->   "%or_ln117_577 = or i1 %and_ln102_800, i1 %and_ln102_815" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_577' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_632 = select i1 %and_ln102_800, i3 %zext_ln117_67, i3 4" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_632' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_578 = or i1 %and_ln102_800, i1 %and_ln102_805" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_578' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_634)   --->   "%select_ln117_633 = select i1 %or_ln117_577, i3 %select_ln117_632, i3 5" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_633' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%or_ln117_579 = or i1 %or_ln117_578, i1 %and_ln102_817" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_579' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_634 = select i1 %or_ln117_578, i3 %select_ln117_633, i3 6" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_634' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%select_ln117_635 = select i1 %or_ln117_579, i3 %select_ln117_634, i3 7" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_635' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_636)   --->   "%zext_ln117_68 = zext i3 %select_ln117_635" [firmware/BDT.h:117]   --->   Operation 89 'zext' 'zext_ln117_68' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_636 = select i1 %and_ln102, i4 %zext_ln117_68, i4 8" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_636' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_581 = or i1 %and_ln102, i1 %and_ln102_806" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_581' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_802 = and i1 %icmp_ln86_651, i1 %and_ln102_799" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_802' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_640)   --->   "%xor_ln104_313 = xor i1 %icmp_ln86_654, i1 1" [firmware/BDT.h:104]   --->   Operation 93 'xor' 'xor_ln104_313' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln102_807 = and i1 %icmp_ln86_655, i1 %and_ln104_122" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_807' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln102_808 = and i1 %icmp_ln86_656, i1 %and_ln102_802" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_808' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_638)   --->   "%and_ln102_818 = and i1 %icmp_ln86_664, i1 %and_ln102_806" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_818' <Predicate = (icmp_ln86 & or_ln117_581)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_640)   --->   "%and_ln102_819 = and i1 %icmp_ln86_665, i1 %xor_ln104_313" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_819' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_640)   --->   "%and_ln102_820 = and i1 %and_ln102_819, i1 %and_ln102_801" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_820' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_642)   --->   "%and_ln102_821 = and i1 %icmp_ln86_666, i1 %and_ln102_807" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_821' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_638)   --->   "%or_ln117_580 = or i1 %and_ln102, i1 %and_ln102_818" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_580' <Predicate = (icmp_ln86 & or_ln117_581)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_638)   --->   "%select_ln117_637 = select i1 %or_ln117_580, i4 %select_ln117_636, i4 9" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_637' <Predicate = (icmp_ln86 & or_ln117_581)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_640)   --->   "%or_ln117_582 = or i1 %or_ln117_581, i1 %and_ln102_820" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_582' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_638 = select i1 %or_ln117_581, i4 %select_ln117_637, i4 10" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_638' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_583 = or i1 %and_ln102, i1 %and_ln102_801" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_583' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_640)   --->   "%select_ln117_639 = select i1 %or_ln117_582, i4 %select_ln117_638, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_639' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_642)   --->   "%or_ln117_584 = or i1 %or_ln117_583, i1 %and_ln102_821" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_584' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_640 = select i1 %or_ln117_583, i4 %select_ln117_639, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_640' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_585 = or i1 %or_ln117_583, i1 %and_ln102_807" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_585' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_642)   --->   "%select_ln117_641 = select i1 %or_ln117_584, i4 %select_ln117_640, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_641' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_642 = select i1 %or_ln117_585, i4 %select_ln117_641, i4 14" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_642' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_123)   --->   "%xor_ln104_310 = xor i1 %icmp_ln86_651, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_123 = and i1 %and_ln102_799, i1 %xor_ln104_310" [firmware/BDT.h:104]   --->   Operation 112 'and' 'and_ln104_123' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%xor_ln104_314 = xor i1 %icmp_ln86_655, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_314' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_648)   --->   "%xor_ln104_315 = xor i1 %icmp_ln86_656, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_809 = and i1 %icmp_ln86_657, i1 %and_ln104_123" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_809' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%and_ln102_822 = and i1 %icmp_ln86_667, i1 %xor_ln104_314" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_822' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%and_ln102_823 = and i1 %and_ln102_822, i1 %and_ln104_122" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_823' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_646)   --->   "%and_ln102_824 = and i1 %icmp_ln86_668, i1 %and_ln102_808" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_648)   --->   "%and_ln102_825 = and i1 %icmp_ln86_669, i1 %xor_ln104_315" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_648)   --->   "%and_ln102_826 = and i1 %and_ln102_825, i1 %and_ln102_802" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%or_ln117_586 = or i1 %or_ln117_585, i1 %and_ln102_823" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_586' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%select_ln117_643 = select i1 %or_ln117_586, i4 %select_ln117_642, i4 15" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_643' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_644)   --->   "%zext_ln117_69 = zext i4 %select_ln117_643" [firmware/BDT.h:117]   --->   Operation 123 'zext' 'zext_ln117_69' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_646)   --->   "%or_ln117_587 = or i1 %icmp_ln86, i1 %and_ln102_824" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_644 = select i1 %icmp_ln86, i5 %zext_ln117_69, i5 16" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_644' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_588 = or i1 %icmp_ln86, i1 %and_ln102_808" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_588' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_646)   --->   "%select_ln117_645 = select i1 %or_ln117_587, i5 %select_ln117_644, i5 17" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_648)   --->   "%or_ln117_589 = or i1 %or_ln117_588, i1 %and_ln102_826" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_646 = select i1 %or_ln117_588, i5 %select_ln117_645, i5 18" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_646' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_590 = or i1 %icmp_ln86, i1 %and_ln102_802" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_590' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_648)   --->   "%select_ln117_647 = select i1 %or_ln117_589, i5 %select_ln117_646, i5 19" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_648 = select i1 %or_ln117_590, i5 %select_ln117_647, i5 20" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_648' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_592 = or i1 %or_ln117_590, i1 %and_ln102_809" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_592' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_594 = or i1 %icmp_ln86, i1 %and_ln102_799" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_594' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_652)   --->   "%xor_ln104_316 = xor i1 %icmp_ln86_657, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_316' <Predicate = (or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln102_810 = and i1 %icmp_ln86_658, i1 %and_ln102_803" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_810' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_650)   --->   "%and_ln102_827 = and i1 %icmp_ln86_670, i1 %and_ln102_809" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_827' <Predicate = (or_ln117_592 & or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_652)   --->   "%and_ln102_828 = and i1 %icmp_ln86_671, i1 %xor_ln104_316" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_828' <Predicate = (or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_652)   --->   "%and_ln102_829 = and i1 %and_ln102_828, i1 %and_ln104_123" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_829' <Predicate = (or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_654)   --->   "%and_ln102_830 = and i1 %icmp_ln86_672, i1 %and_ln102_810" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_650)   --->   "%or_ln117_591 = or i1 %or_ln117_590, i1 %and_ln102_827" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_591' <Predicate = (or_ln117_592 & or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_650)   --->   "%select_ln117_649 = select i1 %or_ln117_591, i5 %select_ln117_648, i5 21" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_649' <Predicate = (or_ln117_592 & or_ln117_594)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_652)   --->   "%or_ln117_593 = or i1 %or_ln117_592, i1 %and_ln102_829" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_593' <Predicate = (or_ln117_594)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_650 = select i1 %or_ln117_592, i5 %select_ln117_649, i5 22" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_650' <Predicate = (or_ln117_594)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_652)   --->   "%select_ln117_651 = select i1 %or_ln117_593, i5 %select_ln117_650, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_651' <Predicate = (or_ln117_594)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_654)   --->   "%or_ln117_595 = or i1 %or_ln117_594, i1 %and_ln102_830" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_652 = select i1 %or_ln117_594, i5 %select_ln117_651, i5 24" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_652' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_596 = or i1 %or_ln117_594, i1 %and_ln102_810" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_596' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_654)   --->   "%select_ln117_653 = select i1 %or_ln117_595, i5 %select_ln117_652, i5 25" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_654 = select i1 %or_ln117_596, i5 %select_ln117_653, i5 26" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_654' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_656)   --->   "%xor_ln104_317 = xor i1 %icmp_ln86_658, i1 1" [firmware/BDT.h:104]   --->   Operation 151 'xor' 'xor_ln104_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.97ns)   --->   "%and_ln102_811 = and i1 %icmp_ln86_659, i1 %and_ln104_124" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_811' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_656)   --->   "%and_ln102_831 = and i1 %icmp_ln86_673, i1 %xor_ln104_317" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_656)   --->   "%and_ln102_832 = and i1 %and_ln102_831, i1 %and_ln102_803" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_658)   --->   "%and_ln102_833 = and i1 %icmp_ln86_674, i1 %and_ln102_811" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_656)   --->   "%or_ln117_597 = or i1 %or_ln117_596, i1 %and_ln102_832" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_598 = or i1 %or_ln117_594, i1 %and_ln102_803" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_598' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_656)   --->   "%select_ln117_655 = select i1 %or_ln117_597, i5 %select_ln117_654, i5 27" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_658)   --->   "%or_ln117_599 = or i1 %or_ln117_598, i1 %and_ln102_833" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_656 = select i1 %or_ln117_598, i5 %select_ln117_655, i5 28" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_656' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_600 = or i1 %or_ln117_598, i1 %and_ln102_811" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_600' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_658)   --->   "%select_ln117_657 = select i1 %or_ln117_599, i5 %select_ln117_656, i5 29" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_657' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_658 = select i1 %or_ln117_600, i5 %select_ln117_657, i5 30" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_658' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 164 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_318 = xor i1 %icmp_ln86_659, i1 1" [firmware/BDT.h:104]   --->   Operation 165 'xor' 'xor_ln104_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_834 = and i1 %icmp_ln86_675, i1 %xor_ln104_318" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_835 = and i1 %and_ln102_834, i1 %and_ln104_124" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_601 = or i1 %or_ln117_600, i1 %and_ln102_835" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_659 = select i1 %or_ln117_601, i5 %select_ln117_658, i5 31" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 911, i5 1, i11 318, i5 2, i11 2017, i5 3, i11 164, i5 4, i11 26, i5 5, i11 170, i5 6, i11 3, i5 7, i11 1953, i5 8, i11 205, i5 9, i11 1935, i5 10, i11 1478, i5 11, i11 1848, i5 12, i11 1966, i5 13, i11 1705, i5 14, i11 94, i5 15, i11 1864, i5 16, i11 218, i5 17, i11 1624, i5 18, i11 1663, i5 19, i11 1569, i5 20, i11 1875, i5 21, i11 968, i5 22, i11 1556, i5 23, i11 1998, i5 24, i11 1992, i5 25, i11 1549, i5 26, i11 731, i5 27, i11 1945, i5 28, i11 1785, i5 29, i11 1637, i5 30, i11 908, i5 31, i11 1606, i11 0, i5 %select_ln117_659" [firmware/BDT.h:118]   --->   Operation 170 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 171 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_647', firmware/BDT.h:86) [24]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [54]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_800', firmware/BDT.h:102) [60]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_804', firmware/BDT.h:102) [71]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [113]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_812', firmware/BDT.h:102) [87]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_631', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_632', firmware/BDT.h:117) [118]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_633', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_634', firmware/BDT.h:117) [122]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_635', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_636', firmware/BDT.h:117) [126]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_818', firmware/BDT.h:102) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_580', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_637', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_638', firmware/BDT.h:117) [130]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_639', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_640', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_641', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_642', firmware/BDT.h:117) [138]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_314', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_822', firmware/BDT.h:102) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_823', firmware/BDT.h:102) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_586', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_643', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_644', firmware/BDT.h:117) [142]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_645', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_646', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_647', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_648', firmware/BDT.h:117) [150]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_827', firmware/BDT.h:102) [102]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_591', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_649', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_650', firmware/BDT.h:117) [154]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_651', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_652', firmware/BDT.h:117) [158]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_653', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_654', firmware/BDT.h:117) [162]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_598', firmware/BDT.h:117) [163]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_656', firmware/BDT.h:117) [166]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_657', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_658', firmware/BDT.h:117) [170]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_318', firmware/BDT.h:104) [86]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_834', firmware/BDT.h:102) [109]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_835', firmware/BDT.h:102) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_601', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_659', firmware/BDT.h:117) [171]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [172]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
