/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [8:0] _04_;
  reg [6:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [26:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_9z[2] & celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_17z[9] & celloutsig_0_9z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_3z & celloutsig_0_15z[12]);
  assign celloutsig_0_24z = ~(in_data[16] & celloutsig_0_2z[0]);
  assign celloutsig_0_32z = ~((celloutsig_0_26z[2] | _01_) & celloutsig_0_28z[4]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[99]) & (celloutsig_1_0z | in_data[138]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | _02_) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[7] | in_data[11]) & (celloutsig_0_1z | celloutsig_0_0z[1]));
  assign celloutsig_1_6z = celloutsig_1_5z[2] ^ celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_1z;
  assign celloutsig_0_1z = celloutsig_0_0z[5] ^ in_data[64];
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= in_data[183:178];
  assign { _02_, _03_[4:3], _00_, _03_[1:0] } = _17_;
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_, _04_[7:0] } = _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_14z[8:6], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_4z = { in_data[165:162], _02_, _03_[4:3], _00_, _03_[1:0], celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, in_data[177], _02_, _03_[4:3], _00_, _03_[1:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_2z = { in_data[50:44], celloutsig_0_1z } / { 1'h1, in_data[40:35], in_data[0] };
  assign celloutsig_0_26z = { in_data[9:8], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_25z } / { 1'h1, celloutsig_0_17z[6], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_13z = in_data[37:14] === { celloutsig_0_2z[7:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:1] === celloutsig_0_0z[6:2];
  assign celloutsig_0_25z = ! { celloutsig_0_15z[5:4], celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_2z || celloutsig_0_0z;
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_11z } || { celloutsig_0_14z[11:6], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[188:184] !== in_data[128:124];
  assign celloutsig_0_8z = in_data[57:49] !== { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_1z } !== { celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~ in_data[19:12];
  assign celloutsig_0_15z = ~ in_data[92:66];
  assign celloutsig_0_35z = { celloutsig_0_5z[1], celloutsig_0_25z, celloutsig_0_32z } | celloutsig_0_30z[7:5];
  assign celloutsig_0_36z = { _05_[6:3], celloutsig_0_32z, celloutsig_0_2z } | celloutsig_0_14z[15:3];
  assign celloutsig_0_5z = celloutsig_0_2z[5:3] | celloutsig_0_2z[5:3];
  assign celloutsig_0_14z = { celloutsig_0_0z[4:0], celloutsig_0_2z, celloutsig_0_9z } | { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_17z = celloutsig_0_14z[12:0] | { celloutsig_0_2z[1:0], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_14z[14:0] | { celloutsig_0_14z[14:1], celloutsig_0_16z };
  assign celloutsig_1_14z = | in_data[166:161];
  assign celloutsig_0_10z = | { celloutsig_0_4z, in_data[10:4] };
  assign celloutsig_0_12z = | { _01_, celloutsig_0_8z, celloutsig_0_7z, _04_[7:0], celloutsig_0_2z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_1z, _02_, _03_[4:3], _00_, _03_[1:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_5z[2:1], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z } >> { in_data[17:16], celloutsig_0_8z };
  assign celloutsig_0_28z = in_data[61:56] >> { celloutsig_0_14z[14:12], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_19z = ~((celloutsig_1_18z & in_data[143]) | (celloutsig_1_6z & celloutsig_1_14z));
  assign { _03_[5], _03_[2] } = { _02_, _00_ };
  assign _04_[8] = _01_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
