<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="FADD.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000111010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FADD.Q %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FCLASS.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110011000000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCLASS.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.D.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.L.Q" isa="RISCV" group="Float" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.L.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.LU.Q" isa="RISCV" group="Float" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.LU.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.D" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.L" isa="RISCV" group="Float" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000101010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.L %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.LU" isa="RISCV" group="Float" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000111010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.LU %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.S" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.S %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.W" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.W %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.WU" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000011010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.WU %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.S.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <asm format="FCVT.S.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.W.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.W.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.WU.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.WU.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FDIV.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011111010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FDIV.Q %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FEQ.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FEQ.Q %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FLE.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLE.Q %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FLQ" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000000111"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="16" base="rs1" data-size="16" element-size="16" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="FLQ %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  <I name="FLT.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLT.Q %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FMADD.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111000011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FMADD.Q %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FMAX.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101110011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FMAX.Q %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FMIN.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101110001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FMIN.Q %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FMSUB.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111000111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FMSUB.Q %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FMUL.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010111010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FMUL.Q %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FNMADD.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111001111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FNMADD.Q %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FNMSUB.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111001011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FNMSUB.Q %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FSGNJ.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FSGNJ.Q %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSGNJN.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FSGNJN.Q %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSGNJX.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FSGNJX.Q %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSQ" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000100111"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="16" base="rs1" data-size="16" element-size="16" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="FSQ %s, %s, %s" op1="simm12" op2="rs1" op3="rs2"/>
  </I>
  <I name="FSQRT.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101111000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FSQRT.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FSUB.Q" form="Quad-precision" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001111010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FSUB.Q %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
</instruction_file>
