
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d74  08000000  0c000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  5 .data         00000430  20000000  0c000d74  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000008  20000430  0c0011a4  00020430  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00020430  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000000  30000000  30000000  00020430  2**0
                  CONTENTS
 10 .debug_aranges 00000178  00000000  00000000  00020430  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000500d  00000000  00000000  000205a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000c1c  00000000  00000000  000255b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000015fd  00000000  00000000  000261d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000478  00000000  00000000  000277d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00075162  00000000  00000000  00027c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00000824  00000000  00000000  0009cdaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000000f8  00000000  00000000  0009d5ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .build_attributes 000001f9  00000000  00000000  0009d6c6  2**0
                  CONTENTS, READONLY
 19 .debug_macro  00018964  00000000  00000000  0009d8bf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c000d74 	.word	0x0c000d74
 800024c:	20000000 	.word	0x20000000
 8000250:	00000430 	.word	0x00000430
 8000254:	0c0011a4 	.word	0x0c0011a4
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c000d74 	.word	0x0c000d74
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c000d74 	.word	0x0c000d74
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000430 	.word	0x20000430
 800027c:	00000008 	.word	0x00000008
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
    ldr sp,=__initial_sp
 8000290:	10000800 	.word	0x10000800
    ldr  r0, =SystemInit
 8000294:	08000919 	.word	0x08000919
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
    ldr  r0, =__libc_init_array
 80002a8:	08000d21 	.word	0x08000d21
    ldr  r0, =main
 80002ac:	080002b5 	.word	0x080002b5

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <main>:
#include <xmc_gpio.h>
#include <xmc_common.h>



int main(void) {
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  PORT1->OUT = 0xFFFF;
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <main+0x20>)
 80002ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002be:	601a      	str	r2, [r3, #0]
  PORT1->IOCR0 = 0b1000000010000000;
 80002c0:	4b04      	ldr	r3, [pc, #16]	; (80002d4 <main+0x20>)
 80002c2:	f248 0280 	movw	r2, #32896	; 0x8080
 80002c6:	611a      	str	r2, [r3, #16]
  return 0;
 80002c8:	2300      	movs	r3, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	48028100 	.word	0x48028100

080002d8 <XMC_PRIOARRAY_GetHead>:

/*
 *
 */
__STATIC_INLINE int32_t XMC_PRIOARRAY_GetHead(XMC_PRIOARRAY_t *prioarray)
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_PRIOARRAY_Init: NULL pointer", prioarray != NULL);
  return prioarray->items[prioarray->size].next;
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	685a      	ldr	r2, [r3, #4]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4619      	mov	r1, r3
 80002ea:	460b      	mov	r3, r1
 80002ec:	005b      	lsls	r3, r3, #1
 80002ee:	440b      	add	r3, r1
 80002f0:	009b      	lsls	r3, r3, #2
 80002f2:	4413      	add	r3, r2
 80002f4:	689b      	ldr	r3, [r3, #8]
}
 80002f6:	4618      	mov	r0, r3
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr

08000302 <XMC_PRIOARRAY_GetItemPriority>:

/*
 *
 */
__STATIC_INLINE int32_t XMC_PRIOARRAY_GetItemPriority(XMC_PRIOARRAY_t *prioarray, int32_t item)
{
 8000302:	b480      	push	{r7}
 8000304:	b083      	sub	sp, #12
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_PRIOARRAY_GetItemPriority: item out of range", (item >= 0) && (item < prioarray->size));
  return prioarray->items[item].priority;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	6859      	ldr	r1, [r3, #4]
 8000310:	683a      	ldr	r2, [r7, #0]
 8000312:	4613      	mov	r3, r2
 8000314:	005b      	lsls	r3, r3, #1
 8000316:	4413      	add	r3, r2
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	440b      	add	r3, r1
 800031c:	681b      	ldr	r3, [r3, #0]
}
 800031e:	4618      	mov	r0, r3
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr

0800032a <XMC_PRIOARRAY_GetItemNext>:

/*
 *
 */
__STATIC_INLINE int32_t XMC_PRIOARRAY_GetItemNext(XMC_PRIOARRAY_t *prioarray, int32_t item)
{
 800032a:	b480      	push	{r7}
 800032c:	b083      	sub	sp, #12
 800032e:	af00      	add	r7, sp, #0
 8000330:	6078      	str	r0, [r7, #4]
 8000332:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_PRIOARRAY_GetItemNext: item out of range", (item >= 0) && (item < prioarray->size));
  return prioarray->items[item].next;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	6859      	ldr	r1, [r3, #4]
 8000338:	683a      	ldr	r2, [r7, #0]
 800033a:	4613      	mov	r3, r2
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	4413      	add	r3, r2
 8000340:	009b      	lsls	r3, r3, #2
 8000342:	440b      	add	r3, r1
 8000344:	689b      	ldr	r3, [r3, #8]
}
 8000346:	4618      	mov	r0, r3
 8000348:	370c      	adds	r7, #12
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr

08000352 <XMC_LIST_Init>:
  }
}
#endif

void XMC_LIST_Init(XMC_LIST_t *list)
{
 8000352:	b480      	push	{r7}
 8000354:	b083      	sub	sp, #12
 8000356:	af00      	add	r7, sp, #0
 8000358:	6078      	str	r0, [r7, #4]
  *list = NULL;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036a:	4770      	bx	lr

0800036c <XMC_LIST_GetHead>:

void *XMC_LIST_GetHead(XMC_LIST_t *list)
{
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  return *list;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
}
 8000378:	4618      	mov	r0, r3
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr

08000384 <XMC_LIST_GetTail>:

void *XMC_LIST_GetTail(XMC_LIST_t *list)
{
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  struct list *tail;
  
  if (*list == NULL) 
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d102      	bne.n	800039a <XMC_LIST_GetTail+0x16>
  {
    tail = NULL;
 8000394:	2300      	movs	r3, #0
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	e00a      	b.n	80003b0 <XMC_LIST_GetTail+0x2c>
  }
  else
  {
    for (tail = (struct list *)*list; tail->next != NULL; tail = tail->next)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	60fb      	str	r3, [r7, #12]
 80003a0:	e002      	b.n	80003a8 <XMC_LIST_GetTail+0x24>
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d1f8      	bne.n	80003a2 <XMC_LIST_GetTail+0x1e>
    {
      /* Loop through the list */
    }  
  }
  
  return tail;    
 80003b0:	68fb      	ldr	r3, [r7, #12]
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	3714      	adds	r7, #20
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <XMC_LIST_Add>:

void XMC_LIST_Add(XMC_LIST_t *list, void *item)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b084      	sub	sp, #16
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
 80003c6:	6039      	str	r1, [r7, #0]
  struct list *tail;
  
  ((struct list *)item)->next = NULL;
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	2200      	movs	r2, #0
 80003cc:	601a      	str	r2, [r3, #0]
  tail = (struct list *)XMC_LIST_GetTail(list);
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f7ff ffd8 	bl	8000384 <XMC_LIST_GetTail>
 80003d4:	60f8      	str	r0, [r7, #12]
  
  if (tail == NULL) 
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d103      	bne.n	80003e4 <XMC_LIST_Add+0x26>
  {
    *list = item;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	683a      	ldr	r2, [r7, #0]
 80003e0:	601a      	str	r2, [r3, #0]
  } 
  else 
  {
    tail->next = (struct list *)item;
  }
}
 80003e2:	e002      	b.n	80003ea <XMC_LIST_Add+0x2c>
    tail->next = (struct list *)item;
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	683a      	ldr	r2, [r7, #0]
 80003e8:	601a      	str	r2, [r3, #0]
}
 80003ea:	bf00      	nop
 80003ec:	3710      	adds	r7, #16
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <XMC_LIST_Remove>:

void XMC_LIST_Remove(XMC_LIST_t *list, void *item)
{
 80003f2:	b480      	push	{r7}
 80003f4:	b085      	sub	sp, #20
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	6078      	str	r0, [r7, #4]
 80003fa:	6039      	str	r1, [r7, #0]
  struct list *right, *left;
  
  if (*list != NULL) 
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d022      	beq.n	800044a <XMC_LIST_Remove+0x58>
  {
    left = NULL;
 8000404:	2300      	movs	r3, #0
 8000406:	60bb      	str	r3, [r7, #8]
    for(right = (struct list *)*list; right != NULL; right = right->next)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	e019      	b.n	8000444 <XMC_LIST_Remove+0x52>
    {
      if(right == item) 
 8000410:	68fa      	ldr	r2, [r7, #12]
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	429a      	cmp	r2, r3
 8000416:	d110      	bne.n	800043a <XMC_LIST_Remove+0x48>
      {
        if(left == NULL) 
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	2b00      	cmp	r3, #0
 800041c:	d104      	bne.n	8000428 <XMC_LIST_Remove+0x36>
        {
          /* First on list */
          *list = right->next;
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	e003      	b.n	8000430 <XMC_LIST_Remove+0x3e>
        } 
        else 
        {
          /* Not first on list */
          left->next = right->next;
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	681a      	ldr	r2, [r3, #0]
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	601a      	str	r2, [r3, #0]
        }
        right->next = NULL;
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
        break;
 8000436:	bf00      	nop
      }
      left = right;
    }
  }
}
 8000438:	e007      	b.n	800044a <XMC_LIST_Remove+0x58>
      left = right;
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	60bb      	str	r3, [r7, #8]
    for(right = (struct list *)*list; right != NULL; right = right->next)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d1e2      	bne.n	8000410 <XMC_LIST_Remove+0x1e>
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr

08000456 <XMC_LIST_Insert>:

void XMC_LIST_Insert(XMC_LIST_t *list, void *prev_item, void *new_item)
{
 8000456:	b480      	push	{r7}
 8000458:	b085      	sub	sp, #20
 800045a:	af00      	add	r7, sp, #0
 800045c:	60f8      	str	r0, [r7, #12]
 800045e:	60b9      	str	r1, [r7, #8]
 8000460:	607a      	str	r2, [r7, #4]
  if (prev_item == NULL) 
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d107      	bne.n	8000478 <XMC_LIST_Insert+0x22>
  {
	((struct list *)new_item)->next = (struct list *)*list;
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	601a      	str	r2, [r3, #0]
	*list = new_item;
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	601a      	str	r2, [r3, #0]
  else 
  {
    ((struct list *)new_item)->next = ((struct list *)prev_item)->next;
    ((struct list *)prev_item)->next = (struct list *)new_item;
  }
}
 8000476:	e006      	b.n	8000486 <XMC_LIST_Insert+0x30>
    ((struct list *)new_item)->next = ((struct list *)prev_item)->next;
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	681a      	ldr	r2, [r3, #0]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	601a      	str	r2, [r3, #0]
    ((struct list *)prev_item)->next = (struct list *)new_item;
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	687a      	ldr	r2, [r7, #4]
 8000484:	601a      	str	r2, [r3, #0]
}
 8000486:	bf00      	nop
 8000488:	3714      	adds	r7, #20
 800048a:	46bd      	mov	sp, r7
 800048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000490:	4770      	bx	lr

08000492 <XMC_PRIOARRAY_Init>:

void XMC_PRIOARRAY_Init(XMC_PRIOARRAY_t *prioarray)
{
 8000492:	b480      	push	{r7}
 8000494:	b083      	sub	sp, #12
 8000496:	af00      	add	r7, sp, #0
 8000498:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_PRIOARRAY_Init: NULL pointer", prioarray != NULL);

  /* Initialize head, next points to tail, previous to NULL and the priority is MININT */
  prioarray->items[prioarray->size].next = prioarray->size + 1;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	685a      	ldr	r2, [r3, #4]
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4619      	mov	r1, r3
 80004a4:	460b      	mov	r3, r1
 80004a6:	005b      	lsls	r3, r3, #1
 80004a8:	440b      	add	r3, r1
 80004aa:	009b      	lsls	r3, r3, #2
 80004ac:	4413      	add	r3, r2
 80004ae:	687a      	ldr	r2, [r7, #4]
 80004b0:	6812      	ldr	r2, [r2, #0]
 80004b2:	3201      	adds	r2, #1
 80004b4:	609a      	str	r2, [r3, #8]
  prioarray->items[prioarray->size].previous = -1;
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	685a      	ldr	r2, [r3, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4619      	mov	r1, r3
 80004c0:	460b      	mov	r3, r1
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	440b      	add	r3, r1
 80004c6:	009b      	lsls	r3, r3, #2
 80004c8:	4413      	add	r3, r2
 80004ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004ce:	605a      	str	r2, [r3, #4]
  prioarray->items[prioarray->size].priority = INT32_MAX;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	685a      	ldr	r2, [r3, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4619      	mov	r1, r3
 80004da:	460b      	mov	r3, r1
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	440b      	add	r3, r1
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4413      	add	r3, r2
 80004e4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80004e8:	601a      	str	r2, [r3, #0]

  /* Initialize tail, next points to NULL, previous is the head and the priority is MAXINT */
  prioarray->items[prioarray->size + 1].next = -1;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6859      	ldr	r1, [r3, #4]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	1c5a      	adds	r2, r3, #1
 80004f4:	4613      	mov	r3, r2
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	4413      	add	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	440b      	add	r3, r1
 80004fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000502:	609a      	str	r2, [r3, #8]
  prioarray->items[prioarray->size + 1].previous = prioarray->size;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6859      	ldr	r1, [r3, #4]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	1c5a      	adds	r2, r3, #1
 800050e:	4613      	mov	r3, r2
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	4413      	add	r3, r2
 8000514:	009b      	lsls	r3, r3, #2
 8000516:	440b      	add	r3, r1
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	6812      	ldr	r2, [r2, #0]
 800051c:	605a      	str	r2, [r3, #4]
  prioarray->items[prioarray->size + 1].priority = INT32_MIN;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	6859      	ldr	r1, [r3, #4]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	1c5a      	adds	r2, r3, #1
 8000528:	4613      	mov	r3, r2
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	4413      	add	r3, r2
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	440b      	add	r3, r1
 8000532:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000536:	601a      	str	r2, [r3, #0]

}
 8000538:	bf00      	nop
 800053a:	370c      	adds	r7, #12
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <XMC_PRIOARRAY_Add>:

void XMC_PRIOARRAY_Add(XMC_PRIOARRAY_t *prioarray, int32_t item, int32_t priority)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
  int32_t next;
  int32_t previous;

  XMC_ASSERT("XMC_PRIOARRAY_Add: item out of range", (item >= 0) && (item < prioarray->size));
  
  next = XMC_PRIOARRAY_GetHead(prioarray);
 8000550:	68f8      	ldr	r0, [r7, #12]
 8000552:	f7ff fec1 	bl	80002d8 <XMC_PRIOARRAY_GetHead>
 8000556:	6178      	str	r0, [r7, #20]
  while (XMC_PRIOARRAY_GetItemPriority(prioarray, next) > priority)
 8000558:	e004      	b.n	8000564 <XMC_PRIOARRAY_Add+0x20>
  {
    next = XMC_PRIOARRAY_GetItemNext(prioarray, next);
 800055a:	6979      	ldr	r1, [r7, #20]
 800055c:	68f8      	ldr	r0, [r7, #12]
 800055e:	f7ff fee4 	bl	800032a <XMC_PRIOARRAY_GetItemNext>
 8000562:	6178      	str	r0, [r7, #20]
  while (XMC_PRIOARRAY_GetItemPriority(prioarray, next) > priority)
 8000564:	6979      	ldr	r1, [r7, #20]
 8000566:	68f8      	ldr	r0, [r7, #12]
 8000568:	f7ff fecb 	bl	8000302 <XMC_PRIOARRAY_GetItemPriority>
 800056c:	4602      	mov	r2, r0
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	429a      	cmp	r2, r3
 8000572:	dcf2      	bgt.n	800055a <XMC_PRIOARRAY_Add+0x16>
  }

  previous = prioarray->items[next].previous;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	6859      	ldr	r1, [r3, #4]
 8000578:	697a      	ldr	r2, [r7, #20]
 800057a:	4613      	mov	r3, r2
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	4413      	add	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	440b      	add	r3, r1
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	613b      	str	r3, [r7, #16]

  prioarray->items[item].next = next;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	6859      	ldr	r1, [r3, #4]
 800058c:	68ba      	ldr	r2, [r7, #8]
 800058e:	4613      	mov	r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	4413      	add	r3, r2
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	440b      	add	r3, r1
 8000598:	697a      	ldr	r2, [r7, #20]
 800059a:	609a      	str	r2, [r3, #8]
  prioarray->items[item].previous = previous;
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	6859      	ldr	r1, [r3, #4]
 80005a0:	68ba      	ldr	r2, [r7, #8]
 80005a2:	4613      	mov	r3, r2
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	4413      	add	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	440b      	add	r3, r1
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	605a      	str	r2, [r3, #4]
  prioarray->items[item].priority = priority;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	6859      	ldr	r1, [r3, #4]
 80005b4:	68ba      	ldr	r2, [r7, #8]
 80005b6:	4613      	mov	r3, r2
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	4413      	add	r3, r2
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	440b      	add	r3, r1
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	601a      	str	r2, [r3, #0]

  prioarray->items[previous].next = item;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	6859      	ldr	r1, [r3, #4]
 80005c8:	693a      	ldr	r2, [r7, #16]
 80005ca:	4613      	mov	r3, r2
 80005cc:	005b      	lsls	r3, r3, #1
 80005ce:	4413      	add	r3, r2
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	440b      	add	r3, r1
 80005d4:	68ba      	ldr	r2, [r7, #8]
 80005d6:	609a      	str	r2, [r3, #8]
  prioarray->items[next].previous = item;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	6859      	ldr	r1, [r3, #4]
 80005dc:	697a      	ldr	r2, [r7, #20]
 80005de:	4613      	mov	r3, r2
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	4413      	add	r3, r2
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	440b      	add	r3, r1
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	605a      	str	r2, [r3, #4]
}
 80005ec:	bf00      	nop
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <XMC_PRIOARRAY_Remove>:

void XMC_PRIOARRAY_Remove(XMC_PRIOARRAY_t *prioarray, int32_t item)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
  int32_t next;
  int32_t previous;

  XMC_ASSERT("XMC_PRIOARRAY_Add: item out of range", (item >= 0) && (item < prioarray->size));
  
  next = prioarray->items[item].next;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6859      	ldr	r1, [r3, #4]
 8000602:	683a      	ldr	r2, [r7, #0]
 8000604:	4613      	mov	r3, r2
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	4413      	add	r3, r2
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	440b      	add	r3, r1
 800060e:	689b      	ldr	r3, [r3, #8]
 8000610:	60fb      	str	r3, [r7, #12]
  previous = prioarray->items[item].previous;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6859      	ldr	r1, [r3, #4]
 8000616:	683a      	ldr	r2, [r7, #0]
 8000618:	4613      	mov	r3, r2
 800061a:	005b      	lsls	r3, r3, #1
 800061c:	4413      	add	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	440b      	add	r3, r1
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	60bb      	str	r3, [r7, #8]

  prioarray->items[previous].next = next;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6859      	ldr	r1, [r3, #4]
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	4613      	mov	r3, r2
 800062e:	005b      	lsls	r3, r3, #1
 8000630:	4413      	add	r3, r2
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	440b      	add	r3, r1
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	609a      	str	r2, [r3, #8]
  prioarray->items[next].previous = previous;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	6859      	ldr	r1, [r3, #4]
 800063e:	68fa      	ldr	r2, [r7, #12]
 8000640:	4613      	mov	r3, r2
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	4413      	add	r3, r2
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	440b      	add	r3, r1
 800064a:	68ba      	ldr	r2, [r7, #8]
 800064c:	605a      	str	r2, [r3, #4]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
	...

0800065c <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	460b      	mov	r3, r1
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800066a:	7afb      	ldrb	r3, [r7, #11]
 800066c:	089b      	lsrs	r3, r3, #2
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	7afb      	ldrb	r3, [r7, #11]
 8000674:	089b      	lsrs	r3, r3, #2
 8000676:	b2db      	uxtb	r3, r3
 8000678:	461a      	mov	r2, r3
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	3204      	adds	r2, #4
 800067e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000682:	7afb      	ldrb	r3, [r7, #11]
 8000684:	f003 0303 	and.w	r3, r3, #3
 8000688:	00db      	lsls	r3, r3, #3
 800068a:	21f8      	movs	r1, #248	; 0xf8
 800068c:	fa01 f303 	lsl.w	r3, r1, r3
 8000690:	43db      	mvns	r3, r3
 8000692:	ea02 0103 	and.w	r1, r2, r3
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	1d02      	adds	r2, r0, #4
 800069a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80006a2:	7afb      	ldrb	r3, [r7, #11]
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	2103      	movs	r1, #3
 80006a8:	fa01 f303 	lsl.w	r3, r1, r3
 80006ac:	43db      	mvns	r3, r3
 80006ae:	401a      	ands	r2, r3
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4a38      	ldr	r2, [pc, #224]	; (8000798 <XMC_GPIO_Init+0x13c>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d003      	beq.n	80006c4 <XMC_GPIO_Init+0x68>
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4a37      	ldr	r2, [pc, #220]	; (800079c <XMC_GPIO_Init+0x140>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d10a      	bne.n	80006da <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006c8:	7afb      	ldrb	r3, [r7, #11]
 80006ca:	2101      	movs	r1, #1
 80006cc:	fa01 f303 	lsl.w	r3, r1, r3
 80006d0:	43db      	mvns	r3, r3
 80006d2:	401a      	ands	r2, r3
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	661a      	str	r2, [r3, #96]	; 0x60
 80006d8:	e03c      	b.n	8000754 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	685a      	ldr	r2, [r3, #4]
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	409a      	lsls	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80006e6:	7afb      	ldrb	r3, [r7, #11]
 80006e8:	08db      	lsrs	r3, r3, #3
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	4618      	mov	r0, r3
 80006ee:	7afb      	ldrb	r3, [r7, #11]
 80006f0:	08db      	lsrs	r3, r3, #3
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3210      	adds	r2, #16
 80006fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006fe:	7afb      	ldrb	r3, [r7, #11]
 8000700:	f003 0307 	and.w	r3, r3, #7
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	2107      	movs	r1, #7
 8000708:	fa01 f303 	lsl.w	r3, r1, r3
 800070c:	43db      	mvns	r3, r3
 800070e:	ea02 0103 	and.w	r1, r2, r3
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	f100 0210 	add.w	r2, r0, #16
 8000718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800071c:	7afb      	ldrb	r3, [r7, #11]
 800071e:	08db      	lsrs	r3, r3, #3
 8000720:	b2db      	uxtb	r3, r3
 8000722:	4618      	mov	r0, r3
 8000724:	7afb      	ldrb	r3, [r7, #11]
 8000726:	08db      	lsrs	r3, r3, #3
 8000728:	b2db      	uxtb	r3, r3
 800072a:	461a      	mov	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	3210      	adds	r2, #16
 8000730:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	7a1b      	ldrb	r3, [r3, #8]
 8000738:	4619      	mov	r1, r3
 800073a:	7afb      	ldrb	r3, [r7, #11]
 800073c:	f003 0307 	and.w	r3, r3, #7
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	fa01 f303 	lsl.w	r3, r1, r3
 8000746:	ea42 0103 	orr.w	r1, r2, r3
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	f100 0210 	add.w	r2, r0, #16
 8000750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000754:	7afb      	ldrb	r3, [r7, #11]
 8000756:	089b      	lsrs	r3, r3, #2
 8000758:	b2db      	uxtb	r3, r3
 800075a:	4618      	mov	r0, r3
 800075c:	7afb      	ldrb	r3, [r7, #11]
 800075e:	089b      	lsrs	r3, r3, #2
 8000760:	b2db      	uxtb	r3, r3
 8000762:	461a      	mov	r2, r3
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	3204      	adds	r2, #4
 8000768:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	4619      	mov	r1, r3
 8000772:	7afb      	ldrb	r3, [r7, #11]
 8000774:	f003 0303 	and.w	r3, r3, #3
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	fa01 f303 	lsl.w	r3, r1, r3
 800077e:	ea42 0103 	orr.w	r1, r2, r3
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	1d02      	adds	r2, r0, #4
 8000786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800078a:	bf00      	nop
 800078c:	3714      	adds	r7, #20
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	48028e00 	.word	0x48028e00
 800079c:	48028f00 	.word	0x48028f00

080007a0 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
 80007ac:	4613      	mov	r3, r2
 80007ae:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	08db      	lsrs	r3, r3, #3
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	4618      	mov	r0, r3
 80007b8:	78fb      	ldrb	r3, [r7, #3]
 80007ba:	08db      	lsrs	r3, r3, #3
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	461a      	mov	r2, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3210      	adds	r2, #16
 80007c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007c8:	78fb      	ldrb	r3, [r7, #3]
 80007ca:	f003 0307 	and.w	r3, r3, #7
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	2107      	movs	r1, #7
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	43db      	mvns	r3, r3
 80007d8:	ea02 0103 	and.w	r1, r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f100 0210 	add.w	r2, r0, #16
 80007e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 80007e6:	78fb      	ldrb	r3, [r7, #3]
 80007e8:	08db      	lsrs	r3, r3, #3
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4618      	mov	r0, r3
 80007ee:	78fb      	ldrb	r3, [r7, #3]
 80007f0:	08db      	lsrs	r3, r3, #3
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	461a      	mov	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3210      	adds	r2, #16
 80007fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007fe:	78b9      	ldrb	r1, [r7, #2]
 8000800:	78fb      	ldrb	r3, [r7, #3]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	fa01 f303 	lsl.w	r3, r1, r3
 800080c:	ea42 0103 	orr.w	r1, r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f100 0210 	add.w	r2, r0, #16
 8000816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr

08000826 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8000826:	b480      	push	{r7}
 8000828:	b083      	sub	sp, #12
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
 800082e:	460b      	mov	r3, r1
 8000830:	70fb      	strb	r3, [r7, #3]
 8000832:	4613      	mov	r3, r2
 8000834:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8000836:	78fb      	ldrb	r3, [r7, #3]
 8000838:	089b      	lsrs	r3, r3, #2
 800083a:	b2db      	uxtb	r3, r3
 800083c:	4618      	mov	r0, r3
 800083e:	78fb      	ldrb	r3, [r7, #3]
 8000840:	089b      	lsrs	r3, r3, #2
 8000842:	b2db      	uxtb	r3, r3
 8000844:	461a      	mov	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	3204      	adds	r2, #4
 800084a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800084e:	78fb      	ldrb	r3, [r7, #3]
 8000850:	f003 0303 	and.w	r3, r3, #3
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	21f8      	movs	r1, #248	; 0xf8
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	43db      	mvns	r3, r3
 800085e:	ea02 0103 	and.w	r1, r2, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	1d02      	adds	r2, r0, #4
 8000866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800086a:	78fb      	ldrb	r3, [r7, #3]
 800086c:	089b      	lsrs	r3, r3, #2
 800086e:	b2db      	uxtb	r3, r3
 8000870:	4618      	mov	r0, r3
 8000872:	78fb      	ldrb	r3, [r7, #3]
 8000874:	089b      	lsrs	r3, r3, #2
 8000876:	b2db      	uxtb	r3, r3
 8000878:	461a      	mov	r2, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3204      	adds	r2, #4
 800087e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000882:	78b9      	ldrb	r1, [r7, #2]
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	f003 0303 	and.w	r3, r3, #3
 800088a:	00db      	lsls	r3, r3, #3
 800088c:	fa01 f303 	lsl.w	r3, r1, r3
 8000890:	ea42 0103 	orr.w	r1, r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	1d02      	adds	r2, r0, #4
 8000898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	70fb      	strb	r3, [r7, #3]
 80008b4:	4613      	mov	r3, r2
 80008b6:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80008bc:	78fb      	ldrb	r3, [r7, #3]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	2103      	movs	r1, #3
 80008c2:	fa01 f303 	lsl.w	r3, r1, r3
 80008c6:	43db      	mvns	r3, r3
 80008c8:	401a      	ands	r2, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80008d2:	78b9      	ldrb	r1, [r7, #2]
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	fa01 f303 	lsl.w	r3, r1, r3
 80008dc:	431a      	orrs	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80008e2:	bf00      	nop
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 80008ee:	b480      	push	{r7}
 80008f0:	b085      	sub	sp, #20
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
 80008fa:	e003      	b.n	8000904 <delay+0x16>
  {
    __NOP();
 80008fc:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	3301      	adds	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	429a      	cmp	r2, r3
 800090a:	d3f7      	bcc.n	80008fc <delay+0xe>
  }
}
 800090c:	bf00      	nop
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8000918:	b598      	push	{r3, r4, r7, lr}
 800091a:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 800091c:	4a06      	ldr	r2, [pc, #24]	; (8000938 <SystemInit+0x20>)
 800091e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000922:	4614      	mov	r4, r2
 8000924:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000926:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 800092a:	f000 f807 	bl	800093c <SystemCoreSetup>
  SystemCoreClockSetup(); 
 800092e:	f000 f83d 	bl	80009ac <SystemCoreClockSetup>
}
 8000932:	bf00      	nop
 8000934:	bd98      	pop	{r3, r4, r7, pc}
 8000936:	bf00      	nop
 8000938:	2000ffc4 	.word	0x2000ffc4

0800093c <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000942:	b672      	cpsid	i
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 8000944:	4b16      	ldr	r3, [pc, #88]	; (80009a0 <SystemCoreSetup+0x64>)
 8000946:	4a17      	ldr	r2, [pc, #92]	; (80009a4 <SystemCoreSetup+0x68>)
 8000948:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800094a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 800094e:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000950:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <SystemCoreSetup+0x64>)
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <SystemCoreSetup+0x64>)
 8000954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000958:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800095c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000960:	4a0f      	ldr	r2, [pc, #60]	; (80009a0 <SystemCoreSetup+0x64>)
 8000962:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <SystemCoreSetup+0x64>)
 8000964:	695b      	ldr	r3, [r3, #20]
 8000966:	f023 0308 	bic.w	r3, r3, #8
 800096a:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 800096c:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <SystemCoreSetup+0x6c>)
 800096e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000972:	3314      	adds	r3, #20
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	f023 030f 	bic.w	r3, r3, #15
 800097e:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f043 0303 	orr.w	r3, r3, #3
 8000986:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8000988:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <SystemCoreSetup+0x6c>)
 800098a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800098e:	3314      	adds	r3, #20
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	601a      	str	r2, [r3, #0]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	e000ed00 	.word	0xe000ed00
 80009a4:	08000000 	.word	0x08000000
 80009a8:	58001000 	.word	0x58001000

080009ac <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80009b0:	4b75      	ldr	r3, [pc, #468]	; (8000b88 <SystemCoreClockSetup+0x1dc>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d10c      	bne.n	80009d6 <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 80009bc:	4a72      	ldr	r2, [pc, #456]	; (8000b88 <SystemCoreClockSetup+0x1dc>)
 80009be:	4b72      	ldr	r3, [pc, #456]	; (8000b88 <SystemCoreClockSetup+0x1dc>)
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80009c8:	bf00      	nop
 80009ca:	4b6f      	ldr	r3, [pc, #444]	; (8000b88 <SystemCoreClockSetup+0x1dc>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d0f9      	beq.n	80009ca <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80009d6:	4b6d      	ldr	r3, [pc, #436]	; (8000b8c <SystemCoreClockSetup+0x1e0>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d009      	beq.n	80009f6 <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 80009e2:	4a6a      	ldr	r2, [pc, #424]	; (8000b8c <SystemCoreClockSetup+0x1e0>)
 80009e4:	4b69      	ldr	r3, [pc, #420]	; (8000b8c <SystemCoreClockSetup+0x1e0>)
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009ec:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 80009ee:	f641 504c 	movw	r0, #7500	; 0x1d4c
 80009f2:	f7ff ff7c 	bl	80008ee <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 80009f6:	4a66      	ldr	r2, [pc, #408]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 80009f8:	4b65      	ldr	r3, [pc, #404]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a00:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8000a02:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8000a06:	f7ff ff72 	bl	80008ee <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000a0a:	4a61      	ldr	r2, [pc, #388]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a0c:	4b60      	ldr	r3, [pc, #384]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a14:	f023 0302 	bic.w	r3, r3, #2
 8000a18:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8000a1a:	4b5e      	ldr	r3, [pc, #376]	; (8000b94 <SystemCoreClockSetup+0x1e8>)
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d029      	beq.n	8000a7a <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8000a26:	4a5b      	ldr	r2, [pc, #364]	; (8000b94 <SystemCoreClockSetup+0x1e8>)
 8000a28:	4b5a      	ldr	r3, [pc, #360]	; (8000b94 <SystemCoreClockSetup+0x1e8>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000a30:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000a34:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8000a36:	f000 f927 	bl	8000c88 <OSCHP_GetFrequency>
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	4b56      	ldr	r3, [pc, #344]	; (8000b98 <SystemCoreClockSetup+0x1ec>)
 8000a3e:	fba3 2302 	umull	r2, r3, r3, r2
 8000a42:	0d1b      	lsrs	r3, r3, #20
 8000a44:	3b01      	subs	r3, #1
 8000a46:	041b      	lsls	r3, r3, #16
 8000a48:	4952      	ldr	r1, [pc, #328]	; (8000b94 <SystemCoreClockSetup+0x1e8>)
 8000a4a:	4a52      	ldr	r2, [pc, #328]	; (8000b94 <SystemCoreClockSetup+0x1e8>)
 8000a4c:	6852      	ldr	r2, [r2, #4]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000a52:	4a4f      	ldr	r2, [pc, #316]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a54:	4b4e      	ldr	r3, [pc, #312]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	f023 0301 	bic.w	r3, r3, #1
 8000a5c:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000a5e:	4a4c      	ldr	r2, [pc, #304]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a60:	4b4b      	ldr	r3, [pc, #300]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000a68:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8000a6a:	bf00      	nop
 8000a6c:	4b48      	ldr	r3, [pc, #288]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000a74:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000a78:	d1f8      	bne.n	8000a6c <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000a7a:	4a45      	ldr	r2, [pc, #276]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a7c:	4b44      	ldr	r3, [pc, #272]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000a86:	4a42      	ldr	r2, [pc, #264]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a88:	4b41      	ldr	r3, [pc, #260]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f043 0310 	orr.w	r3, r3, #16
 8000a90:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000a92:	4b3f      	ldr	r3, [pc, #252]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a94:	4a41      	ldr	r2, [pc, #260]	; (8000b9c <SystemCoreClockSetup+0x1f0>)
 8000a96:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000a98:	4a3d      	ldr	r2, [pc, #244]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a9a:	4b3d      	ldr	r3, [pc, #244]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa2:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000aa4:	4a3a      	ldr	r2, [pc, #232]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000aa6:	4b3a      	ldr	r3, [pc, #232]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	f023 0310 	bic.w	r3, r3, #16
 8000aae:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ab0:	4a37      	ldr	r2, [pc, #220]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000ab2:	4b37      	ldr	r3, [pc, #220]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aba:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000abc:	bf00      	nop
 8000abe:	4b34      	ldr	r3, [pc, #208]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f003 0304 	and.w	r3, r3, #4
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d0f9      	beq.n	8000abe <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000aca:	4a31      	ldr	r2, [pc, #196]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000acc:	4b30      	ldr	r3, [pc, #192]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f023 0301 	bic.w	r3, r3, #1
 8000ad4:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000ad6:	bf00      	nop
 8000ad8:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f9      	bne.n	8000ad8 <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8000ae4:	4a2e      	ldr	r2, [pc, #184]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000ae6:	4b2e      	ldr	r3, [pc, #184]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000ae8:	68db      	ldr	r3, [r3, #12]
 8000aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aee:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8000af0:	4b2b      	ldr	r3, [pc, #172]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8000af6:	4b2a      	ldr	r3, [pc, #168]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8000b08:	4b25      	ldr	r3, [pc, #148]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8000b0e:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000b10:	2203      	movs	r2, #3
 8000b12:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000b14:	4a1e      	ldr	r2, [pc, #120]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b16:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b1e:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000b20:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b22:	4a20      	ldr	r2, [pc, #128]	; (8000ba4 <SystemCoreClockSetup+0x1f8>)
 8000b24:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8000b26:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000b2a:	f7ff fee0 	bl	80008ee <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000b2e:	bf00      	nop
 8000b30:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f003 0304 	and.w	r3, r3, #4
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d0f9      	beq.n	8000b30 <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b3e:	4a1a      	ldr	r2, [pc, #104]	; (8000ba8 <SystemCoreClockSetup+0x1fc>)
 8000b40:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 8000b42:	f241 1094 	movw	r0, #4500	; 0x1194
 8000b46:	f7ff fed2 	bl	80008ee <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000b4a:	bf00      	nop
 8000b4c:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0f9      	beq.n	8000b4c <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000b58:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b5a:	4a14      	ldr	r2, [pc, #80]	; (8000bac <SystemCoreClockSetup+0x200>)
 8000b5c:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 8000b5e:	f241 7070 	movw	r0, #6000	; 0x1770
 8000b62:	f7ff fec4 	bl	80008ee <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000b66:	bf00      	nop
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <SystemCoreClockSetup+0x1e4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f003 0304 	and.w	r3, r3, #4
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0f9      	beq.n	8000b68 <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <SystemCoreClockSetup+0x204>)
 8000b76:	2205      	movs	r2, #5
 8000b78:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <SystemCoreClockSetup+0x1f4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8000b80:	f000 f818 	bl	8000bb4 <SystemCoreClockUpdate>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	50004200 	.word	0x50004200
 8000b8c:	50004400 	.word	0x50004400
 8000b90:	50004710 	.word	0x50004710
 8000b94:	50004700 	.word	0x50004700
 8000b98:	6b5fca6b 	.word	0x6b5fca6b
 8000b9c:	01134f00 	.word	0x01134f00
 8000ba0:	50004600 	.word	0x50004600
 8000ba4:	01074f00 	.word	0x01074f00
 8000ba8:	01044f00 	.word	0x01044f00
 8000bac:	01034f00 	.word	0x01034f00
 8000bb0:	50004160 	.word	0x50004160

08000bb4 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8000bba:	4b2f      	ldr	r3, [pc, #188]	; (8000c78 <SystemCoreClockUpdate+0xc4>)
 8000bbc:	68db      	ldr	r3, [r3, #12]
 8000bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d03e      	beq.n	8000c44 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8000bc6:	4b2d      	ldr	r3, [pc, #180]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000bc8:	68db      	ldr	r3, [r3, #12]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8000bd2:	4b2b      	ldr	r3, [pc, #172]	; (8000c80 <SystemCoreClockUpdate+0xcc>)
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	e002      	b.n	8000bde <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000bd8:	f000 f856 	bl	8000c88 <OSCHP_GetFrequency>
 8000bdc:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000bde:	4b27      	ldr	r3, [pc, #156]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 0304 	and.w	r3, r3, #4
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d020      	beq.n	8000c2c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8000bea:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	0e1b      	lsrs	r3, r3, #24
 8000bf0:	f003 030f 	and.w	r3, r3, #15
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000bf8:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c02:	3301      	adds	r3, #1
 8000c04:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	0c1b      	lsrs	r3, r3, #16
 8000c0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c10:	3301      	adds	r3, #1
 8000c12:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	683a      	ldr	r2, [r7, #0]
 8000c18:	fb02 f303 	mul.w	r3, r2, r3
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	fb02 f303 	mul.w	r3, r2, r3
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	e00d      	b.n	8000c48 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <SystemCoreClockUpdate+0xc8>)
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c34:	3301      	adds	r3, #1
 8000c36:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000c38:	68fa      	ldr	r2, [r7, #12]
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	e001      	b.n	8000c48 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <SystemCoreClockUpdate+0xcc>)
 8000c46:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <SystemCoreClockUpdate+0xc4>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	3301      	adds	r3, #1
 8000c50:	68fa      	ldr	r2, [r7, #12]
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <SystemCoreClockUpdate+0xc4>)
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	3301      	adds	r3, #1
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c68:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000c6a:	4a06      	ldr	r2, [pc, #24]	; (8000c84 <SystemCoreClockUpdate+0xd0>)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	50004600 	.word	0x50004600
 8000c7c:	50004710 	.word	0x50004710
 8000c80:	016e3600 	.word	0x016e3600
 8000c84:	2000ffc0 	.word	0x2000ffc0

08000c88 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 8000c8c:	4b02      	ldr	r3, [pc, #8]	; (8000c98 <OSCHP_GetFrequency+0x10>)
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	00b71b00 	.word	0x00b71b00

08000c9c <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <_sbrk+0x5c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <_sbrk+0x5c>)
 8000cae:	4a13      	ldr	r2, [pc, #76]	; (8000cfc <_sbrk+0x60>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <_sbrk+0x5c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3303      	adds	r3, #3
 8000cbc:	f023 0303 	bic.w	r3, r3, #3
 8000cc0:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8000cc2:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <_sbrk+0x5c>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <_sbrk+0x64>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d207      	bcs.n	8000ce0 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <_sbrk+0x5c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <_sbrk+0x5c>)
 8000cda:	6013      	str	r3, [r2, #0]
    return (base);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	e006      	b.n	8000cee <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8000ce0:	f000 f818 	bl	8000d14 <__errno>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	230c      	movs	r3, #12
 8000ce8:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000434 	.word	0x20000434
 8000cfc:	20000438 	.word	0x20000438
 8000d00:	2000ffc0 	.word	0x2000ffc0

08000d04 <_init>:

/* Init */
void _init(void)
{}
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
	...

08000d14 <__errno>:
 8000d14:	4b01      	ldr	r3, [pc, #4]	; (8000d1c <__errno+0x8>)
 8000d16:	6818      	ldr	r0, [r3, #0]
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	20000000 	.word	0x20000000

08000d20 <__libc_init_array>:
 8000d20:	b570      	push	{r4, r5, r6, lr}
 8000d22:	4e0f      	ldr	r6, [pc, #60]	; (8000d60 <__libc_init_array+0x40>)
 8000d24:	4d0f      	ldr	r5, [pc, #60]	; (8000d64 <__libc_init_array+0x44>)
 8000d26:	1b76      	subs	r6, r6, r5
 8000d28:	10b6      	asrs	r6, r6, #2
 8000d2a:	bf18      	it	ne
 8000d2c:	2400      	movne	r4, #0
 8000d2e:	d005      	beq.n	8000d3c <__libc_init_array+0x1c>
 8000d30:	3401      	adds	r4, #1
 8000d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d36:	4798      	blx	r3
 8000d38:	42a6      	cmp	r6, r4
 8000d3a:	d1f9      	bne.n	8000d30 <__libc_init_array+0x10>
 8000d3c:	4e0a      	ldr	r6, [pc, #40]	; (8000d68 <__libc_init_array+0x48>)
 8000d3e:	4d0b      	ldr	r5, [pc, #44]	; (8000d6c <__libc_init_array+0x4c>)
 8000d40:	1b76      	subs	r6, r6, r5
 8000d42:	f7ff ffdf 	bl	8000d04 <_init>
 8000d46:	10b6      	asrs	r6, r6, #2
 8000d48:	bf18      	it	ne
 8000d4a:	2400      	movne	r4, #0
 8000d4c:	d006      	beq.n	8000d5c <__libc_init_array+0x3c>
 8000d4e:	3401      	adds	r4, #1
 8000d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d54:	4798      	blx	r3
 8000d56:	42a6      	cmp	r6, r4
 8000d58:	d1f9      	bne.n	8000d4e <__libc_init_array+0x2e>
 8000d5a:	bd70      	pop	{r4, r5, r6, pc}
 8000d5c:	bd70      	pop	{r4, r5, r6, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000430 	.word	0x20000430
 8000d64:	20000430 	.word	0x20000430
 8000d68:	20000430 	.word	0x20000430
 8000d6c:	20000430 	.word	0x20000430

08000d70 <_global_impure_ptr>:
 8000d70:	20000008                                ... 
