/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 208 208)
	(text "xinhao_b" (rect 5 0 58 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "in_data1" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "in_data1" (rect 21 43 74 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "in_data2" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "in_data2" (rect 21 59 74 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 192 32)
		(output)
		(text "CLKO" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "CLKO" (rect 138 27 171 46)(font "Intel Clear" (font_size 8)))
		(line (pt 192 32)(pt 176 32))
	)
	(port
		(pt 192 48)
		(output)
		(text "rdaddr[9..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "rdaddr[9..0]" (rect 100 43 171 62)(font "Intel Clear" (font_size 8)))
		(line (pt 192 48)(pt 176 48)(line_width 3))
	)
	(port
		(pt 192 64)
		(output)
		(text "signal1[15..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "signal1[15..0]" (rect 90 59 171 78)(font "Intel Clear" (font_size 8)))
		(line (pt 192 64)(pt 176 64)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "signal2[15..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "signal2[15..0]" (rect 90 75 171 94)(font "Intel Clear" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 96)
		(output)
		(text "signal3[15..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "signal3[15..0]" (rect 90 91 171 110)(font "Intel Clear" (font_size 8)))
		(line (pt 192 96)(pt 176 96)(line_width 3))
	)
	(port
		(pt 192 112)
		(output)
		(text "signal4[15..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "signal4[15..0]" (rect 90 107 171 126)(font "Intel Clear" (font_size 8)))
		(line (pt 192 112)(pt 176 112)(line_width 3))
	)
	(port
		(pt 192 128)
		(output)
		(text "rden" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
		(text "rden" (rect 144 123 171 142)(font "Intel Clear" (font_size 8)))
		(line (pt 192 128)(pt 176 128))
	)
	(port
		(pt 192 144)
		(output)
		(text "outdata4" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "outdata4" (rect 117 139 171 158)(font "Intel Clear" (font_size 8)))
		(line (pt 192 144)(pt 176 144))
	)
	(drawing
		(rectangle (rect 16 16 176 176))
	)
)
