{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639041180104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639041180105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:12:59 2021 " "Processing started: Thu Dec 09 17:12:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639041180105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639041180105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vhdlClkTest -c vhdlClkTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vhdlClkTest -c vhdlClkTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639041180105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_6_1200mv_85c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_6_1200mv_85c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_6_1200mv_0c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_6_1200mv_0c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_min_1200mv_0c_fast.vho C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_min_1200mv_0c_fast.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest.vho C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_6_1200mv_85c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_6_1200mv_0c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_min_1200mv_0c_vhd_fast.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vhdlClkTest_vhd.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/ simulation " "Generated file vhdlClkTest_vhd.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/vhdlClkTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639041180677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639041180728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:13:00 2021 " "Processing ended: Thu Dec 09 17:13:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639041180728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639041180728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639041180728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639041180728 ""}
