# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 589.5 0.001024 4096 4.5566e-41 1430 19328 4.04685 107.391 130.937 242.425 242.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 589.5 0.001024 4096 4.57244e-41 1430 19368 4.04765 123.163 131.064 258.327 258.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 589.5 0.001024 4096 4.5737e-41 1430 19360 4.04685 128.388 131.176 263.661 263.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 589.5 0.001024 4096 4.57678e-41 1430 19296 4.04858 120.467 130.84 255.406 255.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 589.5 0.001024 4096 4.56585e-41 1430 19300 4.03658 119.71 130.869 254.671 254.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 589.5 0.001024 4096 4.58687e-41 1430 19264 4.04278 123.052 130.741 257.89 257.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 589.5 0.001024 4096 4.56543e-41 1430 19320 4.0448 117.95 131.191 253.236 253.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 589.5 0.001024 4096 4.5779e-41 1430 19200 4.02835 122.024 130.586 256.688 256.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 589.5 0.001024 4096 4.558e-41 1430 19200 4.04534 120.049 130.821 254.968 255.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 589.5 0.001024 4096 4.58701e-41 1430 19200 4.03443 128.18 130.864 263.131 263.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 589.5 0.001024 4096 4.58589e-41 1430 18944 4.01408 148.057 129.795 281.915 281.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 589.5 0.001024 4096 4.58014e-41 1440 19360 4.05878 105.007 131.03 240.148 240.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 589.5 0.001024 4096 4.58141e-41 1440 19360 4.05466 109.691 131.156 244.952 245.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 589.5 0.001024 4096 4.57594e-41 1440 19344 4.05939 107.635 131.015 242.764 242.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 589.5 0.001024 4096 4.58421e-41 1440 19320 4.05469 107.373 131.032 242.51 242.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 589.5 0.001024 4096 4.58883e-41 1440 19328 4.05946 109.816 130.989 244.917 244.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 589.5 0.001024 4096 4.57244e-41 1440 19296 4.05629 124.543 130.981 259.629 259.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 589.5 0.001024 4096 4.5587e-41 1440 19280 4.05885 121.287 130.842 256.24 256.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 589.5 0.001024 4096 4.58309e-41 1440 19296 4.05709 129.773 131.136 265.019 265.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 589.5 0.001024 4096 4.55772e-41 1440 19300 4.05818 129.126 131.034 264.271 264.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 589.5 0.001024 4096 4.58939e-41 1440 19264 4.05686 130.372 131.022 265.502 265.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 589.5 0.001024 4096 4.56431e-41 1440 19200 4.04026 126.204 130.747 261.042 261.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 589.5 0.001024 4096 4.57692e-41 1440 19200 4.04275 122.728 130.657 257.479 257.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 589.5 0.001024 4096 4.56781e-41 1440 19200 4.05504 140.401 131.109 275.626 275.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 589.5 0.001024 4096 4.58827e-41 1440 19200 4.05312 143.394 131.057 278.555 278.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 589.5 0.001024 4096 4.56459e-41 1440 18944 4.02778 130.319 130.102 264.5 264.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 589.5 0.001024 4096 4.5744e-41 1440 19360 4.05914 99.2734 131.133 234.516 234.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 589.5 0.001024 4096 4.58869e-41 1440 19360 4.0615 111.213 131.07 246.397 246.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 589.5 0.001024 4096 4.56879e-41 1440 19344 4.06118 106.213 130.987 241.316 241.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 589.5 0.001024 4096 4.58351e-41 1440 19320 4.05613 106.019 131.046 241.174 241.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 589.5 0.001024 4096 4.57272e-41 1440 19328 4.05914 107.886 131.119 243.118 243.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 589.5 0.001024 4096 4.58883e-41 1440 19296 4.06323 131.056 130.992 266.16 266.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 589.5 0.001024 4096 4.56879e-41 1440 19152 4.03251 93.4769 130.497 228.059 228.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 589.5 0.001024 4096 4.58841e-41 1440 19280 4.05914 128.494 130.935 263.54 263.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 589.5 0.001024 4096 4.57048e-41 1440 19200 4.05504 90.5156 130.866 225.492 225.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 589.5 0.001024 4096 4.56669e-41 1440 19296 4.05798 118.104 131.003 253.218 253.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 589.5 0.001024 4096 4.56963e-41 1440 19200 4.05709 87.3536 131.012 222.473 222.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 589.5 0.001024 4096 4.58323e-41 1440 19300 4.05651 124.89 131.053 260.051 260.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 589.5 0.001024 4096 4.58547e-41 1440 19200 4.05715 90.3397 131.171 225.618 225.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 589.5 0.001024 4096 4.58785e-41 1440 19264 4.05126 155.484 131.018 290.607 290.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 589.5 0.001024 4096 4.56893e-41 1440 19040 4.02992 102.707 130.434 237.223 237.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 589.5 0.001024 4096 4.56277e-41 1440 19200 4.03923 148.81 130.644 283.547 283.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 589.5 0.001024 4096 4.58211e-41 1440 18960 4.02605 103.005 129.981 237.063 237.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 589.5 0.001024 4096 4.58323e-41 1440 19200 4.0425 146.204 130.764 281.06 281.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 589.5 0.001024 4096 4.56823e-41 1440 18944 4.0273 100.676 130.077 234.833 234.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 589.5 0.001024 4096 4.57818e-41 1440 19200 4.05722 128.739 131.109 263.958 264.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 589.5 0.001024 4096 4.57202e-41 1440 18816 4.02637 90.8675 129.998 224.942 224.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 589.5 0.001024 4096 4.55884e-41 1440 19200 4.05709 133.546 131.075 268.729 268.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 589.5 0.001024 4096 4.57019e-41 1440 18800 4.02355 95.8421 129.95 229.868 229.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 589.5 0.001024 4096 4.5587e-41 1440 19360 4.05894 98.7955 130.985 233.89 233.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 589.5 0.001024 4096 4.55534e-41 1440 19360 4.05709 104.086 131.15 239.345 239.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 589.5 0.001024 4096 4.58519e-41 1440 19344 4.05712 105.184 131.33 240.622 240.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 589.5 0.001024 4096 4.57874e-41 1440 19296 4.05805 69.4428 130.988 204.541 204.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 589.5 0.001024 4096 4.55912e-41 1440 19320 4.04685 119.421 131.027 254.551 254.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 589.5 0.001024 4096 4.57748e-41 1440 19264 4.04982 78.68 131.047 213.831 213.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 589.5 0.001024 4096 4.56193e-41 1440 19328 4.0593 114.627 131.123 249.862 249.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 589.5 0.001024 4096 4.56711e-41 1440 19200 4.0407 77.2971 130.774 212.166 212.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 589.5 0.001024 4096 4.56291e-41 1440 19296 4.05267 126.128 130.993 261.227 261.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 589.5 0.001024 4096 4.55786e-41 1440 19152 4.03715 90.3715 130.603 225.064 225.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 589.5 0.001024 4096 4.55884e-41 1440 19280 4.06118 118.416 130.838 253.371 253.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 589.5 0.001024 4096 4.56193e-41 1440 19200 4.05709 88.609 130.861 223.58 223.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 589.5 0.001024 4096 4.55842e-41 1440 19296 4.05504 150.852 130.998 285.959 286.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 589.5 0.001024 4096 4.558e-41 1440 19200 4.06016 98.5602 131.311 233.985 234.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 589.5 0.001024 4096 4.56445e-41 1440 19300 4.05504 150.046 131.052 285.205 285.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 589.5 0.001024 4096 4.56109e-41 1440 19200 4.05299 102.941 131.052 238.095 238.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 589.5 0.001024 4096 4.58533e-41 1440 19264 4.05354 145.383 130.902 280.39 280.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 589.5 0.001024 4096 4.57776e-41 1440 19040 4.0297 98.5318 130.42 233.033 233.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 589.5 0.001024 4096 4.56417e-41 1440 19200 4.03645 141.398 130.592 276.077 276.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 589.5 0.001024 4096 4.558e-41 1440 18960 4.0224 93.4746 130.102 227.652 227.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 589.5 0.001024 4096 4.58911e-41 1440 19200 4.04282 134.914 130.681 269.692 269.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 589.5 0.001024 4096 4.58645e-41 1440 18944 4.02582 92.5991 129.979 226.659 226.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 589.5 0.001024 4096 4.57818e-41 1450 19328 4.0568 110.681 131.136 245.925 245.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 589.5 0.001024 4096 4.55856e-41 1450 19320 4.05667 102.367 130.994 237.468 237.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 589.5 0.001024 4096 4.58547e-41 1450 19280 4.05699 68.08 131.136 203.325 203.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 589.5 0.001024 4096 4.56179e-41 1450 19296 4.05299 106.716 131.063 241.883 241.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 589.5 0.001024 4096 4.55688e-41 1450 19200 4.04278 73.3404 130.684 208.118 208.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 589.5 0.001024 4096 4.58785e-41 1450 19320 4.04986 114.797 131.237 250.133 250.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 589.5 0.001024 4096 4.57524e-41 1450 19264 4.05117 76.0996 131.235 211.438 211.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 589.5 0.001024 4096 4.55562e-41 1450 19264 4.05498 119.812 130.853 254.773 254.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 589.5 0.001024 4096 4.57398e-41 1450 19200 4.05338 80.1009 130.874 215.082 215.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 589.5 0.001024 4096 4.5716e-41 1450 19296 4.05504 127.219 131.071 262.396 262.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 589.5 0.001024 4096 4.5709e-41 1450 19152 4.04627 92.8078 130.685 227.591 227.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 589.5 0.001024 4096 4.56739e-41 1450 19280 4.05446 124.202 131.137 259.443 259.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 589.5 0.001024 4096 4.5594e-41 1450 19200 4.05824 89.7407 131.132 224.983 225.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 589.5 0.001024 4096 4.55983e-41 1450 19200 4.04675 148.766 130.769 283.632 283.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 589.5 0.001024 4096 4.57888e-41 1450 19008 4.03248 100.422 130.292 234.796 234.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 589.5 0.001024 4096 4.55618e-41 1450 19200 4.04438 148.801 130.707 283.605 283.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 589.5 0.001024 4096 4.58575e-41 1450 19000 4.02624 102.347 130.177 236.603 236.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 589.5 0.001024 4096 4.56039e-41 1450 19264 4.05504 143.694 131.093 278.894 278.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 589.5 0.001024 4096 4.56445e-41 1450 19040 4.03267 96.4551 130.637 231.179 231.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 589.5 0.001024 4096 4.56193e-41 1450 19200 4.05238 138.994 130.831 273.931 273.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 589.5 0.001024 4096 4.5587e-41 1450 18960 4.02179 94.6504 130.288 229.01 229.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 589.5 0.001024 4096 4.57664e-41 1450 19200 4.05862 134.603 130.98 269.692 269.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 589.5 0.001024 4096 4.57916e-41 1450 18944 4.02842 94.6524 130.293 229.024 229.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 589.5 0.001024 4096 4.55646e-41 1440 19360 4.05456 97.052 131.007 232.167 232.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 589.5 0.001024 4096 4.57076e-41 1440 19328 4.06154 66.0018 131.119 201.233 201.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 589.5 0.001024 4096 4.5772e-41 1440 19360 4.05814 100.761 131.165 236.034 236.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 589.5 0.001024 4096 4.58056e-41 1440 19280 4.05299 69.3453 130.947 204.4 204.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 589.5 0.001024 4096 4.58869e-41 1440 19344 4.0617 109.668 131.015 244.798 244.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 589.5 0.001024 4096 4.57678e-41 1440 19296 4.0559 72.3792 131.029 207.52 207.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 589.5 0.001024 4096 4.57146e-41 1440 19320 4.05552 106.727 131.035 241.87 241.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 589.5 0.001024 4096 4.58995e-41 1440 19264 4.05299 70.6419 131.046 205.791 205.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 589.5 0.001024 4096 4.56585e-41 1440 19152 4.03901 60.5052 130.642 195.239 195.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 589.5 0.001024 4096 4.58715e-41 1440 19328 4.05683 107.167 131.12 242.393 242.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 589.5 0.001024 4096 4.56879e-41 1440 19200 4.04083 73.8487 130.762 208.702 208.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 589.5 0.001024 4096 4.58197e-41 1440 19200 4.06077 63.1009 130.995 198.209 198.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 589.5 0.001024 4096 4.58435e-41 1440 19296 4.05299 151.421 130.879 286.405 286.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 589.5 0.001024 4096 4.57566e-41 1440 19152 4.03549 97.3546 130.514 231.956 232.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 589.5 0.001024 4096 4.58056e-41 1440 19008 4.02842 82.3898 130.078 216.548 216.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 589.5 0.001024 4096 4.56011e-41 1440 19280 4.05664 142.014 130.949 277.074 277.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 589.5 0.001024 4096 4.56879e-41 1440 19200 4.05325 99.4507 130.963 234.518 234.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 589.5 0.001024 4096 4.58967e-41 1440 18960 4.02518 82.3678 129.986 216.43 216.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 589.5 0.001024 4096 4.57426e-41 1440 19296 4.05914 134.273 131.058 269.442 269.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 589.5 0.001024 4096 4.58925e-41 1440 19200 4.0591 91.2691 131.129 226.511 226.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 589.5 0.001024 4096 4.55772e-41 1440 19008 4.03712 79.6641 130.488 214.24 214.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 589.5 0.001024 4096 4.58953e-41 1440 19300 4.05059 133.742 131.175 269.019 269.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 589.5 0.001024 4096 4.58967e-41 1440 19200 4.05645 94.3191 131.073 229.499 229.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 589.5 0.001024 4096 4.56977e-41 1440 18900 4.02227 79.0258 130.005 213.105 213.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 589.5 0.001024 4096 4.56921e-41 1440 19264 4.05331 129.042 130.927 264.077 264.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 589.5 0.001024 4096 4.56949e-41 1440 19040 4.02886 91.562 130.32 225.966 226.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 589.5 0.001024 4096 4.55534e-41 1440 18816 4.01677 77.3693 129.724 211.166 211.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 589.5 0.001024 4096 4.55758e-41 1440 19200 4.0367 126.816 130.725 261.626 261.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 589.5 0.001024 4096 4.56305e-41 1440 18960 4.02438 91.8914 130.08 226.05 226.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 589.5 0.001024 4096 4.55674e-41 1440 18720 4.00794 77.6765 129.453 211.19 211.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 589.5 0.001024 4096 4.58505e-41 1440 19200 4.04118 127.472 130.78 262.345 262.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 589.5 0.001024 4096 4.55969e-41 1440 18944 4.02349 89.1494 130.103 223.327 223.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 589.5 0.001024 4096 4.56053e-41 1440 18816 4.02733 81.2372 129.964 215.28 215.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 589.5 0.001024 4096 4.55674e-41 1440 19360 4.06189 101.532 131.119 236.762 236.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 589.5 0.001024 4096 4.58463e-41 1440 19328 4.06 66.0975 131.021 201.231 201.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 589.5 0.001024 4096 4.57104e-41 1440 19360 4.05699 112.38 131.071 247.561 247.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 589.5 0.001024 4096 4.55898e-41 1440 19280 4.05709 75.1262 130.839 210.076 210.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 589.5 0.001024 4096 4.58323e-41 1440 19200 4.03661 63.9406 130.624 198.652 198.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 589.5 0.001024 4096 4.56221e-41 1440 19344 4.05859 106.056 130.975 241.14 241.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 589.5 0.001024 4096 4.57748e-41 1440 19296 4.06131 71.7782 131.009 206.901 206.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 589.5 0.001024 4096 4.58813e-41 1440 19152 4.03456 54.4408 130.492 189.019 189.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 589.5 0.001024 4096 4.58617e-41 1440 19320 4.05299 145.35 131.048 280.504 280.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 589.5 0.001024 4096 4.56459e-41 1440 19264 4.05299 94.2389 130.928 229.272 229.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 589.5 0.001024 4096 4.57692e-41 1440 19152 4.0353 78.5183 130.724 213.331 213.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 589.5 0.001024 4096 4.56529e-41 1440 19328 4.0583 136.849 131.119 272.077 272.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 589.5 0.001024 4096 4.59079e-41 1440 19200 4.04173 89.8008 130.684 224.579 224.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 589.5 0.001024 4096 4.58365e-41 1440 19200 4.06051 73.353 131.031 208.496 208.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 589.5 0.001024 4096 4.56767e-41 1440 19296 4.05536 140.403 130.904 275.415 275.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 589.5 0.001024 4096 4.57412e-41 1440 19152 4.0351 94.822 130.492 229.403 229.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 589.5 0.001024 4096 4.57356e-41 1440 19008 4.02842 84.7256 130.112 218.916 218.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 589.5 0.001024 4096 4.57146e-41 1440 19008 4.03866 75.3895 130.604 210.083 210.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 589.5 0.001024 4096 4.55814e-41 1440 19280 4.05914 133.397 130.825 268.333 268.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 589.5 0.001024 4096 4.56585e-41 1440 19200 4.05882 91.8733 130.963 226.943 226.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 589.5 0.001024 4096 4.56543e-41 1440 18960 4.0263 79.1695 129.977 213.226 213.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 589.5 0.001024 4096 4.56361e-41 1440 18880 4.02662 77.3221 129.971 211.37 211.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 589.5 0.001024 4096 4.56837e-41 1440 19296 4.05709 124.398 131.136 259.642 259.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 589.5 0.001024 4096 4.55632e-41 1440 19200 4.05914 91.8118 131.109 227.032 227.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 589.5 0.001024 4096 4.57356e-41 1440 19008 4.03434 75.903 130.602 210.592 210.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 589.5 0.001024 4096 4.58112e-41 1440 18816 4.03046 71.0075 129.982 205.073 205.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 589.5 0.001024 4096 4.56235e-41 1440 19300 4.05325 130.195 131.053 265.354 265.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 589.5 0.001024 4096 4.58477e-41 1440 19200 4.05898 91.7217 131.145 226.976 227.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 589.5 0.001024 4096 4.56725e-41 1440 18900 4.02589 78.5673 130.086 212.732 212.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 589.5 0.001024 4096 4.57104e-41 1440 18800 4.02262 72.4584 130.105 206.636 206.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 589.5 0.001024 4096 4.56235e-41 1440 19360 4.06118 108.508 131.135 243.756 243.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 589.5 0.001024 4096 4.58785e-41 1440 19328 4.0623 70.9453 131.012 206.073 206.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 589.5 0.001024 4096 4.55744e-41 1440 19296 4.06323 61.0161 131.135 196.266 196.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 589.5 0.001024 4096 4.55576e-41 1440 19360 4.06099 104.819 131.051 239.982 240.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 589.5 0.001024 4096 4.55534e-41 1440 19280 4.06317 70.3261 130.959 205.399 205.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 589.5 0.001024 4096 4.5751e-41 1440 19200 4.03827 59.8599 130.625 194.576 194.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 589.5 0.001024 4096 4.57776e-41 1440 19344 4.05747 140.866 131.137 276.111 276.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 589.5 0.001024 4096 4.58042e-41 1440 19296 4.05776 90.8999 131.109 226.127 226.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 589.5 0.001024 4096 4.56039e-41 1440 19152 4.03866 75.3684 130.601 210.059 210.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 589.5 0.001024 4096 4.57384e-41 1440 19200 4.05709 65.89 131.011 201.01 201.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 589.5 0.001024 4096 4.58281e-41 1440 19320 4.05504 132.635 131.049 267.79 267.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 589.5 0.001024 4096 4.56669e-41 1440 19264 4.0504 87.1076 130.927 222.135 222.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 589.5 0.001024 4096 4.56627e-41 1440 19152 4.03936 72.7818 130.635 207.511 207.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 589.5 0.001024 4096 4.58449e-41 1440 19040 4.03443 65.0033 130.429 199.521 199.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 589.5 0.001024 4096 4.56137e-41 1440 19328 4.05958 126.787 130.994 261.892 261.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 589.5 0.001024 4096 4.55646e-41 1440 19200 4.04314 85.6959 130.791 220.581 220.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 589.5 0.001024 4096 4.58449e-41 1440 19200 4.05754 72.996 131.117 208.22 208.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 589.5 0.001024 4096 4.58e-41 1440 18944 4.0257 65.3025 130.105 199.484 199.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 589.5 0.001024 4096 4.57216e-41 1440 19296 4.05914 126.56 130.85 261.521 261.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 589.5 0.001024 4096 4.55856e-41 1440 19152 4.03354 90.4601 130.515 225.062 225.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 589.5 0.001024 4096 4.56039e-41 1440 19008 4.03098 77.0621 130.206 211.353 211.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 589.5 0.001024 4096 4.56837e-41 1440 19008 4.03648 78.4268 130.602 213.116 213.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 589.5 0.001024 4096 4.57622e-41 1440 19280 4.05734 124.704 130.855 259.67 259.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 589.5 0.001024 4096 4.57202e-41 1440 19200 4.05734 91.6001 130.961 226.67 226.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 589.5 0.001024 4096 4.56137e-41 1440 18960 4.02842 76.804 130.101 210.985 211.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 589.5 0.001024 4096 4.56179e-41 1440 18880 4.02467 73.6219 130.005 207.703 207.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 589.5 0.001024 4096 4.55828e-41 1450 19328 4.0528 112.654 131.03 247.788 247.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 589.5 0.001024 4096 4.57902e-41 1450 19264 4.05325 74.3771 130.871 209.349 209.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 589.5 0.001024 4096 4.55884e-41 1450 19200 4.04518 63.8119 130.809 198.716 198.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 589.5 0.001024 4096 4.58855e-41 1450 19320 4.0601 105.125 131.148 240.386 240.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 589.5 0.001024 4096 4.57608e-41 1450 19280 4.0568 71.7681 131.028 206.903 206.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 589.5 0.001024 4096 4.56193e-41 1450 19200 4.05299 60.8136 130.933 195.854 195.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 589.5 0.001024 4096 4.58995e-41 1450 19200 4.05536 54.2834 131.027 189.419 189.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 589.5 0.001024 4096 4.57398e-41 1450 19296 4.05299 139.414 131.053 274.569 274.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 589.5 0.001024 4096 4.57146e-41 1450 19200 4.04483 90.6936 130.668 225.456 225.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 589.5 0.001024 4096 4.56347e-41 1450 19152 4.04256 74.8386 130.702 209.633 209.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 589.5 0.001024 4096 4.56949e-41 1450 19008 4.02746 64.8697 130.28 199.229 199.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 589.5 0.001024 4096 4.5737e-41 1450 19320 4.05427 129.086 131.133 264.324 264.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 589.5 0.001024 4096 4.58631e-41 1450 19264 4.05331 85.6699 131.224 221.002 221.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 589.5 0.001024 4096 4.59093e-41 1450 19152 4.05126 71.0506 130.808 205.962 206.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 589.5 0.001024 4096 4.57005e-41 1450 19040 4.03261 64.9403 130.609 199.632 199.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 589.5 0.001024 4096 4.56123e-41 1450 19264 4.05699 127.869 130.873 262.851 262.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 589.5 0.001024 4096 4.58547e-41 1450 19200 4.052 86.4625 130.955 221.521 221.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 589.5 0.001024 4096 4.56963e-41 1450 19008 4.02746 72.8166 130.278 207.177 207.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 589.5 0.001024 4096 4.58351e-41 1450 18944 4.0287 66.4264 130.268 200.774 200.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 589.5 0.001024 4096 4.56123e-41 1450 19296 4.05667 133.026 131.074 268.21 268.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 589.5 0.001024 4096 4.558e-41 1450 19152 4.0432 96.7311 130.662 231.49 231.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 589.5 0.001024 4096 4.5709e-41 1450 19008 4.02835 81.0148 130.405 215.5 215.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 589.5 0.001024 4096 4.55674e-41 1450 19008 4.04326 77.4902 130.664 212.25 212.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 589.5 0.001024 4096 4.58533e-41 1450 18720 4.00982 72.2484 129.492 205.801 205.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 589.5 0.001024 4096 4.58183e-41 1450 19280 4.05853 127.229 131.151 262.491 262.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 589.5 0.001024 4096 4.57146e-41 1450 19200 4.05331 92.1174 131.026 227.249 227.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 589.5 0.001024 4096 4.56151e-41 1450 18960 4.02637 77.4402 130.166 211.685 211.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 589.5 0.001024 4096 4.56571e-41 1450 18880 4.02749 73.838 130.264 208.182 208.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 589.5 0.001024 4096 4.56445e-41 1450 18800 4.0271 70.2505 130.156 204.487 204.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 589.5 0.001024 4096 4.57426e-41 1440 19360 4.05763 103.486 131.119 238.719 238.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 589.5 0.001024 4096 4.56879e-41 1440 19328 4.06323 69.8552 131.105 205.078 205.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 589.5 0.001024 4096 4.57846e-41 1440 19296 4.05709 59.9668 131.012 195.085 195.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 589.5 0.001024 4096 4.55912e-41 1440 19200 4.04314 50.09 130.671 184.857 184.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 589.5 0.001024 4096 4.55702e-41 1440 19360 4.06016 139.145 131.039 274.296 274.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 589.5 0.001024 4096 4.57328e-41 1440 19280 4.05322 89.2454 130.856 224.207 224.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 589.5 0.001024 4096 4.56039e-41 1440 19200 4.03862 75.2026 130.627 209.919 209.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 589.5 0.001024 4096 4.57033e-41 1440 19200 4.05882 64.4827 130.86 199.455 199.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 589.5 0.001024 4096 4.55534e-41 1440 19344 4.05402 127.766 131.032 262.903 262.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 589.5 0.001024 4096 4.55618e-41 1440 19296 4.05709 83.9429 131.007 219.059 219.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 589.5 0.001024 4096 4.58813e-41 1440 19152 4.03194 69.931 130.585 204.598 204.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 589.5 0.001024 4096 4.57398e-41 1440 19200 4.0551 63.9611 131.122 199.191 199.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 589.5 0.001024 4096 4.5723e-41 1440 18960 4.02416 56.8535 130.09 191.017 191.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 589.5 0.001024 4096 4.55548e-41 1440 19320 4.05488 117.268 131.023 252.399 252.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 589.5 0.001024 4096 4.58869e-41 1440 19264 4.05299 81.0906 130.924 216.118 216.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 589.5 0.001024 4096 4.57846e-41 1440 19152 4.04275 70.3934 130.719 205.206 205.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 589.5 0.001024 4096 4.58967e-41 1440 19040 4.03261 61.1017 130.305 195.492 195.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 589.5 0.001024 4096 4.56207e-41 1440 19040 4.04282 54.1504 130.648 188.893 188.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 589.5 0.001024 4096 4.58098e-41 1440 19328 4.05709 115.775 131.032 250.92 250.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 589.5 0.001024 4096 4.57062e-41 1440 19200 4.04496 82.0482 130.778 216.921 216.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 589.5 0.001024 4096 4.573e-41 1440 19200 4.06253 70.1765 131.104 205.395 205.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 589.5 0.001024 4096 4.58337e-41 1440 18944 4.02842 64.6472 130.002 198.732 198.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 589.5 0.001024 4096 4.58995e-41 1440 18880 4.02307 57.6922 129.996 191.764 191.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 589.5 0.001024 4096 4.55969e-41 1472 19264 4.05414 103.657 131.19 238.958 239.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 589.5 0.001024 4096 4.57244e-41 1472 19200 4.05398 69.7864 131.031 204.925 204.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 589.5 0.001024 4096 4.58701e-41 1472 19200 4.05597 59.312 131.201 194.621 194.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 589.5 0.001024 4096 4.56669e-41 1472 19072 4.03235 51.9476 130.553 186.584 186.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 589.5 0.001024 4096 4.56697e-41 1472 19240 4.06118 136.591 131.008 271.711 271.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 589.5 0.001024 4096 4.56795e-41 1472 19200 4.05914 87.625 131.001 222.739 222.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 589.5 0.001024 4096 4.573e-41 1472 19080 4.03094 72.6234 130.561 207.268 207.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 589.5 0.001024 4096 4.55912e-41 1472 19040 4.03117 63.8751 130.545 198.503 198.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 589.5 0.001024 4096 4.58589e-41 1472 19000 4.03178 59.2691 130.575 193.926 193.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 589.5 0.001024 4096 4.5587e-41 1472 19248 4.05914 126.909 131.093 262.113 262.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 589.5 0.001024 4096 4.58785e-41 1472 19200 4.05331 81.9242 131.2 217.231 217.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 589.5 0.001024 4096 4.58239e-41 1472 19152 4.0537 68.9143 131.187 204.205 204.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 589.5 0.001024 4096 4.59093e-41 1472 19008 4.03046 62.7585 130.684 197.524 197.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 589.5 0.001024 4096 4.58617e-41 1472 18960 4.03226 55.2684 130.696 190.048 190.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 589.5 0.001024 4096 4.5709e-41 1472 19208 4.0489 120.756 131.028 255.887 255.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 589.5 0.001024 4096 4.56641e-41 1472 19152 4.04845 78.6205 131.046 213.765 213.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 589.5 0.001024 4096 4.56543e-41 1472 18984 4.02842 68.7207 130.417 203.219 203.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 589.5 0.001024 4096 4.58098e-41 1472 19040 4.05027 60.0146 132.174 196.289 196.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 589.5 0.001024 4096 4.57776e-41 1472 18760 4.01389 54.1102 129.698 187.873 187.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 589.5 0.001024 4096 4.58659e-41 1472 19200 4.05126 118.368 130.918 253.389 253.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 589.5 0.001024 4096 4.5786e-41 1472 19072 4.03632 81.2285 130.698 216.013 216.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 589.5 0.001024 4096 4.55983e-41 1472 19008 4.03386 69.9132 130.685 204.685 204.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 589.5 0.001024 4096 4.57594e-41 1472 18944 4.03251 65.0957 130.57 199.753 199.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 589.5 0.001024 4096 4.56641e-41 1472 18880 4.0327 56.277 130.595 190.958 191.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 589.5 0.001024 4096 4.58589e-41 1472 18816 4.03046 55.9411 130.576 190.599 190.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 589.5 0.001024 4096 4.56277e-41 1536 19056 4.06006 108.135 131.086 243.331 243.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 589.5 0.001024 4096 4.58617e-41 1536 19040 4.05728 118.398 131.082 253.59 253.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 589.5 0.001024 4096 4.57482e-41 1536 19008 4.05587 79.8474 131.236 215.192 215.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 589.5 0.001024 4096 4.56165e-41 1536 18912 4.04685 66.0524 130.708 200.862 200.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 589.5 0.001024 4096 4.58491e-41 1536 18944 4.05923 61.2688 131.103 196.484 196.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 589.5 0.001024 4096 4.57062e-41 1536 18880 4.05075 54.7054 131.012 189.818 189.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 589.5 0.001024 4096 4.56851e-41 1536 18816 4.04886 52.0857 130.741 186.929 186.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 589.5 0.001024 4096 4.58925e-41 1536 18816 4.0489 49.4121 130.898 184.414 184.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 589.5 0.001024 4096 4.57944e-41 1536 18688 4.03187 47.4276 130.4 181.911 181.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 589.5 0.001024 4096 4.57398e-41 1440 19040 4.02694 45.0988 130.449 179.627 179.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 589.5 0.001024 4096 4.57622e-41 1472 19040 4.05094 45.4025 131.03 180.533 180.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 589.5 0.001024 4096 4.5807e-41 1450 19040 4.05094 44.1938 130.8 179.097 179.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 589.5 0.001024 4096 4.56011e-41 1440 19040 4.0407 45.1973 130.627 179.915 179.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 589.5 0.001024 4096 4.56991e-41 1440 19200 4.04266 50.215 130.79 185.099 185.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 589.5 0.001024 4096 4.5566e-41 1440 18720 4.02682 64.6042 130.107 198.789 198.845
