
*** Running vivado
    with args -log design_1_Speedsensor_0_11.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Speedsensor_0_11.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_Speedsensor_0_11.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 452.648 ; gain = 185.867
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XilinxDev/SOC/SeppeEnKobe/VHDL/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Speedsensor_0_11
Command: synth_design -top design_1_Speedsensor_0_11 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.418 ; gain = 437.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Speedsensor_0_11' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ip/design_1_Speedsensor_0_11/synth/design_1_Speedsensor_0_11.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Speedsensor_v1_0' declared at 'c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0.vhd:5' bound to instance 'U0' of component 'Speedsensor_v1_0' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ip/design_1_Speedsensor_0_11/synth/design_1_Speedsensor_0_11.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Speedsensor_v1_0' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0.vhd:53]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0.vhd:56]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Speedsensor_v1_0_S00_AXI' declared at 'c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:5' bound to instance 'Speedsensor_v1_0_S00_AXI_inst' of component 'Speedsensor_v1_0_S00_AXI' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Speedsensor_v1_0_S00_AXI' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-226] default block is never used [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:245]
WARNING: [Synth 8-614] signal 'Speed_sig' is read in the process but is not in the sensitivity list [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:370]
WARNING: [Synth 8-614] signal 'Distance_sig' is read in the process but is not in the sensitivity list [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:370]
INFO: [Synth 8-3491] module 'SpeedCounter' declared at 'c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speed_Sensor.vhd:34' bound to instance 'SpeedPM' of component 'SpeedCounter' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:409]
INFO: [Synth 8-638] synthesizing module 'SpeedCounter' [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speed_Sensor.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SpeedCounter' (0#1) [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speed_Sensor.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Speedsensor_v1_0_S00_AXI' (0#1) [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Speedsensor_v1_0' (0#1) [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_Speedsensor_0_11' (0#1) [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ip/design_1_Speedsensor_0_11/synth/design_1_Speedsensor_0_11.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:241]
WARNING: [Synth 8-3848] Net Distance in module/entity Speedsensor_v1_0_S00_AXI does not have driver. [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:22]
WARNING: [Synth 8-3848] Net Speed in module/entity Speedsensor_v1_0_S00_AXI does not have driver. [c:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.gen/sources_1/bd/design_1/ipshared/dd40/hdl/Speedsensor_v1_0_S00_AXI.vhd:23]
WARNING: [Synth 8-7129] Port Distance[31] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[30] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[29] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[28] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[27] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[26] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[25] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[24] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[23] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[22] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[21] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[20] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[19] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[18] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[17] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[16] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[15] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[14] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[13] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[12] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[11] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[10] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[9] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[8] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[7] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[6] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[5] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[4] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[3] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[2] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[1] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Distance[0] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[31] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[30] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[29] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[28] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[27] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[26] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[25] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[24] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[23] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[22] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[21] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[20] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[19] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[18] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[17] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[16] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[15] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[14] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[13] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[12] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[11] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[10] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[9] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[8] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[7] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[6] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[5] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[4] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[3] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[2] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[1] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Speed[0] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Speedsensor_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1438.242 ; gain = 550.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1438.242 ; gain = 550.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1438.242 ; gain = 550.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1438.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1470.953 ; gain = 1.230
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SpeedData[31] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[30] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[29] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[28] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[27] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[26] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[25] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[24] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[23] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[22] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[21] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[20] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[19] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[18] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[17] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[16] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[15] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[14] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[13] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[12] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[11] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[10] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[9] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[8] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[7] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[6] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[5] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[4] in module design_1_Speedsensor_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SpeedData[3] in module design_1_Speedsensor_0_11 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     4|
|3     |LUT2   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |    38|
|6     |LUT5   |     2|
|7     |LUT6   |     8|
|8     |FDRE   |   161|
|9     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1470.953 ; gain = 550.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1470.953 ; gain = 583.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1470.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: f76898e1
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1476.156 ; gain = 1007.898
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1476.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.runs/design_1_Speedsensor_0_11_synth_1/design_1_Speedsensor_0_11.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Speedsensor_0_11, cache-ID = 2a5bce4468d17fc8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1476.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/MotorControl.runs/design_1_Speedsensor_0_11_synth_1/design_1_Speedsensor_0_11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Speedsensor_0_11_utilization_synth.rpt -pb design_1_Speedsensor_0_11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 11:10:01 2024...
