[
    {
        "instance": "CircuitCell",
        "number_id": 0,
        "name": "COMP",
        "cell": "JNW_BKLE",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "",
        "schematic_connections": {
            "VDD": "net1",
            "VIN": "net2",
            "VIP": "net3",
            "VO": "net4",
            "I_BIAS": "net5",
            "VSS": "net6"
        },
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 0,
            "y2": 0
        }
    },
    {
        "instance": "Pin",
        "number_id": 1,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "ipin",
        "name": "VSS",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 2,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "ipin",
        "name": "VDD",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 3,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "ipin",
        "name": "VIP",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 4,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "ipin",
        "name": "VIN",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 5,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "opin",
        "name": "VO",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 6,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "type": "ipin",
        "name": "I_BIAS",
        "layout": ""
    },
    {
        "instance": "Transistor",
        "number_id": 7,
        "name": "MN1",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "diff1",
        "schematic_connections": {
            "D": "net3",
            "G": "VIP",
            "S": "net1",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 8,
        "name": "MN2",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "diff1",
        "schematic_connections": {
            "D": "net2",
            "G": "VIN",
            "S": "net1",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 9,
        "name": "MP5",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "net2",
            "G": "net2",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 10,
        "name": "MP6",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "VO",
            "G": "net2",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 11,
        "name": "MP1",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "net4",
            "G": "net3",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 12,
        "name": "MP2",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "net3",
            "G": "net3",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 13,
        "name": "MN4",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "mirror2",
        "schematic_connections": {
            "D": "net1",
            "G": "I_BIAS",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 14,
        "name": "MN3",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "mirror2",
        "schematic_connections": {
            "D": "I_BIAS",
            "G": "I_BIAS",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 15,
        "name": "MN5",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "mirror1",
        "schematic_connections": {
            "D": "net4",
            "G": "net4",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 16,
        "name": "MN6",
        "type": "nmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "mirror1",
        "schematic_connections": {
            "D": "VO",
            "G": "net4",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 17,
        "name": "MP3",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "net3",
            "G": "net2",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 18,
        "name": "MP4",
        "type": "pmos",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "load1",
        "schematic_connections": {
            "D": "net2",
            "G": "net3",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_2C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 272,
                    "y1": 20,
                    "x2": 368,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 512,
            "y2": 240
        }
    },
    {
        "instance": "Resistor",
        "number_id": 19,
        "name": "R1",
        "type": null,
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "Test",
        "schematic_connections": {
            "N": "VSS",
            "P": "VO",
            "B": "VSS"
        },
        "layout_name": "JNWTR_RPPO16",
        "layout_library": "JNW_TR_SKY130A",
        "layout_ports": [
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": 8,
                    "y1": 8,
                    "x2": 2228,
                    "y2": 64
                }
            },
            {
                "type": "P",
                "layer": "locali",
                "area": {
                    "x1": 1910,
                    "y1": 1460,
                    "x2": 2054,
                    "y2": 1580
                }
            },
            {
                "type": "N",
                "layer": "locali",
                "area": {
                    "x1": 182,
                    "y1": 1460,
                    "x2": 326,
                    "y2": 1580
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 2236,
            "y2": 1720
        }
    },
    {
        "instance": "Capacitor",
        "number_id": 20,
        "name": "CM3",
        "type": "mim",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "Test",
        "schematic_connections": {
            "A": "VO",
            "B": "VSS"
        },
        "layout_name": "JNWTR_CAPX1",
        "layout_library": "JNW_TR_SKY130A",
        "layout_ports": [
            {
                "type": "A",
                "layer": "m3",
                "area": {
                    "x1": 0,
                    "y1": 0,
                    "x2": 540,
                    "y2": 50
                }
            },
            {
                "type": "B",
                "layer": "m4",
                "area": {
                    "x1": 0,
                    "y1": 0,
                    "x2": 540,
                    "y2": 50
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 540,
            "y2": 540
        }
    },
    {
        "instance": "Capacitor",
        "number_id": 21,
        "name": "CM4",
        "type": "mim",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "Test",
        "schematic_connections": {
            "A": "VO",
            "B": "VSS"
        },
        "layout_name": "AALMISC_CAP100f",
        "layout_library": "AAL_MISC_SKY130A",
        "layout_ports": [
            {
                "type": "B",
                "layer": "metal4",
                "area": {
                    "x1": 0,
                    "y1": 0,
                    "x2": 740,
                    "y2": 50
                }
            },
            {
                "type": "A",
                "layer": "metal3",
                "area": {
                    "x1": 0,
                    "y1": 0,
                    "x2": 740,
                    "y2": 50
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 740,
            "y2": 740
        }
    },
    {
        "instance": "Transistor",
        "number_id": 22,
        "name": "QP1",
        "type": "pnp",
        "cell": "COMP",
        "parent_cell": "",
        "parent_cell_chain": "",
        "group": "Test",
        "schematic_connections": {
            "C": "VSS",
            "B": "VSS",
            "E": "VO"
        },
        "layout_name": "AALMISC_PNP_W3p40L3p40",
        "layout_library": "AAL_MISC_SKY130A",
        "layout_ports": [
            {
                "type": "E",
                "layer": "locali",
                "area": {
                    "x1": 554,
                    "y1": 626,
                    "x2": 802,
                    "y2": 730
                }
            },
            {
                "type": "C",
                "layer": "locali",
                "area": {
                    "x1": 613,
                    "y1": 1252,
                    "x2": 714,
                    "y2": 1301
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": 590,
                    "y1": 1102,
                    "x2": 708,
                    "y2": 1142
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 1340,
            "y2": 1340
        },
        "overlap_distance": {
            "x": 0,
            "y": 0
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 0,
            "y2": 0
        }
    }
]