

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_read_Xi'
================================================================
* Date:           Thu Apr 25 16:51:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  10.030 us|  10.030 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_Xi  |     1001|     1001|         3|          1|          1|  1000|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln500_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln500"   --->   Operation 7 'read' 'sext_ln500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 8 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln500_cast = sext i62 %sext_ln500_read"   --->   Operation 9 'sext' 'sext_ln500_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i30"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1_load = load i31 %i_1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 14 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1_load" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 15 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%icmp_ln500 = icmp_slt  i32 %i_1_cast, i32 %Ni_read" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 17 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%add_ln500 = add i31 %i_1_load, i31 1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 18 'add' 'add_ln500' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln500 = br i1 %icmp_ln500, void %_Z9stream_XiPfRN3hls6streamIfLi0EEEi.exit.loopexit.exitStub, void %for.body.i30.split" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 19 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln500 = store i31 %add_ln500, i31 %i_1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 20 'store' 'store_ln500' <Predicate = (icmp_ln500)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln500_cast" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573]   --->   Operation 22 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln500)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln502 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [../src_hls/Prj.cpp:502->../src_hls/Prj.cpp:573]   --->   Operation 23 'specpipeline' 'specpipeline_ln502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:501->../src_hls/Prj.cpp:573]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 25 'specloopname' 'specloopname_ln500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.65ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Xi_stream, i32 %gmem_addr_read" [../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573]   --->   Operation 26 'write' 'write_ln503' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln500 = br void %for.body.i30" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 27 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.922ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i_1' [11]  (1.610 ns)
	'load' operation 31 bit ('i_1_load', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on local variable 'i_1' [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln500', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [17]  (2.702 ns)
	'store' operation 0 bit ('store_ln500', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) of variable 'add_ln500', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573 on local variable 'i_1' [27]  (1.610 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [21]  (0.000 ns)
	bus read operation ('gmem_addr_read', ../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573) [25]  (7.300 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	fifo write operation ('write_ln503', ../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573) on port 'Xi_stream' (../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573) [26]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
