dram_io_desc	,	V_13
ENOMEM	,	V_49
L2X0_AUX_CTRL	,	V_40
dram_sync_size	,	V_9
OMAP44XX_L2CACHE_BASE	,	V_47
hwirq	,	V_55
writel_relaxed	,	F_2
arm_memblock_steal	,	F_13
twd_base	,	V_24
pr_warn	,	F_8
sar_base	,	V_51
gic_dist_disabled	,	F_21
TWD_TIMER_CONTROL_PERIODIC	,	V_31
L310_PREFETCH_CTRL	,	V_44
IRQ_LOCALTIMER	,	V_30
gic_int	,	V_26
L310_POWER_CTRL	,	V_46
ARRAY_SIZE	,	F_17
val	,	V_35
omap4_get_l2cache_base	,	F_24
omap_smc1	,	F_28
irq_create_of_mapping	,	F_38
omap_gic_of_init	,	F_39
OMAP4_MON_L2X0_PREFETCH_INDEX	,	V_45
SZ_16K	,	V_54
dram_sync	,	V_1
map_desc	,	V_12
__func__	,	V_7
sar_ram_base	,	V_50
IRQ_TYPE_LEVEL_HIGH	,	V_63
"No WUGEN found in DT, system will misbehave.\n"	,	L_9
PAGE_SIZE	,	V_8
gen_pool	,	V_5
pfn	,	V_16
pr_err	,	F_40
args_count	,	V_61
WARN_ONCE	,	F_27
sram_sync	,	V_2
irq_data	,	V_57
"arm,cortex-a9-gic"	,	L_11
"%s:Unable to get sram pool needed to handle errata I688\n"	,	L_4
device_node	,	V_3
pr_info_once	,	F_26
ALIGN	,	F_12
of_phandle_args	,	V_56
TWD_TIMER_COUNTER	,	V_32
"sram"	,	L_3
omap4_sram_init	,	F_6
soc_is_omap54xx	,	F_35
l2cache_base	,	V_34
pr_info	,	F_18
irq	,	V_58
omap4_xlate_irq	,	F_36
gic_dist_base_addr	,	V_21
OMAP4_DRAM_BARRIER_VA	,	V_15
__init	,	T_1
of_iomap	,	F_42
isb	,	F_5
OMAP44XX_IRQ_GIC_START	,	V_62
gic_dist_disable	,	F_19
of_gen_pool_get	,	F_9
"%s: lost localtimer interrupt\n"	,	L_6
omap4_l2c310_write_sec	,	F_25
"UPDATE YOUR DEVICE TREE!\n"	,	L_10
omap4_sar_ram_init	,	F_33
__iomem	,	V_19
of_find_matching_node	,	F_37
intc_node	,	V_59
GIC_DIST_CTRL	,	V_22
u32	,	T_2
reg	,	V_36
OMAP4_MON_L2X0_CTRL_INDEX	,	V_39
gic_timer_retrigger	,	F_22
TWD_TIMER_CONTROL	,	V_29
TWD_TIMER_CONTROL_ENABLE	,	V_33
omap_l2_cache_init	,	F_29
gic_dist_enable	,	F_20
omap_interconnect_sync	,	F_3
GIC_DIST_PENDING_SET	,	V_27
ioremap	,	F_30
SZ_1M	,	V_10
twd_ctrl	,	V_28
irqchip_init	,	F_43
readl_relaxed	,	F_4
skip_errata_init	,	V_64
cpu_is_omap44xx	,	F_34
OMAP54XX_SAR_RAM_BASE	,	V_53
L2X0_DEBUG_CTRL	,	V_42
cpu_is_omap446x	,	F_41
sram_pool	,	V_6
np	,	V_4
virtual	,	V_14
"OMAP L2C310: ROM does not support power control setting\n"	,	L_7
"ti,omap4-mpu"	,	L_1
TWD_TIMER_INTSTAT	,	V_25
soc_mb	,	V_20
MT_MEMORY_RW_SO	,	V_18
iotable_init	,	F_16
SZ_4K	,	V_48
of_find_compatible_node	,	F_7
dram_sync_paddr	,	V_11
OMAP4_MON_L2X0_AUXCTRL_INDEX	,	V_41
"%s:Unable to allocate sram needed to handle errata I688\n"	,	L_2
twd_int	,	V_23
omap_barriers_init	,	F_14
length	,	V_17
WARN_ON	,	F_31
OMAP4_MON_L2X0_DBG_CTRL_INDEX	,	V_43
"OMAP L2C310: ignoring write to reg 0x%x\n"	,	L_8
BIT	,	F_23
omap4_get_sar_ram_base	,	F_32
OMAP44XX_SAR_RAM_BASE	,	V_52
"arm,cortex-a9-twd-timer"	,	L_12
intc_match	,	V_60
gen_pool_alloc	,	F_10
omap_barrier_reserve_memblock	,	F_11
__phys_to_pfn	,	F_15
smc_op	,	V_37
omap4_mb	,	F_1
"OMAP4: Map %pa to %p for dram barrier\n"	,	L_5
L2X0_CTRL	,	V_38
