$date
	Sun Apr 28 16:32:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module branchunit_tb $end
$var wire 1 ! NextPCSrc $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 5 $ BrOp [4:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 32 & B [31:0] $end
$var wire 5 ' BrOp [4:0] $end
$var reg 1 ! NextPCSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 '
b1 &
b10 %
b1000 $
b1 #
b10 "
0!
$end
#10
1!
b1001 $
b1001 '
b10 #
b10 &
b1 "
b1 %
#20
b1100 $
b1100 '
#30
b1101 $
b1101 '
b1 #
b1 &
b10 "
b10 %
#40
b1110 $
b1110 '
b10 #
b10 &
b1 "
b1 %
#50
b1111 $
b1111 '
b1 #
b1 &
b10 "
b10 %
#60
