
5. Printing statistics.

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            611
   Number of public wires:          45
   Number of public wire bits:     611
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                         169

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             77
   Number of public wires:           8
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:           9
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $mux                            8
     $not                            1
     $pmux                           8
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             48
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     8
     $reduce_or                     11

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             81
   Number of public wires:          10
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             71
   Number of public wires:          13
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            9
     $logic_not                      1
     $mux                            9
     $reduce_or                     24
     $sub                            9

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            307
   Number of public wires:          16
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    16
     $reduce_or                     14

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            133
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           41
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         172

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           18
     $and                            1
     $mux                            7
     $or                             1
     $reduce_or                      7
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           73

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           16
     $or                             3
     $reduce_and                    16
     $reduce_or                     23

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           25

=== eltwise_cu ===

   Number of wires:                 39
   Number of wire bits:            600
   Number of public wires:          33
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           64
     $eq                            32
     $logic_or                       1
     $mux                            1
     $not                            1
     $sdff                          33

=== eltwise_layer ===

   Number of wires:                285
   Number of wire bits:           6066
   Number of public wires:         210
   Number of public wire bits:    5885
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $dffe                          66
     $dlatch                      1404
     $eq                           208
     $logic_and                      4
     $logic_not                     15
     $mux                          457
     $ne                             6
     $not                            3
     $or                             5
     $pmux                         134
     $reduce_and                    36
     $reduce_bool                   12
     $reduce_or                      7
     $sdffe                         78

=== input_logic ===

   Number of wires:                 82
   Number of wire bits:            733
   Number of public wires:          27
   Number of public wire bits:     367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                          160
     $and                          256
     $dffe                          20
     $eq                            64
     $ge                            64
     $le                            32
     $logic_and                      8
     $logic_or                       7
     $mux                           42
     $not                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          16
     $sdffe                          9

=== output_logic ===

   Number of wires:                 21
   Number of wire bits:            249
   Number of public wires:          13
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                           64
     $dffe                          10
     $gt                            32
     $mux                           20
     $not                            1
     $or                             1
     $reduce_bool                    2
     $sdff                           8
     $sdffe                         65

=== pe_array ===

   Number of wires:                 17
   Number of wire bits:            198
   Number of public wires:          17
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $or                             1

=== processing_element ===

   Number of wires:                 12
   Number of wire bits:            118
   Number of public wires:           9
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             2
     $logic_not                      2
     $mux                           32

=== ram ===

   Number of wires:                 42
   Number of wire bits:           1149
   Number of public wires:          10
   Number of public wire bits:     317
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 48
     $add                          192
     $dff                          128
     $mux                          392

=== seq_add ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_mul ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_sub ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== design hierarchy ===

   eltwise_layer                     1
     eltwise_cu                      0
       input_logic                   0
       output_logic                  0
       pe_array                      0
         processing_element          0
           seq_add                   0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
           seq_mul                   0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
           seq_sub                   0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
     ram                             0

   Number of wires:                285
   Number of wire bits:           6066
   Number of public wires:         210
   Number of public wire bits:    5885
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $dffe                          66
     $dlatch                      1404
     $eq                           208
     $logic_and                      4
     $logic_not                     15
     $mux                          457
     $ne                             6
     $not                            3
     $or                             5
     $pmux                         134
     $reduce_and                    36
     $reduce_bool                   12
     $reduce_or                      7
     $sdffe                         78

