// Copyright 2017 The Fuchsia Authors. All rights reserved.
// This is a GENERATED file. The license governing this file can be found in the LICENSE file.

#define MX_SYS_time_get 0
#define MX_SYS_nanosleep 1
#define MX_SYS_ticks_get 2
#define MX_SYS_ticks_per_second 3
#define MX_SYS_num_cpus 4
#define MX_SYS_version_get 5
#define MX_SYS_cache_flush 6
#define MX_SYS_handle_close 7
#define MX_SYS_handle_duplicate 8
#define MX_SYS_handle_replace 9
#define MX_SYS_handle_wait_one 10
#define MX_SYS_handle_wait_many 11
#define MX_SYS_object_signal 12
#define MX_SYS_object_signal_peer 13
#define MX_SYS_object_get_property 14
#define MX_SYS_object_set_property 15
#define MX_SYS_object_get_info 16
#define MX_SYS_object_get_child 17
#define MX_SYS_object_bind_exception_port 18
#define MX_SYS_channel_create 19
#define MX_SYS_channel_read 20
#define MX_SYS_channel_write 21
#define MX_SYS_channel_call 22
#define MX_SYS_socket_create 23
#define MX_SYS_socket_write 24
#define MX_SYS_socket_read 25
#define MX_SYS_thread_exit 26
#define MX_SYS_thread_create 27
#define MX_SYS_thread_start 28
#define MX_SYS_thread_read_state 29
#define MX_SYS_thread_write_state 30
#define MX_SYS_process_exit 31
#define MX_SYS_process_create 32
#define MX_SYS_process_start 33
#define MX_SYS_process_read_memory 34
#define MX_SYS_process_write_memory 35
#define MX_SYS_job_create 36
#define MX_SYS_task_resume 37
#define MX_SYS_task_kill 38
#define MX_SYS_event_create 39
#define MX_SYS_eventpair_create 40
#define MX_SYS_futex_wait 41
#define MX_SYS_futex_wake 42
#define MX_SYS_futex_requeue 43
#define MX_SYS_waitset_create 44
#define MX_SYS_waitset_add 45
#define MX_SYS_waitset_remove 46
#define MX_SYS_waitset_wait 47
#define MX_SYS_port_create 48
#define MX_SYS_port_queue 49
#define MX_SYS_port_wait 50
#define MX_SYS_port_bind 51
#define MX_SYS_vmo_create 52
#define MX_SYS_vmo_read 53
#define MX_SYS_vmo_write 54
#define MX_SYS_vmo_get_size 55
#define MX_SYS_vmo_set_size 56
#define MX_SYS_vmo_op_range 57
#define MX_SYS_cprng_draw 58
#define MX_SYS_cprng_add_entropy 59
#define MX_SYS_fifo0_create 60
#define MX_SYS_fifo0_op 61
#define MX_SYS_log_create 62
#define MX_SYS_log_write 63
#define MX_SYS_log_read 64
#define MX_SYS_ktrace_read 65
#define MX_SYS_ktrace_control 66
#define MX_SYS_ktrace_write 67
#define MX_SYS_mtrace_control 68
#define MX_SYS_debug_transfer_handle 69
#define MX_SYS_debug_read 70
#define MX_SYS_debug_write 71
#define MX_SYS_debug_send_command 72
#define MX_SYS_interrupt_create 73
#define MX_SYS_interrupt_complete 74
#define MX_SYS_interrupt_wait 75
#define MX_SYS_mmap_device_io 76
#define MX_SYS_mmap_device_memory 77
#define MX_SYS_io_mapping_get_info 78
#define MX_SYS_vmo_create_contiguous 79
#define MX_SYS_vmar_allocate 80
#define MX_SYS_vmar_destroy 81
#define MX_SYS_vmar_map 82
#define MX_SYS_vmar_unmap 83
#define MX_SYS_vmar_protect 84
#define MX_SYS_bootloader_fb_get_info 85
#define MX_SYS_set_framebuffer 86
#define MX_SYS_clock_adjust 87
#define MX_SYS_pci_get_nth_device 88
#define MX_SYS_pci_claim_device 89
#define MX_SYS_pci_enable_bus_master 90
#define MX_SYS_pci_enable_pio 91
#define MX_SYS_pci_reset_device 92
#define MX_SYS_pci_map_mmio 93
#define MX_SYS_pci_io_write 94
#define MX_SYS_pci_io_read 95
#define MX_SYS_pci_map_interrupt 96
#define MX_SYS_pci_map_config 97
#define MX_SYS_pci_query_irq_mode_caps 98
#define MX_SYS_pci_set_irq_mode 99
#define MX_SYS_pci_init 100
#define MX_SYS_pci_add_subtract_io_range 101
#define MX_SYS_acpi_uefi_rsdp 102
#define MX_SYS_acpi_cache_flush 103
#define MX_SYS_resource_create 104
#define MX_SYS_resource_get_handle 105
#define MX_SYS_resource_do_action 106
#define MX_SYS_resource_connect 107
#define MX_SYS_resource_accept 108
#define MX_SYS_syscall_test_0 109
#define MX_SYS_syscall_test_1 110
#define MX_SYS_syscall_test_2 111
#define MX_SYS_syscall_test_3 112
#define MX_SYS_syscall_test_4 113
#define MX_SYS_syscall_test_5 114
#define MX_SYS_syscall_test_6 115
#define MX_SYS_syscall_test_7 116
#define MX_SYS_syscall_test_8 117

