
Amaltheia.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db08  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b90  0800dca8  0800dca8  0000eca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e838  0800e838  000101d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e838  0800e838  0000f838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e840  0800e840  000101d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e840  0800e840  0000f840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e844  0800e844  0000f844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800e848  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000694  200001d4  0800ea1c  000101d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  0800ea1c  00010868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014316  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b97  00000000  00000000  0002451a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  000270b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f07  00000000  00000000  000283d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fc5  00000000  00000000  000292d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186f8  00000000  00000000  0004229c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095d2e  00000000  00000000  0005a994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f06c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006828  00000000  00000000  000f0708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000f6f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800dc90 	.word	0x0800dc90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800dc90 	.word	0x0800dc90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001038:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800103c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001048:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800104c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001050:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00b      	beq.n	8001070 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001058:	e000      	b.n	800105c <ITM_SendChar+0x2c>
    {
      __NOP();
 800105a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800105c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d0f9      	beq.n	800105a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001066:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	b2d2      	uxtb	r2, r2
 800106e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Define the ITM port for SWV
int _write(int file, char *ptr, int len) {
 800107e:	b580      	push	{r7, lr}
 8001080:	b086      	sub	sp, #24
 8001082:	af00      	add	r7, sp, #0
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
 800108e:	e009      	b.n	80010a4 <_write+0x26>
		ITM_SendChar((*ptr++));
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	1c5a      	adds	r2, r3, #1
 8001094:	60ba      	str	r2, [r7, #8]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ffc9 	bl	8001030 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	3301      	adds	r3, #1
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	dbf1      	blt.n	8001090 <_write+0x12>
	}
	return len;
 80010ac:	687b      	ldr	r3, [r7, #4]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3718      	adds	r7, #24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	ed2d 8b02 	vpush	{d8}
 80010be:	b096      	sub	sp, #88	@ 0x58
 80010c0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80010c2:	f001 fe5d 	bl	8002d80 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80010c6:	f000 fb75 	bl	80017b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80010ca:	f000 fd7b 	bl	8001bc4 <MX_GPIO_Init>
	MX_DMA_Init();
 80010ce:	f000 fd41 	bl	8001b54 <MX_DMA_Init>
	MX_I2C1_Init();
 80010d2:	f000 fbd9 	bl	8001888 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 80010d6:	f000 fd13 	bl	8001b00 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 80010da:	f000 fc03 	bl	80018e4 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 80010de:	f000 fce5 	bl	8001aac <MX_USART1_UART_Init>
	MX_SPI5_Init();
 80010e2:	f000 fc35 	bl	8001950 <MX_SPI5_Init>
	MX_TIM3_Init();
 80010e6:	f000 fc65 	bl	80019b4 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n=== FLIGHT CONTROLLER BOOT ===\r\n");
 80010ea:	483a      	ldr	r0, [pc, #232]	@ (80011d4 <main+0x11c>)
 80010ec:	f009 faac 	bl	800a648 <puts>

	HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, 34);
 80010f0:	2322      	movs	r3, #34	@ 0x22
 80010f2:	4a39      	ldr	r2, [pc, #228]	@ (80011d8 <main+0x120>)
 80010f4:	4939      	ldr	r1, [pc, #228]	@ (80011dc <main+0x124>)
 80010f6:	483a      	ldr	r0, [pc, #232]	@ (80011e0 <main+0x128>)
 80010f8:	f004 ff04 	bl	8005f04 <HAL_SPI_TransmitReceive_DMA>
	// --- 1. Initialize Telemetry Structure ---
	telem_data.header = 0xDEADBEEF;
 80010fc:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <main+0x124>)
 80010fe:	4a39      	ldr	r2, [pc, #228]	@ (80011e4 <main+0x12c>)
 8001100:	601a      	str	r2, [r3, #0]
	telem_data.magic_footer = 0xAB;
 8001102:	4b36      	ldr	r3, [pc, #216]	@ (80011dc <main+0x124>)
 8001104:	22ab      	movs	r2, #171	@ 0xab
 8001106:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	telem_data.timestamp = 0.0f;
 800110a:	4b34      	ldr	r3, [pc, #208]	@ (80011dc <main+0x124>)
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	605a      	str	r2, [r3, #4]
	telem_data.voltage = 12.0f;
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <main+0x124>)
 8001114:	4a34      	ldr	r2, [pc, #208]	@ (80011e8 <main+0x130>)
 8001116:	619a      	str	r2, [r3, #24]
	telem_data.sensor_status = 0;
 8001118:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <main+0x124>)
 800111a:	2200      	movs	r2, #0
 800111c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	// Fill with test pattern to verify DMA is reading memory
	// memset(&telem_data.roll, 0xAA, 12);

	// --- 2. Start SPI5 Circular DMA ---
	// Slave Mode: Waits for ESP8266 to pull CS Low
	if (HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, sizeof(Telemetry_Packet_t)) != HAL_OK) {
 8001120:	2323      	movs	r3, #35	@ 0x23
 8001122:	4a2d      	ldr	r2, [pc, #180]	@ (80011d8 <main+0x120>)
 8001124:	492d      	ldr	r1, [pc, #180]	@ (80011dc <main+0x124>)
 8001126:	482e      	ldr	r0, [pc, #184]	@ (80011e0 <main+0x128>)
 8001128:	f004 feec 	bl	8005f04 <HAL_SPI_TransmitReceive_DMA>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00b      	beq.n	800114a <main+0x92>
		printf("SPI5 DMA Start Failed!\r\n");
 8001132:	482e      	ldr	r0, [pc, #184]	@ (80011ec <main+0x134>)
 8001134:	f009 fa88 	bl	800a648 <puts>
		HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8001138:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800113c:	482c      	ldr	r0, [pc, #176]	@ (80011f0 <main+0x138>)
 800113e:	f002 fd66 	bl	8003c0e <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 8001142:	2032      	movs	r0, #50	@ 0x32
 8001144:	f001 fe8e 	bl	8002e64 <HAL_Delay>
 8001148:	e002      	b.n	8001150 <main+0x98>
	} else {
		printf("SPI5 DMA Started (Circular Mode)\r\n");
 800114a:	482a      	ldr	r0, [pc, #168]	@ (80011f4 <main+0x13c>)
 800114c:	f009 fa7c 	bl	800a648 <puts>
	}

	// --- 3. Start Lidar DMA ---
	HAL_UART_Receive_DMA(&huart1, lidar_dma_buffer, LIDAR_BUF_SIZE);
 8001150:	2280      	movs	r2, #128	@ 0x80
 8001152:	4929      	ldr	r1, [pc, #164]	@ (80011f8 <main+0x140>)
 8001154:	4829      	ldr	r0, [pc, #164]	@ (80011fc <main+0x144>)
 8001156:	f006 f81d 	bl	8007194 <HAL_UART_Receive_DMA>
	printf("Lidar DMA Started\r\n");
 800115a:	4829      	ldr	r0, [pc, #164]	@ (8001200 <main+0x148>)
 800115c:	f009 fa74 	bl	800a648 <puts>

	I2C1_Scan();
 8001160:	f001 f998 	bl	8002494 <I2C1_Scan>

	// --- SENSOR SETUP ---


	// Gyro (SPI1)
	memset(&gyro_raw, 0, sizeof(gyro_raw));
 8001164:	2206      	movs	r2, #6
 8001166:	2100      	movs	r1, #0
 8001168:	4826      	ldr	r0, [pc, #152]	@ (8001204 <main+0x14c>)
 800116a:	f009 fb4d 	bl	800a808 <memset>
	if (!I3GD20_Init(&i3gd20, &hspi1)) {
 800116e:	4926      	ldr	r1, [pc, #152]	@ (8001208 <main+0x150>)
 8001170:	4826      	ldr	r0, [pc, #152]	@ (800120c <main+0x154>)
 8001172:	f007 f9cf 	bl	8008514 <I3GD20_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	f083 0301 	eor.w	r3, r3, #1
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <main+0xd2>
		printf("I3GD20 init FAILED\r\n");
 8001182:	4823      	ldr	r0, [pc, #140]	@ (8001210 <main+0x158>)
 8001184:	f009 fa60 	bl	800a648 <puts>
 8001188:	e010      	b.n	80011ac <main+0xf4>
	} else {
		printf("I3GD20 init OK\r\n");
 800118a:	4822      	ldr	r0, [pc, #136]	@ (8001214 <main+0x15c>)
 800118c:	f009 fa5c 	bl	800a648 <puts>
		I3GD20_CalibrateZeroRate(&i3gd20, 1000);
 8001190:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001194:	481d      	ldr	r0, [pc, #116]	@ (800120c <main+0x154>)
 8001196:	f007 fa4b 	bl	8008630 <I3GD20_CalibrateZeroRate>
		telem_data.sensor_status |= 0x01;
 800119a:	4b10      	ldr	r3, [pc, #64]	@ (80011dc <main+0x124>)
 800119c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <main+0x124>)
 80011a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	}

	// Accel/Mag (I2C1)
	memset(&imu, 0, sizeof(imu));
 80011ac:	2210      	movs	r2, #16
 80011ae:	2100      	movs	r1, #0
 80011b0:	4819      	ldr	r0, [pc, #100]	@ (8001218 <main+0x160>)
 80011b2:	f009 fb29 	bl	800a808 <memset>
	if (!LSM303_Init(&imu, &hi2c1, LSM303_ACCEL_SCALE_2G)) {
 80011b6:	2200      	movs	r2, #0
 80011b8:	4918      	ldr	r1, [pc, #96]	@ (800121c <main+0x164>)
 80011ba:	4817      	ldr	r0, [pc, #92]	@ (8001218 <main+0x160>)
 80011bc:	f007 fcb8 	bl	8008b30 <LSM303_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	f083 0301 	eor.w	r3, r3, #1
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d02b      	beq.n	8001224 <main+0x16c>
		printf("LSM303 init FAILED\r\n");
 80011cc:	4814      	ldr	r0, [pc, #80]	@ (8001220 <main+0x168>)
 80011ce:	f009 fa3b 	bl	800a648 <puts>
 80011d2:	e03c      	b.n	800124e <main+0x196>
 80011d4:	0800dca8 	.word	0x0800dca8
 80011d8:	200006cc 	.word	0x200006cc
 80011dc:	200006a8 	.word	0x200006a8
 80011e0:	2000029c 	.word	0x2000029c
 80011e4:	deadbeef 	.word	0xdeadbeef
 80011e8:	41400000 	.word	0x41400000
 80011ec:	0800dccc 	.word	0x0800dccc
 80011f0:	40020c00 	.word	0x40020c00
 80011f4:	0800dce4 	.word	0x0800dce4
 80011f8:	20000620 	.word	0x20000620
 80011fc:	200003fc 	.word	0x200003fc
 8001200:	0800dd08 	.word	0x0800dd08
 8001204:	20000588 	.word	0x20000588
 8001208:	20000244 	.word	0x20000244
 800120c:	20000578 	.word	0x20000578
 8001210:	0800dd1c 	.word	0x0800dd1c
 8001214:	0800dd30 	.word	0x0800dd30
 8001218:	2000055c 	.word	0x2000055c
 800121c:	200001f0 	.word	0x200001f0
 8001220:	0800dd40 	.word	0x0800dd40
	} else {
		printf("LSM303 init OK\r\n");
 8001224:	48c1      	ldr	r0, [pc, #772]	@ (800152c <main+0x474>)
 8001226:	f009 fa0f 	bl	800a648 <puts>
		telem_data.sensor_status |= 0x02; //ACC
 800122a:	4bc1      	ldr	r3, [pc, #772]	@ (8001530 <main+0x478>)
 800122c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4bbe      	ldr	r3, [pc, #760]	@ (8001530 <main+0x478>)
 8001238:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		telem_data.sensor_status |= 0x04; //MAG
 800123c:	4bbc      	ldr	r3, [pc, #752]	@ (8001530 <main+0x478>)
 800123e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4bb9      	ldr	r3, [pc, #740]	@ (8001530 <main+0x478>)
 800124a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	}

	// --- CONTROL INIT ---
	PID_Init(&pid_roll,  1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 800124e:	ed9f 2ab9 	vldr	s4, [pc, #740]	@ 8001534 <main+0x47c>
 8001252:	eddf 1ab9 	vldr	s3, [pc, #740]	@ 8001538 <main+0x480>
 8001256:	ed9f 1ab9 	vldr	s2, [pc, #740]	@ 800153c <main+0x484>
 800125a:	eddf 0ab8 	vldr	s1, [pc, #736]	@ 800153c <main+0x484>
 800125e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001262:	48b7      	ldr	r0, [pc, #732]	@ (8001540 <main+0x488>)
 8001264:	f007 f874 	bl	8008350 <PID_Init>
	PID_Init(&pid_pitch, 1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 8001268:	ed9f 2ab2 	vldr	s4, [pc, #712]	@ 8001534 <main+0x47c>
 800126c:	eddf 1ab2 	vldr	s3, [pc, #712]	@ 8001538 <main+0x480>
 8001270:	ed9f 1ab2 	vldr	s2, [pc, #712]	@ 800153c <main+0x484>
 8001274:	eddf 0ab1 	vldr	s1, [pc, #708]	@ 800153c <main+0x484>
 8001278:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800127c:	48b1      	ldr	r0, [pc, #708]	@ (8001544 <main+0x48c>)
 800127e:	f007 f867 	bl	8008350 <PID_Init>
	PID_Init(&pid_yaw,   1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 8001282:	ed9f 2aac 	vldr	s4, [pc, #688]	@ 8001534 <main+0x47c>
 8001286:	eddf 1aac 	vldr	s3, [pc, #688]	@ 8001538 <main+0x480>
 800128a:	ed9f 1aac 	vldr	s2, [pc, #688]	@ 800153c <main+0x484>
 800128e:	eddf 0aab 	vldr	s1, [pc, #684]	@ 800153c <main+0x484>
 8001292:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001296:	48ac      	ldr	r0, [pc, #688]	@ (8001548 <main+0x490>)
 8001298:	f007 f85a 	bl	8008350 <PID_Init>

	Kalman_Init(&kf_roll,  0.003f, 0.03f);
 800129c:	eddf 0aab 	vldr	s1, [pc, #684]	@ 800154c <main+0x494>
 80012a0:	ed9f 0aab 	vldr	s0, [pc, #684]	@ 8001550 <main+0x498>
 80012a4:	48ab      	ldr	r0, [pc, #684]	@ (8001554 <main+0x49c>)
 80012a6:	f007 fa99 	bl	80087dc <Kalman_Init>
	Kalman_Init(&kf_pitch, 0.003f, 0.03f);
 80012aa:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 800154c <main+0x494>
 80012ae:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 8001550 <main+0x498>
 80012b2:	48a9      	ldr	r0, [pc, #676]	@ (8001558 <main+0x4a0>)
 80012b4:	f007 fa92 	bl	80087dc <Kalman_Init>
	Kalman_Init(&kf_yaw,   0.005f, 0.1f);
 80012b8:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 800155c <main+0x4a4>
 80012bc:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 8001560 <main+0x4a8>
 80012c0:	48a8      	ldr	r0, [pc, #672]	@ (8001564 <main+0x4ac>)
 80012c2:	f007 fa8b 	bl	80087dc <Kalman_Init>

	memset(&raw, 0, sizeof(raw));
 80012c6:	220c      	movs	r2, #12
 80012c8:	2100      	movs	r1, #0
 80012ca:	48a7      	ldr	r0, [pc, #668]	@ (8001568 <main+0x4b0>)
 80012cc:	f009 fa9c 	bl	800a808 <memset>
	uint32_t last = HAL_GetTick();
 80012d0:	f001 fdbc 	bl	8002e4c <HAL_GetTick>
 80012d4:	6578      	str	r0, [r7, #84]	@ 0x54

	printf("Initialization Complete. Entering Loop.\r\n");
 80012d6:	48a5      	ldr	r0, [pc, #660]	@ (800156c <main+0x4b4>)
 80012d8:	f009 f9b6 	bl	800a648 <puts>
		// We pass the buffer to our parser to look for 'arm', 'm1 t25', etc.
		//Process_TELEM_Command(spi_rx_buffer, sizeof(Telemetry_Packet_t));
		// --- SPI5 WATCHDOG ------------------------------------------------
		// If SPI state gets stuck or errors out (due to ESP boot noise)
		// --- 2. SPI5 WATCHDOG ------------------------------------------------
		if (hspi5.State == HAL_SPI_STATE_READY || hspi5.ErrorCode != HAL_SPI_ERROR_NONE)
 80012dc:	4ba4      	ldr	r3, [pc, #656]	@ (8001570 <main+0x4b8>)
 80012de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d003      	beq.n	80012f0 <main+0x238>
 80012e8:	4ba1      	ldr	r3, [pc, #644]	@ (8001570 <main+0x4b8>)
 80012ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00b      	beq.n	8001308 <main+0x250>
		{
			HAL_SPI_Abort(&hspi5);
 80012f0:	489f      	ldr	r0, [pc, #636]	@ (8001570 <main+0x4b8>)
 80012f2:	f004 ff03 	bl	80060fc <HAL_SPI_Abort>
			hspi5.ErrorCode = HAL_SPI_ERROR_NONE;
 80012f6:	4b9e      	ldr	r3, [pc, #632]	@ (8001570 <main+0x4b8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	655a      	str	r2, [r3, #84]	@ 0x54
			HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, sizeof(Telemetry_Packet_t));
 80012fc:	2323      	movs	r3, #35	@ 0x23
 80012fe:	4a9d      	ldr	r2, [pc, #628]	@ (8001574 <main+0x4bc>)
 8001300:	498b      	ldr	r1, [pc, #556]	@ (8001530 <main+0x478>)
 8001302:	489b      	ldr	r0, [pc, #620]	@ (8001570 <main+0x4b8>)
 8001304:	f004 fdfe 	bl	8005f04 <HAL_SPI_TransmitReceive_DMA>
		}
		// ------------------------------------------------------------------
		if (command_ready) {
 8001308:	4b9b      	ldr	r3, [pc, #620]	@ (8001578 <main+0x4c0>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d00c      	beq.n	800132a <main+0x272>
			Process_TELEM_Command(spi_rx_buffer, 34);
 8001310:	2122      	movs	r1, #34	@ 0x22
 8001312:	4898      	ldr	r0, [pc, #608]	@ (8001574 <main+0x4bc>)
 8001314:	f000 fd98 	bl	8001e48 <Process_TELEM_Command>
			command_ready = 0; // Clear the flag
 8001318:	4b97      	ldr	r3, [pc, #604]	@ (8001578 <main+0x4c0>)
 800131a:	2200      	movs	r2, #0
 800131c:	701a      	strb	r2, [r3, #0]
			// Re-arm DMA here if in Normal mode
			HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, 34);
 800131e:	2322      	movs	r3, #34	@ 0x22
 8001320:	4a94      	ldr	r2, [pc, #592]	@ (8001574 <main+0x4bc>)
 8001322:	4983      	ldr	r1, [pc, #524]	@ (8001530 <main+0x478>)
 8001324:	4892      	ldr	r0, [pc, #584]	@ (8001570 <main+0x4b8>)
 8001326:	f004 fded 	bl	8005f04 <HAL_SPI_TransmitReceive_DMA>
		}
		// 1. Process Lidar
		Process_Lidar_DMA();
 800132a:	f001 f807 	bl	800233c <Process_Lidar_DMA>

		uint32_t now = HAL_GetTick();
 800132e:	f001 fd8d 	bl	8002e4c <HAL_GetTick>
 8001332:	6538      	str	r0, [r7, #80]	@ 0x50
		//ESC_SetThrottle(TIM_CHANNEL_1, target_throttle);
		//ESC_SetThrottle(TIM_CHANNEL_2, target_throttle);
		//ESC_SetThrottle(TIM_CHANNEL_3, target_throttle);
		//ESC_SetThrottle(TIM_CHANNEL_4, target_throttle);
		// 2. Run Control Loop at 100Hz (10ms)
		if (now - last >= 10) {
 8001334:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b09      	cmp	r3, #9
 800133c:	d9ce      	bls.n	80012dc <main+0x224>

			float dt_sec = (now - last) / 1000.0f;
 800133e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800134c:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 800157c <main+0x4c4>
 8001350:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001354:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
			last = now;
 8001358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800135a:	657b      	str	r3, [r7, #84]	@ 0x54

			// Heartbeat LED (Slow Blink to show alive)
			static uint32_t led_timer = 0;
			if (now - led_timer > 500) {
 800135c:	4b88      	ldr	r3, [pc, #544]	@ (8001580 <main+0x4c8>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001368:	d907      	bls.n	800137a <main+0x2c2>
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 800136a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800136e:	4885      	ldr	r0, [pc, #532]	@ (8001584 <main+0x4cc>)
 8001370:	f002 fc4d 	bl	8003c0e <HAL_GPIO_TogglePin>
				led_timer = now;
 8001374:	4a82      	ldr	r2, [pc, #520]	@ (8001580 <main+0x4c8>)
 8001376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001378:	6013      	str	r3, [r2, #0]
			static float ax_g = 0, ay_g = 0, az_g = 0;
			static float mx_G = 0, my_G = 0, mz_G = 0;
			static float gx = 0, gy = 0, gz = 0;

			// --- Reads ---
			if (LSM303_ReadAccel(&imu, &raw)) {
 800137a:	497b      	ldr	r1, [pc, #492]	@ (8001568 <main+0x4b0>)
 800137c:	4882      	ldr	r0, [pc, #520]	@ (8001588 <main+0x4d0>)
 800137e:	f007 fc8d 	bl	8008c9c <LSM303_ReadAccel>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d02c      	beq.n	80013e2 <main+0x32a>
				ax_g = raw.ax * imu.accel_g_per_lsb;
 8001388:	4b77      	ldr	r3, [pc, #476]	@ (8001568 <main+0x4b0>)
 800138a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138e:	ee07 3a90 	vmov	s15, r3
 8001392:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001396:	4b7c      	ldr	r3, [pc, #496]	@ (8001588 <main+0x4d0>)
 8001398:	edd3 7a02 	vldr	s15, [r3, #8]
 800139c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a0:	4b7a      	ldr	r3, [pc, #488]	@ (800158c <main+0x4d4>)
 80013a2:	edc3 7a00 	vstr	s15, [r3]
				ay_g = raw.ay * imu.accel_g_per_lsb;
 80013a6:	4b70      	ldr	r3, [pc, #448]	@ (8001568 <main+0x4b0>)
 80013a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013ac:	ee07 3a90 	vmov	s15, r3
 80013b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b4:	4b74      	ldr	r3, [pc, #464]	@ (8001588 <main+0x4d0>)
 80013b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80013ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013be:	4b74      	ldr	r3, [pc, #464]	@ (8001590 <main+0x4d8>)
 80013c0:	edc3 7a00 	vstr	s15, [r3]
				az_g = raw.az * imu.accel_g_per_lsb;
 80013c4:	4b68      	ldr	r3, [pc, #416]	@ (8001568 <main+0x4b0>)
 80013c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001588 <main+0x4d0>)
 80013d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80013d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013dc:	4b6d      	ldr	r3, [pc, #436]	@ (8001594 <main+0x4dc>)
 80013de:	edc3 7a00 	vstr	s15, [r3]
			}

			if (LSM303_ReadMag(&imu, &raw)) {
 80013e2:	4961      	ldr	r1, [pc, #388]	@ (8001568 <main+0x4b0>)
 80013e4:	4868      	ldr	r0, [pc, #416]	@ (8001588 <main+0x4d0>)
 80013e6:	f007 fc91 	bl	8008d0c <LSM303_ReadMag>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d02c      	beq.n	800144a <main+0x392>
				mx_G = raw.mx * imu.mag_gauss_per_lsb;
 80013f0:	4b5d      	ldr	r3, [pc, #372]	@ (8001568 <main+0x4b0>)
 80013f2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013fe:	4b62      	ldr	r3, [pc, #392]	@ (8001588 <main+0x4d0>)
 8001400:	edd3 7a03 	vldr	s15, [r3, #12]
 8001404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001408:	4b63      	ldr	r3, [pc, #396]	@ (8001598 <main+0x4e0>)
 800140a:	edc3 7a00 	vstr	s15, [r3]
				my_G = raw.my * imu.mag_gauss_per_lsb;
 800140e:	4b56      	ldr	r3, [pc, #344]	@ (8001568 <main+0x4b0>)
 8001410:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001414:	ee07 3a90 	vmov	s15, r3
 8001418:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800141c:	4b5a      	ldr	r3, [pc, #360]	@ (8001588 <main+0x4d0>)
 800141e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001426:	4b5d      	ldr	r3, [pc, #372]	@ (800159c <main+0x4e4>)
 8001428:	edc3 7a00 	vstr	s15, [r3]
				mz_G = raw.mz * imu.mag_gauss_per_lsb;
 800142c:	4b4e      	ldr	r3, [pc, #312]	@ (8001568 <main+0x4b0>)
 800142e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001432:	ee07 3a90 	vmov	s15, r3
 8001436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143a:	4b53      	ldr	r3, [pc, #332]	@ (8001588 <main+0x4d0>)
 800143c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001444:	4b56      	ldr	r3, [pc, #344]	@ (80015a0 <main+0x4e8>)
 8001446:	edc3 7a00 	vstr	s15, [r3]
			}

			if (i3gd20.initialized && I3GD20_ReadGyro(&i3gd20, &gyro_raw)) {
 800144a:	4b56      	ldr	r3, [pc, #344]	@ (80015a4 <main+0x4ec>)
 800144c:	7b9b      	ldrb	r3, [r3, #14]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d05b      	beq.n	800150a <main+0x452>
 8001452:	4955      	ldr	r1, [pc, #340]	@ (80015a8 <main+0x4f0>)
 8001454:	4853      	ldr	r0, [pc, #332]	@ (80015a4 <main+0x4ec>)
 8001456:	f007 f95f 	bl	8008718 <I3GD20_ReadGyro>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d054      	beq.n	800150a <main+0x452>
				float gx_phys = gyro_raw.gx * i3gd20.dps_per_lsb;
 8001460:	4b51      	ldr	r3, [pc, #324]	@ (80015a8 <main+0x4f0>)
 8001462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001466:	ee07 3a90 	vmov	s15, r3
 800146a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146e:	4b4d      	ldr	r3, [pc, #308]	@ (80015a4 <main+0x4ec>)
 8001470:	edd3 7a01 	vldr	s15, [r3, #4]
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
				float gy_phys = gyro_raw.gy * i3gd20.dps_per_lsb;
 800147c:	4b4a      	ldr	r3, [pc, #296]	@ (80015a8 <main+0x4f0>)
 800147e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001482:	ee07 3a90 	vmov	s15, r3
 8001486:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148a:	4b46      	ldr	r3, [pc, #280]	@ (80015a4 <main+0x4ec>)
 800148c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
				float gz_phys = gyro_raw.gz * i3gd20.dps_per_lsb;
 8001498:	4b43      	ldr	r3, [pc, #268]	@ (80015a8 <main+0x4f0>)
 800149a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a6:	4b3f      	ldr	r3, [pc, #252]	@ (80015a4 <main+0x4ec>)
 80014a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80014ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

				gx = gy_phys;
 80014b4:	4a3d      	ldr	r2, [pc, #244]	@ (80015ac <main+0x4f4>)
 80014b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014b8:	6013      	str	r3, [r2, #0]
				gy = gx_phys;
 80014ba:	4a3d      	ldr	r2, [pc, #244]	@ (80015b0 <main+0x4f8>)
 80014bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80014be:	6013      	str	r3, [r2, #0]
				gz = -gz_phys;
 80014c0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80014c4:	eef1 7a67 	vneg.f32	s15, s15
 80014c8:	4b3a      	ldr	r3, [pc, #232]	@ (80015b4 <main+0x4fc>)
 80014ca:	edc3 7a00 	vstr	s15, [r3]

				Kalman_Predict(&kf_roll, gx, dt_sec);
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <main+0x4f4>)
 80014d0:	edd3 7a00 	vldr	s15, [r3]
 80014d4:	edd7 0a13 	vldr	s1, [r7, #76]	@ 0x4c
 80014d8:	eeb0 0a67 	vmov.f32	s0, s15
 80014dc:	481d      	ldr	r0, [pc, #116]	@ (8001554 <main+0x49c>)
 80014de:	f007 f999 	bl	8008814 <Kalman_Predict>
				Kalman_Predict(&kf_pitch, gy, dt_sec);
 80014e2:	4b33      	ldr	r3, [pc, #204]	@ (80015b0 <main+0x4f8>)
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	edd7 0a13 	vldr	s1, [r7, #76]	@ 0x4c
 80014ec:	eeb0 0a67 	vmov.f32	s0, s15
 80014f0:	4819      	ldr	r0, [pc, #100]	@ (8001558 <main+0x4a0>)
 80014f2:	f007 f98f 	bl	8008814 <Kalman_Predict>
				Kalman_Predict(&kf_yaw, gz, dt_sec);
 80014f6:	4b2f      	ldr	r3, [pc, #188]	@ (80015b4 <main+0x4fc>)
 80014f8:	edd3 7a00 	vldr	s15, [r3]
 80014fc:	edd7 0a13 	vldr	s1, [r7, #76]	@ 0x4c
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	4817      	ldr	r0, [pc, #92]	@ (8001564 <main+0x4ac>)
 8001506:	f007 f985 	bl	8008814 <Kalman_Predict>
			}

			// --- Fusion ---
			float ax = ax_g;
 800150a:	4b20      	ldr	r3, [pc, #128]	@ (800158c <main+0x4d4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			float ay = ay_g;
 8001510:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <main+0x4d8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	63bb      	str	r3, [r7, #56]	@ 0x38
			float az = az_g;
 8001516:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <main+0x4dc>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
			float mx = mx_G - 0.24f;
 800151c:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <main+0x4e0>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80015b8 <main+0x500>
 8001526:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800152a:	e047      	b.n	80015bc <main+0x504>
 800152c:	0800dd54 	.word	0x0800dd54
 8001530:	200006a8 	.word	0x200006a8
 8001534:	42c80000 	.word	0x42c80000
 8001538:	3c23d70a 	.word	0x3c23d70a
 800153c:	00000000 	.word	0x00000000
 8001540:	200005cc 	.word	0x200005cc
 8001544:	200005e8 	.word	0x200005e8
 8001548:	20000604 	.word	0x20000604
 800154c:	3cf5c28f 	.word	0x3cf5c28f
 8001550:	3b449ba6 	.word	0x3b449ba6
 8001554:	2000059c 	.word	0x2000059c
 8001558:	200005ac 	.word	0x200005ac
 800155c:	3dcccccd 	.word	0x3dcccccd
 8001560:	3ba3d70a 	.word	0x3ba3d70a
 8001564:	200005bc 	.word	0x200005bc
 8001568:	2000056c 	.word	0x2000056c
 800156c:	0800dd64 	.word	0x0800dd64
 8001570:	2000029c 	.word	0x2000029c
 8001574:	200006cc 	.word	0x200006cc
 8001578:	20000558 	.word	0x20000558
 800157c:	447a0000 	.word	0x447a0000
 8001580:	200006ec 	.word	0x200006ec
 8001584:	40020c00 	.word	0x40020c00
 8001588:	2000055c 	.word	0x2000055c
 800158c:	200006f0 	.word	0x200006f0
 8001590:	200006f4 	.word	0x200006f4
 8001594:	200006f8 	.word	0x200006f8
 8001598:	200006fc 	.word	0x200006fc
 800159c:	20000700 	.word	0x20000700
 80015a0:	20000704 	.word	0x20000704
 80015a4:	20000578 	.word	0x20000578
 80015a8:	20000588 	.word	0x20000588
 80015ac:	20000708 	.word	0x20000708
 80015b0:	2000070c 	.word	0x2000070c
 80015b4:	20000710 	.word	0x20000710
 80015b8:	3e75c28f 	.word	0x3e75c28f
 80015bc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			float my = -(my_G - 0.24f);
 80015c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001780 <main+0x6c8>)
 80015c2:	edd3 7a00 	vldr	s15, [r3]
 80015c6:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001784 <main+0x6cc>
 80015ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ce:	eef1 7a67 	vneg.f32	s15, s15
 80015d2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			float mz = -(mz_G + 0.08f);
 80015d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001788 <main+0x6d0>)
 80015d8:	edd3 7a00 	vldr	s15, [r3]
 80015dc:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 800178c <main+0x6d4>
 80015e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015e4:	eef1 7a67 	vneg.f32	s15, s15
 80015e8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

			float accel_roll = atan2f(ay, az) * 57.29578f;
 80015ec:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 80015f0:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80015f4:	f00b fc40 	bl	800ce78 <atan2f>
 80015f8:	eef0 7a40 	vmov.f32	s15, s0
 80015fc:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001790 <main+0x6d8>
 8001600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001604:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			float accel_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 57.29578f;
 8001608:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800160c:	eeb1 8a67 	vneg.f32	s16, s15
 8001610:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001614:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001618:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800161c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	f00b fc28 	bl	800ce7c <sqrtf>
 800162c:	eef0 7a40 	vmov.f32	s15, s0
 8001630:	eef0 0a67 	vmov.f32	s1, s15
 8001634:	eeb0 0a48 	vmov.f32	s0, s16
 8001638:	f00b fc1e 	bl	800ce78 <atan2f>
 800163c:	eef0 7a40 	vmov.f32	s15, s0
 8001640:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001790 <main+0x6d8>
 8001644:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001648:	edc7 7a08 	vstr	s15, [r7, #32]

			float est_roll  = Kalman_Update(&kf_roll,  accel_roll);
 800164c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001650:	4850      	ldr	r0, [pc, #320]	@ (8001794 <main+0x6dc>)
 8001652:	f007 f90b 	bl	800886c <Kalman_Update>
 8001656:	ed87 0a07 	vstr	s0, [r7, #28]
			float est_pitch = Kalman_Update(&kf_pitch, accel_pitch);
 800165a:	ed97 0a08 	vldr	s0, [r7, #32]
 800165e:	484e      	ldr	r0, [pc, #312]	@ (8001798 <main+0x6e0>)
 8001660:	f007 f904 	bl	800886c <Kalman_Update>
 8001664:	ed87 0a06 	vstr	s0, [r7, #24]

			float phi = est_roll * 0.0174533f;
 8001668:	edd7 7a07 	vldr	s15, [r7, #28]
 800166c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800179c <main+0x6e4>
 8001670:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001674:	edc7 7a05 	vstr	s15, [r7, #20]
			float theta = est_pitch * 0.0174533f;
 8001678:	edd7 7a06 	vldr	s15, [r7, #24]
 800167c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800179c <main+0x6e4>
 8001680:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001684:	edc7 7a04 	vstr	s15, [r7, #16]
			float By = my * cosf(phi) - mz * sinf(phi);
 8001688:	ed97 0a05 	vldr	s0, [r7, #20]
 800168c:	f00b fc14 	bl	800ceb8 <cosf>
 8001690:	eeb0 7a40 	vmov.f32	s14, s0
 8001694:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001698:	ee27 8a27 	vmul.f32	s16, s14, s15
 800169c:	ed97 0a05 	vldr	s0, [r7, #20]
 80016a0:	f00b fc4e 	bl	800cf40 <sinf>
 80016a4:	eeb0 7a40 	vmov.f32	s14, s0
 80016a8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80016ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80016b4:	edc7 7a03 	vstr	s15, [r7, #12]
			float Bx = mx * cosf(theta) + (my * sinf(phi) + mz * cosf(phi)) * sinf(theta);
 80016b8:	ed97 0a04 	vldr	s0, [r7, #16]
 80016bc:	f00b fbfc 	bl	800ceb8 <cosf>
 80016c0:	eeb0 7a40 	vmov.f32	s14, s0
 80016c4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80016c8:	ee27 8a27 	vmul.f32	s16, s14, s15
 80016cc:	ed97 0a05 	vldr	s0, [r7, #20]
 80016d0:	f00b fc36 	bl	800cf40 <sinf>
 80016d4:	eeb0 7a40 	vmov.f32	s14, s0
 80016d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80016dc:	ee67 8a27 	vmul.f32	s17, s14, s15
 80016e0:	ed97 0a05 	vldr	s0, [r7, #20]
 80016e4:	f00b fbe8 	bl	800ceb8 <cosf>
 80016e8:	eeb0 7a40 	vmov.f32	s14, s0
 80016ec:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80016f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f4:	ee78 8aa7 	vadd.f32	s17, s17, s15
 80016f8:	ed97 0a04 	vldr	s0, [r7, #16]
 80016fc:	f00b fc20 	bl	800cf40 <sinf>
 8001700:	eef0 7a40 	vmov.f32	s15, s0
 8001704:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001708:	ee78 7a27 	vadd.f32	s15, s16, s15
 800170c:	edc7 7a02 	vstr	s15, [r7, #8]
			float mag_yaw = atan2f(-By, Bx) * 57.29578f;
 8001710:	edd7 7a03 	vldr	s15, [r7, #12]
 8001714:	eef1 7a67 	vneg.f32	s15, s15
 8001718:	edd7 0a02 	vldr	s1, [r7, #8]
 800171c:	eeb0 0a67 	vmov.f32	s0, s15
 8001720:	f00b fbaa 	bl	800ce78 <atan2f>
 8001724:	eef0 7a40 	vmov.f32	s15, s0
 8001728:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001790 <main+0x6d8>
 800172c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001730:	edc7 7a01 	vstr	s15, [r7, #4]

			float est_yaw = Kalman_Update(&kf_yaw, mag_yaw);
 8001734:	ed97 0a01 	vldr	s0, [r7, #4]
 8001738:	4819      	ldr	r0, [pc, #100]	@ (80017a0 <main+0x6e8>)
 800173a:	f007 f897 	bl	800886c <Kalman_Update>
 800173e:	ed87 0a00 	vstr	s0, [r7]

			// --- Update Telemetry (Atomic Block) ---
			telem_data.header = 0xDEADBEEF; //UINT32
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <main+0x6ec>)
 8001744:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <main+0x6f0>)
 8001746:	601a      	str	r2, [r3, #0]
			telem_data.timestamp = dt_sec; //float 1
 8001748:	4a16      	ldr	r2, [pc, #88]	@ (80017a4 <main+0x6ec>)
 800174a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800174c:	6053      	str	r3, [r2, #4]
			telem_data.roll = est_roll; //float 2
 800174e:	4a15      	ldr	r2, [pc, #84]	@ (80017a4 <main+0x6ec>)
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	6093      	str	r3, [r2, #8]
			telem_data.pitch = est_pitch; //float 3
 8001754:	4a13      	ldr	r2, [pc, #76]	@ (80017a4 <main+0x6ec>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	60d3      	str	r3, [r2, #12]
			telem_data.yaw = est_yaw; //float 4
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <main+0x6ec>)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	6113      	str	r3, [r2, #16]
			telem_data.altitude = range_dist_cm; //float 5
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <main+0x6f4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0f      	ldr	r2, [pc, #60]	@ (80017a4 <main+0x6ec>)
 8001766:	6153      	str	r3, [r2, #20]
			telem_data.voltage = 15.0f; //float 6
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <main+0x6ec>)
 800176a:	4a11      	ldr	r2, [pc, #68]	@ (80017b0 <main+0x6f8>)
 800176c:	619a      	str	r2, [r3, #24]
			//telem_data.sensor_status = current_status; //UINT8
			telem_data.magic_footer = 0xAB; //UINT8
 800176e:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <main+0x6ec>)
 8001770:	22ab      	movs	r2, #171	@ 0xab
 8001772:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			telem_data.header = 0xDEADBEEF;
 8001776:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <main+0x6ec>)
 8001778:	4a0b      	ldr	r2, [pc, #44]	@ (80017a8 <main+0x6f0>)
 800177a:	601a      	str	r2, [r3, #0]
	{
 800177c:	e5ae      	b.n	80012dc <main+0x224>
 800177e:	bf00      	nop
 8001780:	20000700 	.word	0x20000700
 8001784:	3e75c28f 	.word	0x3e75c28f
 8001788:	20000704 	.word	0x20000704
 800178c:	3da3d70a 	.word	0x3da3d70a
 8001790:	42652ee1 	.word	0x42652ee1
 8001794:	2000059c 	.word	0x2000059c
 8001798:	200005ac 	.word	0x200005ac
 800179c:	3c8efa39 	.word	0x3c8efa39
 80017a0:	200005bc 	.word	0x200005bc
 80017a4:	200006a8 	.word	0x200006a8
 80017a8:	deadbeef 	.word	0xdeadbeef
 80017ac:	200006a4 	.word	0x200006a4
 80017b0:	41700000 	.word	0x41700000

080017b4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b094      	sub	sp, #80	@ 0x50
 80017b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 0320 	add.w	r3, r7, #32
 80017be:	2230      	movs	r2, #48	@ 0x30
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f009 f820 	bl	800a808 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	4b28      	ldr	r3, [pc, #160]	@ (8001880 <SystemClock_Config+0xcc>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	4a27      	ldr	r2, [pc, #156]	@ (8001880 <SystemClock_Config+0xcc>)
 80017e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e8:	4b25      	ldr	r3, [pc, #148]	@ (8001880 <SystemClock_Config+0xcc>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <SystemClock_Config+0xd0>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a21      	ldr	r2, [pc, #132]	@ (8001884 <SystemClock_Config+0xd0>)
 80017fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <SystemClock_Config+0xd0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001810:	2301      	movs	r3, #1
 8001812:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001814:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800181a:	2302      	movs	r3, #2
 800181c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800181e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001822:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001824:	2304      	movs	r3, #4
 8001826:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 96;
 8001828:	2360      	movs	r3, #96	@ 0x60
 800182a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800182c:	2302      	movs	r3, #2
 800182e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8001830:	2303      	movs	r3, #3
 8001832:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001834:	f107 0320 	add.w	r3, r7, #32
 8001838:	4618      	mov	r0, r3
 800183a:	f003 fb55 	bl	8004ee8 <HAL_RCC_OscConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001844:	f000 fe52 	bl	80024ec <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	230f      	movs	r3, #15
 800184a:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184c:	2302      	movs	r3, #2
 800184e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001854:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001858:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 800185a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800185e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001860:	f107 030c 	add.w	r3, r7, #12
 8001864:	2103      	movs	r1, #3
 8001866:	4618      	mov	r0, r3
 8001868:	f003 fdb6 	bl	80053d8 <HAL_RCC_ClockConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001872:	f000 fe3b 	bl	80024ec <Error_Handler>
	}
}
 8001876:	bf00      	nop
 8001878:	3750      	adds	r7, #80	@ 0x50
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800
 8001884:	40007000 	.word	0x40007000

08001888 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <MX_I2C1_Init+0x50>)
 800188e:	4a13      	ldr	r2, [pc, #76]	@ (80018dc <MX_I2C1_Init+0x54>)
 8001890:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001892:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <MX_I2C1_Init+0x50>)
 8001894:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <MX_I2C1_Init+0x58>)
 8001896:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001898:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <MX_I2C1_Init+0x50>)
 800189a:	2200      	movs	r2, #0
 800189c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018a4:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018aa:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ac:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b8:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018be:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018c4:	4804      	ldr	r0, [pc, #16]	@ (80018d8 <MX_I2C1_Init+0x50>)
 80018c6:	f002 f9bd 	bl	8003c44 <HAL_I2C_Init>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80018d0:	f000 fe0c 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200001f0 	.word	0x200001f0
 80018dc:	40005400 	.word	0x40005400
 80018e0:	00061a80 	.word	0x00061a80

080018e4 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80018e8:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <MX_SPI1_Init+0x64>)
 80018ea:	4a18      	ldr	r2, [pc, #96]	@ (800194c <MX_SPI1_Init+0x68>)
 80018ec:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ee:	4b16      	ldr	r3, [pc, #88]	@ (8001948 <MX_SPI1_Init+0x64>)
 80018f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018f4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018f6:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <MX_SPI1_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001902:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001904:	2202      	movs	r2, #2
 8001906:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001908:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <MX_SPI1_Init+0x64>)
 800190a:	2201      	movs	r2, #1
 800190c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001914:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001918:	2200      	movs	r2, #0
 800191a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <MX_SPI1_Init+0x64>)
 800191e:	2200      	movs	r2, #0
 8001920:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001924:	2200      	movs	r2, #0
 8001926:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001928:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <MX_SPI1_Init+0x64>)
 800192a:	2200      	movs	r2, #0
 800192c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001930:	220a      	movs	r2, #10
 8001932:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001934:	4804      	ldr	r0, [pc, #16]	@ (8001948 <MX_SPI1_Init+0x64>)
 8001936:	f003 ff6f 	bl	8005818 <HAL_SPI_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8001940:	f000 fdd4 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20000244 	.word	0x20000244
 800194c:	40013000 	.word	0x40013000

08001950 <MX_SPI5_Init>:
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8001954:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001956:	4a16      	ldr	r2, [pc, #88]	@ (80019b0 <MX_SPI5_Init+0x60>)
 8001958:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_SLAVE;
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <MX_SPI5_Init+0x5c>)
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001968:	2200      	movs	r2, #0
 800196a:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <MX_SPI5_Init+0x5c>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001974:	2201      	movs	r2, #1
 8001976:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <MX_SPI5_Init+0x5c>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800197e:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001986:	2200      	movs	r2, #0
 8001988:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <MX_SPI5_Init+0x5c>)
 800198c:	2200      	movs	r2, #0
 800198e:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001992:	220a      	movs	r2, #10
 8001994:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <MX_SPI5_Init+0x5c>)
 8001998:	f003 ff3e 	bl	8005818 <HAL_SPI_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_SPI5_Init+0x56>
	{
		Error_Handler();
 80019a2:	f000 fda3 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000029c 	.word	0x2000029c
 80019b0:	40015000 	.word	0x40015000

080019b4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	@ 0x28
 80019b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ba:	f107 0320 	add.w	r3, r7, #32
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
 80019d0:	611a      	str	r2, [r3, #16]
 80019d2:	615a      	str	r2, [r3, #20]
 80019d4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80019d6:	4b33      	ldr	r3, [pc, #204]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019d8:	4a33      	ldr	r2, [pc, #204]	@ (8001aa8 <MX_TIM3_Init+0xf4>)
 80019da:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 47;
 80019dc:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019de:	222f      	movs	r2, #47	@ 0x2f
 80019e0:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e2:	4b30      	ldr	r3, [pc, #192]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 2499;
 80019e8:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019ea:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80019ee:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f0:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f6:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019fc:	4829      	ldr	r0, [pc, #164]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 80019fe:	f004 ff11 	bl	8006824 <HAL_TIM_PWM_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM3_Init+0x58>
	{
		Error_Handler();
 8001a08:	f000 fd70 	bl	80024ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a14:	f107 0320 	add.w	r3, r7, #32
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4822      	ldr	r0, [pc, #136]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a1c:	f005 fafc 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM3_Init+0x76>
	{
		Error_Handler();
 8001a26:	f000 fd61 	bl	80024ec <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a2a:	2360      	movs	r3, #96	@ 0x60
 8001a2c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1000;
 8001a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a32:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4619      	mov	r1, r3
 8001a42:	4818      	ldr	r0, [pc, #96]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a44:	f004 ffee 	bl	8006a24 <HAL_TIM_PWM_ConfigChannel>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM3_Init+0x9e>
	{
		Error_Handler();
 8001a4e:	f000 fd4d 	bl	80024ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	2204      	movs	r2, #4
 8001a56:	4619      	mov	r1, r3
 8001a58:	4812      	ldr	r0, [pc, #72]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a5a:	f004 ffe3 	bl	8006a24 <HAL_TIM_PWM_ConfigChannel>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM3_Init+0xb4>
	{
		Error_Handler();
 8001a64:	f000 fd42 	bl	80024ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	2208      	movs	r2, #8
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	480d      	ldr	r0, [pc, #52]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a70:	f004 ffd8 	bl	8006a24 <HAL_TIM_PWM_ConfigChannel>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM3_Init+0xca>
	{
		Error_Handler();
 8001a7a:	f000 fd37 	bl	80024ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	220c      	movs	r2, #12
 8001a82:	4619      	mov	r1, r3
 8001a84:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a86:	f004 ffcd 	bl	8006a24 <HAL_TIM_PWM_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM3_Init+0xe0>
	{
		Error_Handler();
 8001a90:	f000 fd2c 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001a94:	4803      	ldr	r0, [pc, #12]	@ (8001aa4 <MX_TIM3_Init+0xf0>)
 8001a96:	f000 fec5 	bl	8002824 <HAL_TIM_MspPostInit>

}
 8001a9a:	bf00      	nop
 8001a9c:	3728      	adds	r7, #40	@ 0x28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200003b4 	.word	0x200003b4
 8001aa8:	40000400 	.word	0x40000400

08001aac <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MX_USART1_UART_Init+0x50>)
 8001ab4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001abc:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ae4:	f005 fb06 	bl	80070f4 <HAL_UART_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 8001aee:	f000 fcfd 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200003fc 	.word	0x200003fc
 8001afc:	40011000 	.word	0x40011000

08001b00 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001b04:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <MX_USART2_UART_Init+0x50>)
 8001b08:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b10:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001b24:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b26:	220c      	movs	r2, #12
 8001b28:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b36:	4805      	ldr	r0, [pc, #20]	@ (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b38:	f005 fadc 	bl	80070f4 <HAL_UART_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001b42:	f000 fcd3 	bl	80024ec <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000444 	.word	0x20000444
 8001b50:	40004400 	.word	0x40004400

08001b54 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <MX_DMA_Init+0x6c>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <MX_DMA_Init+0x6c>)
 8001b64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <MX_DMA_Init+0x6c>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	203a      	movs	r0, #58	@ 0x3a
 8001b7c:	f001 fa71 	bl	8003062 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b80:	203a      	movs	r0, #58	@ 0x3a
 8001b82:	f001 fa8a 	bl	800309a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	203b      	movs	r0, #59	@ 0x3b
 8001b8c:	f001 fa69 	bl	8003062 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001b90:	203b      	movs	r0, #59	@ 0x3b
 8001b92:	f001 fa82 	bl	800309a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	203c      	movs	r0, #60	@ 0x3c
 8001b9c:	f001 fa61 	bl	8003062 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001ba0:	203c      	movs	r0, #60	@ 0x3c
 8001ba2:	f001 fa7a 	bl	800309a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2046      	movs	r0, #70	@ 0x46
 8001bac:	f001 fa59 	bl	8003062 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001bb0:	2046      	movs	r0, #70	@ 0x46
 8001bb2:	f001 fa72 	bl	800309a <HAL_NVIC_EnableIRQ>

}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08c      	sub	sp, #48	@ 0x30
 8001bc8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
 8001bd8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
 8001bde:	4b89      	ldr	r3, [pc, #548]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a88      	ldr	r2, [pc, #544]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b86      	ldr	r3, [pc, #536]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	4b82      	ldr	r3, [pc, #520]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	4a81      	ldr	r2, [pc, #516]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c06:	4b7f      	ldr	r3, [pc, #508]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	4b7b      	ldr	r3, [pc, #492]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	4a7a      	ldr	r2, [pc, #488]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c22:	4b78      	ldr	r3, [pc, #480]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c2a:	613b      	str	r3, [r7, #16]
 8001c2c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	4b74      	ldr	r3, [pc, #464]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a73      	ldr	r2, [pc, #460]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b71      	ldr	r3, [pc, #452]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	4a6c      	ldr	r2, [pc, #432]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c54:	f043 0302 	orr.w	r3, r3, #2
 8001c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
 8001c6a:	4b66      	ldr	r3, [pc, #408]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a65      	ldr	r2, [pc, #404]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c70:	f043 0308 	orr.w	r3, r3, #8
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b63      	ldr	r3, [pc, #396]	@ (8001e04 <MX_GPIO_Init+0x240>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2108      	movs	r1, #8
 8001c86:	4860      	ldr	r0, [pc, #384]	@ (8001e08 <MX_GPIO_Init+0x244>)
 8001c88:	f001 ffa8 	bl	8003bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	2101      	movs	r1, #1
 8001c90:	485e      	ldr	r0, [pc, #376]	@ (8001e0c <MX_GPIO_Init+0x248>)
 8001c92:	f001 ffa3 	bl	8003bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c96:	2200      	movs	r2, #0
 8001c98:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c9c:	485c      	ldr	r0, [pc, #368]	@ (8001e10 <MX_GPIO_Init+0x24c>)
 8001c9e:	f001 ff9d 	bl	8003bdc <HAL_GPIO_WritePin>
			|Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : PE2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4854      	ldr	r0, [pc, #336]	@ (8001e08 <MX_GPIO_Init+0x244>)
 8001cb6:	f001 fe0d 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	4619      	mov	r1, r3
 8001cd0:	484d      	ldr	r0, [pc, #308]	@ (8001e08 <MX_GPIO_Init+0x244>)
 8001cd2:	f001 fdff 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8001cd6:	2332      	movs	r3, #50	@ 0x32
 8001cd8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cda:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001cde:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ce4:	f107 031c 	add.w	r3, r7, #28
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4847      	ldr	r0, [pc, #284]	@ (8001e08 <MX_GPIO_Init+0x244>)
 8001cec:	f001 fdf2 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	4619      	mov	r1, r3
 8001d06:	4841      	ldr	r0, [pc, #260]	@ (8001e0c <MX_GPIO_Init+0x248>)
 8001d08:	f001 fde4 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001d0c:	2308      	movs	r3, #8
 8001d0e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	4839      	ldr	r0, [pc, #228]	@ (8001e0c <MX_GPIO_Init+0x248>)
 8001d28:	f001 fdd4 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d30:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d34:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4834      	ldr	r0, [pc, #208]	@ (8001e14 <MX_GPIO_Init+0x250>)
 8001d42:	f001 fdc7 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : CLK_IN_Pin PB12 */
	GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001d46:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d4a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d58:	2305      	movs	r3, #5
 8001d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	482d      	ldr	r0, [pc, #180]	@ (8001e18 <MX_GPIO_Init+0x254>)
 8001d64:	f001 fdb6 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB14 */
	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001d68:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d76:	2303      	movs	r3, #3
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d7a:	2305      	movs	r3, #5
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7e:	f107 031c 	add.w	r3, r7, #28
 8001d82:	4619      	mov	r1, r3
 8001d84:	4824      	ldr	r0, [pc, #144]	@ (8001e18 <MX_GPIO_Init+0x254>)
 8001d86:	f001 fda5 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001d8a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001d8e:	61fb      	str	r3, [r7, #28]
			|Audio_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d9c:	f107 031c 	add.w	r3, r7, #28
 8001da0:	4619      	mov	r1, r3
 8001da2:	481b      	ldr	r0, [pc, #108]	@ (8001e10 <MX_GPIO_Init+0x24c>)
 8001da4:	f001 fd96 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
	GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001da8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001dac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dba:	2306      	movs	r3, #6
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dbe:	f107 031c 	add.w	r3, r7, #28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4811      	ldr	r0, [pc, #68]	@ (8001e0c <MX_GPIO_Init+0x248>)
 8001dc6:	f001 fd85 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_FS_Pin */
	GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001dca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dce:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001dd8:	f107 031c 	add.w	r3, r7, #28
 8001ddc:	4619      	mov	r1, r3
 8001dde:	480d      	ldr	r0, [pc, #52]	@ (8001e14 <MX_GPIO_Init+0x250>)
 8001de0:	f001 fd78 	bl	80038d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001de4:	2320      	movs	r3, #32
 8001de6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de8:	2300      	movs	r3, #0
 8001dea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4806      	ldr	r0, [pc, #24]	@ (8001e10 <MX_GPIO_Init+0x24c>)
 8001df8:	f001 fd6c 	bl	80038d4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001dfc:	bf00      	nop
 8001dfe:	3730      	adds	r7, #48	@ 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40020800 	.word	0x40020800
 8001e10:	40020c00 	.word	0x40020c00
 8001e14:	40020000 	.word	0x40020000
 8001e18:	40020400 	.word	0x40020400

08001e1c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI5) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a05      	ldr	r2, [pc, #20]	@ (8001e40 <HAL_SPI_TxRxCpltCallback+0x24>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d102      	bne.n	8001e34 <HAL_SPI_TxRxCpltCallback+0x18>
		command_ready = 1;
 8001e2e:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
		// Do NOT call Process_TELEM_Command here
	}
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	40015000 	.word	0x40015000
 8001e44:	20000558 	.word	0x20000558

08001e48 <Process_TELEM_Command>:

void Process_TELEM_Command(uint8_t* Buf, uint32_t Len) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b092      	sub	sp, #72	@ 0x48
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
	// 1. Create a local string copy so we don't mess with the DMA memory
	char local_buf[35];
	memcpy(local_buf, Buf, (Len > 34) ? 34 : Len);
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	2b22      	cmp	r3, #34	@ 0x22
 8001e56:	bf28      	it	cs
 8001e58:	2322      	movcs	r3, #34	@ 0x22
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f008 fd85 	bl	800a972 <memcpy>
	local_buf[34] = '\0'; // Force null termination
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	// If the buffer is floating high (0xFF) or empty, ignore it
	if (local_buf[0] == 0xFF || local_buf[0] == 0x00) return;
 8001e6e:	7b3b      	ldrb	r3, [r7, #12]
 8001e70:	2bff      	cmp	r3, #255	@ 0xff
 8001e72:	f000 8104 	beq.w	800207e <Process_TELEM_Command+0x236>
 8001e76:	7b3b      	ldrb	r3, [r7, #12]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 8100 	beq.w	800207e <Process_TELEM_Command+0x236>
	// 2. Check for empty buffer - if byte 0 is 0, nothing new arrived
	if (local_buf[0] == 0) return;
 8001e7e:	7b3b      	ldrb	r3, [r7, #12]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 80fe 	beq.w	8002082 <Process_TELEM_Command+0x23a>

	last_heartbeat_tick = HAL_GetTick();
 8001e86:	f000 ffe1 	bl	8002e4c <HAL_GetTick>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4a7f      	ldr	r2, [pc, #508]	@ (800208c <Process_TELEM_Command+0x244>)
 8001e8e:	6013      	str	r3, [r2, #0]

	// 3. Process commands from the LOCAL copy
	if (strstr(local_buf, "arm") != NULL) {
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	497e      	ldr	r1, [pc, #504]	@ (8002090 <Process_TELEM_Command+0x248>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f008 fcdd 	bl	800a856 <strstr>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d011      	beq.n	8001ec6 <Process_TELEM_Command+0x7e>
		printf("Executing ESC Arming Sequence...\r\n");
 8001ea2:	487c      	ldr	r0, [pc, #496]	@ (8002094 <Process_TELEM_Command+0x24c>)
 8001ea4:	f008 fbd0 	bl	800a648 <puts>
		ESC_ArmAll();
 8001ea8:	f000 f9b8 	bl	800221c <ESC_ArmAll>
		// Instead of memset, we tell the Huzzah we're done by clearing the source
		memset(Buf, 0, Len);
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	2100      	movs	r1, #0
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f008 fca9 	bl	800a808 <memset>
		memset(local_buf, 0, Len);
 8001eb6:	f107 030c 	add.w	r3, r7, #12
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f008 fca2 	bl	800a808 <memset>
 8001ec4:	e0de      	b.n	8002084 <Process_TELEM_Command+0x23c>
	}
	else if (strstr(local_buf, "x") != NULL || strstr(local_buf, "X") != NULL) {
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	2178      	movs	r1, #120	@ 0x78
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f008 fca3 	bl	800a818 <strchr>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d108      	bne.n	8001eea <Process_TELEM_Command+0xa2>
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	2158      	movs	r1, #88	@ 0x58
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f008 fc9a 	bl	800a818 <strchr>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d022      	beq.n	8001f30 <Process_TELEM_Command+0xe8>
		for(uint32_t ch = 1; ch <= 4; ch++) {
 8001eea:	2301      	movs	r3, #1
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eee:	e00c      	b.n	8001f0a <Process_TELEM_Command+0xc2>
			ESC_SetThrottle(get_timer_channel(ch), 0.0f);
 8001ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 f8dc 	bl	80020b0 <get_timer_channel>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 8002098 <Process_TELEM_Command+0x250>
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f8fa 	bl	80020f8 <ESC_SetThrottle>
		for(uint32_t ch = 1; ch <= 4; ch++) {
 8001f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f06:	3301      	adds	r3, #1
 8001f08:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f0c:	2b04      	cmp	r3, #4
 8001f0e:	d9ef      	bls.n	8001ef0 <Process_TELEM_Command+0xa8>
		}
		printf("!!! EMERGENCY STOP !!!\r\n");
 8001f10:	4862      	ldr	r0, [pc, #392]	@ (800209c <Process_TELEM_Command+0x254>)
 8001f12:	f008 fb99 	bl	800a648 <puts>
		memset(local_buf, 0, Len);
 8001f16:	f107 030c 	add.w	r3, r7, #12
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f008 fc72 	bl	800a808 <memset>
		memset(Buf, 0, Len);
 8001f24:	683a      	ldr	r2, [r7, #0]
 8001f26:	2100      	movs	r1, #0
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f008 fc6d 	bl	800a808 <memset>
 8001f2e:	e0a9      	b.n	8002084 <Process_TELEM_Command+0x23c>
	}
	else if (strstr(local_buf, "m") != NULL || strstr(local_buf, "M") != NULL) {
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	216d      	movs	r1, #109	@ 0x6d
 8001f36:	4618      	mov	r0, r3
 8001f38:	f008 fc6e 	bl	800a818 <strchr>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d108      	bne.n	8001f54 <Process_TELEM_Command+0x10c>
 8001f42:	f107 030c 	add.w	r3, r7, #12
 8001f46:	214d      	movs	r1, #77	@ 0x4d
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f008 fc65 	bl	800a818 <strchr>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d042      	beq.n	8001fda <Process_TELEM_Command+0x192>
		int motor_num = atoi(&local_buf[1]);
 8001f54:	f107 030c 	add.w	r3, r7, #12
 8001f58:	3301      	adds	r3, #1
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f006 ff5e 	bl	8008e1c <atoi>
 8001f60:	63b8      	str	r0, [r7, #56]	@ 0x38
		char* t_ptr = strchr(local_buf, 't');
 8001f62:	f107 030c 	add.w	r3, r7, #12
 8001f66:	2174      	movs	r1, #116	@ 0x74
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f008 fc55 	bl	800a818 <strchr>
 8001f6e:	6378      	str	r0, [r7, #52]	@ 0x34
		if (t_ptr != NULL && motor_num >= 1 && motor_num <= 4) {
 8001f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d024      	beq.n	8001fc0 <Process_TELEM_Command+0x178>
 8001f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	dd21      	ble.n	8001fc0 <Process_TELEM_Command+0x178>
 8001f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	dc1e      	bgt.n	8001fc0 <Process_TELEM_Command+0x178>
			float throttle = atof(t_ptr + 1);
 8001f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f84:	3301      	adds	r3, #1
 8001f86:	4618      	mov	r0, r3
 8001f88:	f006 ff45 	bl	8008e16 <atof>
 8001f8c:	ec53 2b10 	vmov	r2, r3, d0
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	f7fe fe30 	bl	8000bf8 <__aeabi_d2f>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	633b      	str	r3, [r7, #48]	@ 0x30
			ESC_SetThrottle(get_timer_channel(motor_num), throttle);
 8001f9c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001f9e:	f000 f887 	bl	80020b0 <get_timer_channel>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 f8a5 	bl	80020f8 <ESC_SetThrottle>
			printf("Motor %d -> %.1f%%\r\n", motor_num, throttle);
 8001fae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fb0:	f7fe fad2 	bl	8000558 <__aeabi_f2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001fba:	4839      	ldr	r0, [pc, #228]	@ (80020a0 <Process_TELEM_Command+0x258>)
 8001fbc:	f008 fadc 	bl	800a578 <iprintf>
		}
		memset(Buf, 0, Len);
 8001fc0:	683a      	ldr	r2, [r7, #0]
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f008 fc1f 	bl	800a808 <memset>
		memset(local_buf, 0, Len);
 8001fca:	f107 030c 	add.w	r3, r7, #12
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f008 fc18 	bl	800a808 <memset>
	else if (strstr(local_buf, "m") != NULL || strstr(local_buf, "M") != NULL) {
 8001fd8:	e054      	b.n	8002084 <Process_TELEM_Command+0x23c>
	} else if (strstr(local_buf, "all") != NULL || strstr(local_buf, "ALL") != NULL) {
 8001fda:	f107 030c 	add.w	r3, r7, #12
 8001fde:	4931      	ldr	r1, [pc, #196]	@ (80020a4 <Process_TELEM_Command+0x25c>)
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f008 fc38 	bl	800a856 <strstr>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d108      	bne.n	8001ffe <Process_TELEM_Command+0x1b6>
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	492d      	ldr	r1, [pc, #180]	@ (80020a8 <Process_TELEM_Command+0x260>)
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f008 fc2f 	bl	800a856 <strstr>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d042      	beq.n	8002084 <Process_TELEM_Command+0x23c>

		char* t_ptr = strchr(local_buf, 't');
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	2174      	movs	r1, #116	@ 0x74
 8002004:	4618      	mov	r0, r3
 8002006:	f008 fc07 	bl	800a818 <strchr>
 800200a:	6438      	str	r0, [r7, #64]	@ 0x40
		if (t_ptr != NULL) {
 800200c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800200e:	2b00      	cmp	r3, #0
 8002010:	d028      	beq.n	8002064 <Process_TELEM_Command+0x21c>
			float throttle = atof(t_ptr + 1);
 8002012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002014:	3301      	adds	r3, #1
 8002016:	4618      	mov	r0, r3
 8002018:	f006 fefd 	bl	8008e16 <atof>
 800201c:	ec53 2b10 	vmov	r2, r3, d0
 8002020:	4610      	mov	r0, r2
 8002022:	4619      	mov	r1, r3
 8002024:	f7fe fde8 	bl	8000bf8 <__aeabi_d2f>
 8002028:	4603      	mov	r3, r0
 800202a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			ESC_SetThrottle(TIM_CHANNEL_1, throttle);
 800202c:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002030:	2000      	movs	r0, #0
 8002032:	f000 f861 	bl	80020f8 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_2, throttle);
 8002036:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800203a:	2004      	movs	r0, #4
 800203c:	f000 f85c 	bl	80020f8 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_3, throttle);
 8002040:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002044:	2008      	movs	r0, #8
 8002046:	f000 f857 	bl	80020f8 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_4, throttle);
 800204a:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800204e:	200c      	movs	r0, #12
 8002050:	f000 f852 	bl	80020f8 <ESC_SetThrottle>
			printf("All Motors -> %.1f%%\r\n", throttle);
 8002054:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002056:	f7fe fa7f 	bl	8000558 <__aeabi_f2d>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	4813      	ldr	r0, [pc, #76]	@ (80020ac <Process_TELEM_Command+0x264>)
 8002060:	f008 fa8a 	bl	800a578 <iprintf>
		}
		memset(Buf, 0, Len);
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	2100      	movs	r1, #0
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f008 fbcd 	bl	800a808 <memset>
		memset(local_buf, 0, Len);
 800206e:	f107 030c 	add.w	r3, r7, #12
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f008 fbc6 	bl	800a808 <memset>
 800207c:	e002      	b.n	8002084 <Process_TELEM_Command+0x23c>
	if (local_buf[0] == 0xFF || local_buf[0] == 0x00) return;
 800207e:	bf00      	nop
 8002080:	e000      	b.n	8002084 <Process_TELEM_Command+0x23c>
	if (local_buf[0] == 0) return;
 8002082:	bf00      	nop
	}
}
 8002084:	3748      	adds	r7, #72	@ 0x48
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000550 	.word	0x20000550
 8002090:	0800dd90 	.word	0x0800dd90
 8002094:	0800dd94 	.word	0x0800dd94
 8002098:	00000000 	.word	0x00000000
 800209c:	0800ddb8 	.word	0x0800ddb8
 80020a0:	0800ddd0 	.word	0x0800ddd0
 80020a4:	0800dde8 	.word	0x0800dde8
 80020a8:	0800ddec 	.word	0x0800ddec
 80020ac:	0800ddf0 	.word	0x0800ddf0

080020b0 <get_timer_channel>:
/**
 * @brief Helper to map Motor ID 1-4 to TIM_CHANNEL_x
 */
uint32_t get_timer_channel(int motor_num) {
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
	switch(motor_num) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	2b03      	cmp	r3, #3
 80020be:	d813      	bhi.n	80020e8 <get_timer_channel+0x38>
 80020c0:	a201      	add	r2, pc, #4	@ (adr r2, 80020c8 <get_timer_channel+0x18>)
 80020c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c6:	bf00      	nop
 80020c8:	080020d9 	.word	0x080020d9
 80020cc:	080020dd 	.word	0x080020dd
 80020d0:	080020e1 	.word	0x080020e1
 80020d4:	080020e5 	.word	0x080020e5
	case 1:  return TIM_CHANNEL_1;
 80020d8:	2300      	movs	r3, #0
 80020da:	e006      	b.n	80020ea <get_timer_channel+0x3a>
	case 2:  return TIM_CHANNEL_2;
 80020dc:	2304      	movs	r3, #4
 80020de:	e004      	b.n	80020ea <get_timer_channel+0x3a>
	case 3:  return TIM_CHANNEL_3;
 80020e0:	2308      	movs	r3, #8
 80020e2:	e002      	b.n	80020ea <get_timer_channel+0x3a>
	case 4:  return TIM_CHANNEL_4;
 80020e4:	230c      	movs	r3, #12
 80020e6:	e000      	b.n	80020ea <get_timer_channel+0x3a>
	default: return TIM_CHANNEL_1;
 80020e8:	2300      	movs	r3, #0
	}
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop

080020f8 <ESC_SetThrottle>:
void ESC_SetThrottle(uint32_t channel, float percentage) {
 80020f8:	b480      	push	{r7}
 80020fa:	b087      	sub	sp, #28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	ed87 0a02 	vstr	s0, [r7, #8]
	// 1. Safety Clamping
	if (percentage < 0.0f) percentage = 0.0f;
 8002104:	edd7 7a02 	vldr	s15, [r7, #8]
 8002108:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800210c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002110:	d502      	bpl.n	8002118 <ESC_SetThrottle+0x20>
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
	if (percentage > 100.0f) percentage = 100.0f;
 8002118:	edd7 7a02 	vldr	s15, [r7, #8]
 800211c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002208 <ESC_SetThrottle+0x110>
 8002120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	dd01      	ble.n	800212e <ESC_SetThrottle+0x36>
 800212a:	4b38      	ldr	r3, [pc, #224]	@ (800220c <ESC_SetThrottle+0x114>)
 800212c:	60bb      	str	r3, [r7, #8]

	// 2. Linear Mapping: 0-100% -> 1000-2000us
	// Formula: Pulse = 1000 + (Percent * 10)
	uint32_t pulse = (uint32_t)(ESC_MIN_PULSE + (percentage * (ESC_MAX_PULSE - ESC_MIN_PULSE) / 100.0f));
 800212e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002132:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002210 <ESC_SetThrottle+0x118>
 8002136:	ee27 7a87 	vmul.f32	s14, s15, s14
 800213a:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8002208 <ESC_SetThrottle+0x110>
 800213e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002142:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002210 <ESC_SetThrottle+0x118>
 8002146:	ee77 7a87 	vadd.f32	s15, s15, s14
 800214a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800214e:	ee17 3a90 	vmov	r3, s15
 8002152:	617b      	str	r3, [r7, #20]

	// 3. Hardware Register Update
	__HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d104      	bne.n	8002164 <ESC_SetThrottle+0x6c>
 800215a:	4b2e      	ldr	r3, [pc, #184]	@ (8002214 <ESC_SetThrottle+0x11c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	635a      	str	r2, [r3, #52]	@ 0x34
 8002162:	e013      	b.n	800218c <ESC_SetThrottle+0x94>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b04      	cmp	r3, #4
 8002168:	d104      	bne.n	8002174 <ESC_SetThrottle+0x7c>
 800216a:	4b2a      	ldr	r3, [pc, #168]	@ (8002214 <ESC_SetThrottle+0x11c>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	6393      	str	r3, [r2, #56]	@ 0x38
 8002172:	e00b      	b.n	800218c <ESC_SetThrottle+0x94>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b08      	cmp	r3, #8
 8002178:	d104      	bne.n	8002184 <ESC_SetThrottle+0x8c>
 800217a:	4b26      	ldr	r3, [pc, #152]	@ (8002214 <ESC_SetThrottle+0x11c>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002182:	e003      	b.n	800218c <ESC_SetThrottle+0x94>
 8002184:	4b23      	ldr	r3, [pc, #140]	@ (8002214 <ESC_SetThrottle+0x11c>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	6413      	str	r3, [r2, #64]	@ 0x40

	// 4. Update Telemetry Data (Fixed Syntax)
	if (channel == TIM_CHANNEL_1) {
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10a      	bne.n	80021a8 <ESC_SetThrottle+0xb0>
		telem_data.motor1_T = percentage;
 8002192:	edd7 7a02 	vldr	s15, [r7, #8]
 8002196:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800219a:	edc7 7a01 	vstr	s15, [r7, #4]
 800219e:	793b      	ldrb	r3, [r7, #4]
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <ESC_SetThrottle+0x120>)
 80021a4:	775a      	strb	r2, [r3, #29]
	} else if (channel == TIM_CHANNEL_3) {
		telem_data.motor3_T = percentage;
	} else if (channel == TIM_CHANNEL_4) {
		telem_data.motor4_T = percentage;
	}
}
 80021a6:	e029      	b.n	80021fc <ESC_SetThrottle+0x104>
	} else if (channel == TIM_CHANNEL_2) {
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d10a      	bne.n	80021c4 <ESC_SetThrottle+0xcc>
		telem_data.motor2_T = percentage;
 80021ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80021b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b6:	edc7 7a01 	vstr	s15, [r7, #4]
 80021ba:	793b      	ldrb	r3, [r7, #4]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <ESC_SetThrottle+0x120>)
 80021c0:	779a      	strb	r2, [r3, #30]
}
 80021c2:	e01b      	b.n	80021fc <ESC_SetThrottle+0x104>
	} else if (channel == TIM_CHANNEL_3) {
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2b08      	cmp	r3, #8
 80021c8:	d10a      	bne.n	80021e0 <ESC_SetThrottle+0xe8>
		telem_data.motor3_T = percentage;
 80021ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021d2:	edc7 7a01 	vstr	s15, [r7, #4]
 80021d6:	793b      	ldrb	r3, [r7, #4]
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b0f      	ldr	r3, [pc, #60]	@ (8002218 <ESC_SetThrottle+0x120>)
 80021dc:	77da      	strb	r2, [r3, #31]
}
 80021de:	e00d      	b.n	80021fc <ESC_SetThrottle+0x104>
	} else if (channel == TIM_CHANNEL_4) {
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b0c      	cmp	r3, #12
 80021e4:	d10a      	bne.n	80021fc <ESC_SetThrottle+0x104>
		telem_data.motor4_T = percentage;
 80021e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021ee:	edc7 7a01 	vstr	s15, [r7, #4]
 80021f2:	793b      	ldrb	r3, [r7, #4]
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <ESC_SetThrottle+0x120>)
 80021f8:	f883 2020 	strb.w	r2, [r3, #32]
}
 80021fc:	bf00      	nop
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	42c80000 	.word	0x42c80000
 800220c:	42c80000 	.word	0x42c80000
 8002210:	447a0000 	.word	0x447a0000
 8002214:	200003b4 	.word	0x200003b4
 8002218:	200006a8 	.word	0x200006a8

0800221c <ESC_ArmAll>:

void ESC_ArmAll(void) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
	// Set all channels to 1000us (0%)
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_ARM_PULSE); // PC6
 8002222:	4b41      	ldr	r3, [pc, #260]	@ (8002328 <ESC_ArmAll+0x10c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800222a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_ARM_PULSE); // PB5
 800222c:	4b3e      	ldr	r3, [pc, #248]	@ (8002328 <ESC_ArmAll+0x10c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002234:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_ARM_PULSE); // PC8
 8002236:	4b3c      	ldr	r3, [pc, #240]	@ (8002328 <ESC_ArmAll+0x10c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800223e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_ARM_PULSE); // PC9
 8002240:	4b39      	ldr	r3, [pc, #228]	@ (8002328 <ESC_ArmAll+0x10c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002248:	641a      	str	r2, [r3, #64]	@ 0x40

	// Enable PWM Generation
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800224a:	2100      	movs	r1, #0
 800224c:	4836      	ldr	r0, [pc, #216]	@ (8002328 <ESC_ArmAll+0x10c>)
 800224e:	f004 fb39 	bl	80068c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002252:	2104      	movs	r1, #4
 8002254:	4834      	ldr	r0, [pc, #208]	@ (8002328 <ESC_ArmAll+0x10c>)
 8002256:	f004 fb35 	bl	80068c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800225a:	2108      	movs	r1, #8
 800225c:	4832      	ldr	r0, [pc, #200]	@ (8002328 <ESC_ArmAll+0x10c>)
 800225e:	f004 fb31 	bl	80068c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002262:	210c      	movs	r1, #12
 8002264:	4830      	ldr	r0, [pc, #192]	@ (8002328 <ESC_ArmAll+0x10c>)
 8002266:	f004 fb2d 	bl	80068c4 <HAL_TIM_PWM_Start>
	// Wait for ESC Init Beeps (standard BLHeli startup is ~2-3 seconds)
	HAL_Delay(3000);
 800226a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800226e:	f000 fdf9 	bl	8002e64 <HAL_Delay>
	is_system_armed = 1;
 8002272:	4b2e      	ldr	r3, [pc, #184]	@ (800232c <ESC_ArmAll+0x110>)
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]
	target_throttle = 5;
 8002278:	4b2d      	ldr	r3, [pc, #180]	@ (8002330 <ESC_ArmAll+0x114>)
 800227a:	4a2e      	ldr	r2, [pc, #184]	@ (8002334 <ESC_ArmAll+0x118>)
 800227c:	601a      	str	r2, [r3, #0]
	ESC_SetThrottle(TIM_CHANNEL_1, target_throttle);
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <ESC_ArmAll+0x114>)
 8002280:	edd3 7a00 	vldr	s15, [r3]
 8002284:	eeb0 0a67 	vmov.f32	s0, s15
 8002288:	2000      	movs	r0, #0
 800228a:	f7ff ff35 	bl	80020f8 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_2, target_throttle);
 800228e:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <ESC_ArmAll+0x114>)
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	eeb0 0a67 	vmov.f32	s0, s15
 8002298:	2004      	movs	r0, #4
 800229a:	f7ff ff2d 	bl	80020f8 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_3, target_throttle);
 800229e:	4b24      	ldr	r3, [pc, #144]	@ (8002330 <ESC_ArmAll+0x114>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	eeb0 0a67 	vmov.f32	s0, s15
 80022a8:	2008      	movs	r0, #8
 80022aa:	f7ff ff25 	bl	80020f8 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_4, target_throttle);
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <ESC_ArmAll+0x114>)
 80022b0:	edd3 7a00 	vldr	s15, [r3]
 80022b4:	eeb0 0a67 	vmov.f32	s0, s15
 80022b8:	200c      	movs	r0, #12
 80022ba:	f7ff ff1d 	bl	80020f8 <ESC_SetThrottle>
	telem_data.armed = 0xFF;
 80022be:	4b1e      	ldr	r3, [pc, #120]	@ (8002338 <ESC_ArmAll+0x11c>)
 80022c0:	22ff      	movs	r2, #255	@ 0xff
 80022c2:	771a      	strb	r2, [r3, #28]
	telem_data.motor1_T = target_throttle;
 80022c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <ESC_ArmAll+0x114>)
 80022c6:	edd3 7a00 	vldr	s15, [r3]
 80022ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ce:	edc7 7a01 	vstr	s15, [r7, #4]
 80022d2:	793b      	ldrb	r3, [r7, #4]
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	4b18      	ldr	r3, [pc, #96]	@ (8002338 <ESC_ArmAll+0x11c>)
 80022d8:	775a      	strb	r2, [r3, #29]
	telem_data.motor2_T = target_throttle;
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <ESC_ArmAll+0x114>)
 80022dc:	edd3 7a00 	vldr	s15, [r3]
 80022e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80022e8:	793b      	ldrb	r3, [r7, #4]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <ESC_ArmAll+0x11c>)
 80022ee:	779a      	strb	r2, [r3, #30]
	telem_data.motor3_T = target_throttle;
 80022f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <ESC_ArmAll+0x114>)
 80022f2:	edd3 7a00 	vldr	s15, [r3]
 80022f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022fa:	edc7 7a01 	vstr	s15, [r7, #4]
 80022fe:	793b      	ldrb	r3, [r7, #4]
 8002300:	b2da      	uxtb	r2, r3
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <ESC_ArmAll+0x11c>)
 8002304:	77da      	strb	r2, [r3, #31]
	telem_data.motor4_T = target_throttle;
 8002306:	4b0a      	ldr	r3, [pc, #40]	@ (8002330 <ESC_ArmAll+0x114>)
 8002308:	edd3 7a00 	vldr	s15, [r3]
 800230c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002310:	edc7 7a01 	vstr	s15, [r7, #4]
 8002314:	793b      	ldrb	r3, [r7, #4]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <ESC_ArmAll+0x11c>)
 800231a:	f883 2020 	strb.w	r2, [r3, #32]

}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	200003b4 	.word	0x200003b4
 800232c:	2000054c 	.word	0x2000054c
 8002330:	20000554 	.word	0x20000554
 8002334:	40a00000 	.word	0x40a00000
 8002338:	200006a8 	.word	0x200006a8

0800233c <Process_Lidar_DMA>:

void Process_Lidar_DMA(void) {
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
	uint8_t write_idx = (LIDAR_BUF_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx)) % LIDAR_BUF_SIZE;
 8002342:	4b4b      	ldr	r3, [pc, #300]	@ (8002470 <Process_Lidar_DMA+0x134>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	b2db      	uxtb	r3, r3
 8002352:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002356:	71fb      	strb	r3, [r7, #7]
	telem_data.sensor_status |= 0x08;
 8002358:	4b46      	ldr	r3, [pc, #280]	@ (8002474 <Process_Lidar_DMA+0x138>)
 800235a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800235e:	f043 0308 	orr.w	r3, r3, #8
 8002362:	b2da      	uxtb	r2, r3
 8002364:	4b43      	ldr	r3, [pc, #268]	@ (8002474 <Process_Lidar_DMA+0x138>)
 8002366:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	while (lidar_read_idx != write_idx) {
 800236a:	e075      	b.n	8002458 <Process_Lidar_DMA+0x11c>
		uint8_t b = lidar_dma_buffer[lidar_read_idx];
 800236c:	4b42      	ldr	r3, [pc, #264]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	461a      	mov	r2, r3
 8002372:	4b42      	ldr	r3, [pc, #264]	@ (800247c <Process_Lidar_DMA+0x140>)
 8002374:	5c9b      	ldrb	r3, [r3, r2]
 8002376:	71bb      	strb	r3, [r7, #6]
		switch(tf_state) {
 8002378:	4b41      	ldr	r3, [pc, #260]	@ (8002480 <Process_Lidar_DMA+0x144>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b02      	cmp	r3, #2
 800237e:	d024      	beq.n	80023ca <Process_Lidar_DMA+0x8e>
 8002380:	2b02      	cmp	r3, #2
 8002382:	dc5b      	bgt.n	800243c <Process_Lidar_DMA+0x100>
 8002384:	2b00      	cmp	r3, #0
 8002386:	d002      	beq.n	800238e <Process_Lidar_DMA+0x52>
 8002388:	2b01      	cmp	r3, #1
 800238a:	d00a      	beq.n	80023a2 <Process_Lidar_DMA+0x66>
 800238c:	e056      	b.n	800243c <Process_Lidar_DMA+0x100>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 800238e:	79bb      	ldrb	r3, [r7, #6]
 8002390:	2b59      	cmp	r3, #89	@ 0x59
 8002392:	d150      	bne.n	8002436 <Process_Lidar_DMA+0xfa>
 8002394:	4b3a      	ldr	r3, [pc, #232]	@ (8002480 <Process_Lidar_DMA+0x144>)
 8002396:	2201      	movs	r2, #1
 8002398:	701a      	strb	r2, [r3, #0]
 800239a:	4b3a      	ldr	r3, [pc, #232]	@ (8002484 <Process_Lidar_DMA+0x148>)
 800239c:	2259      	movs	r2, #89	@ 0x59
 800239e:	801a      	strh	r2, [r3, #0]
 80023a0:	e049      	b.n	8002436 <Process_Lidar_DMA+0xfa>
		case 1: if (b == 0x59) { tf_state = 2; tf_idx = 0; tf_checksum += 0x59; } else tf_state = 0; break;
 80023a2:	79bb      	ldrb	r3, [r7, #6]
 80023a4:	2b59      	cmp	r3, #89	@ 0x59
 80023a6:	d10c      	bne.n	80023c2 <Process_Lidar_DMA+0x86>
 80023a8:	4b35      	ldr	r3, [pc, #212]	@ (8002480 <Process_Lidar_DMA+0x144>)
 80023aa:	2202      	movs	r2, #2
 80023ac:	701a      	strb	r2, [r3, #0]
 80023ae:	4b36      	ldr	r3, [pc, #216]	@ (8002488 <Process_Lidar_DMA+0x14c>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	4b33      	ldr	r3, [pc, #204]	@ (8002484 <Process_Lidar_DMA+0x148>)
 80023b6:	881b      	ldrh	r3, [r3, #0]
 80023b8:	3359      	adds	r3, #89	@ 0x59
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	4b31      	ldr	r3, [pc, #196]	@ (8002484 <Process_Lidar_DMA+0x148>)
 80023be:	801a      	strh	r2, [r3, #0]
 80023c0:	e03c      	b.n	800243c <Process_Lidar_DMA+0x100>
 80023c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002480 <Process_Lidar_DMA+0x144>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	e038      	b.n	800243c <Process_Lidar_DMA+0x100>
		case 2:
			tf_buf[tf_idx++] = b;
 80023ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002488 <Process_Lidar_DMA+0x14c>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	b2d1      	uxtb	r1, r2
 80023d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002488 <Process_Lidar_DMA+0x14c>)
 80023d4:	7011      	strb	r1, [r2, #0]
 80023d6:	4619      	mov	r1, r3
 80023d8:	4a2c      	ldr	r2, [pc, #176]	@ (800248c <Process_Lidar_DMA+0x150>)
 80023da:	79bb      	ldrb	r3, [r7, #6]
 80023dc:	5453      	strb	r3, [r2, r1]
			if (tf_idx < 7) tf_checksum += b;
 80023de:	4b2a      	ldr	r3, [pc, #168]	@ (8002488 <Process_Lidar_DMA+0x14c>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b06      	cmp	r3, #6
 80023e4:	d807      	bhi.n	80023f6 <Process_Lidar_DMA+0xba>
 80023e6:	79bb      	ldrb	r3, [r7, #6]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	4b26      	ldr	r3, [pc, #152]	@ (8002484 <Process_Lidar_DMA+0x148>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	4b24      	ldr	r3, [pc, #144]	@ (8002484 <Process_Lidar_DMA+0x148>)
 80023f4:	801a      	strh	r2, [r3, #0]
			if (tf_idx >= 7) {
 80023f6:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <Process_Lidar_DMA+0x14c>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b06      	cmp	r3, #6
 80023fc:	d91d      	bls.n	800243a <Process_Lidar_DMA+0xfe>
				if ((uint8_t)(tf_checksum & 0xFF) == tf_buf[6]) {
 80023fe:	4b21      	ldr	r3, [pc, #132]	@ (8002484 <Process_Lidar_DMA+0x148>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	b2da      	uxtb	r2, r3
 8002404:	4b21      	ldr	r3, [pc, #132]	@ (800248c <Process_Lidar_DMA+0x150>)
 8002406:	799b      	ldrb	r3, [r3, #6]
 8002408:	429a      	cmp	r2, r3
 800240a:	d110      	bne.n	800242e <Process_Lidar_DMA+0xf2>
					uint16_t dist_raw = tf_buf[0] + (tf_buf[1] << 8);
 800240c:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <Process_Lidar_DMA+0x150>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <Process_Lidar_DMA+0x150>)
 8002414:	785b      	ldrb	r3, [r3, #1]
 8002416:	021b      	lsls	r3, r3, #8
 8002418:	b29b      	uxth	r3, r3
 800241a:	4413      	add	r3, r2
 800241c:	80bb      	strh	r3, [r7, #4]
					range_dist_cm = (float)dist_raw;
 800241e:	88bb      	ldrh	r3, [r7, #4]
 8002420:	ee07 3a90 	vmov	s15, r3
 8002424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002428:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <Process_Lidar_DMA+0x154>)
 800242a:	edc3 7a00 	vstr	s15, [r3]
				}
				tf_state = 0;
 800242e:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <Process_Lidar_DMA+0x144>)
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002434:	e001      	b.n	800243a <Process_Lidar_DMA+0xfe>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 8002436:	bf00      	nop
 8002438:	e000      	b.n	800243c <Process_Lidar_DMA+0x100>
			break;
 800243a:	bf00      	nop
		}
		lidar_read_idx++;
 800243c:	4b0e      	ldr	r3, [pc, #56]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	3301      	adds	r3, #1
 8002442:	b2da      	uxtb	r2, r3
 8002444:	4b0c      	ldr	r3, [pc, #48]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 8002446:	701a      	strb	r2, [r3, #0]
		if (lidar_read_idx >= LIDAR_BUF_SIZE) lidar_read_idx = 0;
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b25b      	sxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	da02      	bge.n	8002458 <Process_Lidar_DMA+0x11c>
 8002452:	4b09      	ldr	r3, [pc, #36]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]
	while (lidar_read_idx != write_idx) {
 8002458:	4b07      	ldr	r3, [pc, #28]	@ (8002478 <Process_Lidar_DMA+0x13c>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	79fa      	ldrb	r2, [r7, #7]
 800245e:	429a      	cmp	r2, r3
 8002460:	d184      	bne.n	800236c <Process_Lidar_DMA+0x30>
	}
}
 8002462:	bf00      	nop
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	2000048c 	.word	0x2000048c
 8002474:	200006a8 	.word	0x200006a8
 8002478:	200006a0 	.word	0x200006a0
 800247c:	20000620 	.word	0x20000620
 8002480:	2000058e 	.word	0x2000058e
 8002484:	2000059a 	.word	0x2000059a
 8002488:	20000599 	.word	0x20000599
 800248c:	20000590 	.word	0x20000590
 8002490:	200006a4 	.word	0x200006a4

08002494 <I2C1_Scan>:

static void I2C1_Scan(void) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
	printf("I2C1 scan:\r\n");
 800249a:	4811      	ldr	r0, [pc, #68]	@ (80024e0 <I2C1_Scan+0x4c>)
 800249c:	f008 f8d4 	bl	800a648 <puts>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 80024a0:	2301      	movs	r3, #1
 80024a2:	71fb      	strb	r3, [r7, #7]
 80024a4:	e013      	b.n	80024ce <I2C1_Scan+0x3a>
		if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 5) == HAL_OK) {
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	b299      	uxth	r1, r3
 80024ae:	2305      	movs	r3, #5
 80024b0:	2201      	movs	r2, #1
 80024b2:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <I2C1_Scan+0x50>)
 80024b4:	f002 f836 	bl	8004524 <HAL_I2C_IsDeviceReady>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d104      	bne.n	80024c8 <I2C1_Scan+0x34>
			printf("  - 0x%02X FOUND\r\n", addr);
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	4619      	mov	r1, r3
 80024c2:	4809      	ldr	r0, [pc, #36]	@ (80024e8 <I2C1_Scan+0x54>)
 80024c4:	f008 f858 	bl	800a578 <iprintf>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	3301      	adds	r3, #1
 80024cc:	71fb      	strb	r3, [r7, #7]
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b7e      	cmp	r3, #126	@ 0x7e
 80024d2:	d9e8      	bls.n	80024a6 <I2C1_Scan+0x12>
		}
	}
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	0800de08 	.word	0x0800de08
 80024e4:	200001f0 	.word	0x200001f0
 80024e8:	0800de14 	.word	0x0800de14

080024ec <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024f0:	b672      	cpsid	i
}
 80024f2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <Error_Handler+0x8>

080024f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <HAL_MspInit+0x4c>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	4a0f      	ldr	r2, [pc, #60]	@ (8002544 <HAL_MspInit+0x4c>)
 8002508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800250c:	6453      	str	r3, [r2, #68]	@ 0x44
 800250e:	4b0d      	ldr	r3, [pc, #52]	@ (8002544 <HAL_MspInit+0x4c>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	603b      	str	r3, [r7, #0]
 800251e:	4b09      	ldr	r3, [pc, #36]	@ (8002544 <HAL_MspInit+0x4c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	4a08      	ldr	r2, [pc, #32]	@ (8002544 <HAL_MspInit+0x4c>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002528:	6413      	str	r3, [r2, #64]	@ 0x40
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_MspInit+0x4c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002536:	2007      	movs	r0, #7
 8002538:	f000 fd88 	bl	800304c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	@ 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a19      	ldr	r2, [pc, #100]	@ (80025cc <HAL_I2C_MspInit+0x84>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d12c      	bne.n	80025c4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a17      	ldr	r2, [pc, #92]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002586:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800258a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800258c:	2312      	movs	r3, #18
 800258e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002594:	2300      	movs	r3, #0
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002598:	2304      	movs	r3, #4
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	480c      	ldr	r0, [pc, #48]	@ (80025d4 <HAL_I2C_MspInit+0x8c>)
 80025a4:	f001 f996 	bl	80038d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b0:	4a07      	ldr	r2, [pc, #28]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b8:	4b05      	ldr	r3, [pc, #20]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80025c4:	bf00      	nop
 80025c6:	3728      	adds	r7, #40	@ 0x28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40005400 	.word	0x40005400
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020400 	.word	0x40020400

080025d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08c      	sub	sp, #48	@ 0x30
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 031c 	add.w	r3, r7, #28
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a70      	ldr	r2, [pc, #448]	@ (80027b8 <HAL_SPI_MspInit+0x1e0>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d12c      	bne.n	8002654 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */
    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	4b6f      	ldr	r3, [pc, #444]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	4a6e      	ldr	r2, [pc, #440]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002604:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002608:	6453      	str	r3, [r2, #68]	@ 0x44
 800260a:	4b6c      	ldr	r3, [pc, #432]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002612:	61bb      	str	r3, [r7, #24]
 8002614:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	4b68      	ldr	r3, [pc, #416]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	4a67      	ldr	r2, [pc, #412]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6313      	str	r3, [r2, #48]	@ 0x30
 8002626:	4b65      	ldr	r3, [pc, #404]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_I3G4250D_Pin|MISO_I3G4250D_Pin|MOSI_I3G4250D_Pin;
 8002632:	23e0      	movs	r3, #224	@ 0xe0
 8002634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002636:	2302      	movs	r3, #2
 8002638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263e:	2303      	movs	r3, #3
 8002640:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002642:	2305      	movs	r3, #5
 8002644:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	f107 031c 	add.w	r3, r7, #28
 800264a:	4619      	mov	r1, r3
 800264c:	485c      	ldr	r0, [pc, #368]	@ (80027c0 <HAL_SPI_MspInit+0x1e8>)
 800264e:	f001 f941 	bl	80038d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002652:	e0ac      	b.n	80027ae <HAL_SPI_MspInit+0x1d6>
  else if(hspi->Instance==SPI5)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a5a      	ldr	r2, [pc, #360]	@ (80027c4 <HAL_SPI_MspInit+0x1ec>)
 800265a:	4293      	cmp	r3, r2
 800265c:	f040 80a7 	bne.w	80027ae <HAL_SPI_MspInit+0x1d6>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002660:	2300      	movs	r3, #0
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	4b55      	ldr	r3, [pc, #340]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	4a54      	ldr	r2, [pc, #336]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 800266a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800266e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002670:	4b52      	ldr	r3, [pc, #328]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267c:	2300      	movs	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	4b4e      	ldr	r3, [pc, #312]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	4a4d      	ldr	r2, [pc, #308]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 8002686:	f043 0302 	orr.w	r3, r3, #2
 800268a:	6313      	str	r3, [r2, #48]	@ 0x30
 800268c:	4b4b      	ldr	r3, [pc, #300]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 800268e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002698:	2300      	movs	r3, #0
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	4b47      	ldr	r3, [pc, #284]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	4a46      	ldr	r2, [pc, #280]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 80026a2:	f043 0310 	orr.w	r3, r3, #16
 80026a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a8:	4b44      	ldr	r3, [pc, #272]	@ (80027bc <HAL_SPI_MspInit+0x1e4>)
 80026aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	60bb      	str	r3, [r7, #8]
 80026b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026b4:	2303      	movs	r3, #3
 80026b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2303      	movs	r3, #3
 80026c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80026c4:	2306      	movs	r3, #6
 80026c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c8:	f107 031c 	add.w	r3, r7, #28
 80026cc:	4619      	mov	r1, r3
 80026ce:	483e      	ldr	r0, [pc, #248]	@ (80027c8 <HAL_SPI_MspInit+0x1f0>)
 80026d0:	f001 f900 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80026d4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80026d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e2:	2303      	movs	r3, #3
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80026e6:	2306      	movs	r3, #6
 80026e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026ea:	f107 031c 	add.w	r3, r7, #28
 80026ee:	4619      	mov	r1, r3
 80026f0:	4836      	ldr	r0, [pc, #216]	@ (80027cc <HAL_SPI_MspInit+0x1f4>)
 80026f2:	f001 f8ef 	bl	80038d4 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA2_Stream3;
 80026f6:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 80026f8:	4a36      	ldr	r2, [pc, #216]	@ (80027d4 <HAL_SPI_MspInit+0x1fc>)
 80026fa:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 80026fc:	4b34      	ldr	r3, [pc, #208]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 80026fe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002702:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002704:	4b32      	ldr	r3, [pc, #200]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800270a:	4b31      	ldr	r3, [pc, #196]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 800270c:	2200      	movs	r2, #0
 800270e:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002710:	4b2f      	ldr	r3, [pc, #188]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002716:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002718:	4b2d      	ldr	r3, [pc, #180]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 800271a:	2200      	movs	r2, #0
 800271c:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800271e:	4b2c      	ldr	r3, [pc, #176]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002720:	2200      	movs	r2, #0
 8002722:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8002724:	4b2a      	ldr	r3, [pc, #168]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002726:	2200      	movs	r2, #0
 8002728:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800272a:	4b29      	ldr	r3, [pc, #164]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 800272c:	2200      	movs	r2, #0
 800272e:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002730:	4b27      	ldr	r3, [pc, #156]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002732:	2200      	movs	r2, #0
 8002734:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8002736:	4826      	ldr	r0, [pc, #152]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 8002738:	f000 fcca 	bl	80030d0 <HAL_DMA_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <HAL_SPI_MspInit+0x16e>
      Error_Handler();
 8002742:	f7ff fed3 	bl	80024ec <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a21      	ldr	r2, [pc, #132]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 800274a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800274c:	4a20      	ldr	r2, [pc, #128]	@ (80027d0 <HAL_SPI_MspInit+0x1f8>)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8002752:	4b21      	ldr	r3, [pc, #132]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002754:	4a21      	ldr	r2, [pc, #132]	@ (80027dc <HAL_SPI_MspInit+0x204>)
 8002756:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8002758:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 800275a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800275e:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002760:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002762:	2240      	movs	r2, #64	@ 0x40
 8002764:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002766:	4b1c      	ldr	r3, [pc, #112]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800276c:	4b1a      	ldr	r3, [pc, #104]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 800276e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002772:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002774:	4b18      	ldr	r3, [pc, #96]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002776:	2200      	movs	r2, #0
 8002778:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800277a:	4b17      	ldr	r3, [pc, #92]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 800277c:	2200      	movs	r2, #0
 800277e:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8002780:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002782:	2200      	movs	r2, #0
 8002784:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002786:	4b14      	ldr	r3, [pc, #80]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002788:	2200      	movs	r2, #0
 800278a:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 800278e:	2200      	movs	r2, #0
 8002790:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8002792:	4811      	ldr	r0, [pc, #68]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 8002794:	f000 fc9c 	bl	80030d0 <HAL_DMA_Init>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_SPI_MspInit+0x1ca>
      Error_Handler();
 800279e:	f7ff fea5 	bl	80024ec <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a0c      	ldr	r2, [pc, #48]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 80027a6:	649a      	str	r2, [r3, #72]	@ 0x48
 80027a8:	4a0b      	ldr	r2, [pc, #44]	@ (80027d8 <HAL_SPI_MspInit+0x200>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80027ae:	bf00      	nop
 80027b0:	3730      	adds	r7, #48	@ 0x30
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40013000 	.word	0x40013000
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40020000 	.word	0x40020000
 80027c4:	40015000 	.word	0x40015000
 80027c8:	40020400 	.word	0x40020400
 80027cc:	40021000 	.word	0x40021000
 80027d0:	200002f4 	.word	0x200002f4
 80027d4:	40026458 	.word	0x40026458
 80027d8:	20000354 	.word	0x20000354
 80027dc:	40026470 	.word	0x40026470

080027e0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0b      	ldr	r2, [pc, #44]	@ (800281c <HAL_TIM_PWM_MspInit+0x3c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d10d      	bne.n	800280e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002820 <HAL_TIM_PWM_MspInit+0x40>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	4a09      	ldr	r2, [pc, #36]	@ (8002820 <HAL_TIM_PWM_MspInit+0x40>)
 80027fc:	f043 0302 	orr.w	r3, r3, #2
 8002800:	6413      	str	r3, [r2, #64]	@ 0x40
 8002802:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <HAL_TIM_PWM_MspInit+0x40>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800280e:	bf00      	nop
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40000400 	.word	0x40000400
 8002820:	40023800 	.word	0x40023800

08002824 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	@ 0x28
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0314 	add.w	r3, r7, #20
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a21      	ldr	r2, [pc, #132]	@ (80028c8 <HAL_TIM_MspPostInit+0xa4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d13c      	bne.n	80028c0 <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	4b20      	ldr	r3, [pc, #128]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a1f      	ldr	r2, [pc, #124]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002850:	f043 0304 	orr.w	r3, r3, #4
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b1d      	ldr	r3, [pc, #116]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a18      	ldr	r2, [pc, #96]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b16      	ldr	r3, [pc, #88]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800287e:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8002882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288c:	2300      	movs	r3, #0
 800288e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002890:	2302      	movs	r3, #2
 8002892:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	4619      	mov	r1, r3
 800289a:	480d      	ldr	r0, [pc, #52]	@ (80028d0 <HAL_TIM_MspPostInit+0xac>)
 800289c:	f001 f81a 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028a0:	2320      	movs	r3, #32
 80028a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028b0:	2302      	movs	r3, #2
 80028b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4619      	mov	r1, r3
 80028ba:	4806      	ldr	r0, [pc, #24]	@ (80028d4 <HAL_TIM_MspPostInit+0xb0>)
 80028bc:	f001 f80a 	bl	80038d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028c0:	bf00      	nop
 80028c2:	3728      	adds	r7, #40	@ 0x28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40000400 	.word	0x40000400
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40020800 	.word	0x40020800
 80028d4:	40020400 	.word	0x40020400

080028d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08c      	sub	sp, #48	@ 0x30
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	f107 031c 	add.w	r3, r7, #28
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a75      	ldr	r2, [pc, #468]	@ (8002acc <HAL_UART_MspInit+0x1f4>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	f040 80b2 	bne.w	8002a60 <HAL_UART_MspInit+0x188>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */
    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028fc:	2300      	movs	r3, #0
 80028fe:	61bb      	str	r3, [r7, #24]
 8002900:	4b73      	ldr	r3, [pc, #460]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002904:	4a72      	ldr	r2, [pc, #456]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002906:	f043 0310 	orr.w	r3, r3, #16
 800290a:	6453      	str	r3, [r2, #68]	@ 0x44
 800290c:	4b70      	ldr	r3, [pc, #448]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 800290e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002910:	f003 0310 	and.w	r3, r3, #16
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 800291e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002920:	4a6b      	ldr	r2, [pc, #428]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	6313      	str	r3, [r2, #48]	@ 0x30
 8002928:	4b69      	ldr	r3, [pc, #420]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	4b65      	ldr	r3, [pc, #404]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 800293a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293c:	4a64      	ldr	r2, [pc, #400]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 800293e:	f043 0302 	orr.w	r3, r3, #2
 8002942:	6313      	str	r3, [r2, #48]	@ 0x30
 8002944:	4b62      	ldr	r3, [pc, #392]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002950:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002956:	2302      	movs	r3, #2
 8002958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295e:	2303      	movs	r3, #3
 8002960:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002962:	2307      	movs	r3, #7
 8002964:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002966:	f107 031c 	add.w	r3, r7, #28
 800296a:	4619      	mov	r1, r3
 800296c:	4859      	ldr	r0, [pc, #356]	@ (8002ad4 <HAL_UART_MspInit+0x1fc>)
 800296e:	f000 ffb1 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002972:	2380      	movs	r3, #128	@ 0x80
 8002974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297e:	2303      	movs	r3, #3
 8002980:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002982:	2307      	movs	r3, #7
 8002984:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	4619      	mov	r1, r3
 800298c:	4852      	ldr	r0, [pc, #328]	@ (8002ad8 <HAL_UART_MspInit+0x200>)
 800298e:	f000 ffa1 	bl	80038d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002992:	4b52      	ldr	r3, [pc, #328]	@ (8002adc <HAL_UART_MspInit+0x204>)
 8002994:	4a52      	ldr	r2, [pc, #328]	@ (8002ae0 <HAL_UART_MspInit+0x208>)
 8002996:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002998:	4b50      	ldr	r3, [pc, #320]	@ (8002adc <HAL_UART_MspInit+0x204>)
 800299a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800299e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029a0:	4b4e      	ldr	r3, [pc, #312]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029a6:	4b4d      	ldr	r3, [pc, #308]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029ac:	4b4b      	ldr	r3, [pc, #300]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029b2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029b4:	4b49      	ldr	r3, [pc, #292]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ba:	4b48      	ldr	r3, [pc, #288]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029bc:	2200      	movs	r2, #0
 80029be:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80029c0:	4b46      	ldr	r3, [pc, #280]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029c6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029c8:	4b44      	ldr	r3, [pc, #272]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ce:	4b43      	ldr	r3, [pc, #268]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80029d4:	4841      	ldr	r0, [pc, #260]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029d6:	f000 fb7b 	bl	80030d0 <HAL_DMA_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80029e0:	f7ff fd84 	bl	80024ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a3d      	ldr	r2, [pc, #244]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029ea:	4a3c      	ldr	r2, [pc, #240]	@ (8002adc <HAL_UART_MspInit+0x204>)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80029f0:	4b3c      	ldr	r3, [pc, #240]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 80029f2:	4a3d      	ldr	r2, [pc, #244]	@ (8002ae8 <HAL_UART_MspInit+0x210>)
 80029f4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80029f6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 80029f8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029fe:	4b39      	ldr	r3, [pc, #228]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a00:	2240      	movs	r2, #64	@ 0x40
 8002a02:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a04:	4b37      	ldr	r3, [pc, #220]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a0a:	4b36      	ldr	r3, [pc, #216]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a10:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a12:	4b34      	ldr	r3, [pc, #208]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a18:	4b32      	ldr	r3, [pc, #200]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8002a1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a24:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a26:	4b2f      	ldr	r3, [pc, #188]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a32:	482c      	ldr	r0, [pc, #176]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a34:	f000 fb4c 	bl	80030d0 <HAL_DMA_Init>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8002a3e:	f7ff fd55 	bl	80024ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a27      	ldr	r2, [pc, #156]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a46:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a48:	4a26      	ldr	r2, [pc, #152]	@ (8002ae4 <HAL_UART_MspInit+0x20c>)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2100      	movs	r1, #0
 8002a52:	2025      	movs	r0, #37	@ 0x25
 8002a54:	f000 fb05 	bl	8003062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a58:	2025      	movs	r0, #37	@ 0x25
 8002a5a:	f000 fb1e 	bl	800309a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a5e:	e030      	b.n	8002ac2 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==USART2)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a21      	ldr	r2, [pc, #132]	@ (8002aec <HAL_UART_MspInit+0x214>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12b      	bne.n	8002ac2 <HAL_UART_MspInit+0x1ea>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	4b18      	ldr	r3, [pc, #96]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4a17      	ldr	r2, [pc, #92]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	4a10      	ldr	r2, [pc, #64]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad0 <HAL_UART_MspInit+0x1f8>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	60bb      	str	r3, [r7, #8]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab2:	2307      	movs	r3, #7
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 031c 	add.w	r3, r7, #28
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	@ (8002ad4 <HAL_UART_MspInit+0x1fc>)
 8002abe:	f000 ff09 	bl	80038d4 <HAL_GPIO_Init>
}
 8002ac2:	bf00      	nop
 8002ac4:	3730      	adds	r7, #48	@ 0x30
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020000 	.word	0x40020000
 8002ad8:	40020400 	.word	0x40020400
 8002adc:	2000048c 	.word	0x2000048c
 8002ae0:	40026440 	.word	0x40026440
 8002ae4:	200004ec 	.word	0x200004ec
 8002ae8:	400264b8 	.word	0x400264b8
 8002aec:	40004400 	.word	0x40004400

08002af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002af4:	bf00      	nop
 8002af6:	e7fd      	b.n	8002af4 <NMI_Handler+0x4>

08002af8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002afc:	bf00      	nop
 8002afe:	e7fd      	b.n	8002afc <HardFault_Handler+0x4>

08002b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <MemManage_Handler+0x4>

08002b08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b0c:	bf00      	nop
 8002b0e:	e7fd      	b.n	8002b0c <BusFault_Handler+0x4>

08002b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <UsageFault_Handler+0x4>

08002b18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b26:	b480      	push	{r7}
 8002b28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b38:	bf00      	nop
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b46:	f000 f96d 	bl	8002e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b54:	4802      	ldr	r0, [pc, #8]	@ (8002b60 <USART1_IRQHandler+0x10>)
 8002b56:	f004 fb43 	bl	80071e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200003fc 	.word	0x200003fc

08002b64 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002b68:	4802      	ldr	r0, [pc, #8]	@ (8002b74 <DMA2_Stream2_IRQHandler+0x10>)
 8002b6a:	f000 fc49 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	2000048c 	.word	0x2000048c

08002b78 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 8002b7c:	4802      	ldr	r0, [pc, #8]	@ (8002b88 <DMA2_Stream3_IRQHandler+0x10>)
 8002b7e:	f000 fc3f 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200002f4 	.word	0x200002f4

08002b8c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8002b90:	4802      	ldr	r0, [pc, #8]	@ (8002b9c <DMA2_Stream4_IRQHandler+0x10>)
 8002b92:	f000 fc35 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000354 	.word	0x20000354

08002ba0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002ba4:	4802      	ldr	r0, [pc, #8]	@ (8002bb0 <DMA2_Stream7_IRQHandler+0x10>)
 8002ba6:	f000 fc2b 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200004ec 	.word	0x200004ec

08002bb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return 1;
 8002bb8:	2301      	movs	r3, #1
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <_kill>:

int _kill(int pid, int sig)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bce:	f007 fea3 	bl	800a918 <__errno>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2216      	movs	r2, #22
 8002bd6:	601a      	str	r2, [r3, #0]
  return -1;
 8002bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <_exit>:

void _exit (int status)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bec:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f7ff ffe7 	bl	8002bc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bf6:	bf00      	nop
 8002bf8:	e7fd      	b.n	8002bf6 <_exit+0x12>

08002bfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b086      	sub	sp, #24
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	60f8      	str	r0, [r7, #12]
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e00a      	b.n	8002c22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c0c:	f3af 8000 	nop.w
 8002c10:	4601      	mov	r1, r0
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	60ba      	str	r2, [r7, #8]
 8002c18:	b2ca      	uxtb	r2, r1
 8002c1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	dbf0      	blt.n	8002c0c <_read+0x12>
  }

  return len;
 8002c2a:	687b      	ldr	r3, [r7, #4]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c5c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <_isatty>:

int _isatty(int file)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c74:	2301      	movs	r3, #1
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b085      	sub	sp, #20
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ca4:	4a14      	ldr	r2, [pc, #80]	@ (8002cf8 <_sbrk+0x5c>)
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <_sbrk+0x60>)
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb0:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <_sbrk+0x64>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <_sbrk+0x64>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <_sbrk+0x68>)
 8002cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cbe:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <_sbrk+0x64>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d207      	bcs.n	8002cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ccc:	f007 fe24 	bl	800a918 <__errno>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cda:	e009      	b.n	8002cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <_sbrk+0x64>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ce2:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a05      	ldr	r2, [pc, #20]	@ (8002d00 <_sbrk+0x64>)
 8002cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20020000 	.word	0x20020000
 8002cfc:	00000400 	.word	0x00000400
 8002d00:	20000714 	.word	0x20000714
 8002d04:	20000868 	.word	0x20000868

08002d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d0c:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <SystemInit+0x20>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	4a05      	ldr	r2, [pc, #20]	@ (8002d28 <SystemInit+0x20>)
 8002d14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000ed00 	.word	0xe000ed00

08002d2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d30:	f7ff ffea 	bl	8002d08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d34:	480c      	ldr	r0, [pc, #48]	@ (8002d68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d36:	490d      	ldr	r1, [pc, #52]	@ (8002d6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d38:	4a0d      	ldr	r2, [pc, #52]	@ (8002d70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d5a:	f007 fde3 	bl	800a924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d5e:	f7fe f9ab 	bl	80010b8 <main>
  bx  lr    
 8002d62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d6c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002d70:	0800e848 	.word	0x0800e848
  ldr r2, =_sbss
 8002d74:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002d78:	20000868 	.word	0x20000868

08002d7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d7c:	e7fe      	b.n	8002d7c <ADC_IRQHandler>
	...

08002d80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d84:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc0 <HAL_Init+0x40>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0d      	ldr	r2, [pc, #52]	@ (8002dc0 <HAL_Init+0x40>)
 8002d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d90:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc0 <HAL_Init+0x40>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc0 <HAL_Init+0x40>)
 8002d96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d9c:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <HAL_Init+0x40>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a07      	ldr	r2, [pc, #28]	@ (8002dc0 <HAL_Init+0x40>)
 8002da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002da8:	2003      	movs	r0, #3
 8002daa:	f000 f94f 	bl	800304c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dae:	2000      	movs	r0, #0
 8002db0:	f000 f808 	bl	8002dc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002db4:	f7ff fba0 	bl	80024f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	40023c00 	.word	0x40023c00

08002dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dcc:	4b12      	ldr	r3, [pc, #72]	@ (8002e18 <HAL_InitTick+0x54>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4b12      	ldr	r3, [pc, #72]	@ (8002e1c <HAL_InitTick+0x58>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f967 	bl	80030b6 <HAL_SYSTICK_Config>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e00e      	b.n	8002e10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	d80a      	bhi.n	8002e0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002e00:	f000 f92f 	bl	8003062 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e04:	4a06      	ldr	r2, [pc, #24]	@ (8002e20 <HAL_InitTick+0x5c>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e000      	b.n	8002e10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000000 	.word	0x20000000
 8002e1c:	20000008 	.word	0x20000008
 8002e20:	20000004 	.word	0x20000004

08002e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_IncTick+0x20>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <HAL_IncTick+0x24>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4413      	add	r3, r2
 8002e34:	4a04      	ldr	r2, [pc, #16]	@ (8002e48 <HAL_IncTick+0x24>)
 8002e36:	6013      	str	r3, [r2, #0]
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	20000008 	.word	0x20000008
 8002e48:	20000718 	.word	0x20000718

08002e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e50:	4b03      	ldr	r3, [pc, #12]	@ (8002e60 <HAL_GetTick+0x14>)
 8002e52:	681b      	ldr	r3, [r3, #0]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	20000718 	.word	0x20000718

08002e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e6c:	f7ff ffee 	bl	8002e4c <HAL_GetTick>
 8002e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e7c:	d005      	beq.n	8002e8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea8 <HAL_Delay+0x44>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	461a      	mov	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4413      	add	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e8a:	bf00      	nop
 8002e8c:	f7ff ffde 	bl	8002e4c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d8f7      	bhi.n	8002e8c <HAL_Delay+0x28>
  {
  }
}
 8002e9c:	bf00      	nop
 8002e9e:	bf00      	nop
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000008 	.word	0x20000008

08002eac <__NVIC_SetPriorityGrouping>:
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ec8:	4013      	ands	r3, r2
 8002eca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ed4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ed8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ede:	4a04      	ldr	r2, [pc, #16]	@ (8002ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	60d3      	str	r3, [r2, #12]
}
 8002ee4:	bf00      	nop
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <__NVIC_GetPriorityGrouping>:
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ef8:	4b04      	ldr	r3, [pc, #16]	@ (8002f0c <__NVIC_GetPriorityGrouping+0x18>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	0a1b      	lsrs	r3, r3, #8
 8002efe:	f003 0307 	and.w	r3, r3, #7
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <__NVIC_EnableIRQ>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	db0b      	blt.n	8002f3a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	f003 021f 	and.w	r2, r3, #31
 8002f28:	4907      	ldr	r1, [pc, #28]	@ (8002f48 <__NVIC_EnableIRQ+0x38>)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	095b      	lsrs	r3, r3, #5
 8002f30:	2001      	movs	r0, #1
 8002f32:	fa00 f202 	lsl.w	r2, r0, r2
 8002f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000e100 	.word	0xe000e100

08002f4c <__NVIC_SetPriority>:
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	6039      	str	r1, [r7, #0]
 8002f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	db0a      	blt.n	8002f76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	490c      	ldr	r1, [pc, #48]	@ (8002f98 <__NVIC_SetPriority+0x4c>)
 8002f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6a:	0112      	lsls	r2, r2, #4
 8002f6c:	b2d2      	uxtb	r2, r2
 8002f6e:	440b      	add	r3, r1
 8002f70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002f74:	e00a      	b.n	8002f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	4908      	ldr	r1, [pc, #32]	@ (8002f9c <__NVIC_SetPriority+0x50>)
 8002f7c:	79fb      	ldrb	r3, [r7, #7]
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	3b04      	subs	r3, #4
 8002f84:	0112      	lsls	r2, r2, #4
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	440b      	add	r3, r1
 8002f8a:	761a      	strb	r2, [r3, #24]
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	e000e100 	.word	0xe000e100
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <NVIC_EncodePriority>:
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b089      	sub	sp, #36	@ 0x24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	f1c3 0307 	rsb	r3, r3, #7
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	bf28      	it	cs
 8002fbe:	2304      	movcs	r3, #4
 8002fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	3304      	adds	r3, #4
 8002fc6:	2b06      	cmp	r3, #6
 8002fc8:	d902      	bls.n	8002fd0 <NVIC_EncodePriority+0x30>
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3b03      	subs	r3, #3
 8002fce:	e000      	b.n	8002fd2 <NVIC_EncodePriority+0x32>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	43da      	mvns	r2, r3
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	401a      	ands	r2, r3
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff2:	43d9      	mvns	r1, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff8:	4313      	orrs	r3, r2
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3724      	adds	r7, #36	@ 0x24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <SysTick_Config>:
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	3b01      	subs	r3, #1
 8003014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003018:	d301      	bcc.n	800301e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800301a:	2301      	movs	r3, #1
 800301c:	e00f      	b.n	800303e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800301e:	4a0a      	ldr	r2, [pc, #40]	@ (8003048 <SysTick_Config+0x40>)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3b01      	subs	r3, #1
 8003024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003026:	210f      	movs	r1, #15
 8003028:	f04f 30ff 	mov.w	r0, #4294967295
 800302c:	f7ff ff8e 	bl	8002f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003030:	4b05      	ldr	r3, [pc, #20]	@ (8003048 <SysTick_Config+0x40>)
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003036:	4b04      	ldr	r3, [pc, #16]	@ (8003048 <SysTick_Config+0x40>)
 8003038:	2207      	movs	r2, #7
 800303a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	e000e010 	.word	0xe000e010

0800304c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7ff ff29 	bl	8002eac <__NVIC_SetPriorityGrouping>
}
 800305a:	bf00      	nop
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003062:	b580      	push	{r7, lr}
 8003064:	b086      	sub	sp, #24
 8003066:	af00      	add	r7, sp, #0
 8003068:	4603      	mov	r3, r0
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003074:	f7ff ff3e 	bl	8002ef4 <__NVIC_GetPriorityGrouping>
 8003078:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	68b9      	ldr	r1, [r7, #8]
 800307e:	6978      	ldr	r0, [r7, #20]
 8003080:	f7ff ff8e 	bl	8002fa0 <NVIC_EncodePriority>
 8003084:	4602      	mov	r2, r0
 8003086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800308a:	4611      	mov	r1, r2
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff ff5d 	bl	8002f4c <__NVIC_SetPriority>
}
 8003092:	bf00      	nop
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	4603      	mov	r3, r0
 80030a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff ff31 	bl	8002f10 <__NVIC_EnableIRQ>
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b082      	sub	sp, #8
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff ffa2 	bl	8003008 <SysTick_Config>
 80030c4:	4603      	mov	r3, r0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030dc:	f7ff feb6 	bl	8002e4c <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e099      	b.n	8003220 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2202      	movs	r2, #2
 80030f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310c:	e00f      	b.n	800312e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800310e:	f7ff fe9d 	bl	8002e4c <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b05      	cmp	r3, #5
 800311a:	d908      	bls.n	800312e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2220      	movs	r2, #32
 8003120:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2203      	movs	r2, #3
 8003126:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e078      	b.n	8003220 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e8      	bne.n	800310e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	4b38      	ldr	r3, [pc, #224]	@ (8003228 <HAL_DMA_Init+0x158>)
 8003148:	4013      	ands	r3, r2
 800314a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800315a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003166:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003172:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4313      	orrs	r3, r2
 800317e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	2b04      	cmp	r3, #4
 8003186:	d107      	bne.n	8003198 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003190:	4313      	orrs	r3, r2
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	f023 0307 	bic.w	r3, r3, #7
 80031ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d117      	bne.n	80031f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00e      	beq.n	80031f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 fb01 	bl	80037dc <DMA_CheckFifoParam>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d008      	beq.n	80031f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2240      	movs	r2, #64	@ 0x40
 80031e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80031ee:	2301      	movs	r3, #1
 80031f0:	e016      	b.n	8003220 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fab8 	bl	8003770 <DMA_CalcBaseAndBitshift>
 8003200:	4603      	mov	r3, r0
 8003202:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003208:	223f      	movs	r2, #63	@ 0x3f
 800320a:	409a      	lsls	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	f010803f 	.word	0xf010803f

0800322c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003242:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_DMA_Start_IT+0x26>
 800324e:	2302      	movs	r3, #2
 8003250:	e040      	b.n	80032d4 <HAL_DMA_Start_IT+0xa8>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b01      	cmp	r3, #1
 8003264:	d12f      	bne.n	80032c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2202      	movs	r2, #2
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	68b9      	ldr	r1, [r7, #8]
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fa4a 	bl	8003714 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003284:	223f      	movs	r2, #63	@ 0x3f
 8003286:	409a      	lsls	r2, r3
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0216 	orr.w	r2, r2, #22
 800329a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d007      	beq.n	80032b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0208 	orr.w	r2, r2, #8
 80032b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	e005      	b.n	80032d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032ce:	2302      	movs	r3, #2
 80032d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3718      	adds	r7, #24
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032ea:	f7ff fdaf 	bl	8002e4c <HAL_GetTick>
 80032ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d008      	beq.n	800330e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2280      	movs	r2, #128	@ 0x80
 8003300:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e052      	b.n	80033b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0216 	bic.w	r2, r2, #22
 800331c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	695a      	ldr	r2, [r3, #20]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800332c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d103      	bne.n	800333e <HAL_DMA_Abort+0x62>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0208 	bic.w	r2, r2, #8
 800334c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0201 	bic.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800335e:	e013      	b.n	8003388 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003360:	f7ff fd74 	bl	8002e4c <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b05      	cmp	r3, #5
 800336c:	d90c      	bls.n	8003388 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2220      	movs	r2, #32
 8003372:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2203      	movs	r2, #3
 8003378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e015      	b.n	80033b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1e4      	bne.n	8003360 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339a:	223f      	movs	r2, #63	@ 0x3f
 800339c:	409a      	lsls	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d004      	beq.n	80033da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2280      	movs	r2, #128	@ 0x80
 80033d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00c      	b.n	80033f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2205      	movs	r2, #5
 80033de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0201 	bic.w	r2, r2, #1
 80033f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800340c:	4b8e      	ldr	r3, [pc, #568]	@ (8003648 <HAL_DMA_IRQHandler+0x248>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a8e      	ldr	r2, [pc, #568]	@ (800364c <HAL_DMA_IRQHandler+0x24c>)
 8003412:	fba2 2303 	umull	r2, r3, r2, r3
 8003416:	0a9b      	lsrs	r3, r3, #10
 8003418:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342a:	2208      	movs	r2, #8
 800342c:	409a      	lsls	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4013      	ands	r3, r2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d01a      	beq.n	800346c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d013      	beq.n	800346c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0204 	bic.w	r2, r2, #4
 8003452:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003458:	2208      	movs	r2, #8
 800345a:	409a      	lsls	r2, r3
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003464:	f043 0201 	orr.w	r2, r3, #1
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003470:	2201      	movs	r2, #1
 8003472:	409a      	lsls	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d012      	beq.n	80034a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00b      	beq.n	80034a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348e:	2201      	movs	r2, #1
 8003490:	409a      	lsls	r2, r3
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800349a:	f043 0202 	orr.w	r2, r3, #2
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a6:	2204      	movs	r2, #4
 80034a8:	409a      	lsls	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d012      	beq.n	80034d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00b      	beq.n	80034d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c4:	2204      	movs	r2, #4
 80034c6:	409a      	lsls	r2, r3
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d0:	f043 0204 	orr.w	r2, r3, #4
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034dc:	2210      	movs	r2, #16
 80034de:	409a      	lsls	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d043      	beq.n	8003570 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0308 	and.w	r3, r3, #8
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d03c      	beq.n	8003570 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fa:	2210      	movs	r2, #16
 80034fc:	409a      	lsls	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d018      	beq.n	8003542 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d108      	bne.n	8003530 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	2b00      	cmp	r3, #0
 8003524:	d024      	beq.n	8003570 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	4798      	blx	r3
 800352e:	e01f      	b.n	8003570 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01b      	beq.n	8003570 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
 8003540:	e016      	b.n	8003570 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354c:	2b00      	cmp	r3, #0
 800354e:	d107      	bne.n	8003560 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0208 	bic.w	r2, r2, #8
 800355e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003574:	2220      	movs	r2, #32
 8003576:	409a      	lsls	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 808f 	beq.w	80036a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0310 	and.w	r3, r3, #16
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 8087 	beq.w	80036a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	2220      	movs	r2, #32
 8003598:	409a      	lsls	r2, r3
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b05      	cmp	r3, #5
 80035a8:	d136      	bne.n	8003618 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0216 	bic.w	r2, r2, #22
 80035b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695a      	ldr	r2, [r3, #20]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d103      	bne.n	80035da <HAL_DMA_IRQHandler+0x1da>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d007      	beq.n	80035ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0208 	bic.w	r2, r2, #8
 80035e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ee:	223f      	movs	r2, #63	@ 0x3f
 80035f0:	409a      	lsls	r2, r3
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800360a:	2b00      	cmp	r3, #0
 800360c:	d07e      	beq.n	800370c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	4798      	blx	r3
        }
        return;
 8003616:	e079      	b.n	800370c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d01d      	beq.n	8003662 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10d      	bne.n	8003650 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003638:	2b00      	cmp	r3, #0
 800363a:	d031      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
 8003644:	e02c      	b.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
 8003646:	bf00      	nop
 8003648:	20000000 	.word	0x20000000
 800364c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003654:	2b00      	cmp	r3, #0
 8003656:	d023      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
 8003660:	e01e      	b.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10f      	bne.n	8003690 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0210 	bic.w	r2, r2, #16
 800367e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d032      	beq.n	800370e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d022      	beq.n	80036fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2205      	movs	r2, #5
 80036b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0201 	bic.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	3301      	adds	r3, #1
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d307      	bcc.n	80036e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f2      	bne.n	80036cc <HAL_DMA_IRQHandler+0x2cc>
 80036e6:	e000      	b.n	80036ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	4798      	blx	r3
 800370a:	e000      	b.n	800370e <HAL_DMA_IRQHandler+0x30e>
        return;
 800370c:	bf00      	nop
    }
  }
}
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
 8003720:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003730:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b40      	cmp	r3, #64	@ 0x40
 8003740:	d108      	bne.n	8003754 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003752:	e007      	b.n	8003764 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	60da      	str	r2, [r3, #12]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	3b10      	subs	r3, #16
 8003780:	4a14      	ldr	r2, [pc, #80]	@ (80037d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003782:	fba2 2303 	umull	r2, r3, r2, r3
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800378a:	4a13      	ldr	r2, [pc, #76]	@ (80037d8 <DMA_CalcBaseAndBitshift+0x68>)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4413      	add	r3, r2
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b03      	cmp	r3, #3
 800379c:	d909      	bls.n	80037b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037a6:	f023 0303 	bic.w	r3, r3, #3
 80037aa:	1d1a      	adds	r2, r3, #4
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80037b0:	e007      	b.n	80037c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037ba:	f023 0303 	bic.w	r3, r3, #3
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	aaaaaaab 	.word	0xaaaaaaab
 80037d8:	0800e000 	.word	0x0800e000

080037dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037e4:	2300      	movs	r3, #0
 80037e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d11f      	bne.n	8003836 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d856      	bhi.n	80038aa <DMA_CheckFifoParam+0xce>
 80037fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003804 <DMA_CheckFifoParam+0x28>)
 80037fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003802:	bf00      	nop
 8003804:	08003815 	.word	0x08003815
 8003808:	08003827 	.word	0x08003827
 800380c:	08003815 	.word	0x08003815
 8003810:	080038ab 	.word	0x080038ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d046      	beq.n	80038ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003824:	e043      	b.n	80038ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800382e:	d140      	bne.n	80038b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003834:	e03d      	b.n	80038b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800383e:	d121      	bne.n	8003884 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2b03      	cmp	r3, #3
 8003844:	d837      	bhi.n	80038b6 <DMA_CheckFifoParam+0xda>
 8003846:	a201      	add	r2, pc, #4	@ (adr r2, 800384c <DMA_CheckFifoParam+0x70>)
 8003848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384c:	0800385d 	.word	0x0800385d
 8003850:	08003863 	.word	0x08003863
 8003854:	0800385d 	.word	0x0800385d
 8003858:	08003875 	.word	0x08003875
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	73fb      	strb	r3, [r7, #15]
      break;
 8003860:	e030      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003866:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d025      	beq.n	80038ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003872:	e022      	b.n	80038ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003878:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800387c:	d11f      	bne.n	80038be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003882:	e01c      	b.n	80038be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d903      	bls.n	8003892 <DMA_CheckFifoParam+0xb6>
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2b03      	cmp	r3, #3
 800388e:	d003      	beq.n	8003898 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003890:	e018      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	73fb      	strb	r3, [r7, #15]
      break;
 8003896:	e015      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00e      	beq.n	80038c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]
      break;
 80038a8:	e00b      	b.n	80038c2 <DMA_CheckFifoParam+0xe6>
      break;
 80038aa:	bf00      	nop
 80038ac:	e00a      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;
 80038ae:	bf00      	nop
 80038b0:	e008      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;
 80038b2:	bf00      	nop
 80038b4:	e006      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;
 80038b6:	bf00      	nop
 80038b8:	e004      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;
 80038ba:	bf00      	nop
 80038bc:	e002      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80038be:	bf00      	nop
 80038c0:	e000      	b.n	80038c4 <DMA_CheckFifoParam+0xe8>
      break;
 80038c2:	bf00      	nop
    }
  } 
  
  return status; 
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop

080038d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	@ 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ea:	2300      	movs	r3, #0
 80038ec:	61fb      	str	r3, [r7, #28]
 80038ee:	e159      	b.n	8003ba4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038f0:	2201      	movs	r2, #1
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	4013      	ands	r3, r2
 8003902:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	429a      	cmp	r2, r3
 800390a:	f040 8148 	bne.w	8003b9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d005      	beq.n	8003926 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	2b02      	cmp	r3, #2
 8003924:	d130      	bne.n	8003988 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	2203      	movs	r2, #3
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4313      	orrs	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800395c:	2201      	movs	r2, #1
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4013      	ands	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 0201 	and.w	r2, r3, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	4313      	orrs	r3, r2
 8003980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	2b03      	cmp	r3, #3
 8003992:	d017      	beq.n	80039c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d123      	bne.n	8003a18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	08da      	lsrs	r2, r3, #3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3208      	adds	r2, #8
 80039d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	220f      	movs	r2, #15
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	08da      	lsrs	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3208      	adds	r2, #8
 8003a12:	69b9      	ldr	r1, [r7, #24]
 8003a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 0203 	and.w	r2, r3, #3
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80a2 	beq.w	8003b9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
 8003a5e:	4b57      	ldr	r3, [pc, #348]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a62:	4a56      	ldr	r2, [pc, #344]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a6a:	4b54      	ldr	r3, [pc, #336]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a76:	4a52      	ldr	r2, [pc, #328]	@ (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	089b      	lsrs	r3, r3, #2
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	220f      	movs	r2, #15
 8003a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4013      	ands	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a49      	ldr	r2, [pc, #292]	@ (8003bc4 <HAL_GPIO_Init+0x2f0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d019      	beq.n	8003ad6 <HAL_GPIO_Init+0x202>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a48      	ldr	r2, [pc, #288]	@ (8003bc8 <HAL_GPIO_Init+0x2f4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d013      	beq.n	8003ad2 <HAL_GPIO_Init+0x1fe>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a47      	ldr	r2, [pc, #284]	@ (8003bcc <HAL_GPIO_Init+0x2f8>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00d      	beq.n	8003ace <HAL_GPIO_Init+0x1fa>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a46      	ldr	r2, [pc, #280]	@ (8003bd0 <HAL_GPIO_Init+0x2fc>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d007      	beq.n	8003aca <HAL_GPIO_Init+0x1f6>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a45      	ldr	r2, [pc, #276]	@ (8003bd4 <HAL_GPIO_Init+0x300>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d101      	bne.n	8003ac6 <HAL_GPIO_Init+0x1f2>
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e008      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ac6:	2307      	movs	r3, #7
 8003ac8:	e006      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003aca:	2303      	movs	r3, #3
 8003acc:	e004      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e002      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	f002 0203 	and.w	r2, r2, #3
 8003ade:	0092      	lsls	r2, r2, #2
 8003ae0:	4093      	lsls	r3, r2
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ae8:	4935      	ldr	r1, [pc, #212]	@ (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	089b      	lsrs	r3, r3, #2
 8003aee:	3302      	adds	r3, #2
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003af6:	4b38      	ldr	r3, [pc, #224]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b1a:	4a2f      	ldr	r2, [pc, #188]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b20:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b74:	4b18      	ldr	r3, [pc, #96]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b98:	4a0f      	ldr	r2, [pc, #60]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	61fb      	str	r3, [r7, #28]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	f67f aea2 	bls.w	80038f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	3724      	adds	r7, #36	@ 0x24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40013800 	.word	0x40013800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400
 8003bcc:	40020800 	.word	0x40020800
 8003bd0:	40020c00 	.word	0x40020c00
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	40013c00 	.word	0x40013c00

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	807b      	strh	r3, [r7, #2]
 8003be8:	4613      	mov	r3, r2
 8003bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bec:	787b      	ldrb	r3, [r7, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bf8:	e003      	b.n	8003c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bfa:	887b      	ldrh	r3, [r7, #2]
 8003bfc:	041a      	lsls	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	619a      	str	r2, [r3, #24]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b085      	sub	sp, #20
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	460b      	mov	r3, r1
 8003c18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c20:	887a      	ldrh	r2, [r7, #2]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4013      	ands	r3, r2
 8003c26:	041a      	lsls	r2, r3, #16
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43d9      	mvns	r1, r3
 8003c2c:	887b      	ldrh	r3, [r7, #2]
 8003c2e:	400b      	ands	r3, r1
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	619a      	str	r2, [r3, #24]
}
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e12b      	b.n	8003eae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fe fc6c 	bl	8002548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2224      	movs	r2, #36	@ 0x24
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ca8:	f001 fd8e 	bl	80057c8 <HAL_RCC_GetPCLK1Freq>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4a81      	ldr	r2, [pc, #516]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d807      	bhi.n	8003cc8 <HAL_I2C_Init+0x84>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4a80      	ldr	r2, [pc, #512]	@ (8003ebc <HAL_I2C_Init+0x278>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	bf94      	ite	ls
 8003cc0:	2301      	movls	r3, #1
 8003cc2:	2300      	movhi	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	e006      	b.n	8003cd6 <HAL_I2C_Init+0x92>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a7d      	ldr	r2, [pc, #500]	@ (8003ec0 <HAL_I2C_Init+0x27c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf94      	ite	ls
 8003cd0:	2301      	movls	r3, #1
 8003cd2:	2300      	movhi	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0e7      	b.n	8003eae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a78      	ldr	r2, [pc, #480]	@ (8003ec4 <HAL_I2C_Init+0x280>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	0c9b      	lsrs	r3, r3, #18
 8003ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4a6a      	ldr	r2, [pc, #424]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d802      	bhi.n	8003d18 <HAL_I2C_Init+0xd4>
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	3301      	adds	r3, #1
 8003d16:	e009      	b.n	8003d2c <HAL_I2C_Init+0xe8>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d1e:	fb02 f303 	mul.w	r3, r2, r3
 8003d22:	4a69      	ldr	r2, [pc, #420]	@ (8003ec8 <HAL_I2C_Init+0x284>)
 8003d24:	fba2 2303 	umull	r2, r3, r2, r3
 8003d28:	099b      	lsrs	r3, r3, #6
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	495c      	ldr	r1, [pc, #368]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003d48:	428b      	cmp	r3, r1
 8003d4a:	d819      	bhi.n	8003d80 <HAL_I2C_Init+0x13c>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	1e59      	subs	r1, r3, #1
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d5a:	1c59      	adds	r1, r3, #1
 8003d5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d60:	400b      	ands	r3, r1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_I2C_Init+0x138>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1e59      	subs	r1, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d74:	3301      	adds	r3, #1
 8003d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7a:	e051      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	e04f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d111      	bne.n	8003dac <HAL_I2C_Init+0x168>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	1e58      	subs	r0, r3, #1
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6859      	ldr	r1, [r3, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	440b      	add	r3, r1
 8003d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bf0c      	ite	eq
 8003da4:	2301      	moveq	r3, #1
 8003da6:	2300      	movne	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e012      	b.n	8003dd2 <HAL_I2C_Init+0x18e>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1e58      	subs	r0, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	0099      	lsls	r1, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Init+0x196>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e022      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10e      	bne.n	8003e00 <HAL_I2C_Init+0x1bc>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	1e58      	subs	r0, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6859      	ldr	r1, [r3, #4]
 8003dea:	460b      	mov	r3, r1
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	440b      	add	r3, r1
 8003df0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df4:	3301      	adds	r3, #1
 8003df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dfe:	e00f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1e58      	subs	r0, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6859      	ldr	r1, [r3, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	0099      	lsls	r1, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	6809      	ldr	r1, [r1, #0]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	69da      	ldr	r2, [r3, #28]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6911      	ldr	r1, [r2, #16]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68d2      	ldr	r2, [r2, #12]
 8003e5a:	4311      	orrs	r1, r2
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	430b      	orrs	r3, r1
 8003e62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	000186a0 	.word	0x000186a0
 8003ebc:	001e847f 	.word	0x001e847f
 8003ec0:	003d08ff 	.word	0x003d08ff
 8003ec4:	431bde83 	.word	0x431bde83
 8003ec8:	10624dd3 	.word	0x10624dd3

08003ecc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	4608      	mov	r0, r1
 8003ed6:	4611      	mov	r1, r2
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4603      	mov	r3, r0
 8003edc:	817b      	strh	r3, [r7, #10]
 8003ede:	460b      	mov	r3, r1
 8003ee0:	813b      	strh	r3, [r7, #8]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ee6:	f7fe ffb1 	bl	8002e4c <HAL_GetTick>
 8003eea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b20      	cmp	r3, #32
 8003ef6:	f040 80d9 	bne.w	80040ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	2319      	movs	r3, #25
 8003f00:	2201      	movs	r2, #1
 8003f02:	496d      	ldr	r1, [pc, #436]	@ (80040b8 <HAL_I2C_Mem_Write+0x1ec>)
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f000 fdb9 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f10:	2302      	movs	r3, #2
 8003f12:	e0cc      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_I2C_Mem_Write+0x56>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e0c5      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d007      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0201 	orr.w	r2, r2, #1
 8003f46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2221      	movs	r2, #33	@ 0x21
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2240      	movs	r2, #64	@ 0x40
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a3a      	ldr	r2, [r7, #32]
 8003f72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4a4d      	ldr	r2, [pc, #308]	@ (80040bc <HAL_I2C_Mem_Write+0x1f0>)
 8003f88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f8a:	88f8      	ldrh	r0, [r7, #6]
 8003f8c:	893a      	ldrh	r2, [r7, #8]
 8003f8e:	8979      	ldrh	r1, [r7, #10]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	9301      	str	r3, [sp, #4]
 8003f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	4603      	mov	r3, r0
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fbf0 	bl	8004780 <I2C_RequestMemoryWrite>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d052      	beq.n	800404c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e081      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 fe7e 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00d      	beq.n	8003fd6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d107      	bne.n	8003fd2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e06b      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	781a      	ldrb	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b04      	cmp	r3, #4
 8004012:	d11b      	bne.n	800404c <HAL_I2C_Mem_Write+0x180>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d017      	beq.n	800404c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1aa      	bne.n	8003faa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 fe71 	bl	8004d40 <I2C_WaitOnBTFFlagUntilTimeout>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00d      	beq.n	8004080 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	2b04      	cmp	r3, #4
 800406a:	d107      	bne.n	800407c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800407a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e016      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	e000      	b.n	80040ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040ac:	2302      	movs	r3, #2
  }
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3718      	adds	r7, #24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	00100002 	.word	0x00100002
 80040bc:	ffff0000 	.word	0xffff0000

080040c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08c      	sub	sp, #48	@ 0x30
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	4608      	mov	r0, r1
 80040ca:	4611      	mov	r1, r2
 80040cc:	461a      	mov	r2, r3
 80040ce:	4603      	mov	r3, r0
 80040d0:	817b      	strh	r3, [r7, #10]
 80040d2:	460b      	mov	r3, r1
 80040d4:	813b      	strh	r3, [r7, #8]
 80040d6:	4613      	mov	r3, r2
 80040d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040da:	f7fe feb7 	bl	8002e4c <HAL_GetTick>
 80040de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	f040 8214 	bne.w	8004516 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	2319      	movs	r3, #25
 80040f4:	2201      	movs	r2, #1
 80040f6:	497b      	ldr	r1, [pc, #492]	@ (80042e4 <HAL_I2C_Mem_Read+0x224>)
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 fcbf 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004104:	2302      	movs	r3, #2
 8004106:	e207      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800410e:	2b01      	cmp	r3, #1
 8004110:	d101      	bne.n	8004116 <HAL_I2C_Mem_Read+0x56>
 8004112:	2302      	movs	r3, #2
 8004114:	e200      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b01      	cmp	r3, #1
 800412a:	d007      	beq.n	800413c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800414a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2222      	movs	r2, #34	@ 0x22
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2240      	movs	r2, #64	@ 0x40
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004166:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800416c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4a5b      	ldr	r2, [pc, #364]	@ (80042e8 <HAL_I2C_Mem_Read+0x228>)
 800417c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800417e:	88f8      	ldrh	r0, [r7, #6]
 8004180:	893a      	ldrh	r2, [r7, #8]
 8004182:	8979      	ldrh	r1, [r7, #10]
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	9301      	str	r3, [sp, #4]
 8004188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	4603      	mov	r3, r0
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 fb8c 	bl	80048ac <I2C_RequestMemoryRead>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e1bc      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d113      	bne.n	80041ce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041a6:	2300      	movs	r3, #0
 80041a8:	623b      	str	r3, [r7, #32]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	623b      	str	r3, [r7, #32]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	623b      	str	r3, [r7, #32]
 80041ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	e190      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d11b      	bne.n	800420e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e6:	2300      	movs	r3, #0
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	61fb      	str	r3, [r7, #28]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	61fb      	str	r3, [r7, #28]
 80041fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	e170      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	2b02      	cmp	r3, #2
 8004214:	d11b      	bne.n	800424e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004224:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004234:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004236:	2300      	movs	r3, #0
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	61bb      	str	r3, [r7, #24]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	61bb      	str	r3, [r7, #24]
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	e150      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	617b      	str	r3, [r7, #20]
 8004262:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004264:	e144      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426a:	2b03      	cmp	r3, #3
 800426c:	f200 80f1 	bhi.w	8004452 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004274:	2b01      	cmp	r3, #1
 8004276:	d123      	bne.n	80042c0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 fda7 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e145      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042be:	e117      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d14e      	bne.n	8004366 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	9300      	str	r3, [sp, #0]
 80042cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ce:	2200      	movs	r2, #0
 80042d0:	4906      	ldr	r1, [pc, #24]	@ (80042ec <HAL_I2C_Mem_Read+0x22c>)
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 fbd2 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d008      	beq.n	80042f0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e11a      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
 80042e2:	bf00      	nop
 80042e4:	00100002 	.word	0x00100002
 80042e8:	ffff0000 	.word	0xffff0000
 80042ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	691a      	ldr	r2, [r3, #16]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431c:	3b01      	subs	r3, #1
 800431e:	b29a      	uxth	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004328:	b29b      	uxth	r3, r3
 800432a:	3b01      	subs	r3, #1
 800432c:	b29a      	uxth	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434e:	3b01      	subs	r3, #1
 8004350:	b29a      	uxth	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004364:	e0c4      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436c:	2200      	movs	r2, #0
 800436e:	496c      	ldr	r1, [pc, #432]	@ (8004520 <HAL_I2C_Mem_Read+0x460>)
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fb83 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0cb      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800438e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c8:	2200      	movs	r2, #0
 80043ca:	4955      	ldr	r1, [pc, #340]	@ (8004520 <HAL_I2C_Mem_Read+0x460>)
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fb55 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e09d      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004450:	e04e      	b.n	80044f0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004454:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fcba 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e058      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d124      	bne.n	80044f0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d107      	bne.n	80044be <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044bc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f47f aeb6 	bne.w	8004266 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e000      	b.n	8004518 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004516:	2302      	movs	r3, #2
  }
}
 8004518:	4618      	mov	r0, r3
 800451a:	3728      	adds	r7, #40	@ 0x28
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	00010004 	.word	0x00010004

08004524 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b08a      	sub	sp, #40	@ 0x28
 8004528:	af02      	add	r7, sp, #8
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	607a      	str	r2, [r7, #4]
 800452e:	603b      	str	r3, [r7, #0]
 8004530:	460b      	mov	r3, r1
 8004532:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004534:	f7fe fc8a 	bl	8002e4c <HAL_GetTick>
 8004538:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800453a:	2300      	movs	r3, #0
 800453c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b20      	cmp	r3, #32
 8004548:	f040 8111 	bne.w	800476e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	2319      	movs	r3, #25
 8004552:	2201      	movs	r2, #1
 8004554:	4988      	ldr	r1, [pc, #544]	@ (8004778 <HAL_I2C_IsDeviceReady+0x254>)
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 fa90 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004562:	2302      	movs	r3, #2
 8004564:	e104      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_I2C_IsDeviceReady+0x50>
 8004570:	2302      	movs	r3, #2
 8004572:	e0fd      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b01      	cmp	r3, #1
 8004588:	d007      	beq.n	800459a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f042 0201 	orr.w	r2, r2, #1
 8004598:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2224      	movs	r2, #36	@ 0x24
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a70      	ldr	r2, [pc, #448]	@ (800477c <HAL_I2C_IsDeviceReady+0x258>)
 80045bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045cc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fa4e 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00d      	beq.n	8004602 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045f4:	d103      	bne.n	80045fe <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045fc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e0b6      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004602:	897b      	ldrh	r3, [r7, #10]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	461a      	mov	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004610:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004612:	f7fe fc1b 	bl	8002e4c <HAL_GetTick>
 8004616:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b02      	cmp	r3, #2
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463c:	bf0c      	ite	eq
 800463e:	2301      	moveq	r3, #1
 8004640:	2300      	movne	r3, #0
 8004642:	b2db      	uxtb	r3, r3
 8004644:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004646:	e025      	b.n	8004694 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004648:	f7fe fc00 	bl	8002e4c <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d302      	bcc.n	800465e <HAL_I2C_IsDeviceReady+0x13a>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d103      	bne.n	8004666 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	22a0      	movs	r2, #160	@ 0xa0
 8004662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b02      	cmp	r3, #2
 8004672:	bf0c      	ite	eq
 8004674:	2301      	moveq	r3, #1
 8004676:	2300      	movne	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468a:	bf0c      	ite	eq
 800468c:	2301      	moveq	r3, #1
 800468e:	2300      	movne	r3, #0
 8004690:	b2db      	uxtb	r3, r3
 8004692:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2ba0      	cmp	r3, #160	@ 0xa0
 800469e:	d005      	beq.n	80046ac <HAL_I2C_IsDeviceReady+0x188>
 80046a0:	7dfb      	ldrb	r3, [r7, #23]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d102      	bne.n	80046ac <HAL_I2C_IsDeviceReady+0x188>
 80046a6:	7dbb      	ldrb	r3, [r7, #22]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0cd      	beq.n	8004648 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d129      	bne.n	8004716 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d2:	2300      	movs	r3, #0
 80046d4:	613b      	str	r3, [r7, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	613b      	str	r3, [r7, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	2319      	movs	r3, #25
 80046ee:	2201      	movs	r2, #1
 80046f0:	4921      	ldr	r1, [pc, #132]	@ (8004778 <HAL_I2C_IsDeviceReady+0x254>)
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f9c2 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e036      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	e02c      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004724:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800472e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	2319      	movs	r3, #25
 8004736:	2201      	movs	r2, #1
 8004738:	490f      	ldr	r1, [pc, #60]	@ (8004778 <HAL_I2C_IsDeviceReady+0x254>)
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 f99e 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e012      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	3301      	adds	r3, #1
 800474e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	429a      	cmp	r2, r3
 8004756:	f4ff af32 	bcc.w	80045be <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2220      	movs	r2, #32
 800475e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3720      	adds	r7, #32
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	00100002 	.word	0x00100002
 800477c:	ffff0000 	.word	0xffff0000

08004780 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af02      	add	r7, sp, #8
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	4608      	mov	r0, r1
 800478a:	4611      	mov	r1, r2
 800478c:	461a      	mov	r2, r3
 800478e:	4603      	mov	r3, r0
 8004790:	817b      	strh	r3, [r7, #10]
 8004792:	460b      	mov	r3, r1
 8004794:	813b      	strh	r3, [r7, #8]
 8004796:	4613      	mov	r3, r2
 8004798:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f960 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00d      	beq.n	80047de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047d0:	d103      	bne.n	80047da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e05f      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047de:	897b      	ldrh	r3, [r7, #10]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	461a      	mov	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	6a3a      	ldr	r2, [r7, #32]
 80047f2:	492d      	ldr	r1, [pc, #180]	@ (80048a8 <I2C_RequestMemoryWrite+0x128>)
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f9bb 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e04c      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004804:	2300      	movs	r3, #0
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	617b      	str	r3, [r7, #20]
 8004818:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800481c:	6a39      	ldr	r1, [r7, #32]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fa46 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00d      	beq.n	8004846 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482e:	2b04      	cmp	r3, #4
 8004830:	d107      	bne.n	8004842 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004840:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e02b      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004846:	88fb      	ldrh	r3, [r7, #6]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d105      	bne.n	8004858 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800484c:	893b      	ldrh	r3, [r7, #8]
 800484e:	b2da      	uxtb	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	611a      	str	r2, [r3, #16]
 8004856:	e021      	b.n	800489c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004858:	893b      	ldrh	r3, [r7, #8]
 800485a:	0a1b      	lsrs	r3, r3, #8
 800485c:	b29b      	uxth	r3, r3
 800485e:	b2da      	uxtb	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004868:	6a39      	ldr	r1, [r7, #32]
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 fa20 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00d      	beq.n	8004892 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	2b04      	cmp	r3, #4
 800487c:	d107      	bne.n	800488e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800488c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e005      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004892:	893b      	ldrh	r3, [r7, #8]
 8004894:	b2da      	uxtb	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	00010002 	.word	0x00010002

080048ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b088      	sub	sp, #32
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	4608      	mov	r0, r1
 80048b6:	4611      	mov	r1, r2
 80048b8:	461a      	mov	r2, r3
 80048ba:	4603      	mov	r3, r0
 80048bc:	817b      	strh	r3, [r7, #10]
 80048be:	460b      	mov	r3, r1
 80048c0:	813b      	strh	r3, [r7, #8]
 80048c2:	4613      	mov	r3, r2
 80048c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f8c2 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800490c:	d103      	bne.n	8004916 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004914:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e0aa      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800491a:	897b      	ldrh	r3, [r7, #10]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	461a      	mov	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800492a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492c:	6a3a      	ldr	r2, [r7, #32]
 800492e:	4952      	ldr	r1, [pc, #328]	@ (8004a78 <I2C_RequestMemoryRead+0x1cc>)
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 f91d 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e097      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004958:	6a39      	ldr	r1, [r7, #32]
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 f9a8 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00d      	beq.n	8004982 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	2b04      	cmp	r3, #4
 800496c:	d107      	bne.n	800497e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e076      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004982:	88fb      	ldrh	r3, [r7, #6]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d105      	bne.n	8004994 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004988:	893b      	ldrh	r3, [r7, #8]
 800498a:	b2da      	uxtb	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	611a      	str	r2, [r3, #16]
 8004992:	e021      	b.n	80049d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004994:	893b      	ldrh	r3, [r7, #8]
 8004996:	0a1b      	lsrs	r3, r3, #8
 8004998:	b29b      	uxth	r3, r3
 800499a:	b2da      	uxtb	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a4:	6a39      	ldr	r1, [r7, #32]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 f982 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00d      	beq.n	80049ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d107      	bne.n	80049ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e050      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ce:	893b      	ldrh	r3, [r7, #8]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049da:	6a39      	ldr	r1, [r7, #32]
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 f967 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00d      	beq.n	8004a04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d107      	bne.n	8004a00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e035      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f82b 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a3a:	d103      	bne.n	8004a44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e013      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a48:	897b      	ldrh	r3, [r7, #10]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	6a3a      	ldr	r2, [r7, #32]
 8004a5c:	4906      	ldr	r1, [pc, #24]	@ (8004a78 <I2C_RequestMemoryRead+0x1cc>)
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f886 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3718      	adds	r7, #24
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	00010002 	.word	0x00010002

08004a7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	603b      	str	r3, [r7, #0]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a8c:	e048      	b.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a94:	d044      	beq.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a96:	f7fe f9d9 	bl	8002e4c <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d302      	bcc.n	8004aac <I2C_WaitOnFlagUntilTimeout+0x30>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d139      	bne.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d10d      	bne.n	8004ad2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	43da      	mvns	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	e00c      	b.n	8004aec <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	43da      	mvns	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	4013      	ands	r3, r2
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	79fb      	ldrb	r3, [r7, #7]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d116      	bne.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0c:	f043 0220 	orr.w	r2, r3, #32
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e023      	b.n	8004b68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d10d      	bne.n	8004b46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	43da      	mvns	r2, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	4013      	ands	r3, r2
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	bf0c      	ite	eq
 8004b3c:	2301      	moveq	r3, #1
 8004b3e:	2300      	movne	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	461a      	mov	r2, r3
 8004b44:	e00c      	b.n	8004b60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	43da      	mvns	r2, r3
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	4013      	ands	r3, r2
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	bf0c      	ite	eq
 8004b58:	2301      	moveq	r3, #1
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	461a      	mov	r2, r3
 8004b60:	79fb      	ldrb	r3, [r7, #7]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d093      	beq.n	8004a8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b7e:	e071      	b.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8e:	d123      	bne.n	8004bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ba8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	f043 0204 	orr.w	r2, r3, #4
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e067      	b.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bde:	d041      	beq.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be0:	f7fe f934 	bl	8002e4c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d302      	bcc.n	8004bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d136      	bne.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	0c1b      	lsrs	r3, r3, #16
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d10c      	bne.n	8004c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	43da      	mvns	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e00b      	b.n	8004c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	43da      	mvns	r2, r3
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	4013      	ands	r3, r2
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bf14      	ite	ne
 8004c2c:	2301      	movne	r3, #1
 8004c2e:	2300      	moveq	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d016      	beq.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c50:	f043 0220 	orr.w	r2, r3, #32
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e021      	b.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d10c      	bne.n	8004c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	43da      	mvns	r2, r3
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bf14      	ite	ne
 8004c80:	2301      	movne	r3, #1
 8004c82:	2300      	moveq	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e00b      	b.n	8004ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	43da      	mvns	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf14      	ite	ne
 8004c9a:	2301      	movne	r3, #1
 8004c9c:	2300      	moveq	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f47f af6d 	bne.w	8004b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cbc:	e034      	b.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f8e3 	bl	8004e8a <I2C_IsAcknowledgeFailed>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e034      	b.n	8004d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d028      	beq.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd6:	f7fe f8b9 	bl	8002e4c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d302      	bcc.n	8004cec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d11d      	bne.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf6:	2b80      	cmp	r3, #128	@ 0x80
 8004cf8:	d016      	beq.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e007      	b.n	8004d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d32:	2b80      	cmp	r3, #128	@ 0x80
 8004d34:	d1c3      	bne.n	8004cbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d4c:	e034      	b.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 f89b 	bl	8004e8a <I2C_IsAcknowledgeFailed>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e034      	b.n	8004dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d028      	beq.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d66:	f7fe f871 	bl	8002e4c <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d302      	bcc.n	8004d7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d11d      	bne.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d016      	beq.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	f043 0220 	orr.w	r2, r3, #32
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e007      	b.n	8004dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	f003 0304 	and.w	r3, r3, #4
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	d1c3      	bne.n	8004d4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ddc:	e049      	b.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b10      	cmp	r3, #16
 8004dea:	d119      	bne.n	8004e20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0210 	mvn.w	r2, #16
 8004df4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e030      	b.n	8004e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e20:	f7fe f814 	bl	8002e4c <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d302      	bcc.n	8004e36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11d      	bne.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e40:	2b40      	cmp	r3, #64	@ 0x40
 8004e42:	d016      	beq.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	f043 0220 	orr.w	r2, r3, #32
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e007      	b.n	8004e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7c:	2b40      	cmp	r3, #64	@ 0x40
 8004e7e:	d1ae      	bne.n	8004dde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea0:	d11b      	bne.n	8004eda <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eaa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec6:	f043 0204 	orr.w	r2, r3, #4
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e267      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d075      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f06:	4b88      	ldr	r3, [pc, #544]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 030c 	and.w	r3, r3, #12
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	d00c      	beq.n	8004f2c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f12:	4b85      	ldr	r3, [pc, #532]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d112      	bne.n	8004f44 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f1e:	4b82      	ldr	r3, [pc, #520]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f2a:	d10b      	bne.n	8004f44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d05b      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x108>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d157      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e242      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f4c:	d106      	bne.n	8004f5c <HAL_RCC_OscConfig+0x74>
 8004f4e:	4b76      	ldr	r3, [pc, #472]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a75      	ldr	r2, [pc, #468]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	e01d      	b.n	8004f98 <HAL_RCC_OscConfig+0xb0>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x98>
 8004f66:	4b70      	ldr	r3, [pc, #448]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a6f      	ldr	r2, [pc, #444]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	4b6d      	ldr	r3, [pc, #436]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a6c      	ldr	r2, [pc, #432]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e00b      	b.n	8004f98 <HAL_RCC_OscConfig+0xb0>
 8004f80:	4b69      	ldr	r3, [pc, #420]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a68      	ldr	r2, [pc, #416]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	4b66      	ldr	r3, [pc, #408]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a65      	ldr	r2, [pc, #404]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d013      	beq.n	8004fc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa0:	f7fd ff54 	bl	8002e4c <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fa8:	f7fd ff50 	bl	8002e4c <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	@ 0x64
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e207      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fba:	4b5b      	ldr	r3, [pc, #364]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xc0>
 8004fc6:	e014      	b.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc8:	f7fd ff40 	bl	8002e4c <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd0:	f7fd ff3c 	bl	8002e4c <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b64      	cmp	r3, #100	@ 0x64
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e1f3      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fe2:	4b51      	ldr	r3, [pc, #324]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0xe8>
 8004fee:	e000      	b.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d063      	beq.n	80050c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 030c 	and.w	r3, r3, #12
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800500a:	4b47      	ldr	r3, [pc, #284]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005012:	2b08      	cmp	r3, #8
 8005014:	d11c      	bne.n	8005050 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005016:	4b44      	ldr	r3, [pc, #272]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d116      	bne.n	8005050 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005022:	4b41      	ldr	r3, [pc, #260]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_RCC_OscConfig+0x152>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d001      	beq.n	800503a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e1c7      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503a:	4b3b      	ldr	r3, [pc, #236]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4937      	ldr	r1, [pc, #220]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800504e:	e03a      	b.n	80050c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d020      	beq.n	800509a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005058:	4b34      	ldr	r3, [pc, #208]	@ (800512c <HAL_RCC_OscConfig+0x244>)
 800505a:	2201      	movs	r2, #1
 800505c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800505e:	f7fd fef5 	bl	8002e4c <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005066:	f7fd fef1 	bl	8002e4c <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b02      	cmp	r3, #2
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e1a8      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005078:	4b2b      	ldr	r3, [pc, #172]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0f0      	beq.n	8005066 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005084:	4b28      	ldr	r3, [pc, #160]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4925      	ldr	r1, [pc, #148]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]
 8005098:	e015      	b.n	80050c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800509a:	4b24      	ldr	r3, [pc, #144]	@ (800512c <HAL_RCC_OscConfig+0x244>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fd fed4 	bl	8002e4c <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fd fed0 	bl	8002e4c <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e187      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d036      	beq.n	8005140 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d016      	beq.n	8005108 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050da:	4b15      	ldr	r3, [pc, #84]	@ (8005130 <HAL_RCC_OscConfig+0x248>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e0:	f7fd feb4 	bl	8002e4c <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e8:	f7fd feb0 	bl	8002e4c <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e167      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 80050fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0x200>
 8005106:	e01b      	b.n	8005140 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005108:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <HAL_RCC_OscConfig+0x248>)
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510e:	f7fd fe9d 	bl	8002e4c <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005114:	e00e      	b.n	8005134 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005116:	f7fd fe99 	bl	8002e4c <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d907      	bls.n	8005134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e150      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
 8005128:	40023800 	.word	0x40023800
 800512c:	42470000 	.word	0x42470000
 8005130:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005134:	4b88      	ldr	r3, [pc, #544]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1ea      	bne.n	8005116 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 8097 	beq.w	800527c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800514e:	2300      	movs	r3, #0
 8005150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005152:	4b81      	ldr	r3, [pc, #516]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10f      	bne.n	800517e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	4b7d      	ldr	r3, [pc, #500]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	4a7c      	ldr	r2, [pc, #496]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800516c:	6413      	str	r3, [r2, #64]	@ 0x40
 800516e:	4b7a      	ldr	r3, [pc, #488]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800517a:	2301      	movs	r3, #1
 800517c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800517e:	4b77      	ldr	r3, [pc, #476]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005186:	2b00      	cmp	r3, #0
 8005188:	d118      	bne.n	80051bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800518a:	4b74      	ldr	r3, [pc, #464]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a73      	ldr	r2, [pc, #460]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 8005190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005196:	f7fd fe59 	bl	8002e4c <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519e:	f7fd fe55 	bl	8002e4c <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e10c      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	4b6a      	ldr	r3, [pc, #424]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d106      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2ea>
 80051c4:	4b64      	ldr	r3, [pc, #400]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c8:	4a63      	ldr	r2, [pc, #396]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051ca:	f043 0301 	orr.w	r3, r3, #1
 80051ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80051d0:	e01c      	b.n	800520c <HAL_RCC_OscConfig+0x324>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2b05      	cmp	r3, #5
 80051d8:	d10c      	bne.n	80051f4 <HAL_RCC_OscConfig+0x30c>
 80051da:	4b5f      	ldr	r3, [pc, #380]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051de:	4a5e      	ldr	r2, [pc, #376]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051e0:	f043 0304 	orr.w	r3, r3, #4
 80051e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80051e6:	4b5c      	ldr	r3, [pc, #368]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ea:	4a5b      	ldr	r2, [pc, #364]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051ec:	f043 0301 	orr.w	r3, r3, #1
 80051f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f2:	e00b      	b.n	800520c <HAL_RCC_OscConfig+0x324>
 80051f4:	4b58      	ldr	r3, [pc, #352]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f8:	4a57      	ldr	r2, [pc, #348]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005200:	4b55      	ldr	r3, [pc, #340]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005204:	4a54      	ldr	r2, [pc, #336]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005206:	f023 0304 	bic.w	r3, r3, #4
 800520a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d015      	beq.n	8005240 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fd fe1a 	bl	8002e4c <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800521a:	e00a      	b.n	8005232 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800521c:	f7fd fe16 	bl	8002e4c <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800522a:	4293      	cmp	r3, r2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e0cb      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005232:	4b49      	ldr	r3, [pc, #292]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0ee      	beq.n	800521c <HAL_RCC_OscConfig+0x334>
 800523e:	e014      	b.n	800526a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005240:	f7fd fe04 	bl	8002e4c <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005246:	e00a      	b.n	800525e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005248:	f7fd fe00 	bl	8002e4c <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005256:	4293      	cmp	r3, r2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0b5      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800525e:	4b3e      	ldr	r3, [pc, #248]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1ee      	bne.n	8005248 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800526a:	7dfb      	ldrb	r3, [r7, #23]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d105      	bne.n	800527c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005270:	4b39      	ldr	r3, [pc, #228]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005274:	4a38      	ldr	r2, [pc, #224]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800527a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80a1 	beq.w	80053c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005286:	4b34      	ldr	r3, [pc, #208]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b08      	cmp	r3, #8
 8005290:	d05c      	beq.n	800534c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	2b02      	cmp	r3, #2
 8005298:	d141      	bne.n	800531e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529a:	4b31      	ldr	r3, [pc, #196]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a0:	f7fd fdd4 	bl	8002e4c <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a8:	f7fd fdd0 	bl	8002e4c <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e087      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ba:	4b27      	ldr	r3, [pc, #156]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69da      	ldr	r2, [r3, #28]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	019b      	lsls	r3, r3, #6
 80052d6:	431a      	orrs	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052dc:	085b      	lsrs	r3, r3, #1
 80052de:	3b01      	subs	r3, #1
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e8:	061b      	lsls	r3, r3, #24
 80052ea:	491b      	ldr	r1, [pc, #108]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f6:	f7fd fda9 	bl	8002e4c <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fe:	f7fd fda5 	bl	8002e4c <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e05c      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005310:	4b11      	ldr	r3, [pc, #68]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x416>
 800531c:	e054      	b.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800531e:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005324:	f7fd fd92 	bl	8002e4c <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fd fd8e 	bl	8002e4c <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e045      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533e:	4b06      	ldr	r3, [pc, #24]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x444>
 800534a:	e03d      	b.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d107      	bne.n	8005364 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e038      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
 8005358:	40023800 	.word	0x40023800
 800535c:	40007000 	.word	0x40007000
 8005360:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005364:	4b1b      	ldr	r3, [pc, #108]	@ (80053d4 <HAL_RCC_OscConfig+0x4ec>)
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d028      	beq.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800537c:	429a      	cmp	r2, r3
 800537e:	d121      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d11a      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005394:	4013      	ands	r3, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800539a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800539c:	4293      	cmp	r3, r2
 800539e:	d111      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	085b      	lsrs	r3, r3, #1
 80053ac:	3b01      	subs	r3, #1
 80053ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d107      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d001      	beq.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3718      	adds	r7, #24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800

080053d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0cc      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053ec:	4b68      	ldr	r3, [pc, #416]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d90c      	bls.n	8005414 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053fa:	4b65      	ldr	r3, [pc, #404]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005402:	4b63      	ldr	r3, [pc, #396]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0b8      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d020      	beq.n	8005462 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800542c:	4b59      	ldr	r3, [pc, #356]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	4a58      	ldr	r2, [pc, #352]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005432:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005436:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005444:	4b53      	ldr	r3, [pc, #332]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	4a52      	ldr	r2, [pc, #328]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800544e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005450:	4b50      	ldr	r3, [pc, #320]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	494d      	ldr	r1, [pc, #308]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	4313      	orrs	r3, r2
 8005460:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d044      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d107      	bne.n	8005486 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005476:	4b47      	ldr	r3, [pc, #284]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d119      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e07f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b02      	cmp	r3, #2
 800548c:	d003      	beq.n	8005496 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005492:	2b03      	cmp	r3, #3
 8005494:	d107      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005496:	4b3f      	ldr	r3, [pc, #252]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e06f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e067      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054b6:	4b37      	ldr	r3, [pc, #220]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f023 0203 	bic.w	r2, r3, #3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	4934      	ldr	r1, [pc, #208]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054c8:	f7fd fcc0 	bl	8002e4c <HAL_GetTick>
 80054cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ce:	e00a      	b.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054d0:	f7fd fcbc 	bl	8002e4c <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054de:	4293      	cmp	r3, r2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e04f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f003 020c 	and.w	r2, r3, #12
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d1eb      	bne.n	80054d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054f8:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	429a      	cmp	r2, r3
 8005504:	d20c      	bcs.n	8005520 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005506:	4b22      	ldr	r3, [pc, #136]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800550e:	4b20      	ldr	r3, [pc, #128]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d001      	beq.n	8005520 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e032      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	d008      	beq.n	800553e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800552c:	4b19      	ldr	r3, [pc, #100]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	4916      	ldr	r1, [pc, #88]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800553a:	4313      	orrs	r3, r2
 800553c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800554a:	4b12      	ldr	r3, [pc, #72]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	490e      	ldr	r1, [pc, #56]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800555a:	4313      	orrs	r3, r2
 800555c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800555e:	f000 f821 	bl	80055a4 <HAL_RCC_GetSysClockFreq>
 8005562:	4602      	mov	r2, r0
 8005564:	4b0b      	ldr	r3, [pc, #44]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	091b      	lsrs	r3, r3, #4
 800556a:	f003 030f 	and.w	r3, r3, #15
 800556e:	490a      	ldr	r1, [pc, #40]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005570:	5ccb      	ldrb	r3, [r1, r3]
 8005572:	fa22 f303 	lsr.w	r3, r2, r3
 8005576:	4a09      	ldr	r2, [pc, #36]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800557a:	4b09      	ldr	r3, [pc, #36]	@ (80055a0 <HAL_RCC_ClockConfig+0x1c8>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fd fc20 	bl	8002dc4 <HAL_InitTick>

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40023c00 	.word	0x40023c00
 8005594:	40023800 	.word	0x40023800
 8005598:	0800dfe8 	.word	0x0800dfe8
 800559c:	20000000 	.word	0x20000000
 80055a0:	20000004 	.word	0x20000004

080055a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055a8:	b094      	sub	sp, #80	@ 0x50
 80055aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055bc:	4b79      	ldr	r3, [pc, #484]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 030c 	and.w	r3, r3, #12
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d00d      	beq.n	80055e4 <HAL_RCC_GetSysClockFreq+0x40>
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	f200 80e1 	bhi.w	8005790 <HAL_RCC_GetSysClockFreq+0x1ec>
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d002      	beq.n	80055d8 <HAL_RCC_GetSysClockFreq+0x34>
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d003      	beq.n	80055de <HAL_RCC_GetSysClockFreq+0x3a>
 80055d6:	e0db      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055d8:	4b73      	ldr	r3, [pc, #460]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80055da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055dc:	e0db      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055de:	4b73      	ldr	r3, [pc, #460]	@ (80057ac <HAL_RCC_GetSysClockFreq+0x208>)
 80055e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055e2:	e0d8      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055e4:	4b6f      	ldr	r3, [pc, #444]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055ee:	4b6d      	ldr	r3, [pc, #436]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d063      	beq.n	80056c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055fa:	4b6a      	ldr	r3, [pc, #424]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	099b      	lsrs	r3, r3, #6
 8005600:	2200      	movs	r2, #0
 8005602:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005604:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800560c:	633b      	str	r3, [r7, #48]	@ 0x30
 800560e:	2300      	movs	r3, #0
 8005610:	637b      	str	r3, [r7, #52]	@ 0x34
 8005612:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005616:	4622      	mov	r2, r4
 8005618:	462b      	mov	r3, r5
 800561a:	f04f 0000 	mov.w	r0, #0
 800561e:	f04f 0100 	mov.w	r1, #0
 8005622:	0159      	lsls	r1, r3, #5
 8005624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005628:	0150      	lsls	r0, r2, #5
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4621      	mov	r1, r4
 8005630:	1a51      	subs	r1, r2, r1
 8005632:	6139      	str	r1, [r7, #16]
 8005634:	4629      	mov	r1, r5
 8005636:	eb63 0301 	sbc.w	r3, r3, r1
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005648:	4659      	mov	r1, fp
 800564a:	018b      	lsls	r3, r1, #6
 800564c:	4651      	mov	r1, sl
 800564e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005652:	4651      	mov	r1, sl
 8005654:	018a      	lsls	r2, r1, #6
 8005656:	4651      	mov	r1, sl
 8005658:	ebb2 0801 	subs.w	r8, r2, r1
 800565c:	4659      	mov	r1, fp
 800565e:	eb63 0901 	sbc.w	r9, r3, r1
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800566e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005676:	4690      	mov	r8, r2
 8005678:	4699      	mov	r9, r3
 800567a:	4623      	mov	r3, r4
 800567c:	eb18 0303 	adds.w	r3, r8, r3
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	462b      	mov	r3, r5
 8005684:	eb49 0303 	adc.w	r3, r9, r3
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005696:	4629      	mov	r1, r5
 8005698:	024b      	lsls	r3, r1, #9
 800569a:	4621      	mov	r1, r4
 800569c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80056a0:	4621      	mov	r1, r4
 80056a2:	024a      	lsls	r2, r1, #9
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056aa:	2200      	movs	r2, #0
 80056ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056b4:	f7fb faf0 	bl	8000c98 <__aeabi_uldivmod>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4613      	mov	r3, r2
 80056be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056c0:	e058      	b.n	8005774 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056c2:	4b38      	ldr	r3, [pc, #224]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	099b      	lsrs	r3, r3, #6
 80056c8:	2200      	movs	r2, #0
 80056ca:	4618      	mov	r0, r3
 80056cc:	4611      	mov	r1, r2
 80056ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80056d2:	623b      	str	r3, [r7, #32]
 80056d4:	2300      	movs	r3, #0
 80056d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80056d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80056dc:	4642      	mov	r2, r8
 80056de:	464b      	mov	r3, r9
 80056e0:	f04f 0000 	mov.w	r0, #0
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	0159      	lsls	r1, r3, #5
 80056ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056ee:	0150      	lsls	r0, r2, #5
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	4641      	mov	r1, r8
 80056f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80056fa:	4649      	mov	r1, r9
 80056fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005700:	f04f 0200 	mov.w	r2, #0
 8005704:	f04f 0300 	mov.w	r3, #0
 8005708:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800570c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005710:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005714:	ebb2 040a 	subs.w	r4, r2, sl
 8005718:	eb63 050b 	sbc.w	r5, r3, fp
 800571c:	f04f 0200 	mov.w	r2, #0
 8005720:	f04f 0300 	mov.w	r3, #0
 8005724:	00eb      	lsls	r3, r5, #3
 8005726:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800572a:	00e2      	lsls	r2, r4, #3
 800572c:	4614      	mov	r4, r2
 800572e:	461d      	mov	r5, r3
 8005730:	4643      	mov	r3, r8
 8005732:	18e3      	adds	r3, r4, r3
 8005734:	603b      	str	r3, [r7, #0]
 8005736:	464b      	mov	r3, r9
 8005738:	eb45 0303 	adc.w	r3, r5, r3
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	e9d7 4500 	ldrd	r4, r5, [r7]
 800574a:	4629      	mov	r1, r5
 800574c:	028b      	lsls	r3, r1, #10
 800574e:	4621      	mov	r1, r4
 8005750:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005754:	4621      	mov	r1, r4
 8005756:	028a      	lsls	r2, r1, #10
 8005758:	4610      	mov	r0, r2
 800575a:	4619      	mov	r1, r3
 800575c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800575e:	2200      	movs	r2, #0
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	61fa      	str	r2, [r7, #28]
 8005764:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005768:	f7fb fa96 	bl	8000c98 <__aeabi_uldivmod>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	4613      	mov	r3, r2
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005774:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	0c1b      	lsrs	r3, r3, #16
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	3301      	adds	r3, #1
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005784:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005788:	fbb2 f3f3 	udiv	r3, r2, r3
 800578c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800578e:	e002      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005790:	4b05      	ldr	r3, [pc, #20]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005792:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005794:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005798:	4618      	mov	r0, r3
 800579a:	3750      	adds	r7, #80	@ 0x50
 800579c:	46bd      	mov	sp, r7
 800579e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057a2:	bf00      	nop
 80057a4:	40023800 	.word	0x40023800
 80057a8:	00f42400 	.word	0x00f42400
 80057ac:	007a1200 	.word	0x007a1200

080057b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057b4:	4b03      	ldr	r3, [pc, #12]	@ (80057c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80057b6:	681b      	ldr	r3, [r3, #0]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20000000 	.word	0x20000000

080057c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057cc:	f7ff fff0 	bl	80057b0 <HAL_RCC_GetHCLKFreq>
 80057d0:	4602      	mov	r2, r0
 80057d2:	4b05      	ldr	r3, [pc, #20]	@ (80057e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	0a9b      	lsrs	r3, r3, #10
 80057d8:	f003 0307 	and.w	r3, r3, #7
 80057dc:	4903      	ldr	r1, [pc, #12]	@ (80057ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80057de:	5ccb      	ldrb	r3, [r1, r3]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40023800 	.word	0x40023800
 80057ec:	0800dff8 	.word	0x0800dff8

080057f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057f4:	f7ff ffdc 	bl	80057b0 <HAL_RCC_GetHCLKFreq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4b05      	ldr	r3, [pc, #20]	@ (8005810 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	0b5b      	lsrs	r3, r3, #13
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	4903      	ldr	r1, [pc, #12]	@ (8005814 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005806:	5ccb      	ldrb	r3, [r1, r3]
 8005808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800580c:	4618      	mov	r0, r3
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40023800 	.word	0x40023800
 8005814:	0800dff8 	.word	0x0800dff8

08005818 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e07b      	b.n	8005922 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582e:	2b00      	cmp	r3, #0
 8005830:	d108      	bne.n	8005844 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800583a:	d009      	beq.n	8005850 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	61da      	str	r2, [r3, #28]
 8005842:	e005      	b.n	8005850 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d106      	bne.n	8005870 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7fc feb4 	bl	80025d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005886:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005898:	431a      	orrs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058a2:	431a      	orrs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	431a      	orrs	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d4:	ea42 0103 	orr.w	r1, r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058dc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	430a      	orrs	r2, r1
 80058e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	0c1b      	lsrs	r3, r3, #16
 80058ee:	f003 0104 	and.w	r1, r3, #4
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f6:	f003 0210 	and.w	r2, r3, #16
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	69da      	ldr	r2, [r3, #28]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005910:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800592a:	b580      	push	{r7, lr}
 800592c:	b088      	sub	sp, #32
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	603b      	str	r3, [r7, #0]
 8005936:	4613      	mov	r3, r2
 8005938:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800593a:	f7fd fa87 	bl	8002e4c <HAL_GetTick>
 800593e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005940:	88fb      	ldrh	r3, [r7, #6]
 8005942:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b01      	cmp	r3, #1
 800594e:	d001      	beq.n	8005954 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005950:	2302      	movs	r3, #2
 8005952:	e12a      	b.n	8005baa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d002      	beq.n	8005960 <HAL_SPI_Transmit+0x36>
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e122      	b.n	8005baa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800596a:	2b01      	cmp	r3, #1
 800596c:	d101      	bne.n	8005972 <HAL_SPI_Transmit+0x48>
 800596e:	2302      	movs	r3, #2
 8005970:	e11b      	b.n	8005baa <HAL_SPI_Transmit+0x280>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2203      	movs	r2, #3
 800597e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	88fa      	ldrh	r2, [r7, #6]
 8005992:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	88fa      	ldrh	r2, [r7, #6]
 8005998:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c0:	d10f      	bne.n	80059e2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ec:	2b40      	cmp	r3, #64	@ 0x40
 80059ee:	d007      	beq.n	8005a00 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a08:	d152      	bne.n	8005ab0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <HAL_SPI_Transmit+0xee>
 8005a12:	8b7b      	ldrh	r3, [r7, #26]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d145      	bne.n	8005aa4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1c:	881a      	ldrh	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a28:	1c9a      	adds	r2, r3, #2
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a3c:	e032      	b.n	8005aa4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d112      	bne.n	8005a72 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a50:	881a      	ldrh	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a5c:	1c9a      	adds	r2, r3, #2
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a70:	e018      	b.n	8005aa4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a72:	f7fd f9eb 	bl	8002e4c <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d803      	bhi.n	8005a8a <HAL_SPI_Transmit+0x160>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a88:	d102      	bne.n	8005a90 <HAL_SPI_Transmit+0x166>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e082      	b.n	8005baa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1c7      	bne.n	8005a3e <HAL_SPI_Transmit+0x114>
 8005aae:	e053      	b.n	8005b58 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d002      	beq.n	8005abe <HAL_SPI_Transmit+0x194>
 8005ab8:	8b7b      	ldrh	r3, [r7, #26]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d147      	bne.n	8005b4e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	330c      	adds	r3, #12
 8005ac8:	7812      	ldrb	r2, [r2, #0]
 8005aca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad0:	1c5a      	adds	r2, r3, #1
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	3b01      	subs	r3, #1
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ae4:	e033      	b.n	8005b4e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d113      	bne.n	8005b1c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	330c      	adds	r3, #12
 8005afe:	7812      	ldrb	r2, [r2, #0]
 8005b00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b06:	1c5a      	adds	r2, r3, #1
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	3b01      	subs	r3, #1
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b1a:	e018      	b.n	8005b4e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b1c:	f7fd f996 	bl	8002e4c <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d803      	bhi.n	8005b34 <HAL_SPI_Transmit+0x20a>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b32:	d102      	bne.n	8005b3a <HAL_SPI_Transmit+0x210>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d109      	bne.n	8005b4e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e02d      	b.n	8005baa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1c6      	bne.n	8005ae6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	6839      	ldr	r1, [r7, #0]
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 fda7 	bl	80066b0 <SPI_EndRxTxTransaction>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10a      	bne.n	8005b8c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	617b      	str	r3, [r7, #20]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	617b      	str	r3, [r7, #20]
 8005b8a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e000      	b.n	8005baa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
  }
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3720      	adds	r7, #32
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b08a      	sub	sp, #40	@ 0x28
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	607a      	str	r2, [r7, #4]
 8005bbe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bc4:	f7fd f942 	bl	8002e4c <HAL_GetTick>
 8005bc8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bd0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005bd8:	887b      	ldrh	r3, [r7, #2]
 8005bda:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005bdc:	7ffb      	ldrb	r3, [r7, #31]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d00c      	beq.n	8005bfc <HAL_SPI_TransmitReceive+0x4a>
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005be8:	d106      	bne.n	8005bf8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d102      	bne.n	8005bf8 <HAL_SPI_TransmitReceive+0x46>
 8005bf2:	7ffb      	ldrb	r3, [r7, #31]
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	d001      	beq.n	8005bfc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	e17f      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d005      	beq.n	8005c0e <HAL_SPI_TransmitReceive+0x5c>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <HAL_SPI_TransmitReceive+0x5c>
 8005c08:	887b      	ldrh	r3, [r7, #2]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e174      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x6e>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e16d      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d003      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2205      	movs	r2, #5
 8005c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	887a      	ldrh	r2, [r7, #2]
 8005c4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	887a      	ldrh	r2, [r7, #2]
 8005c52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	887a      	ldrh	r2, [r7, #2]
 8005c5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	887a      	ldrh	r2, [r7, #2]
 8005c64:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7c:	2b40      	cmp	r3, #64	@ 0x40
 8005c7e:	d007      	beq.n	8005c90 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c98:	d17e      	bne.n	8005d98 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d002      	beq.n	8005ca8 <HAL_SPI_TransmitReceive+0xf6>
 8005ca2:	8afb      	ldrh	r3, [r7, #22]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d16c      	bne.n	8005d82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cac:	881a      	ldrh	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb8:	1c9a      	adds	r2, r3, #2
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ccc:	e059      	b.n	8005d82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d11b      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x162>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d016      	beq.n	8005d14 <HAL_SPI_TransmitReceive+0x162>
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d113      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf0:	881a      	ldrh	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfc:	1c9a      	adds	r2, r3, #2
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d119      	bne.n	8005d56 <HAL_SPI_TransmitReceive+0x1a4>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d014      	beq.n	8005d56 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d36:	b292      	uxth	r2, r2
 8005d38:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3e:	1c9a      	adds	r2, r3, #2
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d52:	2301      	movs	r3, #1
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d56:	f7fd f879 	bl	8002e4c <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	6a3b      	ldr	r3, [r7, #32]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d80d      	bhi.n	8005d82 <HAL_SPI_TransmitReceive+0x1d0>
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6c:	d009      	beq.n	8005d82 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e0bc      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1a0      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x11c>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d19b      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x11c>
 8005d96:	e082      	b.n	8005e9e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d002      	beq.n	8005da6 <HAL_SPI_TransmitReceive+0x1f4>
 8005da0:	8afb      	ldrh	r3, [r7, #22]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d171      	bne.n	8005e8a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	330c      	adds	r3, #12
 8005db0:	7812      	ldrb	r2, [r2, #0]
 8005db2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db8:	1c5a      	adds	r2, r3, #1
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dcc:	e05d      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d11c      	bne.n	8005e16 <HAL_SPI_TransmitReceive+0x264>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d017      	beq.n	8005e16 <HAL_SPI_TransmitReceive+0x264>
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d114      	bne.n	8005e16 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	330c      	adds	r3, #12
 8005df6:	7812      	ldrb	r2, [r2, #0]
 8005df8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dfe:	1c5a      	adds	r2, r3, #1
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d119      	bne.n	8005e58 <HAL_SPI_TransmitReceive+0x2a6>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d014      	beq.n	8005e58 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68da      	ldr	r2, [r3, #12]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e54:	2301      	movs	r3, #1
 8005e56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e58:	f7fc fff8 	bl	8002e4c <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d803      	bhi.n	8005e70 <HAL_SPI_TransmitReceive+0x2be>
 8005e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6e:	d102      	bne.n	8005e76 <HAL_SPI_TransmitReceive+0x2c4>
 8005e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d109      	bne.n	8005e8a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e038      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d19c      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x21c>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d197      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e9e:	6a3a      	ldr	r2, [r7, #32]
 8005ea0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 fc04 	bl	80066b0 <SPI_EndRxTxTransaction>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d008      	beq.n	8005ec0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e01d      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10a      	bne.n	8005ede <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ec8:	2300      	movs	r3, #0
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	613b      	str	r3, [r7, #16]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005efa:	2300      	movs	r3, #0
  }
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3728      	adds	r7, #40	@ 0x28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
 8005f10:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f18:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005f20:	7dfb      	ldrb	r3, [r7, #23]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d00c      	beq.n	8005f40 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f2c:	d106      	bne.n	8005f3c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d102      	bne.n	8005f3c <HAL_SPI_TransmitReceive_DMA+0x38>
 8005f36:	7dfb      	ldrb	r3, [r7, #23]
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d001      	beq.n	8005f40 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e0cf      	b.n	80060e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d005      	beq.n	8005f52 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d002      	beq.n	8005f52 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005f4c:	887b      	ldrh	r3, [r7, #2]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e0c4      	b.n	80060e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d101      	bne.n	8005f64 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005f60:	2302      	movs	r3, #2
 8005f62:	e0bd      	b.n	80060e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b04      	cmp	r3, #4
 8005f76:	d003      	beq.n	8005f80 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2205      	movs	r2, #5
 8005f7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	887a      	ldrh	r2, [r7, #2]
 8005f90:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	887a      	ldrh	r2, [r7, #2]
 8005f96:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	887a      	ldrh	r2, [r7, #2]
 8005fa2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	887a      	ldrh	r2, [r7, #2]
 8005fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d108      	bne.n	8005fd4 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc6:	4a48      	ldr	r2, [pc, #288]	@ (80060e8 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005fc8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fce:	4a47      	ldr	r2, [pc, #284]	@ (80060ec <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005fd2:	e007      	b.n	8005fe4 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fd8:	4a45      	ldr	r2, [pc, #276]	@ (80060f0 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005fda:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fe0:	4a44      	ldr	r2, [pc, #272]	@ (80060f4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005fe2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fe8:	4a43      	ldr	r2, [pc, #268]	@ (80060f8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005fea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	4619      	mov	r1, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006004:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800600a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800600c:	f7fd f90e 	bl	800322c <HAL_DMA_Start_IT>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00b      	beq.n	800602e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601a:	f043 0210 	orr.w	r2, r3, #16
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e058      	b.n	80060e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0201 	orr.w	r2, r2, #1
 800603c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006042:	2200      	movs	r2, #0
 8006044:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800604a:	2200      	movs	r2, #0
 800604c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006052:	2200      	movs	r2, #0
 8006054:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800605a:	2200      	movs	r2, #0
 800605c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006066:	4619      	mov	r1, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	330c      	adds	r3, #12
 800606e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006074:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006076:	f7fd f8d9 	bl	800322c <HAL_DMA_Start_IT>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00b      	beq.n	8006098 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006084:	f043 0210 	orr.w	r2, r3, #16
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e023      	b.n	80060e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a2:	2b40      	cmp	r3, #64	@ 0x40
 80060a4:	d007      	beq.n	80060b6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060b4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0220 	orr.w	r2, r2, #32
 80060cc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 0202 	orr.w	r2, r2, #2
 80060dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	0800645d 	.word	0x0800645d
 80060ec:	08006325 	.word	0x08006325
 80060f0:	08006479 	.word	0x08006479
 80060f4:	080063cd 	.word	0x080063cd
 80060f8:	08006495 	.word	0x08006495

080060fc <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006108:	4b6e      	ldr	r3, [pc, #440]	@ (80062c4 <HAL_SPI_Abort+0x1c8>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a6e      	ldr	r2, [pc, #440]	@ (80062c8 <HAL_SPI_Abort+0x1cc>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	0a5b      	lsrs	r3, r3, #9
 8006114:	2264      	movs	r2, #100	@ 0x64
 8006116:	fb02 f303 	mul.w	r3, r2, r3
 800611a:	617b      	str	r3, [r7, #20]
  count = resetcount;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 0220 	bic.w	r2, r2, #32
 800612e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800613a:	2b80      	cmp	r3, #128	@ 0x80
 800613c:	d117      	bne.n	800616e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a62      	ldr	r2, [pc, #392]	@ (80062cc <HAL_SPI_Abort+0x1d0>)
 8006142:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d106      	bne.n	8006158 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006156:	e008      	b.n	800616a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	3b01      	subs	r3, #1
 800615c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b07      	cmp	r3, #7
 8006168:	d1ec      	bne.n	8006144 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b40      	cmp	r3, #64	@ 0x40
 800617a:	d117      	bne.n	80061ac <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a54      	ldr	r2, [pc, #336]	@ (80062d0 <HAL_SPI_Abort+0x1d4>)
 8006180:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d106      	bne.n	8006196 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006194:	e008      	b.n	80061a8 <HAL_SPI_Abort+0xac>
      }
      count--;
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	3b01      	subs	r3, #1
 800619a:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	2b07      	cmp	r3, #7
 80061a6:	d1ec      	bne.n	8006182 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f003 0302 	and.w	r3, r3, #2
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d12e      	bne.n	8006218 <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d02a      	beq.n	8006218 <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061c6:	2200      	movs	r2, #0
 80061c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7fd f884 	bl	80032dc <HAL_DMA_Abort>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2240      	movs	r2, #64	@ 0x40
 80061de:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0202 	bic.w	r2, r2, #2
 80061ee:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d106      	bne.n	8006204 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	655a      	str	r2, [r3, #84]	@ 0x54
          break;
 8006202:	e009      	b.n	8006218 <HAL_SPI_Abort+0x11c>
        }
        count--;
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	3b01      	subs	r3, #1
 8006208:	61bb      	str	r3, [r7, #24]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0eb      	beq.n	80061f0 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b01      	cmp	r3, #1
 8006224:	d122      	bne.n	800626c <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d01e      	beq.n	800626c <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006232:	2200      	movs	r2, #0
 8006234:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623a:	4618      	mov	r0, r3
 800623c:	f7fd f84e 	bl	80032dc <HAL_DMA_Abort>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d002      	beq.n	800624c <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2240      	movs	r2, #64	@ 0x40
 800624a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800625a:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685a      	ldr	r2, [r3, #4]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627c:	2b40      	cmp	r3, #64	@ 0x40
 800627e:	d102      	bne.n	8006286 <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	77fb      	strb	r3, [r7, #31]
 8006284:	e002      	b.n	800628c <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800628c:	2300      	movs	r3, #0
 800628e:	613b      	str	r3, [r7, #16]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	613b      	str	r3, [r7, #16]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	613b      	str	r3, [r7, #16]
 80062a0:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80062a2:	2300      	movs	r3, #0
 80062a4:	60fb      	str	r3, [r7, #12]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	60fb      	str	r3, [r7, #12]
 80062ae:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return errorcode;
 80062b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3720      	adds	r7, #32
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20000000 	.word	0x20000000
 80062c8:	057619f1 	.word	0x057619f1
 80062cc:	080067e9 	.word	0x080067e9
 80062d0:	08006759 	.word	0x08006759

080062d4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006330:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006332:	f7fc fd8b 	bl	8002e4c <HAL_GetTick>
 8006336:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006346:	d03b      	beq.n	80063c0 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 0220 	bic.w	r2, r2, #32
 8006356:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10d      	bne.n	800637c <SPI_DMAReceiveCplt+0x58>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006368:	d108      	bne.n	800637c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 0203 	bic.w	r2, r2, #3
 8006378:	605a      	str	r2, [r3, #4]
 800637a:	e007      	b.n	800638c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 0201 	bic.w	r2, r2, #1
 800638a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	2164      	movs	r1, #100	@ 0x64
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 f927 	bl	80065e4 <SPI_EndRxTransaction>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f7ff ffa9 	bl	8006310 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80063be:	e002      	b.n	80063c6 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f7ff ff87 	bl	80062d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063da:	f7fc fd37 	bl	8002e4c <HAL_GetTick>
 80063de:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ee:	d02f      	beq.n	8006450 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0220 	bic.w	r2, r2, #32
 80063fe:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	2164      	movs	r1, #100	@ 0x64
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 f953 	bl	80066b0 <SPI_EndRxTxTransaction>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d005      	beq.n	800641c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006414:	f043 0220 	orr.w	r2, r3, #32
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0203 	bic.w	r2, r2, #3
 800642a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f7ff ff61 	bl	8006310 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800644e:	e002      	b.n	8006456 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f7fb fce3 	bl	8001e1c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006468:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff ff3c 	bl	80062e8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006484:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f7ff ff38 	bl	80062fc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800648c:	bf00      	nop
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f022 0203 	bic.w	r2, r2, #3
 80064b0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b6:	f043 0210 	orr.w	r2, r3, #16
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80064c6:	68f8      	ldr	r0, [r7, #12]
 80064c8:	f7ff ff22 	bl	8006310 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80064cc:	bf00      	nop
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b088      	sub	sp, #32
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	603b      	str	r3, [r7, #0]
 80064e0:	4613      	mov	r3, r2
 80064e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064e4:	f7fc fcb2 	bl	8002e4c <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ec:	1a9b      	subs	r3, r3, r2
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	4413      	add	r3, r2
 80064f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064f4:	f7fc fcaa 	bl	8002e4c <HAL_GetTick>
 80064f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064fa:	4b39      	ldr	r3, [pc, #228]	@ (80065e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	015b      	lsls	r3, r3, #5
 8006500:	0d1b      	lsrs	r3, r3, #20
 8006502:	69fa      	ldr	r2, [r7, #28]
 8006504:	fb02 f303 	mul.w	r3, r2, r3
 8006508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800650a:	e055      	b.n	80065b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006512:	d051      	beq.n	80065b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006514:	f7fc fc9a 	bl	8002e4c <HAL_GetTick>
 8006518:	4602      	mov	r2, r0
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	69fa      	ldr	r2, [r7, #28]
 8006520:	429a      	cmp	r2, r3
 8006522:	d902      	bls.n	800652a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d13d      	bne.n	80065a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685a      	ldr	r2, [r3, #4]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006538:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006542:	d111      	bne.n	8006568 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800654c:	d004      	beq.n	8006558 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006556:	d107      	bne.n	8006568 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006566:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006570:	d10f      	bne.n	8006592 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006590:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e018      	b.n	80065d8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d102      	bne.n	80065b2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	61fb      	str	r3, [r7, #28]
 80065b0:	e002      	b.n	80065b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689a      	ldr	r2, [r3, #8]
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	4013      	ands	r3, r2
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	bf0c      	ite	eq
 80065c8:	2301      	moveq	r3, #1
 80065ca:	2300      	movne	r3, #0
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	461a      	mov	r2, r3
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d19a      	bne.n	800650c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3720      	adds	r7, #32
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000000 	.word	0x20000000

080065e4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065f8:	d111      	bne.n	800661e <SPI_EndRxTransaction+0x3a>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006602:	d004      	beq.n	800660e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660c:	d107      	bne.n	800661e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800661c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006626:	d12a      	bne.n	800667e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006630:	d012      	beq.n	8006658 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2200      	movs	r2, #0
 800663a:	2180      	movs	r1, #128	@ 0x80
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f7ff ff49 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d02d      	beq.n	80066a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664c:	f043 0220 	orr.w	r2, r3, #32
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e026      	b.n	80066a6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2200      	movs	r2, #0
 8006660:	2101      	movs	r1, #1
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f7ff ff36 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d01a      	beq.n	80066a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006672:	f043 0220 	orr.w	r2, r3, #32
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e013      	b.n	80066a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	9300      	str	r3, [sp, #0]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2200      	movs	r2, #0
 8006686:	2101      	movs	r1, #1
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f7ff ff23 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d007      	beq.n	80066a4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006698:	f043 0220 	orr.w	r2, r3, #32
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e000      	b.n	80066a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af02      	add	r7, sp, #8
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	2201      	movs	r2, #1
 80066c4:	2102      	movs	r1, #2
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f7ff ff04 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d007      	beq.n	80066e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066d6:	f043 0220 	orr.w	r2, r3, #32
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e032      	b.n	8006748 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80066e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006750 <SPI_EndRxTxTransaction+0xa0>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1b      	ldr	r2, [pc, #108]	@ (8006754 <SPI_EndRxTxTransaction+0xa4>)
 80066e8:	fba2 2303 	umull	r2, r3, r2, r3
 80066ec:	0d5b      	lsrs	r3, r3, #21
 80066ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066f2:	fb02 f303 	mul.w	r3, r2, r3
 80066f6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006700:	d112      	bne.n	8006728 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2200      	movs	r2, #0
 800670a:	2180      	movs	r1, #128	@ 0x80
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f7ff fee1 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d016      	beq.n	8006746 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671c:	f043 0220 	orr.w	r2, r3, #32
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e00f      	b.n	8006748 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00a      	beq.n	8006744 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	3b01      	subs	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800673e:	2b80      	cmp	r3, #128	@ 0x80
 8006740:	d0f2      	beq.n	8006728 <SPI_EndRxTxTransaction+0x78>
 8006742:	e000      	b.n	8006746 <SPI_EndRxTxTransaction+0x96>
        break;
 8006744:	bf00      	nop
  }

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	20000000 	.word	0x20000000
 8006754:	165e9f81 	.word	0x165e9f81

08006758 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006764:	4b1e      	ldr	r3, [pc, #120]	@ (80067e0 <SPI_AbortRx_ISR+0x88>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1e      	ldr	r2, [pc, #120]	@ (80067e4 <SPI_AbortRx_ISR+0x8c>)
 800676a:	fba2 2303 	umull	r2, r3, r2, r3
 800676e:	0a5b      	lsrs	r3, r3, #9
 8006770:	2264      	movs	r2, #100	@ 0x64
 8006772:	fb02 f303 	mul.w	r3, r2, r3
 8006776:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d106      	bne.n	800678c <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006782:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800678a:	e009      	b.n	80067a0 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	3b01      	subs	r3, #1
 8006790:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f003 0302 	and.w	r3, r3, #2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d0eb      	beq.n	8006778 <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067ae:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067be:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80067c8:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2207      	movs	r2, #7
 80067ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 80067d2:	bf00      	nop
 80067d4:	3714      	adds	r7, #20
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	20000000 	.word	0x20000000
 80067e4:	057619f1 	.word	0x057619f1

080067e8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80067fe:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800680e:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2207      	movs	r2, #7
 8006814:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e041      	b.n	80068ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d106      	bne.n	8006850 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7fb ffc8 	bl	80027e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f000 f9a0 	bl	8006ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
	...

080068c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d109      	bne.n	80068e8 <HAL_TIM_PWM_Start+0x24>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	2b01      	cmp	r3, #1
 80068de:	bf14      	ite	ne
 80068e0:	2301      	movne	r3, #1
 80068e2:	2300      	moveq	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	e022      	b.n	800692e <HAL_TIM_PWM_Start+0x6a>
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	2b04      	cmp	r3, #4
 80068ec:	d109      	bne.n	8006902 <HAL_TIM_PWM_Start+0x3e>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	bf14      	ite	ne
 80068fa:	2301      	movne	r3, #1
 80068fc:	2300      	moveq	r3, #0
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	e015      	b.n	800692e <HAL_TIM_PWM_Start+0x6a>
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	2b08      	cmp	r3, #8
 8006906:	d109      	bne.n	800691c <HAL_TIM_PWM_Start+0x58>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	bf14      	ite	ne
 8006914:	2301      	movne	r3, #1
 8006916:	2300      	moveq	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	e008      	b.n	800692e <HAL_TIM_PWM_Start+0x6a>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006922:	b2db      	uxtb	r3, r3
 8006924:	2b01      	cmp	r3, #1
 8006926:	bf14      	ite	ne
 8006928:	2301      	movne	r3, #1
 800692a:	2300      	moveq	r3, #0
 800692c:	b2db      	uxtb	r3, r3
 800692e:	2b00      	cmp	r3, #0
 8006930:	d001      	beq.n	8006936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e068      	b.n	8006a08 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d104      	bne.n	8006946 <HAL_TIM_PWM_Start+0x82>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006944:	e013      	b.n	800696e <HAL_TIM_PWM_Start+0xaa>
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b04      	cmp	r3, #4
 800694a:	d104      	bne.n	8006956 <HAL_TIM_PWM_Start+0x92>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006954:	e00b      	b.n	800696e <HAL_TIM_PWM_Start+0xaa>
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b08      	cmp	r3, #8
 800695a:	d104      	bne.n	8006966 <HAL_TIM_PWM_Start+0xa2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2202      	movs	r2, #2
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006964:	e003      	b.n	800696e <HAL_TIM_PWM_Start+0xaa>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2202      	movs	r2, #2
 800696a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2201      	movs	r2, #1
 8006974:	6839      	ldr	r1, [r7, #0]
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fb28 	bl	8006fcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a23      	ldr	r2, [pc, #140]	@ (8006a10 <HAL_TIM_PWM_Start+0x14c>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d107      	bne.n	8006996 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a1d      	ldr	r2, [pc, #116]	@ (8006a10 <HAL_TIM_PWM_Start+0x14c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d018      	beq.n	80069d2 <HAL_TIM_PWM_Start+0x10e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069a8:	d013      	beq.n	80069d2 <HAL_TIM_PWM_Start+0x10e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a19      	ldr	r2, [pc, #100]	@ (8006a14 <HAL_TIM_PWM_Start+0x150>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00e      	beq.n	80069d2 <HAL_TIM_PWM_Start+0x10e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a17      	ldr	r2, [pc, #92]	@ (8006a18 <HAL_TIM_PWM_Start+0x154>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d009      	beq.n	80069d2 <HAL_TIM_PWM_Start+0x10e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a16      	ldr	r2, [pc, #88]	@ (8006a1c <HAL_TIM_PWM_Start+0x158>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d004      	beq.n	80069d2 <HAL_TIM_PWM_Start+0x10e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a14      	ldr	r2, [pc, #80]	@ (8006a20 <HAL_TIM_PWM_Start+0x15c>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d111      	bne.n	80069f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f003 0307 	and.w	r3, r3, #7
 80069dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b06      	cmp	r3, #6
 80069e2:	d010      	beq.n	8006a06 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0201 	orr.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069f4:	e007      	b.n	8006a06 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f042 0201 	orr.w	r2, r2, #1
 8006a04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	40010000 	.word	0x40010000
 8006a14:	40000400 	.word	0x40000400
 8006a18:	40000800 	.word	0x40000800
 8006a1c:	40000c00 	.word	0x40000c00
 8006a20:	40014000 	.word	0x40014000

08006a24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b086      	sub	sp, #24
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d101      	bne.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a3e:	2302      	movs	r3, #2
 8006a40:	e0ae      	b.n	8006ba0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b0c      	cmp	r3, #12
 8006a4e:	f200 809f 	bhi.w	8006b90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a52:	a201      	add	r2, pc, #4	@ (adr r2, 8006a58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a58:	08006a8d 	.word	0x08006a8d
 8006a5c:	08006b91 	.word	0x08006b91
 8006a60:	08006b91 	.word	0x08006b91
 8006a64:	08006b91 	.word	0x08006b91
 8006a68:	08006acd 	.word	0x08006acd
 8006a6c:	08006b91 	.word	0x08006b91
 8006a70:	08006b91 	.word	0x08006b91
 8006a74:	08006b91 	.word	0x08006b91
 8006a78:	08006b0f 	.word	0x08006b0f
 8006a7c:	08006b91 	.word	0x08006b91
 8006a80:	08006b91 	.word	0x08006b91
 8006a84:	08006b91 	.word	0x08006b91
 8006a88:	08006b4f 	.word	0x08006b4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68b9      	ldr	r1, [r7, #8]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f90e 	bl	8006cb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0208 	orr.w	r2, r2, #8
 8006aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699a      	ldr	r2, [r3, #24]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0204 	bic.w	r2, r2, #4
 8006ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6999      	ldr	r1, [r3, #24]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	691a      	ldr	r2, [r3, #16]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	619a      	str	r2, [r3, #24]
      break;
 8006aca:	e064      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68b9      	ldr	r1, [r7, #8]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 f954 	bl	8006d80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699a      	ldr	r2, [r3, #24]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699a      	ldr	r2, [r3, #24]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6999      	ldr	r1, [r3, #24]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	021a      	lsls	r2, r3, #8
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	619a      	str	r2, [r3, #24]
      break;
 8006b0c:	e043      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68b9      	ldr	r1, [r7, #8]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 f99f 	bl	8006e58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f042 0208 	orr.w	r2, r2, #8
 8006b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69da      	ldr	r2, [r3, #28]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f022 0204 	bic.w	r2, r2, #4
 8006b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	69d9      	ldr	r1, [r3, #28]
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	691a      	ldr	r2, [r3, #16]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	61da      	str	r2, [r3, #28]
      break;
 8006b4c:	e023      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68b9      	ldr	r1, [r7, #8]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 f9e9 	bl	8006f2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	69da      	ldr	r2, [r3, #28]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	69da      	ldr	r2, [r3, #28]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69d9      	ldr	r1, [r3, #28]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	021a      	lsls	r2, r3, #8
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	61da      	str	r2, [r3, #28]
      break;
 8006b8e:	e002      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	75fb      	strb	r3, [r7, #23]
      break;
 8006b94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3718      	adds	r7, #24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a37      	ldr	r2, [pc, #220]	@ (8006c98 <TIM_Base_SetConfig+0xf0>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d00f      	beq.n	8006be0 <TIM_Base_SetConfig+0x38>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bc6:	d00b      	beq.n	8006be0 <TIM_Base_SetConfig+0x38>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a34      	ldr	r2, [pc, #208]	@ (8006c9c <TIM_Base_SetConfig+0xf4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d007      	beq.n	8006be0 <TIM_Base_SetConfig+0x38>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a33      	ldr	r2, [pc, #204]	@ (8006ca0 <TIM_Base_SetConfig+0xf8>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d003      	beq.n	8006be0 <TIM_Base_SetConfig+0x38>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a32      	ldr	r2, [pc, #200]	@ (8006ca4 <TIM_Base_SetConfig+0xfc>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d108      	bne.n	8006bf2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a28      	ldr	r2, [pc, #160]	@ (8006c98 <TIM_Base_SetConfig+0xf0>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01b      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c00:	d017      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a25      	ldr	r2, [pc, #148]	@ (8006c9c <TIM_Base_SetConfig+0xf4>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d013      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a24      	ldr	r2, [pc, #144]	@ (8006ca0 <TIM_Base_SetConfig+0xf8>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d00f      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a23      	ldr	r2, [pc, #140]	@ (8006ca4 <TIM_Base_SetConfig+0xfc>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d00b      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a22      	ldr	r2, [pc, #136]	@ (8006ca8 <TIM_Base_SetConfig+0x100>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d007      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a21      	ldr	r2, [pc, #132]	@ (8006cac <TIM_Base_SetConfig+0x104>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d003      	beq.n	8006c32 <TIM_Base_SetConfig+0x8a>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a20      	ldr	r2, [pc, #128]	@ (8006cb0 <TIM_Base_SetConfig+0x108>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d108      	bne.n	8006c44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	695b      	ldr	r3, [r3, #20]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	689a      	ldr	r2, [r3, #8]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a0c      	ldr	r2, [pc, #48]	@ (8006c98 <TIM_Base_SetConfig+0xf0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d103      	bne.n	8006c72 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	691a      	ldr	r2, [r3, #16]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f043 0204 	orr.w	r2, r3, #4
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	601a      	str	r2, [r3, #0]
}
 8006c8a:	bf00      	nop
 8006c8c:	3714      	adds	r7, #20
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	40010000 	.word	0x40010000
 8006c9c:	40000400 	.word	0x40000400
 8006ca0:	40000800 	.word	0x40000800
 8006ca4:	40000c00 	.word	0x40000c00
 8006ca8:	40014000 	.word	0x40014000
 8006cac:	40014400 	.word	0x40014400
 8006cb0:	40014800 	.word	0x40014800

08006cb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	f023 0201 	bic.w	r2, r3, #1
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	699b      	ldr	r3, [r3, #24]
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0303 	bic.w	r3, r3, #3
 8006cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	f023 0302 	bic.w	r3, r3, #2
 8006cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006d7c <TIM_OC1_SetConfig+0xc8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d10c      	bne.n	8006d2a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f023 0308 	bic.w	r3, r3, #8
 8006d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f023 0304 	bic.w	r3, r3, #4
 8006d28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a13      	ldr	r2, [pc, #76]	@ (8006d7c <TIM_OC1_SetConfig+0xc8>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d111      	bne.n	8006d56 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	693a      	ldr	r2, [r7, #16]
 8006d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	621a      	str	r2, [r3, #32]
}
 8006d70:	bf00      	nop
 8006d72:	371c      	adds	r7, #28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	40010000 	.word	0x40010000

08006d80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	f023 0210 	bic.w	r2, r3, #16
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	699b      	ldr	r3, [r3, #24]
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	021b      	lsls	r3, r3, #8
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	f023 0320 	bic.w	r3, r3, #32
 8006dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	011b      	lsls	r3, r3, #4
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a1e      	ldr	r2, [pc, #120]	@ (8006e54 <TIM_OC2_SetConfig+0xd4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d10d      	bne.n	8006dfc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	011b      	lsls	r3, r3, #4
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a15      	ldr	r2, [pc, #84]	@ (8006e54 <TIM_OC2_SetConfig+0xd4>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d113      	bne.n	8006e2c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	695b      	ldr	r3, [r3, #20]
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	621a      	str	r2, [r3, #32]
}
 8006e46:	bf00      	nop
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40010000 	.word	0x40010000

08006e58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b087      	sub	sp, #28
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a1b      	ldr	r3, [r3, #32]
 8006e6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	69db      	ldr	r3, [r3, #28]
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f023 0303 	bic.w	r3, r3, #3
 8006e8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f28 <TIM_OC3_SetConfig+0xd0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d10d      	bne.n	8006ed2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	021b      	lsls	r3, r3, #8
 8006ec4:	697a      	ldr	r2, [r7, #20]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a14      	ldr	r2, [pc, #80]	@ (8006f28 <TIM_OC3_SetConfig+0xd0>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d113      	bne.n	8006f02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ee0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	011b      	lsls	r3, r3, #4
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	011b      	lsls	r3, r3, #4
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	621a      	str	r2, [r3, #32]
}
 8006f1c:	bf00      	nop
 8006f1e:	371c      	adds	r7, #28
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	40010000 	.word	0x40010000

08006f2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b087      	sub	sp, #28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	69db      	ldr	r3, [r3, #28]
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	021b      	lsls	r3, r3, #8
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	031b      	lsls	r3, r3, #12
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a10      	ldr	r2, [pc, #64]	@ (8006fc8 <TIM_OC4_SetConfig+0x9c>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d109      	bne.n	8006fa0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	695b      	ldr	r3, [r3, #20]
 8006f98:	019b      	lsls	r3, r3, #6
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	621a      	str	r2, [r3, #32]
}
 8006fba:	bf00      	nop
 8006fbc:	371c      	adds	r7, #28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40010000 	.word	0x40010000

08006fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f003 031f 	and.w	r3, r3, #31
 8006fde:	2201      	movs	r2, #1
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6a1a      	ldr	r2, [r3, #32]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	43db      	mvns	r3, r3
 8006fee:	401a      	ands	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6a1a      	ldr	r2, [r3, #32]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	f003 031f 	and.w	r3, r3, #31
 8006ffe:	6879      	ldr	r1, [r7, #4]
 8007000:	fa01 f303 	lsl.w	r3, r1, r3
 8007004:	431a      	orrs	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	bf00      	nop
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
	...

08007018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007028:	2b01      	cmp	r3, #1
 800702a:	d101      	bne.n	8007030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800702c:	2302      	movs	r3, #2
 800702e:	e050      	b.n	80070d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a1c      	ldr	r2, [pc, #112]	@ (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d018      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800707c:	d013      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a18      	ldr	r2, [pc, #96]	@ (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d00e      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a16      	ldr	r2, [pc, #88]	@ (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d009      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a15      	ldr	r2, [pc, #84]	@ (80070ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d004      	beq.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a13      	ldr	r2, [pc, #76]	@ (80070f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d10c      	bne.n	80070c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	40010000 	.word	0x40010000
 80070e4:	40000400 	.word	0x40000400
 80070e8:	40000800 	.word	0x40000800
 80070ec:	40000c00 	.word	0x40000c00
 80070f0:	40014000 	.word	0x40014000

080070f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e042      	b.n	800718c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d106      	bne.n	8007120 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7fb fbdc 	bl	80028d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2224      	movs	r2, #36	@ 0x24
 8007124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007136:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fe95 	bl	8007e68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	691a      	ldr	r2, [r3, #16]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800714c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	695a      	ldr	r2, [r3, #20]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800715c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68da      	ldr	r2, [r3, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800716c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2220      	movs	r2, #32
 8007178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3708      	adds	r7, #8
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	4613      	mov	r3, r2
 80071a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b20      	cmp	r3, #32
 80071ac:	d112      	bne.n	80071d4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <HAL_UART_Receive_DMA+0x26>
 80071b4:	88fb      	ldrh	r3, [r7, #6]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e00b      	b.n	80071d6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80071c4:	88fb      	ldrh	r3, [r7, #6]
 80071c6:	461a      	mov	r2, r3
 80071c8:	68b9      	ldr	r1, [r7, #8]
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f000 fbe4 	bl	8007998 <UART_Start_Receive_DMA>
 80071d0:	4603      	mov	r3, r0
 80071d2:	e000      	b.n	80071d6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80071d4:	2302      	movs	r3, #2
  }
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b0ba      	sub	sp, #232	@ 0xe8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	695b      	ldr	r3, [r3, #20]
 8007202:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007206:	2300      	movs	r3, #0
 8007208:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800720c:	2300      	movs	r3, #0
 800720e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007216:	f003 030f 	and.w	r3, r3, #15
 800721a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800721e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10f      	bne.n	8007246 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b00      	cmp	r3, #0
 8007230:	d009      	beq.n	8007246 <HAL_UART_IRQHandler+0x66>
 8007232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007236:	f003 0320 	and.w	r3, r3, #32
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fd54 	bl	8007cec <UART_Receive_IT>
      return;
 8007244:	e273      	b.n	800772e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007246:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 80de 	beq.w	800740c <HAL_UART_IRQHandler+0x22c>
 8007250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d106      	bne.n	800726a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800725c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007260:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007264:	2b00      	cmp	r3, #0
 8007266:	f000 80d1 	beq.w	800740c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800726a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00b      	beq.n	800728e <HAL_UART_IRQHandler+0xae>
 8007276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800727a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800727e:	2b00      	cmp	r3, #0
 8007280:	d005      	beq.n	800728e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007286:	f043 0201 	orr.w	r2, r3, #1
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800728e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007292:	f003 0304 	and.w	r3, r3, #4
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00b      	beq.n	80072b2 <HAL_UART_IRQHandler+0xd2>
 800729a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d005      	beq.n	80072b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072aa:	f043 0202 	orr.w	r2, r3, #2
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072b6:	f003 0302 	and.w	r3, r3, #2
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00b      	beq.n	80072d6 <HAL_UART_IRQHandler+0xf6>
 80072be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d005      	beq.n	80072d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ce:	f043 0204 	orr.w	r2, r3, #4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80072d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072da:	f003 0308 	and.w	r3, r3, #8
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d011      	beq.n	8007306 <HAL_UART_IRQHandler+0x126>
 80072e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e6:	f003 0320 	and.w	r3, r3, #32
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d105      	bne.n	80072fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80072ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d005      	beq.n	8007306 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072fe:	f043 0208 	orr.w	r2, r3, #8
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730a:	2b00      	cmp	r3, #0
 800730c:	f000 820a 	beq.w	8007724 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007314:	f003 0320 	and.w	r3, r3, #32
 8007318:	2b00      	cmp	r3, #0
 800731a:	d008      	beq.n	800732e <HAL_UART_IRQHandler+0x14e>
 800731c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007320:	f003 0320 	and.w	r3, r3, #32
 8007324:	2b00      	cmp	r3, #0
 8007326:	d002      	beq.n	800732e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fcdf 	bl	8007cec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007338:	2b40      	cmp	r3, #64	@ 0x40
 800733a:	bf0c      	ite	eq
 800733c:	2301      	moveq	r3, #1
 800733e:	2300      	movne	r3, #0
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800734a:	f003 0308 	and.w	r3, r3, #8
 800734e:	2b00      	cmp	r3, #0
 8007350:	d103      	bne.n	800735a <HAL_UART_IRQHandler+0x17a>
 8007352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007356:	2b00      	cmp	r3, #0
 8007358:	d04f      	beq.n	80073fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fbea 	bl	8007b34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800736a:	2b40      	cmp	r3, #64	@ 0x40
 800736c:	d141      	bne.n	80073f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	3314      	adds	r3, #20
 8007374:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007378:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007384:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800738c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	3314      	adds	r3, #20
 8007396:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800739a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800739e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1d9      	bne.n	800736e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d013      	beq.n	80073ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c6:	4a8a      	ldr	r2, [pc, #552]	@ (80075f0 <HAL_UART_IRQHandler+0x410>)
 80073c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fb fff4 	bl	80033bc <HAL_DMA_Abort_IT>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d016      	beq.n	8007408 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80073e4:	4610      	mov	r0, r2
 80073e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e8:	e00e      	b.n	8007408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f9c0 	bl	8007770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f0:	e00a      	b.n	8007408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f9bc 	bl	8007770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f8:	e006      	b.n	8007408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f9b8 	bl	8007770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007406:	e18d      	b.n	8007724 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007408:	bf00      	nop
    return;
 800740a:	e18b      	b.n	8007724 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007410:	2b01      	cmp	r3, #1
 8007412:	f040 8167 	bne.w	80076e4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800741a:	f003 0310 	and.w	r3, r3, #16
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 8160 	beq.w	80076e4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007428:	f003 0310 	and.w	r3, r3, #16
 800742c:	2b00      	cmp	r3, #0
 800742e:	f000 8159 	beq.w	80076e4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007432:	2300      	movs	r3, #0
 8007434:	60bb      	str	r3, [r7, #8]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	60bb      	str	r3, [r7, #8]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	60bb      	str	r3, [r7, #8]
 8007446:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007452:	2b40      	cmp	r3, #64	@ 0x40
 8007454:	f040 80ce 	bne.w	80075f4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007464:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 80a9 	beq.w	80075c0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007472:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007476:	429a      	cmp	r2, r3
 8007478:	f080 80a2 	bcs.w	80075c0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007482:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007488:	69db      	ldr	r3, [r3, #28]
 800748a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800748e:	f000 8088 	beq.w	80075a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	330c      	adds	r3, #12
 8007498:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	330c      	adds	r3, #12
 80074ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80074be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074ce:	e841 2300 	strex	r3, r2, [r1]
 80074d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1d9      	bne.n	8007492 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3314      	adds	r3, #20
 80074e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074e8:	e853 3f00 	ldrex	r3, [r3]
 80074ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074f0:	f023 0301 	bic.w	r3, r3, #1
 80074f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3314      	adds	r3, #20
 80074fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007502:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007506:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007508:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800750a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007514:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e1      	bne.n	80074de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3314      	adds	r3, #20
 8007520:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800752a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800752c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007530:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3314      	adds	r3, #20
 800753a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800753e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007540:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007544:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800754c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e3      	bne.n	800751a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	330c      	adds	r3, #12
 8007566:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800756a:	e853 3f00 	ldrex	r3, [r3]
 800756e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007570:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007572:	f023 0310 	bic.w	r3, r3, #16
 8007576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	330c      	adds	r3, #12
 8007580:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007584:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007586:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007588:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800758a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800758c:	e841 2300 	strex	r3, r2, [r1]
 8007590:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1e3      	bne.n	8007560 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800759c:	4618      	mov	r0, r3
 800759e:	f7fb fe9d 	bl	80032dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2202      	movs	r2, #2
 80075a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	4619      	mov	r1, r3
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 f8e3 	bl	8007784 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80075be:	e0b3      	b.n	8007728 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075c8:	429a      	cmp	r2, r3
 80075ca:	f040 80ad 	bne.w	8007728 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075d8:	f040 80a6 	bne.w	8007728 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2202      	movs	r2, #2
 80075e0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f8cb 	bl	8007784 <HAL_UARTEx_RxEventCallback>
      return;
 80075ee:	e09b      	b.n	8007728 <HAL_UART_IRQHandler+0x548>
 80075f0:	08007bfb 	.word	0x08007bfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007608:	b29b      	uxth	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	f000 808e 	beq.w	800772c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007610:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 8089 	beq.w	800772c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	330c      	adds	r3, #12
 8007620:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007624:	e853 3f00 	ldrex	r3, [r3]
 8007628:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800762a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800762c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007630:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	330c      	adds	r3, #12
 800763a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800763e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007640:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007642:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007644:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800764c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1e3      	bne.n	800761a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3314      	adds	r3, #20
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	623b      	str	r3, [r7, #32]
   return(result);
 8007662:	6a3b      	ldr	r3, [r7, #32]
 8007664:	f023 0301 	bic.w	r3, r3, #1
 8007668:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3314      	adds	r3, #20
 8007672:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007676:	633a      	str	r2, [r7, #48]	@ 0x30
 8007678:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800767c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800767e:	e841 2300 	strex	r3, r2, [r1]
 8007682:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1e3      	bne.n	8007652 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2220      	movs	r2, #32
 800768e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	330c      	adds	r3, #12
 800769e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	e853 3f00 	ldrex	r3, [r3]
 80076a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f023 0310 	bic.w	r3, r3, #16
 80076ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	330c      	adds	r3, #12
 80076b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80076bc:	61fa      	str	r2, [r7, #28]
 80076be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c0:	69b9      	ldr	r1, [r7, #24]
 80076c2:	69fa      	ldr	r2, [r7, #28]
 80076c4:	e841 2300 	strex	r3, r2, [r1]
 80076c8:	617b      	str	r3, [r7, #20]
   return(result);
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1e3      	bne.n	8007698 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2202      	movs	r2, #2
 80076d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076da:	4619      	mov	r1, r3
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 f851 	bl	8007784 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076e2:	e023      	b.n	800772c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80076e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d009      	beq.n	8007704 <HAL_UART_IRQHandler+0x524>
 80076f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d003      	beq.n	8007704 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 fa8d 	bl	8007c1c <UART_Transmit_IT>
    return;
 8007702:	e014      	b.n	800772e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00e      	beq.n	800772e <HAL_UART_IRQHandler+0x54e>
 8007710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d008      	beq.n	800772e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 facd 	bl	8007cbc <UART_EndTransmit_IT>
    return;
 8007722:	e004      	b.n	800772e <HAL_UART_IRQHandler+0x54e>
    return;
 8007724:	bf00      	nop
 8007726:	e002      	b.n	800772e <HAL_UART_IRQHandler+0x54e>
      return;
 8007728:	bf00      	nop
 800772a:	e000      	b.n	800772e <HAL_UART_IRQHandler+0x54e>
      return;
 800772c:	bf00      	nop
  }
}
 800772e:	37e8      	adds	r7, #232	@ 0xe8
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800773c:	bf00      	nop
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007750:	bf00      	nop
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b09c      	sub	sp, #112	@ 0x70
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d172      	bne.n	800789e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80077b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077ba:	2200      	movs	r2, #0
 80077bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	330c      	adds	r3, #12
 80077c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077c8:	e853 3f00 	ldrex	r3, [r3]
 80077cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	330c      	adds	r3, #12
 80077dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80077de:	65ba      	str	r2, [r7, #88]	@ 0x58
 80077e0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077e6:	e841 2300 	strex	r3, r2, [r1]
 80077ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1e5      	bne.n	80077be <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3314      	adds	r3, #20
 80077f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077fc:	e853 3f00 	ldrex	r3, [r3]
 8007800:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007804:	f023 0301 	bic.w	r3, r3, #1
 8007808:	667b      	str	r3, [r7, #100]	@ 0x64
 800780a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3314      	adds	r3, #20
 8007810:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007812:	647a      	str	r2, [r7, #68]	@ 0x44
 8007814:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007816:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007818:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800781a:	e841 2300 	strex	r3, r2, [r1]
 800781e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007822:	2b00      	cmp	r3, #0
 8007824:	d1e5      	bne.n	80077f2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3314      	adds	r3, #20
 800782c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	623b      	str	r3, [r7, #32]
   return(result);
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800783c:	663b      	str	r3, [r7, #96]	@ 0x60
 800783e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3314      	adds	r3, #20
 8007844:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007846:	633a      	str	r2, [r7, #48]	@ 0x30
 8007848:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800784c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800784e:	e841 2300 	strex	r3, r2, [r1]
 8007852:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1e5      	bne.n	8007826 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800785a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800785c:	2220      	movs	r2, #32
 800785e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007866:	2b01      	cmp	r3, #1
 8007868:	d119      	bne.n	800789e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800786a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	330c      	adds	r3, #12
 8007870:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	e853 3f00 	ldrex	r3, [r3]
 8007878:	60fb      	str	r3, [r7, #12]
   return(result);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f023 0310 	bic.w	r3, r3, #16
 8007880:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	330c      	adds	r3, #12
 8007888:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800788a:	61fa      	str	r2, [r7, #28]
 800788c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788e:	69b9      	ldr	r1, [r7, #24]
 8007890:	69fa      	ldr	r2, [r7, #28]
 8007892:	e841 2300 	strex	r3, r2, [r1]
 8007896:	617b      	str	r3, [r7, #20]
   return(result);
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1e5      	bne.n	800786a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800789e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078a0:	2200      	movs	r2, #0
 80078a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d106      	bne.n	80078ba <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078b0:	4619      	mov	r1, r3
 80078b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80078b4:	f7ff ff66 	bl	8007784 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078b8:	e002      	b.n	80078c0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80078ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80078bc:	f7ff ff44 	bl	8007748 <HAL_UART_RxCpltCallback>
}
 80078c0:	bf00      	nop
 80078c2:	3770      	adds	r7, #112	@ 0x70
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d108      	bne.n	80078f6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078e8:	085b      	lsrs	r3, r3, #1
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	4619      	mov	r1, r3
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f7ff ff48 	bl	8007784 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078f4:	e002      	b.n	80078fc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff ff30 	bl	800775c <HAL_UART_RxHalfCpltCallback>
}
 80078fc:	bf00      	nop
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800790c:	2300      	movs	r3, #0
 800790e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007920:	2b80      	cmp	r3, #128	@ 0x80
 8007922:	bf0c      	ite	eq
 8007924:	2301      	moveq	r3, #1
 8007926:	2300      	movne	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b21      	cmp	r3, #33	@ 0x21
 8007936:	d108      	bne.n	800794a <UART_DMAError+0x46>
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d005      	beq.n	800794a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2200      	movs	r2, #0
 8007942:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007944:	68b8      	ldr	r0, [r7, #8]
 8007946:	f000 f8cd 	bl	8007ae4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007954:	2b40      	cmp	r3, #64	@ 0x40
 8007956:	bf0c      	ite	eq
 8007958:	2301      	moveq	r3, #1
 800795a:	2300      	movne	r3, #0
 800795c:	b2db      	uxtb	r3, r3
 800795e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007966:	b2db      	uxtb	r3, r3
 8007968:	2b22      	cmp	r3, #34	@ 0x22
 800796a:	d108      	bne.n	800797e <UART_DMAError+0x7a>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d005      	beq.n	800797e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2200      	movs	r2, #0
 8007976:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007978:	68b8      	ldr	r0, [r7, #8]
 800797a:	f000 f8db 	bl	8007b34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007982:	f043 0210 	orr.w	r2, r3, #16
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800798a:	68b8      	ldr	r0, [r7, #8]
 800798c:	f7ff fef0 	bl	8007770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007990:	bf00      	nop
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b098      	sub	sp, #96	@ 0x60
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	4613      	mov	r3, r2
 80079a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	88fa      	ldrh	r2, [r7, #6]
 80079b0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2200      	movs	r2, #0
 80079b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2222      	movs	r2, #34	@ 0x22
 80079bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c4:	4a44      	ldr	r2, [pc, #272]	@ (8007ad8 <UART_Start_Receive_DMA+0x140>)
 80079c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079cc:	4a43      	ldr	r2, [pc, #268]	@ (8007adc <UART_Start_Receive_DMA+0x144>)
 80079ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d4:	4a42      	ldr	r2, [pc, #264]	@ (8007ae0 <UART_Start_Receive_DMA+0x148>)
 80079d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079dc:	2200      	movs	r2, #0
 80079de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80079e0:	f107 0308 	add.w	r3, r7, #8
 80079e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3304      	adds	r3, #4
 80079f0:	4619      	mov	r1, r3
 80079f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	88fb      	ldrh	r3, [r7, #6]
 80079f8:	f7fb fc18 	bl	800322c <HAL_DMA_Start_IT>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d008      	beq.n	8007a14 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2210      	movs	r2, #16
 8007a06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2220      	movs	r2, #32
 8007a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e05d      	b.n	8007ad0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a14:	2300      	movs	r3, #0
 8007a16:	613b      	str	r3, [r7, #16]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	613b      	str	r3, [r7, #16]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	613b      	str	r3, [r7, #16]
 8007a28:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d019      	beq.n	8007a66 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	330c      	adds	r3, #12
 8007a38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a3c:	e853 3f00 	ldrex	r3, [r3]
 8007a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	330c      	adds	r3, #12
 8007a50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a52:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007a54:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a56:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007a58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a5a:	e841 2300 	strex	r3, r2, [r1]
 8007a5e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007a60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1e5      	bne.n	8007a32 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3314      	adds	r3, #20
 8007a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a78:	f043 0301 	orr.w	r3, r3, #1
 8007a7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	3314      	adds	r3, #20
 8007a84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a86:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007a88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007a8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e5      	bne.n	8007a66 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3314      	adds	r3, #20
 8007aa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ab0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3314      	adds	r3, #20
 8007ab8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007aba:	627a      	str	r2, [r7, #36]	@ 0x24
 8007abc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abe:	6a39      	ldr	r1, [r7, #32]
 8007ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1e5      	bne.n	8007a9a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3760      	adds	r7, #96	@ 0x60
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	0800779d 	.word	0x0800779d
 8007adc:	080078c9 	.word	0x080078c9
 8007ae0:	08007905 	.word	0x08007905

08007ae4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b089      	sub	sp, #36	@ 0x24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	330c      	adds	r3, #12
 8007af2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	e853 3f00 	ldrex	r3, [r3]
 8007afa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b02:	61fb      	str	r3, [r7, #28]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	330c      	adds	r3, #12
 8007b0a:	69fa      	ldr	r2, [r7, #28]
 8007b0c:	61ba      	str	r2, [r7, #24]
 8007b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b10:	6979      	ldr	r1, [r7, #20]
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	e841 2300 	strex	r3, r2, [r1]
 8007b18:	613b      	str	r3, [r7, #16]
   return(result);
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1e5      	bne.n	8007aec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2220      	movs	r2, #32
 8007b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007b28:	bf00      	nop
 8007b2a:	3724      	adds	r7, #36	@ 0x24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr

08007b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b095      	sub	sp, #84	@ 0x54
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	330c      	adds	r3, #12
 8007b42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b46:	e853 3f00 	ldrex	r3, [r3]
 8007b4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8007b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b64:	e841 2300 	strex	r3, r2, [r1]
 8007b68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d1e5      	bne.n	8007b3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	3314      	adds	r3, #20
 8007b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	e853 3f00 	ldrex	r3, [r3]
 8007b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	f023 0301 	bic.w	r3, r3, #1
 8007b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	3314      	adds	r3, #20
 8007b8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b98:	e841 2300 	strex	r3, r2, [r1]
 8007b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1e5      	bne.n	8007b70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d119      	bne.n	8007be0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	330c      	adds	r3, #12
 8007bb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	e853 3f00 	ldrex	r3, [r3]
 8007bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f023 0310 	bic.w	r3, r3, #16
 8007bc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	330c      	adds	r3, #12
 8007bca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bcc:	61ba      	str	r2, [r7, #24]
 8007bce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd0:	6979      	ldr	r1, [r7, #20]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	e841 2300 	strex	r3, r2, [r1]
 8007bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1e5      	bne.n	8007bac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007bee:	bf00      	nop
 8007bf0:	3754      	adds	r7, #84	@ 0x54
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b084      	sub	sp, #16
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f7ff fdae 	bl	8007770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c14:	bf00      	nop
 8007c16:	3710      	adds	r7, #16
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	2b21      	cmp	r3, #33	@ 0x21
 8007c2e:	d13e      	bne.n	8007cae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c38:	d114      	bne.n	8007c64 <UART_Transmit_IT+0x48>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d110      	bne.n	8007c64 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	881b      	ldrh	r3, [r3, #0]
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c56:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a1b      	ldr	r3, [r3, #32]
 8007c5c:	1c9a      	adds	r2, r3, #2
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	621a      	str	r2, [r3, #32]
 8007c62:	e008      	b.n	8007c76 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a1b      	ldr	r3, [r3, #32]
 8007c68:	1c59      	adds	r1, r3, #1
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	6211      	str	r1, [r2, #32]
 8007c6e:	781a      	ldrb	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	4619      	mov	r1, r3
 8007c84:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10f      	bne.n	8007caa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	68da      	ldr	r2, [r3, #12]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c98:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68da      	ldr	r2, [r3, #12]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ca8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	e000      	b.n	8007cb0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cae:	2302      	movs	r3, #2
  }
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3714      	adds	r7, #20
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b082      	sub	sp, #8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68da      	ldr	r2, [r3, #12]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cd2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2220      	movs	r2, #32
 8007cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f7ff fd29 	bl	8007734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3708      	adds	r7, #8
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b08c      	sub	sp, #48	@ 0x30
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b22      	cmp	r3, #34	@ 0x22
 8007d06:	f040 80aa 	bne.w	8007e5e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d12:	d115      	bne.n	8007d40 <UART_Receive_IT+0x54>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d111      	bne.n	8007d40 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d20:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d32:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d38:	1c9a      	adds	r2, r3, #2
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d3e:	e024      	b.n	8007d8a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d4e:	d007      	beq.n	8007d60 <UART_Receive_IT+0x74>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10a      	bne.n	8007d6e <UART_Receive_IT+0x82>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	691b      	ldr	r3, [r3, #16]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d106      	bne.n	8007d6e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	b2da      	uxtb	r2, r3
 8007d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d6a:	701a      	strb	r2, [r3, #0]
 8007d6c:	e008      	b.n	8007d80 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d84:	1c5a      	adds	r2, r3, #1
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	4619      	mov	r1, r3
 8007d98:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d15d      	bne.n	8007e5a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 0220 	bic.w	r2, r2, #32
 8007dac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68da      	ldr	r2, [r3, #12]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007dbc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	695a      	ldr	r2, [r3, #20]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0201 	bic.w	r2, r2, #1
 8007dcc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d135      	bne.n	8007e50 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	330c      	adds	r3, #12
 8007df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	e853 3f00 	ldrex	r3, [r3]
 8007df8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	f023 0310 	bic.w	r3, r3, #16
 8007e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	330c      	adds	r3, #12
 8007e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e0a:	623a      	str	r2, [r7, #32]
 8007e0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	69f9      	ldr	r1, [r7, #28]
 8007e10:	6a3a      	ldr	r2, [r7, #32]
 8007e12:	e841 2300 	strex	r3, r2, [r1]
 8007e16:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e18:	69bb      	ldr	r3, [r7, #24]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1e5      	bne.n	8007dea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 0310 	and.w	r3, r3, #16
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d10a      	bne.n	8007e42 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	60fb      	str	r3, [r7, #12]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	60fb      	str	r3, [r7, #12]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	60fb      	str	r3, [r7, #12]
 8007e40:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7ff fc9b 	bl	8007784 <HAL_UARTEx_RxEventCallback>
 8007e4e:	e002      	b.n	8007e56 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f7ff fc79 	bl	8007748 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e56:	2300      	movs	r3, #0
 8007e58:	e002      	b.n	8007e60 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e000      	b.n	8007e60 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007e5e:	2302      	movs	r3, #2
  }
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3730      	adds	r7, #48	@ 0x30
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e6c:	b0c0      	sub	sp, #256	@ 0x100
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e84:	68d9      	ldr	r1, [r3, #12]
 8007e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	ea40 0301 	orr.w	r3, r0, r1
 8007e90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e96:	689a      	ldr	r2, [r3, #8]
 8007e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e9c:	691b      	ldr	r3, [r3, #16]
 8007e9e:	431a      	orrs	r2, r3
 8007ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	431a      	orrs	r2, r3
 8007ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eac:	69db      	ldr	r3, [r3, #28]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007ec0:	f021 010c 	bic.w	r1, r1, #12
 8007ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007ece:	430b      	orrs	r3, r1
 8007ed0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee2:	6999      	ldr	r1, [r3, #24]
 8007ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	ea40 0301 	orr.w	r3, r0, r1
 8007eee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	4b8f      	ldr	r3, [pc, #572]	@ (8008134 <UART_SetConfig+0x2cc>)
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d005      	beq.n	8007f08 <UART_SetConfig+0xa0>
 8007efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	4b8d      	ldr	r3, [pc, #564]	@ (8008138 <UART_SetConfig+0x2d0>)
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d104      	bne.n	8007f12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f08:	f7fd fc72 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8007f0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007f10:	e003      	b.n	8007f1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f12:	f7fd fc59 	bl	80057c8 <HAL_RCC_GetPCLK1Freq>
 8007f16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f1e:	69db      	ldr	r3, [r3, #28]
 8007f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f24:	f040 810c 	bne.w	8008140 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007f36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007f3a:	4622      	mov	r2, r4
 8007f3c:	462b      	mov	r3, r5
 8007f3e:	1891      	adds	r1, r2, r2
 8007f40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007f42:	415b      	adcs	r3, r3
 8007f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	eb12 0801 	adds.w	r8, r2, r1
 8007f50:	4629      	mov	r1, r5
 8007f52:	eb43 0901 	adc.w	r9, r3, r1
 8007f56:	f04f 0200 	mov.w	r2, #0
 8007f5a:	f04f 0300 	mov.w	r3, #0
 8007f5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f6a:	4690      	mov	r8, r2
 8007f6c:	4699      	mov	r9, r3
 8007f6e:	4623      	mov	r3, r4
 8007f70:	eb18 0303 	adds.w	r3, r8, r3
 8007f74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f78:	462b      	mov	r3, r5
 8007f7a:	eb49 0303 	adc.w	r3, r9, r3
 8007f7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007f92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007f96:	460b      	mov	r3, r1
 8007f98:	18db      	adds	r3, r3, r3
 8007f9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f9c:	4613      	mov	r3, r2
 8007f9e:	eb42 0303 	adc.w	r3, r2, r3
 8007fa2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007fa8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007fac:	f7f8 fe74 	bl	8000c98 <__aeabi_uldivmod>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4b61      	ldr	r3, [pc, #388]	@ (800813c <UART_SetConfig+0x2d4>)
 8007fb6:	fba3 2302 	umull	r2, r3, r3, r2
 8007fba:	095b      	lsrs	r3, r3, #5
 8007fbc:	011c      	lsls	r4, r3, #4
 8007fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007fc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007fcc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007fd0:	4642      	mov	r2, r8
 8007fd2:	464b      	mov	r3, r9
 8007fd4:	1891      	adds	r1, r2, r2
 8007fd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007fd8:	415b      	adcs	r3, r3
 8007fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007fe0:	4641      	mov	r1, r8
 8007fe2:	eb12 0a01 	adds.w	sl, r2, r1
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	eb43 0b01 	adc.w	fp, r3, r1
 8007fec:	f04f 0200 	mov.w	r2, #0
 8007ff0:	f04f 0300 	mov.w	r3, #0
 8007ff4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ff8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ffc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008000:	4692      	mov	sl, r2
 8008002:	469b      	mov	fp, r3
 8008004:	4643      	mov	r3, r8
 8008006:	eb1a 0303 	adds.w	r3, sl, r3
 800800a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800800e:	464b      	mov	r3, r9
 8008010:	eb4b 0303 	adc.w	r3, fp, r3
 8008014:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008024:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008028:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800802c:	460b      	mov	r3, r1
 800802e:	18db      	adds	r3, r3, r3
 8008030:	643b      	str	r3, [r7, #64]	@ 0x40
 8008032:	4613      	mov	r3, r2
 8008034:	eb42 0303 	adc.w	r3, r2, r3
 8008038:	647b      	str	r3, [r7, #68]	@ 0x44
 800803a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800803e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008042:	f7f8 fe29 	bl	8000c98 <__aeabi_uldivmod>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	4611      	mov	r1, r2
 800804c:	4b3b      	ldr	r3, [pc, #236]	@ (800813c <UART_SetConfig+0x2d4>)
 800804e:	fba3 2301 	umull	r2, r3, r3, r1
 8008052:	095b      	lsrs	r3, r3, #5
 8008054:	2264      	movs	r2, #100	@ 0x64
 8008056:	fb02 f303 	mul.w	r3, r2, r3
 800805a:	1acb      	subs	r3, r1, r3
 800805c:	00db      	lsls	r3, r3, #3
 800805e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008062:	4b36      	ldr	r3, [pc, #216]	@ (800813c <UART_SetConfig+0x2d4>)
 8008064:	fba3 2302 	umull	r2, r3, r3, r2
 8008068:	095b      	lsrs	r3, r3, #5
 800806a:	005b      	lsls	r3, r3, #1
 800806c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008070:	441c      	add	r4, r3
 8008072:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008076:	2200      	movs	r2, #0
 8008078:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800807c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008080:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008084:	4642      	mov	r2, r8
 8008086:	464b      	mov	r3, r9
 8008088:	1891      	adds	r1, r2, r2
 800808a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800808c:	415b      	adcs	r3, r3
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008090:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008094:	4641      	mov	r1, r8
 8008096:	1851      	adds	r1, r2, r1
 8008098:	6339      	str	r1, [r7, #48]	@ 0x30
 800809a:	4649      	mov	r1, r9
 800809c:	414b      	adcs	r3, r1
 800809e:	637b      	str	r3, [r7, #52]	@ 0x34
 80080a0:	f04f 0200 	mov.w	r2, #0
 80080a4:	f04f 0300 	mov.w	r3, #0
 80080a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80080ac:	4659      	mov	r1, fp
 80080ae:	00cb      	lsls	r3, r1, #3
 80080b0:	4651      	mov	r1, sl
 80080b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080b6:	4651      	mov	r1, sl
 80080b8:	00ca      	lsls	r2, r1, #3
 80080ba:	4610      	mov	r0, r2
 80080bc:	4619      	mov	r1, r3
 80080be:	4603      	mov	r3, r0
 80080c0:	4642      	mov	r2, r8
 80080c2:	189b      	adds	r3, r3, r2
 80080c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080c8:	464b      	mov	r3, r9
 80080ca:	460a      	mov	r2, r1
 80080cc:	eb42 0303 	adc.w	r3, r2, r3
 80080d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80080e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80080e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80080e8:	460b      	mov	r3, r1
 80080ea:	18db      	adds	r3, r3, r3
 80080ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ee:	4613      	mov	r3, r2
 80080f0:	eb42 0303 	adc.w	r3, r2, r3
 80080f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80080fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80080fe:	f7f8 fdcb 	bl	8000c98 <__aeabi_uldivmod>
 8008102:	4602      	mov	r2, r0
 8008104:	460b      	mov	r3, r1
 8008106:	4b0d      	ldr	r3, [pc, #52]	@ (800813c <UART_SetConfig+0x2d4>)
 8008108:	fba3 1302 	umull	r1, r3, r3, r2
 800810c:	095b      	lsrs	r3, r3, #5
 800810e:	2164      	movs	r1, #100	@ 0x64
 8008110:	fb01 f303 	mul.w	r3, r1, r3
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	00db      	lsls	r3, r3, #3
 8008118:	3332      	adds	r3, #50	@ 0x32
 800811a:	4a08      	ldr	r2, [pc, #32]	@ (800813c <UART_SetConfig+0x2d4>)
 800811c:	fba2 2303 	umull	r2, r3, r2, r3
 8008120:	095b      	lsrs	r3, r3, #5
 8008122:	f003 0207 	and.w	r2, r3, #7
 8008126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4422      	add	r2, r4
 800812e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008130:	e106      	b.n	8008340 <UART_SetConfig+0x4d8>
 8008132:	bf00      	nop
 8008134:	40011000 	.word	0x40011000
 8008138:	40011400 	.word	0x40011400
 800813c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008144:	2200      	movs	r2, #0
 8008146:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800814a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800814e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008152:	4642      	mov	r2, r8
 8008154:	464b      	mov	r3, r9
 8008156:	1891      	adds	r1, r2, r2
 8008158:	6239      	str	r1, [r7, #32]
 800815a:	415b      	adcs	r3, r3
 800815c:	627b      	str	r3, [r7, #36]	@ 0x24
 800815e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008162:	4641      	mov	r1, r8
 8008164:	1854      	adds	r4, r2, r1
 8008166:	4649      	mov	r1, r9
 8008168:	eb43 0501 	adc.w	r5, r3, r1
 800816c:	f04f 0200 	mov.w	r2, #0
 8008170:	f04f 0300 	mov.w	r3, #0
 8008174:	00eb      	lsls	r3, r5, #3
 8008176:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800817a:	00e2      	lsls	r2, r4, #3
 800817c:	4614      	mov	r4, r2
 800817e:	461d      	mov	r5, r3
 8008180:	4643      	mov	r3, r8
 8008182:	18e3      	adds	r3, r4, r3
 8008184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008188:	464b      	mov	r3, r9
 800818a:	eb45 0303 	adc.w	r3, r5, r3
 800818e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800819e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80081a2:	f04f 0200 	mov.w	r2, #0
 80081a6:	f04f 0300 	mov.w	r3, #0
 80081aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80081ae:	4629      	mov	r1, r5
 80081b0:	008b      	lsls	r3, r1, #2
 80081b2:	4621      	mov	r1, r4
 80081b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081b8:	4621      	mov	r1, r4
 80081ba:	008a      	lsls	r2, r1, #2
 80081bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80081c0:	f7f8 fd6a 	bl	8000c98 <__aeabi_uldivmod>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	4b60      	ldr	r3, [pc, #384]	@ (800834c <UART_SetConfig+0x4e4>)
 80081ca:	fba3 2302 	umull	r2, r3, r3, r2
 80081ce:	095b      	lsrs	r3, r3, #5
 80081d0:	011c      	lsls	r4, r3, #4
 80081d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081d6:	2200      	movs	r2, #0
 80081d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80081e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80081e4:	4642      	mov	r2, r8
 80081e6:	464b      	mov	r3, r9
 80081e8:	1891      	adds	r1, r2, r2
 80081ea:	61b9      	str	r1, [r7, #24]
 80081ec:	415b      	adcs	r3, r3
 80081ee:	61fb      	str	r3, [r7, #28]
 80081f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081f4:	4641      	mov	r1, r8
 80081f6:	1851      	adds	r1, r2, r1
 80081f8:	6139      	str	r1, [r7, #16]
 80081fa:	4649      	mov	r1, r9
 80081fc:	414b      	adcs	r3, r1
 80081fe:	617b      	str	r3, [r7, #20]
 8008200:	f04f 0200 	mov.w	r2, #0
 8008204:	f04f 0300 	mov.w	r3, #0
 8008208:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800820c:	4659      	mov	r1, fp
 800820e:	00cb      	lsls	r3, r1, #3
 8008210:	4651      	mov	r1, sl
 8008212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008216:	4651      	mov	r1, sl
 8008218:	00ca      	lsls	r2, r1, #3
 800821a:	4610      	mov	r0, r2
 800821c:	4619      	mov	r1, r3
 800821e:	4603      	mov	r3, r0
 8008220:	4642      	mov	r2, r8
 8008222:	189b      	adds	r3, r3, r2
 8008224:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008228:	464b      	mov	r3, r9
 800822a:	460a      	mov	r2, r1
 800822c:	eb42 0303 	adc.w	r3, r2, r3
 8008230:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800823e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008240:	f04f 0200 	mov.w	r2, #0
 8008244:	f04f 0300 	mov.w	r3, #0
 8008248:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800824c:	4649      	mov	r1, r9
 800824e:	008b      	lsls	r3, r1, #2
 8008250:	4641      	mov	r1, r8
 8008252:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008256:	4641      	mov	r1, r8
 8008258:	008a      	lsls	r2, r1, #2
 800825a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800825e:	f7f8 fd1b 	bl	8000c98 <__aeabi_uldivmod>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4611      	mov	r1, r2
 8008268:	4b38      	ldr	r3, [pc, #224]	@ (800834c <UART_SetConfig+0x4e4>)
 800826a:	fba3 2301 	umull	r2, r3, r3, r1
 800826e:	095b      	lsrs	r3, r3, #5
 8008270:	2264      	movs	r2, #100	@ 0x64
 8008272:	fb02 f303 	mul.w	r3, r2, r3
 8008276:	1acb      	subs	r3, r1, r3
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	3332      	adds	r3, #50	@ 0x32
 800827c:	4a33      	ldr	r2, [pc, #204]	@ (800834c <UART_SetConfig+0x4e4>)
 800827e:	fba2 2303 	umull	r2, r3, r2, r3
 8008282:	095b      	lsrs	r3, r3, #5
 8008284:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008288:	441c      	add	r4, r3
 800828a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800828e:	2200      	movs	r2, #0
 8008290:	673b      	str	r3, [r7, #112]	@ 0x70
 8008292:	677a      	str	r2, [r7, #116]	@ 0x74
 8008294:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008298:	4642      	mov	r2, r8
 800829a:	464b      	mov	r3, r9
 800829c:	1891      	adds	r1, r2, r2
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	415b      	adcs	r3, r3
 80082a2:	60fb      	str	r3, [r7, #12]
 80082a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082a8:	4641      	mov	r1, r8
 80082aa:	1851      	adds	r1, r2, r1
 80082ac:	6039      	str	r1, [r7, #0]
 80082ae:	4649      	mov	r1, r9
 80082b0:	414b      	adcs	r3, r1
 80082b2:	607b      	str	r3, [r7, #4]
 80082b4:	f04f 0200 	mov.w	r2, #0
 80082b8:	f04f 0300 	mov.w	r3, #0
 80082bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80082c0:	4659      	mov	r1, fp
 80082c2:	00cb      	lsls	r3, r1, #3
 80082c4:	4651      	mov	r1, sl
 80082c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082ca:	4651      	mov	r1, sl
 80082cc:	00ca      	lsls	r2, r1, #3
 80082ce:	4610      	mov	r0, r2
 80082d0:	4619      	mov	r1, r3
 80082d2:	4603      	mov	r3, r0
 80082d4:	4642      	mov	r2, r8
 80082d6:	189b      	adds	r3, r3, r2
 80082d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80082da:	464b      	mov	r3, r9
 80082dc:	460a      	mov	r2, r1
 80082de:	eb42 0303 	adc.w	r3, r2, r3
 80082e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80082e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80082ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80082f0:	f04f 0200 	mov.w	r2, #0
 80082f4:	f04f 0300 	mov.w	r3, #0
 80082f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80082fc:	4649      	mov	r1, r9
 80082fe:	008b      	lsls	r3, r1, #2
 8008300:	4641      	mov	r1, r8
 8008302:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008306:	4641      	mov	r1, r8
 8008308:	008a      	lsls	r2, r1, #2
 800830a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800830e:	f7f8 fcc3 	bl	8000c98 <__aeabi_uldivmod>
 8008312:	4602      	mov	r2, r0
 8008314:	460b      	mov	r3, r1
 8008316:	4b0d      	ldr	r3, [pc, #52]	@ (800834c <UART_SetConfig+0x4e4>)
 8008318:	fba3 1302 	umull	r1, r3, r3, r2
 800831c:	095b      	lsrs	r3, r3, #5
 800831e:	2164      	movs	r1, #100	@ 0x64
 8008320:	fb01 f303 	mul.w	r3, r1, r3
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	011b      	lsls	r3, r3, #4
 8008328:	3332      	adds	r3, #50	@ 0x32
 800832a:	4a08      	ldr	r2, [pc, #32]	@ (800834c <UART_SetConfig+0x4e4>)
 800832c:	fba2 2303 	umull	r2, r3, r2, r3
 8008330:	095b      	lsrs	r3, r3, #5
 8008332:	f003 020f 	and.w	r2, r3, #15
 8008336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4422      	add	r2, r4
 800833e:	609a      	str	r2, [r3, #8]
}
 8008340:	bf00      	nop
 8008342:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008346:	46bd      	mov	sp, r7
 8008348:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800834c:	51eb851f 	.word	0x51eb851f

08008350 <PID_Init>:
// https://timhanewich.medium.com/how-i-developed-the-scout-flight-controller-part-4-stabilizing-flight-with-pid-controllers-1e945577a9aa
// https://pidexplained.com/pid-controller-explained/

#include "PID.h"

void PID_Init(PIDController* pid, float kp, float ki, float kd, float cycle_time_seconds, float i_limit) {
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6178      	str	r0, [r7, #20]
 8008358:	ed87 0a04 	vstr	s0, [r7, #16]
 800835c:	edc7 0a03 	vstr	s1, [r7, #12]
 8008360:	ed87 1a02 	vstr	s2, [r7, #8]
 8008364:	edc7 1a01 	vstr	s3, [r7, #4]
 8008368:	ed87 2a00 	vstr	s4, [r7]
    if (!pid) return;
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d012      	beq.n	8008398 <PID_Init+0x48>

    // Settings
    pid->kp = kp;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	609a      	str	r2, [r3, #8]
    pid->cycle_time_seconds = cycle_time_seconds;
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	60da      	str	r2, [r3, #12]
    pid->i_limit = i_limit;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	683a      	ldr	r2, [r7, #0]
 800838e:	611a      	str	r2, [r3, #16]

    // Reset state
    PID_Reset(pid);
 8008390:	6978      	ldr	r0, [r7, #20]
 8008392:	f000 f805 	bl	80083a0 <PID_Reset>
 8008396:	e000      	b.n	800839a <PID_Init+0x4a>
    if (!pid) return;
 8008398:	bf00      	nop
}
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <PID_Reset>:
    pid->previous_i = I;

    return P + I + D;
}

void PID_Reset(PIDController* pid) {
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d008      	beq.n	80083c0 <PID_Reset+0x20>
    pid->previous_error = 0.0f;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f04f 0200 	mov.w	r2, #0
 80083b4:	615a      	str	r2, [r3, #20]
    pid->previous_i = 0.0f;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f04f 0200 	mov.w	r2, #0
 80083bc:	619a      	str	r2, [r3, #24]
 80083be:	e000      	b.n	80083c2 <PID_Reset+0x22>
    if (!pid) return;
 80083c0:	bf00      	nop
}
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <i3gd20_cs_assert>:

/* I3G4250D WHO_AM_I */
#define I3G4250D_WHO_AM_I 0xD8

/* Helper: CS control */
static inline void i3gd20_cs_assert(void) {
 80083cc:	b580      	push	{r7, lr}
 80083ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80083d0:	2200      	movs	r2, #0
 80083d2:	2108      	movs	r1, #8
 80083d4:	4802      	ldr	r0, [pc, #8]	@ (80083e0 <i3gd20_cs_assert+0x14>)
 80083d6:	f7fb fc01 	bl	8003bdc <HAL_GPIO_WritePin>
}
 80083da:	bf00      	nop
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	40021000 	.word	0x40021000

080083e4 <i3gd20_cs_deassert>:
static inline void i3gd20_cs_deassert(void) {
 80083e4:	b580      	push	{r7, lr}
 80083e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 80083e8:	2201      	movs	r2, #1
 80083ea:	2108      	movs	r1, #8
 80083ec:	4802      	ldr	r0, [pc, #8]	@ (80083f8 <i3gd20_cs_deassert+0x14>)
 80083ee:	f7fb fbf5 	bl	8003bdc <HAL_GPIO_WritePin>
}
 80083f2:	bf00      	nop
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	40021000 	.word	0x40021000

080083fc <i3gd20_write_reg>:

/* Helper: Write a register */
static bool i3gd20_write_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t val)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	460b      	mov	r3, r1
 8008406:	70fb      	strb	r3, [r7, #3]
 8008408:	4613      	mov	r3, r2
 800840a:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = { reg, val };
 800840c:	78fb      	ldrb	r3, [r7, #3]
 800840e:	733b      	strb	r3, [r7, #12]
 8008410:	78bb      	ldrb	r3, [r7, #2]
 8008412:	737b      	strb	r3, [r7, #13]
    printf("I3GD20 Write: reg 0x%02X = 0x%02X\r\n", reg, val);
 8008414:	78fb      	ldrb	r3, [r7, #3]
 8008416:	78ba      	ldrb	r2, [r7, #2]
 8008418:	4619      	mov	r1, r3
 800841a:	480f      	ldr	r0, [pc, #60]	@ (8008458 <i3gd20_write_reg+0x5c>)
 800841c:	f002 f8ac 	bl	800a578 <iprintf>

    i3gd20_cs_assert();
 8008420:	f7ff ffd4 	bl	80083cc <i3gd20_cs_assert>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx, 2, 50);
 8008424:	f107 010c 	add.w	r1, r7, #12
 8008428:	2332      	movs	r3, #50	@ 0x32
 800842a:	2202      	movs	r2, #2
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f7fd fa7c 	bl	800592a <HAL_SPI_Transmit>
 8008432:	4603      	mov	r3, r0
 8008434:	73fb      	strb	r3, [r7, #15]
    i3gd20_cs_deassert(); // De-assert CS immediately after transaction
 8008436:	f7ff ffd5 	bl	80083e4 <i3gd20_cs_deassert>

    if (status != HAL_OK) {
 800843a:	7bfb      	ldrb	r3, [r7, #15]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d006      	beq.n	800844e <i3gd20_write_reg+0x52>
        printf("I3GD20 Write failed: HAL_Status = %d\r\n", status);
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	4619      	mov	r1, r3
 8008444:	4805      	ldr	r0, [pc, #20]	@ (800845c <i3gd20_write_reg+0x60>)
 8008446:	f002 f897 	bl	800a578 <iprintf>
        return false;
 800844a:	2300      	movs	r3, #0
 800844c:	e000      	b.n	8008450 <i3gd20_write_reg+0x54>
    }
    return true;
 800844e:	2301      	movs	r3, #1
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	0800de28 	.word	0x0800de28
 800845c:	0800de4c 	.word	0x0800de4c

08008460 <i3gd20_read_reg>:

/* Helper: Read register(s) */
static bool i3gd20_read_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b08c      	sub	sp, #48	@ 0x30
 8008464:	af02      	add	r7, sp, #8
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	607a      	str	r2, [r7, #4]
 800846a:	461a      	mov	r2, r3
 800846c:	460b      	mov	r3, r1
 800846e:	72fb      	strb	r3, [r7, #11]
 8008470:	4613      	mov	r3, r2
 8008472:	813b      	strh	r3, [r7, #8]
    if (len == 0) return false;
 8008474:	893b      	ldrh	r3, [r7, #8]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d101      	bne.n	800847e <i3gd20_read_reg+0x1e>
 800847a:	2300      	movs	r3, #0
 800847c:	e045      	b.n	800850a <i3gd20_read_reg+0xaa>
    uint8_t addr = reg | 0x80; // read
 800847e:	7afb      	ldrb	r3, [r7, #11]
 8008480:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (len > 1) addr |= 0x40; // auto-increment
 8008488:	893b      	ldrh	r3, [r7, #8]
 800848a:	2b01      	cmp	r3, #1
 800848c:	d905      	bls.n	800849a <i3gd20_read_reg+0x3a>
 800848e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    uint8_t rx[8]; // max buffer for our needs
    uint8_t tx[8];
    if (len > sizeof(rx)-1) return false; // safety check
 800849a:	893b      	ldrh	r3, [r7, #8]
 800849c:	2b07      	cmp	r3, #7
 800849e:	d901      	bls.n	80084a4 <i3gd20_read_reg+0x44>
 80084a0:	2300      	movs	r3, #0
 80084a2:	e032      	b.n	800850a <i3gd20_read_reg+0xaa>
    
    // Setup transmit buffer with address and dummy bytes
    tx[0] = addr;
 80084a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084a8:	743b      	strb	r3, [r7, #16]
    for (int i = 1; i <= len; i++) tx[i] = 0xFF; // dummy bytes for read
 80084aa:	2301      	movs	r3, #1
 80084ac:	623b      	str	r3, [r7, #32]
 80084ae:	e008      	b.n	80084c2 <i3gd20_read_reg+0x62>
 80084b0:	f107 0210 	add.w	r2, r7, #16
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	4413      	add	r3, r2
 80084b8:	22ff      	movs	r2, #255	@ 0xff
 80084ba:	701a      	strb	r2, [r3, #0]
 80084bc:	6a3b      	ldr	r3, [r7, #32]
 80084be:	3301      	adds	r3, #1
 80084c0:	623b      	str	r3, [r7, #32]
 80084c2:	893b      	ldrh	r3, [r7, #8]
 80084c4:	6a3a      	ldr	r2, [r7, #32]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	ddf2      	ble.n	80084b0 <i3gd20_read_reg+0x50>
    
    i3gd20_cs_assert();
 80084ca:	f7ff ff7f 	bl	80083cc <i3gd20_cs_assert>
    // Single transaction with dummy bytes for read
    if (HAL_SPI_TransmitReceive(hspi, tx, rx, len + 1, 100) != HAL_OK) {
 80084ce:	893b      	ldrh	r3, [r7, #8]
 80084d0:	3301      	adds	r3, #1
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	f107 0218 	add.w	r2, r7, #24
 80084d8:	f107 0110 	add.w	r1, r7, #16
 80084dc:	2064      	movs	r0, #100	@ 0x64
 80084de:	9000      	str	r0, [sp, #0]
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f7fd fb66 	bl	8005bb2 <HAL_SPI_TransmitReceive>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d003      	beq.n	80084f4 <i3gd20_read_reg+0x94>
        i3gd20_cs_deassert();
 80084ec:	f7ff ff7a 	bl	80083e4 <i3gd20_cs_deassert>
        return false;
 80084f0:	2300      	movs	r3, #0
 80084f2:	e00a      	b.n	800850a <i3gd20_read_reg+0xaa>
    }
    i3gd20_cs_deassert();
 80084f4:	f7ff ff76 	bl	80083e4 <i3gd20_cs_deassert>
    
    // Copy received data (skip first byte which was during address transmission)
    memcpy(buf, rx + 1, len);
 80084f8:	f107 0318 	add.w	r3, r7, #24
 80084fc:	3301      	adds	r3, #1
 80084fe:	893a      	ldrh	r2, [r7, #8]
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f002 fa35 	bl	800a972 <memcpy>
    return true;
 8008508:	2301      	movs	r3, #1
}
 800850a:	4618      	mov	r0, r3
 800850c:	3728      	adds	r7, #40	@ 0x28
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
	...

08008514 <I3GD20_Init>:

bool I3GD20_Init(I3GD20* dev, SPI_HandleTypeDef* hspi)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
    if (dev == NULL || hspi == NULL) return false;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <I3GD20_Init+0x16>
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d101      	bne.n	800852e <I3GD20_Init+0x1a>
 800852a:	2300      	movs	r3, #0
 800852c:	e076      	b.n	800861c <I3GD20_Init+0x108>
    dev->hspi = hspi;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	683a      	ldr	r2, [r7, #0]
 8008532:	601a      	str	r2, [r3, #0]
    dev->initialized = false;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	739a      	strb	r2, [r3, #14]
    dev->dps_per_lsb = 0.00875f;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a39      	ldr	r2, [pc, #228]	@ (8008624 <I3GD20_Init+0x110>)
 800853e:	605a      	str	r2, [r3, #4]

    // 1. Ensure CS is High (Inactive)
    i3gd20_cs_deassert();
 8008540:	f7ff ff50 	bl	80083e4 <i3gd20_cs_deassert>
    HAL_Delay(100); // Wait for power-up
 8008544:	2064      	movs	r0, #100	@ 0x64
 8008546:	f7fa fc8d 	bl	8002e64 <HAL_Delay>

    // 2. Dummy Read to clear SPI bus
    // Sometimes the first transaction is garbage after reset
    uint8_t dummy;
    i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &dummy, 1);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6818      	ldr	r0, [r3, #0]
 800854e:	f107 020f 	add.w	r2, r7, #15
 8008552:	2301      	movs	r3, #1
 8008554:	210f      	movs	r1, #15
 8008556:	f7ff ff83 	bl	8008460 <i3gd20_read_reg>
    HAL_Delay(10);
 800855a:	200a      	movs	r0, #10
 800855c:	f7fa fc82 	bl	8002e64 <HAL_Delay>

    // 3. Attempt to read WHO_AM_I multiple times
    // This handles cases where the sensor needs a few clock cycles to wake up
    uint8_t who = 0;
 8008560:	2300      	movs	r3, #0
 8008562:	73bb      	strb	r3, [r7, #14]
    bool found = false;
 8008564:	2300      	movs	r3, #0
 8008566:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 5; i++) {
 8008568:	2300      	movs	r3, #0
 800856a:	613b      	str	r3, [r7, #16]
 800856c:	e01f      	b.n	80085ae <I3GD20_Init+0x9a>
        if (i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &who, 1)) {
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6818      	ldr	r0, [r3, #0]
 8008572:	f107 020e 	add.w	r2, r7, #14
 8008576:	2301      	movs	r3, #1
 8008578:	210f      	movs	r1, #15
 800857a:	f7ff ff71 	bl	8008460 <i3gd20_read_reg>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d00e      	beq.n	80085a2 <I3GD20_Init+0x8e>
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 8008584:	7bbb      	ldrb	r3, [r7, #14]
 8008586:	2bd4      	cmp	r3, #212	@ 0xd4
 8008588:	d008      	beq.n	800859c <I3GD20_Init+0x88>
 800858a:	7bbb      	ldrb	r3, [r7, #14]
 800858c:	2bd7      	cmp	r3, #215	@ 0xd7
 800858e:	d005      	beq.n	800859c <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 8008590:	7bbb      	ldrb	r3, [r7, #14]
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 8008592:	2bd3      	cmp	r3, #211	@ 0xd3
 8008594:	d002      	beq.n	800859c <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 8008596:	7bbb      	ldrb	r3, [r7, #14]
 8008598:	2bd8      	cmp	r3, #216	@ 0xd8
 800859a:	d102      	bne.n	80085a2 <I3GD20_Init+0x8e>
                found = true;
 800859c:	2301      	movs	r3, #1
 800859e:	75fb      	strb	r3, [r7, #23]
                break;
 80085a0:	e008      	b.n	80085b4 <I3GD20_Init+0xa0>
            }
        }
        HAL_Delay(10);
 80085a2:	200a      	movs	r0, #10
 80085a4:	f7fa fc5e 	bl	8002e64 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	3301      	adds	r3, #1
 80085ac:	613b      	str	r3, [r7, #16]
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	2b04      	cmp	r3, #4
 80085b2:	dddc      	ble.n	800856e <I3GD20_Init+0x5a>
    }

    if (!found) {
 80085b4:	7dfb      	ldrb	r3, [r7, #23]
 80085b6:	f083 0301 	eor.w	r3, r3, #1
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d006      	beq.n	80085ce <I3GD20_Init+0xba>
        printf("Gyro Init Failed. Last WHO_AM_I = 0x%02X\r\n", who);
 80085c0:	7bbb      	ldrb	r3, [r7, #14]
 80085c2:	4619      	mov	r1, r3
 80085c4:	4818      	ldr	r0, [pc, #96]	@ (8008628 <I3GD20_Init+0x114>)
 80085c6:	f001 ffd7 	bl	800a578 <iprintf>
        return false;
 80085ca:	2300      	movs	r3, #0
 80085cc:	e026      	b.n	800861c <I3GD20_Init+0x108>
    }

    printf("Gyro Detected! ID = 0x%02X\r\n", who);
 80085ce:	7bbb      	ldrb	r3, [r7, #14]
 80085d0:	4619      	mov	r1, r3
 80085d2:	4816      	ldr	r0, [pc, #88]	@ (800862c <I3GD20_Init+0x118>)
 80085d4:	f001 ffd0 	bl	800a578 <iprintf>

    // 4. Configure Control Registers
    // CTRL1: 0x0F (Normal Mode, XYZ enabled, 100Hz)
    // CTRL4: 0x80 (Block Data Update ON, 250dps) -> Safer for reading
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG1, 0x0F)) return false;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	220f      	movs	r2, #15
 80085de:	2120      	movs	r1, #32
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff ff0b 	bl	80083fc <i3gd20_write_reg>
 80085e6:	4603      	mov	r3, r0
 80085e8:	f083 0301 	eor.w	r3, r3, #1
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <I3GD20_Init+0xe2>
 80085f2:	2300      	movs	r3, #0
 80085f4:	e012      	b.n	800861c <I3GD20_Init+0x108>
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG4, 0x80)) return false; // Changed to 0x80 (BDU)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2280      	movs	r2, #128	@ 0x80
 80085fc:	2123      	movs	r1, #35	@ 0x23
 80085fe:	4618      	mov	r0, r3
 8008600:	f7ff fefc 	bl	80083fc <i3gd20_write_reg>
 8008604:	4603      	mov	r3, r0
 8008606:	f083 0301 	eor.w	r3, r3, #1
 800860a:	b2db      	uxtb	r3, r3
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <I3GD20_Init+0x100>
 8008610:	2300      	movs	r3, #0
 8008612:	e003      	b.n	800861c <I3GD20_Init+0x108>

    dev->initialized = true;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	739a      	strb	r2, [r3, #14]
    return true;
 800861a:	2301      	movs	r3, #1
}
 800861c:	4618      	mov	r0, r3
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}
 8008624:	3c0f5c29 	.word	0x3c0f5c29
 8008628:	0800de74 	.word	0x0800de74
 800862c:	0800dea0 	.word	0x0800dea0

08008630 <I3GD20_CalibrateZeroRate>:

void I3GD20_CalibrateZeroRate(I3GD20* dev, uint16_t samples)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b088      	sub	sp, #32
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	807b      	strh	r3, [r7, #2]
    // Validating initialization of gyrscope
    if (!dev || !dev->hspi || !dev->initialized) return;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d061      	beq.n	8008706 <I3GD20_CalibrateZeroRate+0xd6>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d05d      	beq.n	8008706 <I3GD20_CalibrateZeroRate+0xd6>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	7b9b      	ldrb	r3, [r3, #14]
 800864e:	f083 0301 	eor.w	r3, r3, #1
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b00      	cmp	r3, #0
 8008656:	d156      	bne.n	8008706 <I3GD20_CalibrateZeroRate+0xd6>
    
    printf("Beginning Gyroscrope Zero-Rate Calibration with %d samples...\r\n", samples);
 8008658:	887b      	ldrh	r3, [r7, #2]
 800865a:	4619      	mov	r1, r3
 800865c:	482c      	ldr	r0, [pc, #176]	@ (8008710 <I3GD20_CalibrateZeroRate+0xe0>)
 800865e:	f001 ff8b 	bl	800a578 <iprintf>

    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 8008662:	2300      	movs	r3, #0
 8008664:	61fb      	str	r3, [r7, #28]
 8008666:	2300      	movs	r3, #0
 8008668:	61bb      	str	r3, [r7, #24]
 800866a:	2300      	movs	r3, #0
 800866c:	617b      	str	r3, [r7, #20]
    I3GD20_Raw sample;
    for (uint16_t i = 0; i < samples; i++) {
 800866e:	2300      	movs	r3, #0
 8008670:	827b      	strh	r3, [r7, #18]
 8008672:	e020      	b.n	80086b6 <I3GD20_CalibrateZeroRate+0x86>
        if (I3GD20_ReadGyro(dev, &sample)) {
 8008674:	f107 030c 	add.w	r3, r7, #12
 8008678:	4619      	mov	r1, r3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f84c 	bl	8008718 <I3GD20_ReadGyro>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d011      	beq.n	80086aa <I3GD20_CalibrateZeroRate+0x7a>
            sum_x += sample.gx;
 8008686:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800868a:	461a      	mov	r2, r3
 800868c:	69fb      	ldr	r3, [r7, #28]
 800868e:	4413      	add	r3, r2
 8008690:	61fb      	str	r3, [r7, #28]
            sum_y += sample.gy;
 8008692:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008696:	461a      	mov	r2, r3
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	4413      	add	r3, r2
 800869c:	61bb      	str	r3, [r7, #24]
            sum_z += sample.gz;
 800869e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80086a2:	461a      	mov	r2, r3
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	4413      	add	r3, r2
 80086a8:	617b      	str	r3, [r7, #20]
        }
        HAL_Delay(5); // small delay between samples
 80086aa:	2005      	movs	r0, #5
 80086ac:	f7fa fbda 	bl	8002e64 <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 80086b0:	8a7b      	ldrh	r3, [r7, #18]
 80086b2:	3301      	adds	r3, #1
 80086b4:	827b      	strh	r3, [r7, #18]
 80086b6:	8a7a      	ldrh	r2, [r7, #18]
 80086b8:	887b      	ldrh	r3, [r7, #2]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d3da      	bcc.n	8008674 <I3GD20_CalibrateZeroRate+0x44>
    }

    // Calulate average offsets
    dev->gx_offset = (int16_t)(sum_x / samples);
 80086be:	887b      	ldrh	r3, [r7, #2]
 80086c0:	69fa      	ldr	r2, [r7, #28]
 80086c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80086c6:	b21a      	sxth	r2, r3
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	811a      	strh	r2, [r3, #8]
    dev->gy_offset = (int16_t)(sum_y / samples);
 80086cc:	887b      	ldrh	r3, [r7, #2]
 80086ce:	69ba      	ldr	r2, [r7, #24]
 80086d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80086d4:	b21a      	sxth	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	815a      	strh	r2, [r3, #10]
    dev->gz_offset = (int16_t)(sum_z / samples);
 80086da:	887b      	ldrh	r3, [r7, #2]
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	fb92 f3f3 	sdiv	r3, r2, r3
 80086e2:	b21a      	sxth	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	819a      	strh	r2, [r3, #12]
    
    // return sum of offsets as simple check
    printf("I3GD20 Calibration offsets: gx=%d, gy=%d, gz=%d\r\n", dev->gx_offset, dev->gy_offset, dev->gz_offset);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80086ee:	4619      	mov	r1, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80086f6:	461a      	mov	r2, r3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80086fe:	4805      	ldr	r0, [pc, #20]	@ (8008714 <I3GD20_CalibrateZeroRate+0xe4>)
 8008700:	f001 ff3a 	bl	800a578 <iprintf>
 8008704:	e000      	b.n	8008708 <I3GD20_CalibrateZeroRate+0xd8>
    if (!dev || !dev->hspi || !dev->initialized) return;
 8008706:	bf00      	nop
}
 8008708:	3720      	adds	r7, #32
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	0800dec0 	.word	0x0800dec0
 8008714:	0800df00 	.word	0x0800df00

08008718 <I3GD20_ReadGyro>:

bool I3GD20_ReadGyro(I3GD20* dev, I3GD20_Raw* out)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
    if (!dev || !out || !dev->hspi) return false;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d006      	beq.n	8008736 <I3GD20_ReadGyro+0x1e>
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <I3GD20_ReadGyro+0x1e>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <I3GD20_ReadGyro+0x22>
 8008736:	2300      	movs	r3, #0
 8008738:	e049      	b.n	80087ce <I3GD20_ReadGyro+0xb6>
    
    // Always read the output registers (skip relying on STATUS for now)
    uint8_t buf[6];
    if (!i3gd20_read_reg(dev->hspi, I3GD20_OUT_X_L, buf, 6)) {
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6818      	ldr	r0, [r3, #0]
 800873e:	f107 0208 	add.w	r2, r7, #8
 8008742:	2306      	movs	r3, #6
 8008744:	2128      	movs	r1, #40	@ 0x28
 8008746:	f7ff fe8b 	bl	8008460 <i3gd20_read_reg>
 800874a:	4603      	mov	r3, r0
 800874c:	f083 0301 	eor.w	r3, r3, #1
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d004      	beq.n	8008760 <I3GD20_ReadGyro+0x48>
        printf("I3GD20: Failed to read OUT_X..OUT_Z\r\n");
 8008756:	4820      	ldr	r0, [pc, #128]	@ (80087d8 <I3GD20_ReadGyro+0xc0>)
 8008758:	f001 ff76 	bl	800a648 <puts>
        return false;
 800875c:	2300      	movs	r3, #0
 800875e:	e036      	b.n	80087ce <I3GD20_ReadGyro+0xb6>
               buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
        last_debug = HAL_GetTick();
    } */
    
    // Combine bytes and apply offsets
    out->gx = (int16_t)( (int16_t)buf[1] << 8 | buf[0] ) - dev->gx_offset;
 8008760:	7a7b      	ldrb	r3, [r7, #9]
 8008762:	b21b      	sxth	r3, r3
 8008764:	021b      	lsls	r3, r3, #8
 8008766:	b21a      	sxth	r2, r3
 8008768:	7a3b      	ldrb	r3, [r7, #8]
 800876a:	b21b      	sxth	r3, r3
 800876c:	4313      	orrs	r3, r2
 800876e:	b21b      	sxth	r3, r3
 8008770:	b29a      	uxth	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008778:	b29b      	uxth	r3, r3
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	b29b      	uxth	r3, r3
 800877e:	b21a      	sxth	r2, r3
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	801a      	strh	r2, [r3, #0]
    out->gy = (int16_t)( (int16_t)buf[3] << 8 | buf[2] ) - dev->gy_offset;
 8008784:	7afb      	ldrb	r3, [r7, #11]
 8008786:	b21b      	sxth	r3, r3
 8008788:	021b      	lsls	r3, r3, #8
 800878a:	b21a      	sxth	r2, r3
 800878c:	7abb      	ldrb	r3, [r7, #10]
 800878e:	b21b      	sxth	r3, r3
 8008790:	4313      	orrs	r3, r2
 8008792:	b21b      	sxth	r3, r3
 8008794:	b29a      	uxth	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800879c:	b29b      	uxth	r3, r3
 800879e:	1ad3      	subs	r3, r2, r3
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	b21a      	sxth	r2, r3
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	805a      	strh	r2, [r3, #2]
    out->gz = (int16_t)( (int16_t)buf[5] << 8 | buf[4] ) - dev->gz_offset;
 80087a8:	7b7b      	ldrb	r3, [r7, #13]
 80087aa:	b21b      	sxth	r3, r3
 80087ac:	021b      	lsls	r3, r3, #8
 80087ae:	b21a      	sxth	r2, r3
 80087b0:	7b3b      	ldrb	r3, [r7, #12]
 80087b2:	b21b      	sxth	r3, r3
 80087b4:	4313      	orrs	r3, r2
 80087b6:	b21b      	sxth	r3, r3
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	1ad3      	subs	r3, r2, r3
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	b21a      	sxth	r2, r3
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	809a      	strh	r2, [r3, #4]
    return true;
 80087cc:	2301      	movs	r3, #1
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	0800df34 	.word	0x0800df34

080087dc <Kalman_Init>:
 *  Created on: Dec 15, 2025
 *      Author: colin
 */
#include "kalman.h"

void Kalman_Init(Kalman_t *k, float Q, float R) {
 80087dc:	b480      	push	{r7}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	ed87 0a02 	vstr	s0, [r7, #8]
 80087e8:	edc7 0a01 	vstr	s1, [r7, #4]
    k->angle = 0.0f; // Reset angle
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f04f 0200 	mov.w	r2, #0
 80087f2:	601a      	str	r2, [r3, #0]
    k->P = 1.0f;     // Default covariance
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80087fa:	605a      	str	r2, [r3, #4]
    k->Q = Q;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	609a      	str	r2, [r3, #8]
    k->R = R;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	687a      	ldr	r2, [r7, #4]
 8008806:	60da      	str	r2, [r3, #12]
}
 8008808:	bf00      	nop
 800880a:	3714      	adds	r7, #20
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <Kalman_Predict>:

void Kalman_Predict(Kalman_t *k, float gyro_rate, float dt) {
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	ed87 0a02 	vstr	s0, [r7, #8]
 8008820:	edc7 0a01 	vstr	s1, [r7, #4]
    /*
     * Python: self.angle += gyro_rate * dt
     *         self.P += self.Q * dt
     */
    k->angle += gyro_rate * dt;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	ed93 7a00 	vldr	s14, [r3]
 800882a:	edd7 6a02 	vldr	s13, [r7, #8]
 800882e:	edd7 7a01 	vldr	s15, [r7, #4]
 8008832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	edc3 7a00 	vstr	s15, [r3]
    k->P += k->Q * dt;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	ed93 7a01 	vldr	s14, [r3, #4]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	edd3 6a02 	vldr	s13, [r3, #8]
 800884c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008854:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800885e:	bf00      	nop
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr
	...

0800886c <Kalman_Update>:

float Kalman_Update(Kalman_t *k, float measured_angle) {
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	ed87 0a00 	vstr	s0, [r7]
    /*
     * 1. Calculate Error
     * Python: error = measured_angle - self.angle
     */
    float error = measured_angle - k->angle;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	edd3 7a00 	vldr	s15, [r3]
 800887e:	ed97 7a00 	vldr	s14, [r7]
 8008882:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008886:	edc7 7a03 	vstr	s15, [r7, #12]
    /*
     * 2. Wrap Error (Handling the -180 to 180 crossover)
     * Python: error = (error + 180) % 360 - 180
     * In C, we use while loops to handle wrap-around efficiently
     */
    while (error > 180.0f)  error -= 360.0f;
 800888a:	e007      	b.n	800889c <Kalman_Update+0x30>
 800888c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008890:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8008994 <Kalman_Update+0x128>
 8008894:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008898:	edc7 7a03 	vstr	s15, [r7, #12]
 800889c:	edd7 7a03 	vldr	s15, [r7, #12]
 80088a0:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8008998 <Kalman_Update+0x12c>
 80088a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80088a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ac:	dcee      	bgt.n	800888c <Kalman_Update+0x20>
    while (error < -180.0f) error += 360.0f;
 80088ae:	e007      	b.n	80088c0 <Kalman_Update+0x54>
 80088b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80088b4:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8008994 <Kalman_Update+0x128>
 80088b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088bc:	edc7 7a03 	vstr	s15, [r7, #12]
 80088c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80088c4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800899c <Kalman_Update+0x130>
 80088c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80088cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d0:	d4ee      	bmi.n	80088b0 <Kalman_Update+0x44>

    /*
     * 3. Calculate Gain
     * Python: K = self.P / (self.P + self.R)
     */
    float K = k->P / (k->P + k->R);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	edd3 6a01 	vldr	s13, [r3, #4]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	ed93 7a01 	vldr	s14, [r3, #4]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80088e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80088e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088ec:	edc7 7a02 	vstr	s15, [r7, #8]

    /*
     * 4. Update State
     * Python: self.angle += K * error
     */
    k->angle += K * error;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	ed93 7a00 	vldr	s14, [r3]
 80088f6:	edd7 6a02 	vldr	s13, [r7, #8]
 80088fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80088fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	edc3 7a00 	vstr	s15, [r3]

    /*
     * 5. Update Covariance
     * Python: self.P = (1 - K) * self.P
     */
    k->P = (1.0f - K) * k->P;
 800890c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008910:	edd7 7a02 	vldr	s15, [r7, #8]
 8008914:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	edd3 7a01 	vldr	s15, [r3, #4]
 800891e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	edc3 7a01 	vstr	s15, [r3, #4]

    /*
     * 6. Wrap Output
     * Ensure the internal state stays within -180 to 180
     */
    while (k->angle > 180.0f)  k->angle -= 360.0f;
 8008928:	e009      	b.n	800893e <Kalman_Update+0xd2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	edd3 7a00 	vldr	s15, [r3]
 8008930:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008994 <Kalman_Update+0x128>
 8008934:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	edc3 7a00 	vstr	s15, [r3]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	edd3 7a00 	vldr	s15, [r3]
 8008944:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8008998 <Kalman_Update+0x12c>
 8008948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800894c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008950:	dceb      	bgt.n	800892a <Kalman_Update+0xbe>
    while (k->angle < -180.0f) k->angle += 360.0f;
 8008952:	e009      	b.n	8008968 <Kalman_Update+0xfc>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	edd3 7a00 	vldr	s15, [r3]
 800895a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008994 <Kalman_Update+0x128>
 800895e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	edc3 7a00 	vstr	s15, [r3]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	edd3 7a00 	vldr	s15, [r3]
 800896e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800899c <Kalman_Update+0x130>
 8008972:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800897a:	d4eb      	bmi.n	8008954 <Kalman_Update+0xe8>

    return k->angle;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	ee07 3a90 	vmov	s15, r3
}
 8008984:	eeb0 0a67 	vmov.f32	s0, s15
 8008988:	3714      	adds	r7, #20
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop
 8008994:	43b40000 	.word	0x43b40000
 8008998:	43340000 	.word	0x43340000
 800899c:	c3340000 	.word	0xc3340000

080089a0 <i2c_write>:
#define LSM303AGR_TEMPSENSOR_ENABLE         ((uint8_t) 0x80)   /*!< Temp sensor Enable */
#define LSM303AGR_TEMPSENSOR_DISABLE        ((uint8_t) 0x00)   /*!< Temp sensor Disable */



static HAL_StatusTypeDef i2c_write(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t val) {
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af04      	add	r7, sp, #16
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	4608      	mov	r0, r1
 80089aa:	4611      	mov	r1, r2
 80089ac:	461a      	mov	r2, r3
 80089ae:	4603      	mov	r3, r0
 80089b0:	70fb      	strb	r3, [r7, #3]
 80089b2:	460b      	mov	r3, r1
 80089b4:	70bb      	strb	r3, [r7, #2]
 80089b6:	4613      	mov	r3, r2
 80089b8:	707b      	strb	r3, [r7, #1]
    return HAL_I2C_Mem_Write(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, I2C_TIMEOUT);
 80089ba:	78fb      	ldrb	r3, [r7, #3]
 80089bc:	b29b      	uxth	r3, r3
 80089be:	005b      	lsls	r3, r3, #1
 80089c0:	b299      	uxth	r1, r3
 80089c2:	78bb      	ldrb	r3, [r7, #2]
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	2332      	movs	r3, #50	@ 0x32
 80089c8:	9302      	str	r3, [sp, #8]
 80089ca:	2301      	movs	r3, #1
 80089cc:	9301      	str	r3, [sp, #4]
 80089ce:	1c7b      	adds	r3, r7, #1
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	2301      	movs	r3, #1
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f7fb fa79 	bl	8003ecc <HAL_I2C_Mem_Write>
 80089da:	4603      	mov	r3, r0
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3708      	adds	r7, #8
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <i2c_read>:
static HAL_StatusTypeDef i2c_read(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t* buf, uint16_t len) {
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b088      	sub	sp, #32
 80089e8:	af04      	add	r7, sp, #16
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	607b      	str	r3, [r7, #4]
 80089ee:	460b      	mov	r3, r1
 80089f0:	72fb      	strb	r3, [r7, #11]
 80089f2:	4613      	mov	r3, r2
 80089f4:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT);
 80089f6:	7afb      	ldrb	r3, [r7, #11]
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	005b      	lsls	r3, r3, #1
 80089fc:	b299      	uxth	r1, r3
 80089fe:	7abb      	ldrb	r3, [r7, #10]
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	2332      	movs	r3, #50	@ 0x32
 8008a04:	9302      	str	r3, [sp, #8]
 8008a06:	8b3b      	ldrh	r3, [r7, #24]
 8008a08:	9301      	str	r3, [sp, #4]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	2301      	movs	r3, #1
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f7fb fb55 	bl	80040c0 <HAL_I2C_Mem_Read>
 8008a16:	4603      	mov	r3, r0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3710      	adds	r7, #16
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <rd8>:
static uint8_t rd8(I2C_HandleTypeDef* hi2c, uint8_t a, uint8_t r) {
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b086      	sub	sp, #24
 8008a24:	af02      	add	r7, sp, #8
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	460b      	mov	r3, r1
 8008a2a:	70fb      	strb	r3, [r7, #3]
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	70bb      	strb	r3, [r7, #2]
    uint8_t v=0; i2c_read(hi2c,a,r,&v,1); return v;
 8008a30:	2300      	movs	r3, #0
 8008a32:	73fb      	strb	r3, [r7, #15]
 8008a34:	f107 030f 	add.w	r3, r7, #15
 8008a38:	78ba      	ldrb	r2, [r7, #2]
 8008a3a:	78f9      	ldrb	r1, [r7, #3]
 8008a3c:	2001      	movs	r0, #1
 8008a3e:	9000      	str	r0, [sp, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7ff ffcf 	bl	80089e4 <i2c_read>
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3710      	adds	r7, #16
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <probe_variant>:

// Try reading both maps to decide variant
static LSM303_Variant probe_variant(LSM303* dev) {
 8008a50:	b5b0      	push	{r4, r5, r7, lr}
 8008a52:	b088      	sub	sp, #32
 8008a54:	af04      	add	r7, sp, #16
 8008a56:	6078      	str	r0, [r7, #4]
    // First, accel WHO_AM_I (both should be 0x33)
    uint8_t who_a = rd8(dev->hi2c, dev->addr_acc, DLHC_WHO_AM_I_A);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6818      	ldr	r0, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	791b      	ldrb	r3, [r3, #4]
 8008a60:	220f      	movs	r2, #15
 8008a62:	4619      	mov	r1, r3
 8008a64:	f7ff ffdc 	bl	8008a20 <rd8>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	73fb      	strb	r3, [r7, #15]
    printf("LSM303: accel WHO_AM_I = 0x%02X\r\n", who_a);
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	4619      	mov	r1, r3
 8008a70:	482c      	ldr	r0, [pc, #176]	@ (8008b24 <probe_variant+0xd4>)
 8008a72:	f001 fd81 	bl	800a578 <iprintf>
    if (who_a != 0x33) return LSM303_UNKNOWN;
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
 8008a78:	2b33      	cmp	r3, #51	@ 0x33
 8008a7a:	d001      	beq.n	8008a80 <probe_variant+0x30>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	e04c      	b.n	8008b1a <probe_variant+0xca>

    // Try AGR magnetometer WHO_AM_I (0x4F -> 0x40)
    uint8_t who_m = rd8(dev->hi2c, dev->addr_mag, AGR_WHO_AM_I_M);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6818      	ldr	r0, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	795b      	ldrb	r3, [r3, #5]
 8008a88:	224f      	movs	r2, #79	@ 0x4f
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	f7ff ffc8 	bl	8008a20 <rd8>
 8008a90:	4603      	mov	r3, r0
 8008a92:	73bb      	strb	r3, [r7, #14]
    printf("LSM303: mag WHO_AM_I probe = 0x%02X\r\n", who_m);
 8008a94:	7bbb      	ldrb	r3, [r7, #14]
 8008a96:	4619      	mov	r1, r3
 8008a98:	4823      	ldr	r0, [pc, #140]	@ (8008b28 <probe_variant+0xd8>)
 8008a9a:	f001 fd6d 	bl	800a578 <iprintf>
    if (who_m == 0x40) return LSM303_AGR;
 8008a9e:	7bbb      	ldrb	r3, [r7, #14]
 8008aa0:	2b40      	cmp	r3, #64	@ 0x40
 8008aa2:	d101      	bne.n	8008aa8 <probe_variant+0x58>
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	e038      	b.n	8008b1a <probe_variant+0xca>

    // DLHC does not have WHO_AM_I_M; read ID A/B/C at 0x0A..0x0C -> 'H','4','3'
    uint8_t ida = rd8(dev->hi2c, dev->addr_mag, 0x0A);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6818      	ldr	r0, [r3, #0]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	795b      	ldrb	r3, [r3, #5]
 8008ab0:	220a      	movs	r2, #10
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	f7ff ffb4 	bl	8008a20 <rd8>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	737b      	strb	r3, [r7, #13]
    uint8_t idb = rd8(dev->hi2c, dev->addr_mag, 0x0B);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6818      	ldr	r0, [r3, #0]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	795b      	ldrb	r3, [r3, #5]
 8008ac4:	220b      	movs	r2, #11
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	f7ff ffaa 	bl	8008a20 <rd8>
 8008acc:	4603      	mov	r3, r0
 8008ace:	733b      	strb	r3, [r7, #12]
    uint8_t idc = rd8(dev->hi2c, dev->addr_mag, 0x0C);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	795b      	ldrb	r3, [r3, #5]
 8008ad8:	220c      	movs	r2, #12
 8008ada:	4619      	mov	r1, r3
 8008adc:	f7ff ffa0 	bl	8008a20 <rd8>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	72fb      	strb	r3, [r7, #11]
    printf("LSM303: mag ID bytes = 0x%02X 0x%02X 0x%02X ('%c' '%c' '%c')\r\n", ida, idb, idc, ida, idb, idc);
 8008ae4:	7b78      	ldrb	r0, [r7, #13]
 8008ae6:	7b3c      	ldrb	r4, [r7, #12]
 8008ae8:	7afd      	ldrb	r5, [r7, #11]
 8008aea:	7b7b      	ldrb	r3, [r7, #13]
 8008aec:	7b3a      	ldrb	r2, [r7, #12]
 8008aee:	7af9      	ldrb	r1, [r7, #11]
 8008af0:	9102      	str	r1, [sp, #8]
 8008af2:	9201      	str	r2, [sp, #4]
 8008af4:	9300      	str	r3, [sp, #0]
 8008af6:	462b      	mov	r3, r5
 8008af8:	4622      	mov	r2, r4
 8008afa:	4601      	mov	r1, r0
 8008afc:	480b      	ldr	r0, [pc, #44]	@ (8008b2c <probe_variant+0xdc>)
 8008afe:	f001 fd3b 	bl	800a578 <iprintf>
    if (ida=='H' && idb=='4' && idc=='3') return LSM303_DLHC;
 8008b02:	7b7b      	ldrb	r3, [r7, #13]
 8008b04:	2b48      	cmp	r3, #72	@ 0x48
 8008b06:	d107      	bne.n	8008b18 <probe_variant+0xc8>
 8008b08:	7b3b      	ldrb	r3, [r7, #12]
 8008b0a:	2b34      	cmp	r3, #52	@ 0x34
 8008b0c:	d104      	bne.n	8008b18 <probe_variant+0xc8>
 8008b0e:	7afb      	ldrb	r3, [r7, #11]
 8008b10:	2b33      	cmp	r3, #51	@ 0x33
 8008b12:	d101      	bne.n	8008b18 <probe_variant+0xc8>
 8008b14:	2301      	movs	r3, #1
 8008b16:	e000      	b.n	8008b1a <probe_variant+0xca>

    return LSM303_UNKNOWN;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bdb0      	pop	{r4, r5, r7, pc}
 8008b22:	bf00      	nop
 8008b24:	0800df5c 	.word	0x0800df5c
 8008b28:	0800df80 	.word	0x0800df80
 8008b2c:	0800dfa8 	.word	0x0800dfa8

08008b30 <LSM303_Init>:

bool LSM303_Init(LSM303* dev, I2C_HandleTypeDef* hi2c, LSM303_AccelScale scale) {
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	71fb      	strb	r3, [r7, #7]
    dev->hi2c = hi2c;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	601a      	str	r2, [r3, #0]
    dev->addr_acc = 0x19; // SA0=1 default on many boards
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2219      	movs	r2, #25
 8008b48:	711a      	strb	r2, [r3, #4]
    dev->addr_mag = 0x1E; // default
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	221e      	movs	r2, #30
 8008b4e:	715a      	strb	r2, [r3, #5]
    dev->variant  = LSM303_UNKNOWN;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2200      	movs	r2, #0
 8008b54:	719a      	strb	r2, [r3, #6]

    // --- Accel: 100 Hz ODR, all axes enable, normal mode ---
    // CTRL1_A: ODR=100Hz(0b0101<<4), Xen=Yen=Zen=1 => 0x57
    if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL1_A, 0x57) != HAL_OK) return false;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	7919      	ldrb	r1, [r3, #4]
 8008b5a:	2357      	movs	r3, #87	@ 0x57
 8008b5c:	2220      	movs	r2, #32
 8008b5e:	68b8      	ldr	r0, [r7, #8]
 8008b60:	f7ff ff1e 	bl	80089a0 <i2c_write>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d001      	beq.n	8008b6e <LSM303_Init+0x3e>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	e08c      	b.n	8008c88 <LSM303_Init+0x158>

    // --- Accel scale and resolution ---
    // CTRL4_A: BDU=1 (bit 7), HR=1 (bit 3, AGR only), FS (bits 5-4)
    uint8_t ctrl4_val = 0x88; // BDU=1, HR=1
 8008b6e:	2388      	movs	r3, #136	@ 0x88
 8008b70:	75fb      	strb	r3, [r7, #23]
    float lsb_per_g;
    switch(scale) {
 8008b72:	79fb      	ldrb	r3, [r7, #7]
 8008b74:	2b03      	cmp	r3, #3
 8008b76:	d826      	bhi.n	8008bc6 <LSM303_Init+0x96>
 8008b78:	a201      	add	r2, pc, #4	@ (adr r2, 8008b80 <LSM303_Init+0x50>)
 8008b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7e:	bf00      	nop
 8008b80:	08008b91 	.word	0x08008b91
 8008b84:	08008b99 	.word	0x08008b99
 8008b88:	08008ba9 	.word	0x08008ba9
 8008b8c:	08008bb9 	.word	0x08008bb9
        case LSM303_ACCEL_SCALE_2G:  ctrl4_val |= (0b00 << 4); lsb_per_g = 16384.0f; break;
 8008b90:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8008b94:	613b      	str	r3, [r7, #16]
 8008b96:	e018      	b.n	8008bca <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_4G:  ctrl4_val |= (0b01 << 4); lsb_per_g = 8192.0f;  break;
 8008b98:	7dfb      	ldrb	r3, [r7, #23]
 8008b9a:	f043 0310 	orr.w	r3, r3, #16
 8008b9e:	75fb      	strb	r3, [r7, #23]
 8008ba0:	f04f 438c 	mov.w	r3, #1174405120	@ 0x46000000
 8008ba4:	613b      	str	r3, [r7, #16]
 8008ba6:	e010      	b.n	8008bca <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_8G:  ctrl4_val |= (0b10 << 4); lsb_per_g = 4096.0f;  break;
 8008ba8:	7dfb      	ldrb	r3, [r7, #23]
 8008baa:	f043 0320 	orr.w	r3, r3, #32
 8008bae:	75fb      	strb	r3, [r7, #23]
 8008bb0:	f04f 438b 	mov.w	r3, #1166016512	@ 0x45800000
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	e008      	b.n	8008bca <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_16G: ctrl4_val |= (0b11 << 4); lsb_per_g = 1365.0f;  break; // approx
 8008bb8:	7dfb      	ldrb	r3, [r7, #23]
 8008bba:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8008bbe:	75fb      	strb	r3, [r7, #23]
 8008bc0:	4b33      	ldr	r3, [pc, #204]	@ (8008c90 <LSM303_Init+0x160>)
 8008bc2:	613b      	str	r3, [r7, #16]
 8008bc4:	e001      	b.n	8008bca <LSM303_Init+0x9a>
        default: return false; // Invalid scale
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	e05e      	b.n	8008c88 <LSM303_Init+0x158>
    }
    if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL4_A, ctrl4_val) != HAL_OK) return false;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	7919      	ldrb	r1, [r3, #4]
 8008bce:	7dfb      	ldrb	r3, [r7, #23]
 8008bd0:	2223      	movs	r2, #35	@ 0x23
 8008bd2:	68b8      	ldr	r0, [r7, #8]
 8008bd4:	f7ff fee4 	bl	80089a0 <i2c_write>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d001      	beq.n	8008be2 <LSM303_Init+0xb2>
 8008bde:	2300      	movs	r3, #0
 8008be0:	e052      	b.n	8008c88 <LSM303_Init+0x158>

    // The sensitivity depends on the mode (Normal, High-Res, Low-Power).
    // The values here are for High-Resolution mode on the AGR.
    // DLHC is slightly different but close enough for this driver.
    // The value is the number of LSBs per g. We store the inverse.
    dev->accel_g_per_lsb = 1.0f / lsb_per_g;
 8008be2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008be6:	ed97 7a04 	vldr	s14, [r7, #16]
 8008bea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	edc3 7a02 	vstr	s15, [r3, #8]

    // --- Magnetometer init: detect variant ---
    dev->variant = probe_variant(dev);
 8008bf4:	68f8      	ldr	r0, [r7, #12]
 8008bf6:	f7ff ff2b 	bl	8008a50 <probe_variant>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	719a      	strb	r2, [r3, #6]
    if (dev->variant == LSM303_UNKNOWN) return false;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	799b      	ldrb	r3, [r3, #6]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d101      	bne.n	8008c0e <LSM303_Init+0xde>
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	e03c      	b.n	8008c88 <LSM303_Init+0x158>

    if (dev->variant == LSM303_DLHC) {
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	799b      	ldrb	r3, [r3, #6]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d118      	bne.n	8008c48 <LSM303_Init+0x118>
        // CRA_REG_M: Data rate 75 Hz (0b110 << 2) -> 0x18
        i2c_write(hi2c, dev->addr_mag, DLHC_CRA_M, 0x18);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	7959      	ldrb	r1, [r3, #5]
 8008c1a:	2318      	movs	r3, #24
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	68b8      	ldr	r0, [r7, #8]
 8008c20:	f7ff febe 	bl	80089a0 <i2c_write>
        // CRB_REG_M: Gain 1.3 gauss (0x20), well scale later
        i2c_write(hi2c, dev->addr_mag, DLHC_CRB_M, 0x20);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	7959      	ldrb	r1, [r3, #5]
 8008c28:	2320      	movs	r3, #32
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	68b8      	ldr	r0, [r7, #8]
 8008c2e:	f7ff feb7 	bl	80089a0 <i2c_write>
        // MR_REG_M: Continuous-conversion mode (0x00)
        i2c_write(hi2c, dev->addr_mag, DLHC_MR_M,  0x00);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	7959      	ldrb	r1, [r3, #5]
 8008c36:	2300      	movs	r3, #0
 8008c38:	2202      	movs	r2, #2
 8008c3a:	68b8      	ldr	r0, [r7, #8]
 8008c3c:	f7ff feb0 	bl	80089a0 <i2c_write>
        // Scale: datasheet ~1100 LSB/gauss on X/Y at 1.3g range; use 1/1100 as a starting point
        dev->mag_gauss_per_lsb = 1.0f / 1100.0f;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4a14      	ldr	r2, [pc, #80]	@ (8008c94 <LSM303_Init+0x164>)
 8008c44:	60da      	str	r2, [r3, #12]
 8008c46:	e01e      	b.n	8008c86 <LSM303_Init+0x156>

    } else { // LSM303_AGR
        // CFG_REG_A_M: Temperature comp=1, ODR=100Hz (0b100 << 2), LPF=1 => 0b1 100 1 00 = 0x9C
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_A_M, 0x9C);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	7959      	ldrb	r1, [r3, #5]
 8008c4c:	239c      	movs	r3, #156	@ 0x9c
 8008c4e:	2260      	movs	r2, #96	@ 0x60
 8008c50:	68b8      	ldr	r0, [r7, #8]
 8008c52:	f7ff fea5 	bl	80089a0 <i2c_write>
        // CFG_REG_B_M: OFF_CANC=1 (offset cancel), LPF=1 (already set), set range 50 gauss fixed on AGR
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_B_M, 0x01);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	7959      	ldrb	r1, [r3, #5]
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	2261      	movs	r2, #97	@ 0x61
 8008c5e:	68b8      	ldr	r0, [r7, #8]
 8008c60:	f7ff fe9e 	bl	80089a0 <i2c_write>
        // CFG_REG_C_M: Continuous-conversion MD=00
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_C_M, 0x00);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	7959      	ldrb	r1, [r3, #5]
 8008c68:	2300      	movs	r3, #0
 8008c6a:	2262      	movs	r2, #98	@ 0x62
 8008c6c:	68b8      	ldr	r0, [r7, #8]
 8008c6e:	f7ff fe97 	bl	80089a0 <i2c_write>
        // enable temp sensor
        i2c_write(hi2c, dev->addr_acc, AGR_TEMP_CFG_A, LSM303AGR_TEMPSENSOR_ENABLE);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	7919      	ldrb	r1, [r3, #4]
 8008c76:	2380      	movs	r3, #128	@ 0x80
 8008c78:	221f      	movs	r2, #31
 8008c7a:	68b8      	ldr	r0, [r7, #8]
 8008c7c:	f7ff fe90 	bl	80089a0 <i2c_write>
        dev->mag_gauss_per_lsb = 0.0015f;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	4a05      	ldr	r2, [pc, #20]	@ (8008c98 <LSM303_Init+0x168>)
 8008c84:	60da      	str	r2, [r3, #12]
    }
    return true;
 8008c86:	2301      	movs	r3, #1
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3718      	adds	r7, #24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	44aaa000 	.word	0x44aaa000
 8008c94:	3a6e500f 	.word	0x3a6e500f
 8008c98:	3ac49ba6 	.word	0x3ac49ba6

08008c9c <LSM303_ReadAccel>:

bool LSM303_ReadAccel(LSM303* dev, LSM303_Raw* out) {
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b086      	sub	sp, #24
 8008ca0:	af02      	add	r7, sp, #8
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    // auto-increment bit 0x80
    if (HAL_OK != i2c_read(dev->hi2c, dev->addr_acc, DLHC_OUT_X_L_A | 0x80, buf, 6)) return false;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6818      	ldr	r0, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	7919      	ldrb	r1, [r3, #4]
 8008cae:	f107 0308 	add.w	r3, r7, #8
 8008cb2:	2206      	movs	r2, #6
 8008cb4:	9200      	str	r2, [sp, #0]
 8008cb6:	22a8      	movs	r2, #168	@ 0xa8
 8008cb8:	f7ff fe94 	bl	80089e4 <i2c_read>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d001      	beq.n	8008cc6 <LSM303_ReadAccel+0x2a>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	e01e      	b.n	8008d04 <LSM303_ReadAccel+0x68>
    // Data are Little Endian: XL, XH, YL, YH, ZL, ZH
    out->ax = (int16_t)((buf[1]<<8)|buf[0]);
 8008cc6:	7a7b      	ldrb	r3, [r7, #9]
 8008cc8:	b21b      	sxth	r3, r3
 8008cca:	021b      	lsls	r3, r3, #8
 8008ccc:	b21a      	sxth	r2, r3
 8008cce:	7a3b      	ldrb	r3, [r7, #8]
 8008cd0:	b21b      	sxth	r3, r3
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	b21a      	sxth	r2, r3
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	801a      	strh	r2, [r3, #0]
    out->ay = (int16_t)((buf[3]<<8)|buf[2]);
 8008cda:	7afb      	ldrb	r3, [r7, #11]
 8008cdc:	b21b      	sxth	r3, r3
 8008cde:	021b      	lsls	r3, r3, #8
 8008ce0:	b21a      	sxth	r2, r3
 8008ce2:	7abb      	ldrb	r3, [r7, #10]
 8008ce4:	b21b      	sxth	r3, r3
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	b21a      	sxth	r2, r3
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	805a      	strh	r2, [r3, #2]
    out->az = (int16_t)((buf[5]<<8)|buf[4]);
 8008cee:	7b7b      	ldrb	r3, [r7, #13]
 8008cf0:	b21b      	sxth	r3, r3
 8008cf2:	021b      	lsls	r3, r3, #8
 8008cf4:	b21a      	sxth	r2, r3
 8008cf6:	7b3b      	ldrb	r3, [r7, #12]
 8008cf8:	b21b      	sxth	r3, r3
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	b21a      	sxth	r2, r3
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	809a      	strh	r2, [r3, #4]
    return true;
 8008d02:	2301      	movs	r3, #1
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <LSM303_ReadMag>:

bool LSM303_ReadMag(LSM303* dev, LSM303_Raw* out) {
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b08a      	sub	sp, #40	@ 0x28
 8008d10:	af02      	add	r7, sp, #8
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
    uint8_t b[6];

    if (dev->variant == LSM303_DLHC) {
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	799b      	ldrb	r3, [r3, #6]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d132      	bne.n	8008d84 <LSM303_ReadMag+0x78>
        // Order is X, Z, Y and each is big-endian H,L !
        uint8_t raw[6];
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, DLHC_OUT_X_H_M, raw, 6)) return false;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6818      	ldr	r0, [r3, #0]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	7959      	ldrb	r1, [r3, #5]
 8008d26:	f107 030c 	add.w	r3, r7, #12
 8008d2a:	2206      	movs	r2, #6
 8008d2c:	9200      	str	r2, [sp, #0]
 8008d2e:	2203      	movs	r2, #3
 8008d30:	f7ff fe58 	bl	80089e4 <i2c_read>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d001      	beq.n	8008d3e <LSM303_ReadMag+0x32>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	e067      	b.n	8008e0e <LSM303_ReadMag+0x102>
        int16_t x = (int16_t)((raw[0]<<8)|raw[1]);
 8008d3e:	7b3b      	ldrb	r3, [r7, #12]
 8008d40:	b21b      	sxth	r3, r3
 8008d42:	021b      	lsls	r3, r3, #8
 8008d44:	b21a      	sxth	r2, r3
 8008d46:	7b7b      	ldrb	r3, [r7, #13]
 8008d48:	b21b      	sxth	r3, r3
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	83fb      	strh	r3, [r7, #30]
        int16_t z = (int16_t)((raw[2]<<8)|raw[3]);
 8008d4e:	7bbb      	ldrb	r3, [r7, #14]
 8008d50:	b21b      	sxth	r3, r3
 8008d52:	021b      	lsls	r3, r3, #8
 8008d54:	b21a      	sxth	r2, r3
 8008d56:	7bfb      	ldrb	r3, [r7, #15]
 8008d58:	b21b      	sxth	r3, r3
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	83bb      	strh	r3, [r7, #28]
        int16_t y = (int16_t)((raw[4]<<8)|raw[5]);
 8008d5e:	7c3b      	ldrb	r3, [r7, #16]
 8008d60:	b21b      	sxth	r3, r3
 8008d62:	021b      	lsls	r3, r3, #8
 8008d64:	b21a      	sxth	r2, r3
 8008d66:	7c7b      	ldrb	r3, [r7, #17]
 8008d68:	b21b      	sxth	r3, r3
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	837b      	strh	r3, [r7, #26]
        out->mx = x; out->my = y; out->mz = z;
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	8bfa      	ldrh	r2, [r7, #30]
 8008d72:	80da      	strh	r2, [r3, #6]
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	8b7a      	ldrh	r2, [r7, #26]
 8008d78:	811a      	strh	r2, [r3, #8]
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	8bba      	ldrh	r2, [r7, #28]
 8008d7e:	815a      	strh	r2, [r3, #10]
        return true;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e044      	b.n	8008e0e <LSM303_ReadMag+0x102>
    } else if (dev->variant == LSM303_AGR) {
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	799b      	ldrb	r3, [r3, #6]
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d13f      	bne.n	8008e0c <LSM303_ReadMag+0x100>
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, AGR_STATUS_M, b, 1)) return false;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6818      	ldr	r0, [r3, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	7959      	ldrb	r1, [r3, #5]
 8008d94:	f107 0314 	add.w	r3, r7, #20
 8008d98:	2201      	movs	r2, #1
 8008d9a:	9200      	str	r2, [sp, #0]
 8008d9c:	2267      	movs	r2, #103	@ 0x67
 8008d9e:	f7ff fe21 	bl	80089e4 <i2c_read>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d001      	beq.n	8008dac <LSM303_ReadMag+0xa0>
 8008da8:	2300      	movs	r3, #0
 8008daa:	e030      	b.n	8008e0e <LSM303_ReadMag+0x102>
        if (!(b[0] & 0x08)) { /* new XYZ? optional check */ }
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, AGR_OUTX_L_M, b, 6)) return false;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6818      	ldr	r0, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	7959      	ldrb	r1, [r3, #5]
 8008db4:	f107 0314 	add.w	r3, r7, #20
 8008db8:	2206      	movs	r2, #6
 8008dba:	9200      	str	r2, [sp, #0]
 8008dbc:	2268      	movs	r2, #104	@ 0x68
 8008dbe:	f7ff fe11 	bl	80089e4 <i2c_read>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d001      	beq.n	8008dcc <LSM303_ReadMag+0xc0>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	e020      	b.n	8008e0e <LSM303_ReadMag+0x102>
        // AGR is little-endian L,H and axis order X,Y,Z
        out->mx = (int16_t)((b[1]<<8)|b[0]);
 8008dcc:	7d7b      	ldrb	r3, [r7, #21]
 8008dce:	b21b      	sxth	r3, r3
 8008dd0:	021b      	lsls	r3, r3, #8
 8008dd2:	b21a      	sxth	r2, r3
 8008dd4:	7d3b      	ldrb	r3, [r7, #20]
 8008dd6:	b21b      	sxth	r3, r3
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	b21a      	sxth	r2, r3
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	80da      	strh	r2, [r3, #6]
        out->my = (int16_t)((b[3]<<8)|b[2]);
 8008de0:	7dfb      	ldrb	r3, [r7, #23]
 8008de2:	b21b      	sxth	r3, r3
 8008de4:	021b      	lsls	r3, r3, #8
 8008de6:	b21a      	sxth	r2, r3
 8008de8:	7dbb      	ldrb	r3, [r7, #22]
 8008dea:	b21b      	sxth	r3, r3
 8008dec:	4313      	orrs	r3, r2
 8008dee:	b21a      	sxth	r2, r3
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	811a      	strh	r2, [r3, #8]
        out->mz = (int16_t)((b[5]<<8)|b[4]);
 8008df4:	7e7b      	ldrb	r3, [r7, #25]
 8008df6:	b21b      	sxth	r3, r3
 8008df8:	021b      	lsls	r3, r3, #8
 8008dfa:	b21a      	sxth	r2, r3
 8008dfc:	7e3b      	ldrb	r3, [r7, #24]
 8008dfe:	b21b      	sxth	r3, r3
 8008e00:	4313      	orrs	r3, r2
 8008e02:	b21a      	sxth	r2, r3
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	815a      	strh	r2, [r3, #10]
        return true;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e000      	b.n	8008e0e <LSM303_ReadMag+0x102>
    }
    return false;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3720      	adds	r7, #32
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}

08008e16 <atof>:
 8008e16:	2100      	movs	r1, #0
 8008e18:	f000 be06 	b.w	8009a28 <strtod>

08008e1c <atoi>:
 8008e1c:	220a      	movs	r2, #10
 8008e1e:	2100      	movs	r1, #0
 8008e20:	f000 be88 	b.w	8009b34 <strtol>

08008e24 <sulp>:
 8008e24:	b570      	push	{r4, r5, r6, lr}
 8008e26:	4604      	mov	r4, r0
 8008e28:	460d      	mov	r5, r1
 8008e2a:	ec45 4b10 	vmov	d0, r4, r5
 8008e2e:	4616      	mov	r6, r2
 8008e30:	f003 fbc6 	bl	800c5c0 <__ulp>
 8008e34:	ec51 0b10 	vmov	r0, r1, d0
 8008e38:	b17e      	cbz	r6, 8008e5a <sulp+0x36>
 8008e3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	dd09      	ble.n	8008e5a <sulp+0x36>
 8008e46:	051b      	lsls	r3, r3, #20
 8008e48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e4c:	2400      	movs	r4, #0
 8008e4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e52:	4622      	mov	r2, r4
 8008e54:	462b      	mov	r3, r5
 8008e56:	f7f7 fbd7 	bl	8000608 <__aeabi_dmul>
 8008e5a:	ec41 0b10 	vmov	d0, r0, r1
 8008e5e:	bd70      	pop	{r4, r5, r6, pc}

08008e60 <_strtod_l>:
 8008e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e64:	b09f      	sub	sp, #124	@ 0x7c
 8008e66:	460c      	mov	r4, r1
 8008e68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e6e:	9005      	str	r0, [sp, #20]
 8008e70:	f04f 0a00 	mov.w	sl, #0
 8008e74:	f04f 0b00 	mov.w	fp, #0
 8008e78:	460a      	mov	r2, r1
 8008e7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e7c:	7811      	ldrb	r1, [r2, #0]
 8008e7e:	292b      	cmp	r1, #43	@ 0x2b
 8008e80:	d04a      	beq.n	8008f18 <_strtod_l+0xb8>
 8008e82:	d838      	bhi.n	8008ef6 <_strtod_l+0x96>
 8008e84:	290d      	cmp	r1, #13
 8008e86:	d832      	bhi.n	8008eee <_strtod_l+0x8e>
 8008e88:	2908      	cmp	r1, #8
 8008e8a:	d832      	bhi.n	8008ef2 <_strtod_l+0x92>
 8008e8c:	2900      	cmp	r1, #0
 8008e8e:	d03b      	beq.n	8008f08 <_strtod_l+0xa8>
 8008e90:	2200      	movs	r2, #0
 8008e92:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008e96:	782a      	ldrb	r2, [r5, #0]
 8008e98:	2a30      	cmp	r2, #48	@ 0x30
 8008e9a:	f040 80b2 	bne.w	8009002 <_strtod_l+0x1a2>
 8008e9e:	786a      	ldrb	r2, [r5, #1]
 8008ea0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ea4:	2a58      	cmp	r2, #88	@ 0x58
 8008ea6:	d16e      	bne.n	8008f86 <_strtod_l+0x126>
 8008ea8:	9302      	str	r3, [sp, #8]
 8008eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008eac:	9301      	str	r3, [sp, #4]
 8008eae:	ab1a      	add	r3, sp, #104	@ 0x68
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	4a8f      	ldr	r2, [pc, #572]	@ (80090f0 <_strtod_l+0x290>)
 8008eb4:	9805      	ldr	r0, [sp, #20]
 8008eb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008eb8:	a919      	add	r1, sp, #100	@ 0x64
 8008eba:	f002 fc7b 	bl	800b7b4 <__gethex>
 8008ebe:	f010 060f 	ands.w	r6, r0, #15
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	d005      	beq.n	8008ed2 <_strtod_l+0x72>
 8008ec6:	2e06      	cmp	r6, #6
 8008ec8:	d128      	bne.n	8008f1c <_strtod_l+0xbc>
 8008eca:	3501      	adds	r5, #1
 8008ecc:	2300      	movs	r3, #0
 8008ece:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ed0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ed2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	f040 858e 	bne.w	80099f6 <_strtod_l+0xb96>
 8008eda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008edc:	b1cb      	cbz	r3, 8008f12 <_strtod_l+0xb2>
 8008ede:	4652      	mov	r2, sl
 8008ee0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008ee4:	ec43 2b10 	vmov	d0, r2, r3
 8008ee8:	b01f      	add	sp, #124	@ 0x7c
 8008eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eee:	2920      	cmp	r1, #32
 8008ef0:	d1ce      	bne.n	8008e90 <_strtod_l+0x30>
 8008ef2:	3201      	adds	r2, #1
 8008ef4:	e7c1      	b.n	8008e7a <_strtod_l+0x1a>
 8008ef6:	292d      	cmp	r1, #45	@ 0x2d
 8008ef8:	d1ca      	bne.n	8008e90 <_strtod_l+0x30>
 8008efa:	2101      	movs	r1, #1
 8008efc:	910e      	str	r1, [sp, #56]	@ 0x38
 8008efe:	1c51      	adds	r1, r2, #1
 8008f00:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f02:	7852      	ldrb	r2, [r2, #1]
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	d1c5      	bne.n	8008e94 <_strtod_l+0x34>
 8008f08:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f0a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	f040 8570 	bne.w	80099f2 <_strtod_l+0xb92>
 8008f12:	4652      	mov	r2, sl
 8008f14:	465b      	mov	r3, fp
 8008f16:	e7e5      	b.n	8008ee4 <_strtod_l+0x84>
 8008f18:	2100      	movs	r1, #0
 8008f1a:	e7ef      	b.n	8008efc <_strtod_l+0x9c>
 8008f1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f1e:	b13a      	cbz	r2, 8008f30 <_strtod_l+0xd0>
 8008f20:	2135      	movs	r1, #53	@ 0x35
 8008f22:	a81c      	add	r0, sp, #112	@ 0x70
 8008f24:	f003 fc46 	bl	800c7b4 <__copybits>
 8008f28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f2a:	9805      	ldr	r0, [sp, #20]
 8008f2c:	f003 f81c 	bl	800bf68 <_Bfree>
 8008f30:	3e01      	subs	r6, #1
 8008f32:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f34:	2e04      	cmp	r6, #4
 8008f36:	d806      	bhi.n	8008f46 <_strtod_l+0xe6>
 8008f38:	e8df f006 	tbb	[pc, r6]
 8008f3c:	201d0314 	.word	0x201d0314
 8008f40:	14          	.byte	0x14
 8008f41:	00          	.byte	0x00
 8008f42:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f46:	05e1      	lsls	r1, r4, #23
 8008f48:	bf48      	it	mi
 8008f4a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f52:	0d1b      	lsrs	r3, r3, #20
 8008f54:	051b      	lsls	r3, r3, #20
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1bb      	bne.n	8008ed2 <_strtod_l+0x72>
 8008f5a:	f001 fcdd 	bl	800a918 <__errno>
 8008f5e:	2322      	movs	r3, #34	@ 0x22
 8008f60:	6003      	str	r3, [r0, #0]
 8008f62:	e7b6      	b.n	8008ed2 <_strtod_l+0x72>
 8008f64:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f6c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f70:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f74:	e7e7      	b.n	8008f46 <_strtod_l+0xe6>
 8008f76:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80090f8 <_strtod_l+0x298>
 8008f7a:	e7e4      	b.n	8008f46 <_strtod_l+0xe6>
 8008f7c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008f80:	f04f 3aff 	mov.w	sl, #4294967295
 8008f84:	e7df      	b.n	8008f46 <_strtod_l+0xe6>
 8008f86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f88:	1c5a      	adds	r2, r3, #1
 8008f8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f8c:	785b      	ldrb	r3, [r3, #1]
 8008f8e:	2b30      	cmp	r3, #48	@ 0x30
 8008f90:	d0f9      	beq.n	8008f86 <_strtod_l+0x126>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d09d      	beq.n	8008ed2 <_strtod_l+0x72>
 8008f96:	2301      	movs	r3, #1
 8008f98:	2700      	movs	r7, #0
 8008f9a:	9308      	str	r3, [sp, #32]
 8008f9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f9e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fa0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008fa2:	46b9      	mov	r9, r7
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008fa8:	7805      	ldrb	r5, [r0, #0]
 8008faa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008fae:	b2d9      	uxtb	r1, r3
 8008fb0:	2909      	cmp	r1, #9
 8008fb2:	d928      	bls.n	8009006 <_strtod_l+0x1a6>
 8008fb4:	494f      	ldr	r1, [pc, #316]	@ (80090f4 <_strtod_l+0x294>)
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f001 fc3b 	bl	800a832 <strncmp>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d032      	beq.n	8009026 <_strtod_l+0x1c6>
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	462a      	mov	r2, r5
 8008fc4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fc6:	464d      	mov	r5, r9
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2a65      	cmp	r2, #101	@ 0x65
 8008fcc:	d001      	beq.n	8008fd2 <_strtod_l+0x172>
 8008fce:	2a45      	cmp	r2, #69	@ 0x45
 8008fd0:	d114      	bne.n	8008ffc <_strtod_l+0x19c>
 8008fd2:	b91d      	cbnz	r5, 8008fdc <_strtod_l+0x17c>
 8008fd4:	9a08      	ldr	r2, [sp, #32]
 8008fd6:	4302      	orrs	r2, r0
 8008fd8:	d096      	beq.n	8008f08 <_strtod_l+0xa8>
 8008fda:	2500      	movs	r5, #0
 8008fdc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008fde:	1c62      	adds	r2, r4, #1
 8008fe0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fe2:	7862      	ldrb	r2, [r4, #1]
 8008fe4:	2a2b      	cmp	r2, #43	@ 0x2b
 8008fe6:	d07a      	beq.n	80090de <_strtod_l+0x27e>
 8008fe8:	2a2d      	cmp	r2, #45	@ 0x2d
 8008fea:	d07e      	beq.n	80090ea <_strtod_l+0x28a>
 8008fec:	f04f 0c00 	mov.w	ip, #0
 8008ff0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008ff4:	2909      	cmp	r1, #9
 8008ff6:	f240 8085 	bls.w	8009104 <_strtod_l+0x2a4>
 8008ffa:	9419      	str	r4, [sp, #100]	@ 0x64
 8008ffc:	f04f 0800 	mov.w	r8, #0
 8009000:	e0a5      	b.n	800914e <_strtod_l+0x2ee>
 8009002:	2300      	movs	r3, #0
 8009004:	e7c8      	b.n	8008f98 <_strtod_l+0x138>
 8009006:	f1b9 0f08 	cmp.w	r9, #8
 800900a:	bfd8      	it	le
 800900c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800900e:	f100 0001 	add.w	r0, r0, #1
 8009012:	bfda      	itte	le
 8009014:	fb02 3301 	mlale	r3, r2, r1, r3
 8009018:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800901a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800901e:	f109 0901 	add.w	r9, r9, #1
 8009022:	9019      	str	r0, [sp, #100]	@ 0x64
 8009024:	e7bf      	b.n	8008fa6 <_strtod_l+0x146>
 8009026:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	9219      	str	r2, [sp, #100]	@ 0x64
 800902c:	785a      	ldrb	r2, [r3, #1]
 800902e:	f1b9 0f00 	cmp.w	r9, #0
 8009032:	d03b      	beq.n	80090ac <_strtod_l+0x24c>
 8009034:	900a      	str	r0, [sp, #40]	@ 0x28
 8009036:	464d      	mov	r5, r9
 8009038:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800903c:	2b09      	cmp	r3, #9
 800903e:	d912      	bls.n	8009066 <_strtod_l+0x206>
 8009040:	2301      	movs	r3, #1
 8009042:	e7c2      	b.n	8008fca <_strtod_l+0x16a>
 8009044:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	9219      	str	r2, [sp, #100]	@ 0x64
 800904a:	785a      	ldrb	r2, [r3, #1]
 800904c:	3001      	adds	r0, #1
 800904e:	2a30      	cmp	r2, #48	@ 0x30
 8009050:	d0f8      	beq.n	8009044 <_strtod_l+0x1e4>
 8009052:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009056:	2b08      	cmp	r3, #8
 8009058:	f200 84d2 	bhi.w	8009a00 <_strtod_l+0xba0>
 800905c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800905e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009060:	2000      	movs	r0, #0
 8009062:	930c      	str	r3, [sp, #48]	@ 0x30
 8009064:	4605      	mov	r5, r0
 8009066:	3a30      	subs	r2, #48	@ 0x30
 8009068:	f100 0301 	add.w	r3, r0, #1
 800906c:	d018      	beq.n	80090a0 <_strtod_l+0x240>
 800906e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009070:	4419      	add	r1, r3
 8009072:	910a      	str	r1, [sp, #40]	@ 0x28
 8009074:	462e      	mov	r6, r5
 8009076:	f04f 0e0a 	mov.w	lr, #10
 800907a:	1c71      	adds	r1, r6, #1
 800907c:	eba1 0c05 	sub.w	ip, r1, r5
 8009080:	4563      	cmp	r3, ip
 8009082:	dc15      	bgt.n	80090b0 <_strtod_l+0x250>
 8009084:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009088:	182b      	adds	r3, r5, r0
 800908a:	2b08      	cmp	r3, #8
 800908c:	f105 0501 	add.w	r5, r5, #1
 8009090:	4405      	add	r5, r0
 8009092:	dc1a      	bgt.n	80090ca <_strtod_l+0x26a>
 8009094:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009096:	230a      	movs	r3, #10
 8009098:	fb03 2301 	mla	r3, r3, r1, r2
 800909c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800909e:	2300      	movs	r3, #0
 80090a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090a2:	1c51      	adds	r1, r2, #1
 80090a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80090a6:	7852      	ldrb	r2, [r2, #1]
 80090a8:	4618      	mov	r0, r3
 80090aa:	e7c5      	b.n	8009038 <_strtod_l+0x1d8>
 80090ac:	4648      	mov	r0, r9
 80090ae:	e7ce      	b.n	800904e <_strtod_l+0x1ee>
 80090b0:	2e08      	cmp	r6, #8
 80090b2:	dc05      	bgt.n	80090c0 <_strtod_l+0x260>
 80090b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80090b6:	fb0e f606 	mul.w	r6, lr, r6
 80090ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 80090bc:	460e      	mov	r6, r1
 80090be:	e7dc      	b.n	800907a <_strtod_l+0x21a>
 80090c0:	2910      	cmp	r1, #16
 80090c2:	bfd8      	it	le
 80090c4:	fb0e f707 	mulle.w	r7, lr, r7
 80090c8:	e7f8      	b.n	80090bc <_strtod_l+0x25c>
 80090ca:	2b0f      	cmp	r3, #15
 80090cc:	bfdc      	itt	le
 80090ce:	230a      	movle	r3, #10
 80090d0:	fb03 2707 	mlale	r7, r3, r7, r2
 80090d4:	e7e3      	b.n	800909e <_strtod_l+0x23e>
 80090d6:	2300      	movs	r3, #0
 80090d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090da:	2301      	movs	r3, #1
 80090dc:	e77a      	b.n	8008fd4 <_strtod_l+0x174>
 80090de:	f04f 0c00 	mov.w	ip, #0
 80090e2:	1ca2      	adds	r2, r4, #2
 80090e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80090e6:	78a2      	ldrb	r2, [r4, #2]
 80090e8:	e782      	b.n	8008ff0 <_strtod_l+0x190>
 80090ea:	f04f 0c01 	mov.w	ip, #1
 80090ee:	e7f8      	b.n	80090e2 <_strtod_l+0x282>
 80090f0:	0800e1f0 	.word	0x0800e1f0
 80090f4:	0800e008 	.word	0x0800e008
 80090f8:	7ff00000 	.word	0x7ff00000
 80090fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090fe:	1c51      	adds	r1, r2, #1
 8009100:	9119      	str	r1, [sp, #100]	@ 0x64
 8009102:	7852      	ldrb	r2, [r2, #1]
 8009104:	2a30      	cmp	r2, #48	@ 0x30
 8009106:	d0f9      	beq.n	80090fc <_strtod_l+0x29c>
 8009108:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800910c:	2908      	cmp	r1, #8
 800910e:	f63f af75 	bhi.w	8008ffc <_strtod_l+0x19c>
 8009112:	3a30      	subs	r2, #48	@ 0x30
 8009114:	9209      	str	r2, [sp, #36]	@ 0x24
 8009116:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009118:	920f      	str	r2, [sp, #60]	@ 0x3c
 800911a:	f04f 080a 	mov.w	r8, #10
 800911e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009120:	1c56      	adds	r6, r2, #1
 8009122:	9619      	str	r6, [sp, #100]	@ 0x64
 8009124:	7852      	ldrb	r2, [r2, #1]
 8009126:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800912a:	f1be 0f09 	cmp.w	lr, #9
 800912e:	d939      	bls.n	80091a4 <_strtod_l+0x344>
 8009130:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009132:	1a76      	subs	r6, r6, r1
 8009134:	2e08      	cmp	r6, #8
 8009136:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800913a:	dc03      	bgt.n	8009144 <_strtod_l+0x2e4>
 800913c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800913e:	4588      	cmp	r8, r1
 8009140:	bfa8      	it	ge
 8009142:	4688      	movge	r8, r1
 8009144:	f1bc 0f00 	cmp.w	ip, #0
 8009148:	d001      	beq.n	800914e <_strtod_l+0x2ee>
 800914a:	f1c8 0800 	rsb	r8, r8, #0
 800914e:	2d00      	cmp	r5, #0
 8009150:	d14e      	bne.n	80091f0 <_strtod_l+0x390>
 8009152:	9908      	ldr	r1, [sp, #32]
 8009154:	4308      	orrs	r0, r1
 8009156:	f47f aebc 	bne.w	8008ed2 <_strtod_l+0x72>
 800915a:	2b00      	cmp	r3, #0
 800915c:	f47f aed4 	bne.w	8008f08 <_strtod_l+0xa8>
 8009160:	2a69      	cmp	r2, #105	@ 0x69
 8009162:	d028      	beq.n	80091b6 <_strtod_l+0x356>
 8009164:	dc25      	bgt.n	80091b2 <_strtod_l+0x352>
 8009166:	2a49      	cmp	r2, #73	@ 0x49
 8009168:	d025      	beq.n	80091b6 <_strtod_l+0x356>
 800916a:	2a4e      	cmp	r2, #78	@ 0x4e
 800916c:	f47f aecc 	bne.w	8008f08 <_strtod_l+0xa8>
 8009170:	499a      	ldr	r1, [pc, #616]	@ (80093dc <_strtod_l+0x57c>)
 8009172:	a819      	add	r0, sp, #100	@ 0x64
 8009174:	f002 fd40 	bl	800bbf8 <__match>
 8009178:	2800      	cmp	r0, #0
 800917a:	f43f aec5 	beq.w	8008f08 <_strtod_l+0xa8>
 800917e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	2b28      	cmp	r3, #40	@ 0x28
 8009184:	d12e      	bne.n	80091e4 <_strtod_l+0x384>
 8009186:	4996      	ldr	r1, [pc, #600]	@ (80093e0 <_strtod_l+0x580>)
 8009188:	aa1c      	add	r2, sp, #112	@ 0x70
 800918a:	a819      	add	r0, sp, #100	@ 0x64
 800918c:	f002 fd48 	bl	800bc20 <__hexnan>
 8009190:	2805      	cmp	r0, #5
 8009192:	d127      	bne.n	80091e4 <_strtod_l+0x384>
 8009194:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009196:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800919a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800919e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80091a2:	e696      	b.n	8008ed2 <_strtod_l+0x72>
 80091a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80091a6:	fb08 2101 	mla	r1, r8, r1, r2
 80091aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80091ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80091b0:	e7b5      	b.n	800911e <_strtod_l+0x2be>
 80091b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80091b4:	e7da      	b.n	800916c <_strtod_l+0x30c>
 80091b6:	498b      	ldr	r1, [pc, #556]	@ (80093e4 <_strtod_l+0x584>)
 80091b8:	a819      	add	r0, sp, #100	@ 0x64
 80091ba:	f002 fd1d 	bl	800bbf8 <__match>
 80091be:	2800      	cmp	r0, #0
 80091c0:	f43f aea2 	beq.w	8008f08 <_strtod_l+0xa8>
 80091c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091c6:	4988      	ldr	r1, [pc, #544]	@ (80093e8 <_strtod_l+0x588>)
 80091c8:	3b01      	subs	r3, #1
 80091ca:	a819      	add	r0, sp, #100	@ 0x64
 80091cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80091ce:	f002 fd13 	bl	800bbf8 <__match>
 80091d2:	b910      	cbnz	r0, 80091da <_strtod_l+0x37a>
 80091d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091d6:	3301      	adds	r3, #1
 80091d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80091da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80093f8 <_strtod_l+0x598>
 80091de:	f04f 0a00 	mov.w	sl, #0
 80091e2:	e676      	b.n	8008ed2 <_strtod_l+0x72>
 80091e4:	4881      	ldr	r0, [pc, #516]	@ (80093ec <_strtod_l+0x58c>)
 80091e6:	f001 fbd3 	bl	800a990 <nan>
 80091ea:	ec5b ab10 	vmov	sl, fp, d0
 80091ee:	e670      	b.n	8008ed2 <_strtod_l+0x72>
 80091f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80091f4:	eba8 0303 	sub.w	r3, r8, r3
 80091f8:	f1b9 0f00 	cmp.w	r9, #0
 80091fc:	bf08      	it	eq
 80091fe:	46a9      	moveq	r9, r5
 8009200:	2d10      	cmp	r5, #16
 8009202:	9309      	str	r3, [sp, #36]	@ 0x24
 8009204:	462c      	mov	r4, r5
 8009206:	bfa8      	it	ge
 8009208:	2410      	movge	r4, #16
 800920a:	f7f7 f983 	bl	8000514 <__aeabi_ui2d>
 800920e:	2d09      	cmp	r5, #9
 8009210:	4682      	mov	sl, r0
 8009212:	468b      	mov	fp, r1
 8009214:	dc13      	bgt.n	800923e <_strtod_l+0x3de>
 8009216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009218:	2b00      	cmp	r3, #0
 800921a:	f43f ae5a 	beq.w	8008ed2 <_strtod_l+0x72>
 800921e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009220:	dd78      	ble.n	8009314 <_strtod_l+0x4b4>
 8009222:	2b16      	cmp	r3, #22
 8009224:	dc5f      	bgt.n	80092e6 <_strtod_l+0x486>
 8009226:	4972      	ldr	r1, [pc, #456]	@ (80093f0 <_strtod_l+0x590>)
 8009228:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800922c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009230:	4652      	mov	r2, sl
 8009232:	465b      	mov	r3, fp
 8009234:	f7f7 f9e8 	bl	8000608 <__aeabi_dmul>
 8009238:	4682      	mov	sl, r0
 800923a:	468b      	mov	fp, r1
 800923c:	e649      	b.n	8008ed2 <_strtod_l+0x72>
 800923e:	4b6c      	ldr	r3, [pc, #432]	@ (80093f0 <_strtod_l+0x590>)
 8009240:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009244:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009248:	f7f7 f9de 	bl	8000608 <__aeabi_dmul>
 800924c:	4682      	mov	sl, r0
 800924e:	4638      	mov	r0, r7
 8009250:	468b      	mov	fp, r1
 8009252:	f7f7 f95f 	bl	8000514 <__aeabi_ui2d>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4650      	mov	r0, sl
 800925c:	4659      	mov	r1, fp
 800925e:	f7f7 f81d 	bl	800029c <__adddf3>
 8009262:	2d0f      	cmp	r5, #15
 8009264:	4682      	mov	sl, r0
 8009266:	468b      	mov	fp, r1
 8009268:	ddd5      	ble.n	8009216 <_strtod_l+0x3b6>
 800926a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800926c:	1b2c      	subs	r4, r5, r4
 800926e:	441c      	add	r4, r3
 8009270:	2c00      	cmp	r4, #0
 8009272:	f340 8093 	ble.w	800939c <_strtod_l+0x53c>
 8009276:	f014 030f 	ands.w	r3, r4, #15
 800927a:	d00a      	beq.n	8009292 <_strtod_l+0x432>
 800927c:	495c      	ldr	r1, [pc, #368]	@ (80093f0 <_strtod_l+0x590>)
 800927e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009282:	4652      	mov	r2, sl
 8009284:	465b      	mov	r3, fp
 8009286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800928a:	f7f7 f9bd 	bl	8000608 <__aeabi_dmul>
 800928e:	4682      	mov	sl, r0
 8009290:	468b      	mov	fp, r1
 8009292:	f034 040f 	bics.w	r4, r4, #15
 8009296:	d073      	beq.n	8009380 <_strtod_l+0x520>
 8009298:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800929c:	dd49      	ble.n	8009332 <_strtod_l+0x4d2>
 800929e:	2400      	movs	r4, #0
 80092a0:	46a0      	mov	r8, r4
 80092a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80092a4:	46a1      	mov	r9, r4
 80092a6:	9a05      	ldr	r2, [sp, #20]
 80092a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80093f8 <_strtod_l+0x598>
 80092ac:	2322      	movs	r3, #34	@ 0x22
 80092ae:	6013      	str	r3, [r2, #0]
 80092b0:	f04f 0a00 	mov.w	sl, #0
 80092b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	f43f ae0b 	beq.w	8008ed2 <_strtod_l+0x72>
 80092bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092be:	9805      	ldr	r0, [sp, #20]
 80092c0:	f002 fe52 	bl	800bf68 <_Bfree>
 80092c4:	9805      	ldr	r0, [sp, #20]
 80092c6:	4649      	mov	r1, r9
 80092c8:	f002 fe4e 	bl	800bf68 <_Bfree>
 80092cc:	9805      	ldr	r0, [sp, #20]
 80092ce:	4641      	mov	r1, r8
 80092d0:	f002 fe4a 	bl	800bf68 <_Bfree>
 80092d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092d6:	9805      	ldr	r0, [sp, #20]
 80092d8:	f002 fe46 	bl	800bf68 <_Bfree>
 80092dc:	9805      	ldr	r0, [sp, #20]
 80092de:	4621      	mov	r1, r4
 80092e0:	f002 fe42 	bl	800bf68 <_Bfree>
 80092e4:	e5f5      	b.n	8008ed2 <_strtod_l+0x72>
 80092e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80092ec:	4293      	cmp	r3, r2
 80092ee:	dbbc      	blt.n	800926a <_strtod_l+0x40a>
 80092f0:	4c3f      	ldr	r4, [pc, #252]	@ (80093f0 <_strtod_l+0x590>)
 80092f2:	f1c5 050f 	rsb	r5, r5, #15
 80092f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80092fa:	4652      	mov	r2, sl
 80092fc:	465b      	mov	r3, fp
 80092fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009302:	f7f7 f981 	bl	8000608 <__aeabi_dmul>
 8009306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009308:	1b5d      	subs	r5, r3, r5
 800930a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800930e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009312:	e78f      	b.n	8009234 <_strtod_l+0x3d4>
 8009314:	3316      	adds	r3, #22
 8009316:	dba8      	blt.n	800926a <_strtod_l+0x40a>
 8009318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800931a:	eba3 0808 	sub.w	r8, r3, r8
 800931e:	4b34      	ldr	r3, [pc, #208]	@ (80093f0 <_strtod_l+0x590>)
 8009320:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009324:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009328:	4650      	mov	r0, sl
 800932a:	4659      	mov	r1, fp
 800932c:	f7f7 fa96 	bl	800085c <__aeabi_ddiv>
 8009330:	e782      	b.n	8009238 <_strtod_l+0x3d8>
 8009332:	2300      	movs	r3, #0
 8009334:	4f2f      	ldr	r7, [pc, #188]	@ (80093f4 <_strtod_l+0x594>)
 8009336:	1124      	asrs	r4, r4, #4
 8009338:	4650      	mov	r0, sl
 800933a:	4659      	mov	r1, fp
 800933c:	461e      	mov	r6, r3
 800933e:	2c01      	cmp	r4, #1
 8009340:	dc21      	bgt.n	8009386 <_strtod_l+0x526>
 8009342:	b10b      	cbz	r3, 8009348 <_strtod_l+0x4e8>
 8009344:	4682      	mov	sl, r0
 8009346:	468b      	mov	fp, r1
 8009348:	492a      	ldr	r1, [pc, #168]	@ (80093f4 <_strtod_l+0x594>)
 800934a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800934e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009352:	4652      	mov	r2, sl
 8009354:	465b      	mov	r3, fp
 8009356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800935a:	f7f7 f955 	bl	8000608 <__aeabi_dmul>
 800935e:	4b26      	ldr	r3, [pc, #152]	@ (80093f8 <_strtod_l+0x598>)
 8009360:	460a      	mov	r2, r1
 8009362:	400b      	ands	r3, r1
 8009364:	4925      	ldr	r1, [pc, #148]	@ (80093fc <_strtod_l+0x59c>)
 8009366:	428b      	cmp	r3, r1
 8009368:	4682      	mov	sl, r0
 800936a:	d898      	bhi.n	800929e <_strtod_l+0x43e>
 800936c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009370:	428b      	cmp	r3, r1
 8009372:	bf86      	itte	hi
 8009374:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009400 <_strtod_l+0x5a0>
 8009378:	f04f 3aff 	movhi.w	sl, #4294967295
 800937c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009380:	2300      	movs	r3, #0
 8009382:	9308      	str	r3, [sp, #32]
 8009384:	e076      	b.n	8009474 <_strtod_l+0x614>
 8009386:	07e2      	lsls	r2, r4, #31
 8009388:	d504      	bpl.n	8009394 <_strtod_l+0x534>
 800938a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800938e:	f7f7 f93b 	bl	8000608 <__aeabi_dmul>
 8009392:	2301      	movs	r3, #1
 8009394:	3601      	adds	r6, #1
 8009396:	1064      	asrs	r4, r4, #1
 8009398:	3708      	adds	r7, #8
 800939a:	e7d0      	b.n	800933e <_strtod_l+0x4de>
 800939c:	d0f0      	beq.n	8009380 <_strtod_l+0x520>
 800939e:	4264      	negs	r4, r4
 80093a0:	f014 020f 	ands.w	r2, r4, #15
 80093a4:	d00a      	beq.n	80093bc <_strtod_l+0x55c>
 80093a6:	4b12      	ldr	r3, [pc, #72]	@ (80093f0 <_strtod_l+0x590>)
 80093a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093ac:	4650      	mov	r0, sl
 80093ae:	4659      	mov	r1, fp
 80093b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b4:	f7f7 fa52 	bl	800085c <__aeabi_ddiv>
 80093b8:	4682      	mov	sl, r0
 80093ba:	468b      	mov	fp, r1
 80093bc:	1124      	asrs	r4, r4, #4
 80093be:	d0df      	beq.n	8009380 <_strtod_l+0x520>
 80093c0:	2c1f      	cmp	r4, #31
 80093c2:	dd1f      	ble.n	8009404 <_strtod_l+0x5a4>
 80093c4:	2400      	movs	r4, #0
 80093c6:	46a0      	mov	r8, r4
 80093c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093ca:	46a1      	mov	r9, r4
 80093cc:	9a05      	ldr	r2, [sp, #20]
 80093ce:	2322      	movs	r3, #34	@ 0x22
 80093d0:	f04f 0a00 	mov.w	sl, #0
 80093d4:	f04f 0b00 	mov.w	fp, #0
 80093d8:	6013      	str	r3, [r2, #0]
 80093da:	e76b      	b.n	80092b4 <_strtod_l+0x454>
 80093dc:	0800e017 	.word	0x0800e017
 80093e0:	0800e1dc 	.word	0x0800e1dc
 80093e4:	0800e00f 	.word	0x0800e00f
 80093e8:	0800e049 	.word	0x0800e049
 80093ec:	0800e1d8 	.word	0x0800e1d8
 80093f0:	0800e368 	.word	0x0800e368
 80093f4:	0800e340 	.word	0x0800e340
 80093f8:	7ff00000 	.word	0x7ff00000
 80093fc:	7ca00000 	.word	0x7ca00000
 8009400:	7fefffff 	.word	0x7fefffff
 8009404:	f014 0310 	ands.w	r3, r4, #16
 8009408:	bf18      	it	ne
 800940a:	236a      	movne	r3, #106	@ 0x6a
 800940c:	4ea9      	ldr	r6, [pc, #676]	@ (80096b4 <_strtod_l+0x854>)
 800940e:	9308      	str	r3, [sp, #32]
 8009410:	4650      	mov	r0, sl
 8009412:	4659      	mov	r1, fp
 8009414:	2300      	movs	r3, #0
 8009416:	07e7      	lsls	r7, r4, #31
 8009418:	d504      	bpl.n	8009424 <_strtod_l+0x5c4>
 800941a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800941e:	f7f7 f8f3 	bl	8000608 <__aeabi_dmul>
 8009422:	2301      	movs	r3, #1
 8009424:	1064      	asrs	r4, r4, #1
 8009426:	f106 0608 	add.w	r6, r6, #8
 800942a:	d1f4      	bne.n	8009416 <_strtod_l+0x5b6>
 800942c:	b10b      	cbz	r3, 8009432 <_strtod_l+0x5d2>
 800942e:	4682      	mov	sl, r0
 8009430:	468b      	mov	fp, r1
 8009432:	9b08      	ldr	r3, [sp, #32]
 8009434:	b1b3      	cbz	r3, 8009464 <_strtod_l+0x604>
 8009436:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800943a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800943e:	2b00      	cmp	r3, #0
 8009440:	4659      	mov	r1, fp
 8009442:	dd0f      	ble.n	8009464 <_strtod_l+0x604>
 8009444:	2b1f      	cmp	r3, #31
 8009446:	dd56      	ble.n	80094f6 <_strtod_l+0x696>
 8009448:	2b34      	cmp	r3, #52	@ 0x34
 800944a:	bfde      	ittt	le
 800944c:	f04f 33ff 	movle.w	r3, #4294967295
 8009450:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009454:	4093      	lslle	r3, r2
 8009456:	f04f 0a00 	mov.w	sl, #0
 800945a:	bfcc      	ite	gt
 800945c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009460:	ea03 0b01 	andle.w	fp, r3, r1
 8009464:	2200      	movs	r2, #0
 8009466:	2300      	movs	r3, #0
 8009468:	4650      	mov	r0, sl
 800946a:	4659      	mov	r1, fp
 800946c:	f7f7 fb34 	bl	8000ad8 <__aeabi_dcmpeq>
 8009470:	2800      	cmp	r0, #0
 8009472:	d1a7      	bne.n	80093c4 <_strtod_l+0x564>
 8009474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009476:	9300      	str	r3, [sp, #0]
 8009478:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800947a:	9805      	ldr	r0, [sp, #20]
 800947c:	462b      	mov	r3, r5
 800947e:	464a      	mov	r2, r9
 8009480:	f002 fdda 	bl	800c038 <__s2b>
 8009484:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009486:	2800      	cmp	r0, #0
 8009488:	f43f af09 	beq.w	800929e <_strtod_l+0x43e>
 800948c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800948e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009490:	2a00      	cmp	r2, #0
 8009492:	eba3 0308 	sub.w	r3, r3, r8
 8009496:	bfa8      	it	ge
 8009498:	2300      	movge	r3, #0
 800949a:	9312      	str	r3, [sp, #72]	@ 0x48
 800949c:	2400      	movs	r4, #0
 800949e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80094a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80094a4:	46a0      	mov	r8, r4
 80094a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094a8:	9805      	ldr	r0, [sp, #20]
 80094aa:	6859      	ldr	r1, [r3, #4]
 80094ac:	f002 fd1c 	bl	800bee8 <_Balloc>
 80094b0:	4681      	mov	r9, r0
 80094b2:	2800      	cmp	r0, #0
 80094b4:	f43f aef7 	beq.w	80092a6 <_strtod_l+0x446>
 80094b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094ba:	691a      	ldr	r2, [r3, #16]
 80094bc:	3202      	adds	r2, #2
 80094be:	f103 010c 	add.w	r1, r3, #12
 80094c2:	0092      	lsls	r2, r2, #2
 80094c4:	300c      	adds	r0, #12
 80094c6:	f001 fa54 	bl	800a972 <memcpy>
 80094ca:	ec4b ab10 	vmov	d0, sl, fp
 80094ce:	9805      	ldr	r0, [sp, #20]
 80094d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80094d2:	a91b      	add	r1, sp, #108	@ 0x6c
 80094d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80094d8:	f003 f8e2 	bl	800c6a0 <__d2b>
 80094dc:	901a      	str	r0, [sp, #104]	@ 0x68
 80094de:	2800      	cmp	r0, #0
 80094e0:	f43f aee1 	beq.w	80092a6 <_strtod_l+0x446>
 80094e4:	9805      	ldr	r0, [sp, #20]
 80094e6:	2101      	movs	r1, #1
 80094e8:	f002 fe3c 	bl	800c164 <__i2b>
 80094ec:	4680      	mov	r8, r0
 80094ee:	b948      	cbnz	r0, 8009504 <_strtod_l+0x6a4>
 80094f0:	f04f 0800 	mov.w	r8, #0
 80094f4:	e6d7      	b.n	80092a6 <_strtod_l+0x446>
 80094f6:	f04f 32ff 	mov.w	r2, #4294967295
 80094fa:	fa02 f303 	lsl.w	r3, r2, r3
 80094fe:	ea03 0a0a 	and.w	sl, r3, sl
 8009502:	e7af      	b.n	8009464 <_strtod_l+0x604>
 8009504:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009506:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009508:	2d00      	cmp	r5, #0
 800950a:	bfab      	itete	ge
 800950c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800950e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009510:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009512:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009514:	bfac      	ite	ge
 8009516:	18ef      	addge	r7, r5, r3
 8009518:	1b5e      	sublt	r6, r3, r5
 800951a:	9b08      	ldr	r3, [sp, #32]
 800951c:	1aed      	subs	r5, r5, r3
 800951e:	4415      	add	r5, r2
 8009520:	4b65      	ldr	r3, [pc, #404]	@ (80096b8 <_strtod_l+0x858>)
 8009522:	3d01      	subs	r5, #1
 8009524:	429d      	cmp	r5, r3
 8009526:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800952a:	da50      	bge.n	80095ce <_strtod_l+0x76e>
 800952c:	1b5b      	subs	r3, r3, r5
 800952e:	2b1f      	cmp	r3, #31
 8009530:	eba2 0203 	sub.w	r2, r2, r3
 8009534:	f04f 0101 	mov.w	r1, #1
 8009538:	dc3d      	bgt.n	80095b6 <_strtod_l+0x756>
 800953a:	fa01 f303 	lsl.w	r3, r1, r3
 800953e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009540:	2300      	movs	r3, #0
 8009542:	9310      	str	r3, [sp, #64]	@ 0x40
 8009544:	18bd      	adds	r5, r7, r2
 8009546:	9b08      	ldr	r3, [sp, #32]
 8009548:	42af      	cmp	r7, r5
 800954a:	4416      	add	r6, r2
 800954c:	441e      	add	r6, r3
 800954e:	463b      	mov	r3, r7
 8009550:	bfa8      	it	ge
 8009552:	462b      	movge	r3, r5
 8009554:	42b3      	cmp	r3, r6
 8009556:	bfa8      	it	ge
 8009558:	4633      	movge	r3, r6
 800955a:	2b00      	cmp	r3, #0
 800955c:	bfc2      	ittt	gt
 800955e:	1aed      	subgt	r5, r5, r3
 8009560:	1af6      	subgt	r6, r6, r3
 8009562:	1aff      	subgt	r7, r7, r3
 8009564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009566:	2b00      	cmp	r3, #0
 8009568:	dd16      	ble.n	8009598 <_strtod_l+0x738>
 800956a:	4641      	mov	r1, r8
 800956c:	9805      	ldr	r0, [sp, #20]
 800956e:	461a      	mov	r2, r3
 8009570:	f002 feb0 	bl	800c2d4 <__pow5mult>
 8009574:	4680      	mov	r8, r0
 8009576:	2800      	cmp	r0, #0
 8009578:	d0ba      	beq.n	80094f0 <_strtod_l+0x690>
 800957a:	4601      	mov	r1, r0
 800957c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800957e:	9805      	ldr	r0, [sp, #20]
 8009580:	f002 fe06 	bl	800c190 <__multiply>
 8009584:	900a      	str	r0, [sp, #40]	@ 0x28
 8009586:	2800      	cmp	r0, #0
 8009588:	f43f ae8d 	beq.w	80092a6 <_strtod_l+0x446>
 800958c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800958e:	9805      	ldr	r0, [sp, #20]
 8009590:	f002 fcea 	bl	800bf68 <_Bfree>
 8009594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009596:	931a      	str	r3, [sp, #104]	@ 0x68
 8009598:	2d00      	cmp	r5, #0
 800959a:	dc1d      	bgt.n	80095d8 <_strtod_l+0x778>
 800959c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	dd23      	ble.n	80095ea <_strtod_l+0x78a>
 80095a2:	4649      	mov	r1, r9
 80095a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80095a6:	9805      	ldr	r0, [sp, #20]
 80095a8:	f002 fe94 	bl	800c2d4 <__pow5mult>
 80095ac:	4681      	mov	r9, r0
 80095ae:	b9e0      	cbnz	r0, 80095ea <_strtod_l+0x78a>
 80095b0:	f04f 0900 	mov.w	r9, #0
 80095b4:	e677      	b.n	80092a6 <_strtod_l+0x446>
 80095b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80095ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80095be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80095c2:	35e2      	adds	r5, #226	@ 0xe2
 80095c4:	fa01 f305 	lsl.w	r3, r1, r5
 80095c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80095ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095cc:	e7ba      	b.n	8009544 <_strtod_l+0x6e4>
 80095ce:	2300      	movs	r3, #0
 80095d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80095d2:	2301      	movs	r3, #1
 80095d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095d6:	e7b5      	b.n	8009544 <_strtod_l+0x6e4>
 80095d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095da:	9805      	ldr	r0, [sp, #20]
 80095dc:	462a      	mov	r2, r5
 80095de:	f002 fed3 	bl	800c388 <__lshift>
 80095e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80095e4:	2800      	cmp	r0, #0
 80095e6:	d1d9      	bne.n	800959c <_strtod_l+0x73c>
 80095e8:	e65d      	b.n	80092a6 <_strtod_l+0x446>
 80095ea:	2e00      	cmp	r6, #0
 80095ec:	dd07      	ble.n	80095fe <_strtod_l+0x79e>
 80095ee:	4649      	mov	r1, r9
 80095f0:	9805      	ldr	r0, [sp, #20]
 80095f2:	4632      	mov	r2, r6
 80095f4:	f002 fec8 	bl	800c388 <__lshift>
 80095f8:	4681      	mov	r9, r0
 80095fa:	2800      	cmp	r0, #0
 80095fc:	d0d8      	beq.n	80095b0 <_strtod_l+0x750>
 80095fe:	2f00      	cmp	r7, #0
 8009600:	dd08      	ble.n	8009614 <_strtod_l+0x7b4>
 8009602:	4641      	mov	r1, r8
 8009604:	9805      	ldr	r0, [sp, #20]
 8009606:	463a      	mov	r2, r7
 8009608:	f002 febe 	bl	800c388 <__lshift>
 800960c:	4680      	mov	r8, r0
 800960e:	2800      	cmp	r0, #0
 8009610:	f43f ae49 	beq.w	80092a6 <_strtod_l+0x446>
 8009614:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009616:	9805      	ldr	r0, [sp, #20]
 8009618:	464a      	mov	r2, r9
 800961a:	f002 ff3d 	bl	800c498 <__mdiff>
 800961e:	4604      	mov	r4, r0
 8009620:	2800      	cmp	r0, #0
 8009622:	f43f ae40 	beq.w	80092a6 <_strtod_l+0x446>
 8009626:	68c3      	ldr	r3, [r0, #12]
 8009628:	930f      	str	r3, [sp, #60]	@ 0x3c
 800962a:	2300      	movs	r3, #0
 800962c:	60c3      	str	r3, [r0, #12]
 800962e:	4641      	mov	r1, r8
 8009630:	f002 ff16 	bl	800c460 <__mcmp>
 8009634:	2800      	cmp	r0, #0
 8009636:	da45      	bge.n	80096c4 <_strtod_l+0x864>
 8009638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800963a:	ea53 030a 	orrs.w	r3, r3, sl
 800963e:	d16b      	bne.n	8009718 <_strtod_l+0x8b8>
 8009640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009644:	2b00      	cmp	r3, #0
 8009646:	d167      	bne.n	8009718 <_strtod_l+0x8b8>
 8009648:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800964c:	0d1b      	lsrs	r3, r3, #20
 800964e:	051b      	lsls	r3, r3, #20
 8009650:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009654:	d960      	bls.n	8009718 <_strtod_l+0x8b8>
 8009656:	6963      	ldr	r3, [r4, #20]
 8009658:	b913      	cbnz	r3, 8009660 <_strtod_l+0x800>
 800965a:	6923      	ldr	r3, [r4, #16]
 800965c:	2b01      	cmp	r3, #1
 800965e:	dd5b      	ble.n	8009718 <_strtod_l+0x8b8>
 8009660:	4621      	mov	r1, r4
 8009662:	2201      	movs	r2, #1
 8009664:	9805      	ldr	r0, [sp, #20]
 8009666:	f002 fe8f 	bl	800c388 <__lshift>
 800966a:	4641      	mov	r1, r8
 800966c:	4604      	mov	r4, r0
 800966e:	f002 fef7 	bl	800c460 <__mcmp>
 8009672:	2800      	cmp	r0, #0
 8009674:	dd50      	ble.n	8009718 <_strtod_l+0x8b8>
 8009676:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800967a:	9a08      	ldr	r2, [sp, #32]
 800967c:	0d1b      	lsrs	r3, r3, #20
 800967e:	051b      	lsls	r3, r3, #20
 8009680:	2a00      	cmp	r2, #0
 8009682:	d06a      	beq.n	800975a <_strtod_l+0x8fa>
 8009684:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009688:	d867      	bhi.n	800975a <_strtod_l+0x8fa>
 800968a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800968e:	f67f ae9d 	bls.w	80093cc <_strtod_l+0x56c>
 8009692:	4b0a      	ldr	r3, [pc, #40]	@ (80096bc <_strtod_l+0x85c>)
 8009694:	4650      	mov	r0, sl
 8009696:	4659      	mov	r1, fp
 8009698:	2200      	movs	r2, #0
 800969a:	f7f6 ffb5 	bl	8000608 <__aeabi_dmul>
 800969e:	4b08      	ldr	r3, [pc, #32]	@ (80096c0 <_strtod_l+0x860>)
 80096a0:	400b      	ands	r3, r1
 80096a2:	4682      	mov	sl, r0
 80096a4:	468b      	mov	fp, r1
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f47f ae08 	bne.w	80092bc <_strtod_l+0x45c>
 80096ac:	9a05      	ldr	r2, [sp, #20]
 80096ae:	2322      	movs	r3, #34	@ 0x22
 80096b0:	6013      	str	r3, [r2, #0]
 80096b2:	e603      	b.n	80092bc <_strtod_l+0x45c>
 80096b4:	0800e208 	.word	0x0800e208
 80096b8:	fffffc02 	.word	0xfffffc02
 80096bc:	39500000 	.word	0x39500000
 80096c0:	7ff00000 	.word	0x7ff00000
 80096c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80096c8:	d165      	bne.n	8009796 <_strtod_l+0x936>
 80096ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096d0:	b35a      	cbz	r2, 800972a <_strtod_l+0x8ca>
 80096d2:	4a9f      	ldr	r2, [pc, #636]	@ (8009950 <_strtod_l+0xaf0>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d12b      	bne.n	8009730 <_strtod_l+0x8d0>
 80096d8:	9b08      	ldr	r3, [sp, #32]
 80096da:	4651      	mov	r1, sl
 80096dc:	b303      	cbz	r3, 8009720 <_strtod_l+0x8c0>
 80096de:	4b9d      	ldr	r3, [pc, #628]	@ (8009954 <_strtod_l+0xaf4>)
 80096e0:	465a      	mov	r2, fp
 80096e2:	4013      	ands	r3, r2
 80096e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80096e8:	f04f 32ff 	mov.w	r2, #4294967295
 80096ec:	d81b      	bhi.n	8009726 <_strtod_l+0x8c6>
 80096ee:	0d1b      	lsrs	r3, r3, #20
 80096f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80096f4:	fa02 f303 	lsl.w	r3, r2, r3
 80096f8:	4299      	cmp	r1, r3
 80096fa:	d119      	bne.n	8009730 <_strtod_l+0x8d0>
 80096fc:	4b96      	ldr	r3, [pc, #600]	@ (8009958 <_strtod_l+0xaf8>)
 80096fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009700:	429a      	cmp	r2, r3
 8009702:	d102      	bne.n	800970a <_strtod_l+0x8aa>
 8009704:	3101      	adds	r1, #1
 8009706:	f43f adce 	beq.w	80092a6 <_strtod_l+0x446>
 800970a:	4b92      	ldr	r3, [pc, #584]	@ (8009954 <_strtod_l+0xaf4>)
 800970c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800970e:	401a      	ands	r2, r3
 8009710:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009714:	f04f 0a00 	mov.w	sl, #0
 8009718:	9b08      	ldr	r3, [sp, #32]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1b9      	bne.n	8009692 <_strtod_l+0x832>
 800971e:	e5cd      	b.n	80092bc <_strtod_l+0x45c>
 8009720:	f04f 33ff 	mov.w	r3, #4294967295
 8009724:	e7e8      	b.n	80096f8 <_strtod_l+0x898>
 8009726:	4613      	mov	r3, r2
 8009728:	e7e6      	b.n	80096f8 <_strtod_l+0x898>
 800972a:	ea53 030a 	orrs.w	r3, r3, sl
 800972e:	d0a2      	beq.n	8009676 <_strtod_l+0x816>
 8009730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009732:	b1db      	cbz	r3, 800976c <_strtod_l+0x90c>
 8009734:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009736:	4213      	tst	r3, r2
 8009738:	d0ee      	beq.n	8009718 <_strtod_l+0x8b8>
 800973a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973c:	9a08      	ldr	r2, [sp, #32]
 800973e:	4650      	mov	r0, sl
 8009740:	4659      	mov	r1, fp
 8009742:	b1bb      	cbz	r3, 8009774 <_strtod_l+0x914>
 8009744:	f7ff fb6e 	bl	8008e24 <sulp>
 8009748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800974c:	ec53 2b10 	vmov	r2, r3, d0
 8009750:	f7f6 fda4 	bl	800029c <__adddf3>
 8009754:	4682      	mov	sl, r0
 8009756:	468b      	mov	fp, r1
 8009758:	e7de      	b.n	8009718 <_strtod_l+0x8b8>
 800975a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800975e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009762:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009766:	f04f 3aff 	mov.w	sl, #4294967295
 800976a:	e7d5      	b.n	8009718 <_strtod_l+0x8b8>
 800976c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800976e:	ea13 0f0a 	tst.w	r3, sl
 8009772:	e7e1      	b.n	8009738 <_strtod_l+0x8d8>
 8009774:	f7ff fb56 	bl	8008e24 <sulp>
 8009778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800977c:	ec53 2b10 	vmov	r2, r3, d0
 8009780:	f7f6 fd8a 	bl	8000298 <__aeabi_dsub>
 8009784:	2200      	movs	r2, #0
 8009786:	2300      	movs	r3, #0
 8009788:	4682      	mov	sl, r0
 800978a:	468b      	mov	fp, r1
 800978c:	f7f7 f9a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009790:	2800      	cmp	r0, #0
 8009792:	d0c1      	beq.n	8009718 <_strtod_l+0x8b8>
 8009794:	e61a      	b.n	80093cc <_strtod_l+0x56c>
 8009796:	4641      	mov	r1, r8
 8009798:	4620      	mov	r0, r4
 800979a:	f002 ffd9 	bl	800c750 <__ratio>
 800979e:	ec57 6b10 	vmov	r6, r7, d0
 80097a2:	2200      	movs	r2, #0
 80097a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f7 f9a8 	bl	8000b00 <__aeabi_dcmple>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d06f      	beq.n	8009894 <_strtod_l+0xa34>
 80097b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d17a      	bne.n	80098b0 <_strtod_l+0xa50>
 80097ba:	f1ba 0f00 	cmp.w	sl, #0
 80097be:	d158      	bne.n	8009872 <_strtod_l+0xa12>
 80097c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d15a      	bne.n	8009880 <_strtod_l+0xa20>
 80097ca:	4b64      	ldr	r3, [pc, #400]	@ (800995c <_strtod_l+0xafc>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f98b 	bl	8000aec <__aeabi_dcmplt>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d159      	bne.n	800988e <_strtod_l+0xa2e>
 80097da:	4630      	mov	r0, r6
 80097dc:	4639      	mov	r1, r7
 80097de:	4b60      	ldr	r3, [pc, #384]	@ (8009960 <_strtod_l+0xb00>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	f7f6 ff11 	bl	8000608 <__aeabi_dmul>
 80097e6:	4606      	mov	r6, r0
 80097e8:	460f      	mov	r7, r1
 80097ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80097ee:	9606      	str	r6, [sp, #24]
 80097f0:	9307      	str	r3, [sp, #28]
 80097f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097f6:	4d57      	ldr	r5, [pc, #348]	@ (8009954 <_strtod_l+0xaf4>)
 80097f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097fe:	401d      	ands	r5, r3
 8009800:	4b58      	ldr	r3, [pc, #352]	@ (8009964 <_strtod_l+0xb04>)
 8009802:	429d      	cmp	r5, r3
 8009804:	f040 80b2 	bne.w	800996c <_strtod_l+0xb0c>
 8009808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800980a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800980e:	ec4b ab10 	vmov	d0, sl, fp
 8009812:	f002 fed5 	bl	800c5c0 <__ulp>
 8009816:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800981a:	ec51 0b10 	vmov	r0, r1, d0
 800981e:	f7f6 fef3 	bl	8000608 <__aeabi_dmul>
 8009822:	4652      	mov	r2, sl
 8009824:	465b      	mov	r3, fp
 8009826:	f7f6 fd39 	bl	800029c <__adddf3>
 800982a:	460b      	mov	r3, r1
 800982c:	4949      	ldr	r1, [pc, #292]	@ (8009954 <_strtod_l+0xaf4>)
 800982e:	4a4e      	ldr	r2, [pc, #312]	@ (8009968 <_strtod_l+0xb08>)
 8009830:	4019      	ands	r1, r3
 8009832:	4291      	cmp	r1, r2
 8009834:	4682      	mov	sl, r0
 8009836:	d942      	bls.n	80098be <_strtod_l+0xa5e>
 8009838:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800983a:	4b47      	ldr	r3, [pc, #284]	@ (8009958 <_strtod_l+0xaf8>)
 800983c:	429a      	cmp	r2, r3
 800983e:	d103      	bne.n	8009848 <_strtod_l+0x9e8>
 8009840:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009842:	3301      	adds	r3, #1
 8009844:	f43f ad2f 	beq.w	80092a6 <_strtod_l+0x446>
 8009848:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009958 <_strtod_l+0xaf8>
 800984c:	f04f 3aff 	mov.w	sl, #4294967295
 8009850:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009852:	9805      	ldr	r0, [sp, #20]
 8009854:	f002 fb88 	bl	800bf68 <_Bfree>
 8009858:	9805      	ldr	r0, [sp, #20]
 800985a:	4649      	mov	r1, r9
 800985c:	f002 fb84 	bl	800bf68 <_Bfree>
 8009860:	9805      	ldr	r0, [sp, #20]
 8009862:	4641      	mov	r1, r8
 8009864:	f002 fb80 	bl	800bf68 <_Bfree>
 8009868:	9805      	ldr	r0, [sp, #20]
 800986a:	4621      	mov	r1, r4
 800986c:	f002 fb7c 	bl	800bf68 <_Bfree>
 8009870:	e619      	b.n	80094a6 <_strtod_l+0x646>
 8009872:	f1ba 0f01 	cmp.w	sl, #1
 8009876:	d103      	bne.n	8009880 <_strtod_l+0xa20>
 8009878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800987a:	2b00      	cmp	r3, #0
 800987c:	f43f ada6 	beq.w	80093cc <_strtod_l+0x56c>
 8009880:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009930 <_strtod_l+0xad0>
 8009884:	4f35      	ldr	r7, [pc, #212]	@ (800995c <_strtod_l+0xafc>)
 8009886:	ed8d 7b06 	vstr	d7, [sp, #24]
 800988a:	2600      	movs	r6, #0
 800988c:	e7b1      	b.n	80097f2 <_strtod_l+0x992>
 800988e:	4f34      	ldr	r7, [pc, #208]	@ (8009960 <_strtod_l+0xb00>)
 8009890:	2600      	movs	r6, #0
 8009892:	e7aa      	b.n	80097ea <_strtod_l+0x98a>
 8009894:	4b32      	ldr	r3, [pc, #200]	@ (8009960 <_strtod_l+0xb00>)
 8009896:	4630      	mov	r0, r6
 8009898:	4639      	mov	r1, r7
 800989a:	2200      	movs	r2, #0
 800989c:	f7f6 feb4 	bl	8000608 <__aeabi_dmul>
 80098a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098a2:	4606      	mov	r6, r0
 80098a4:	460f      	mov	r7, r1
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d09f      	beq.n	80097ea <_strtod_l+0x98a>
 80098aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80098ae:	e7a0      	b.n	80097f2 <_strtod_l+0x992>
 80098b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009938 <_strtod_l+0xad8>
 80098b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098b8:	ec57 6b17 	vmov	r6, r7, d7
 80098bc:	e799      	b.n	80097f2 <_strtod_l+0x992>
 80098be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80098c2:	9b08      	ldr	r3, [sp, #32]
 80098c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1c1      	bne.n	8009850 <_strtod_l+0x9f0>
 80098cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098d0:	0d1b      	lsrs	r3, r3, #20
 80098d2:	051b      	lsls	r3, r3, #20
 80098d4:	429d      	cmp	r5, r3
 80098d6:	d1bb      	bne.n	8009850 <_strtod_l+0x9f0>
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f7 f9f4 	bl	8000cc8 <__aeabi_d2lz>
 80098e0:	f7f6 fe64 	bl	80005ac <__aeabi_l2d>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4630      	mov	r0, r6
 80098ea:	4639      	mov	r1, r7
 80098ec:	f7f6 fcd4 	bl	8000298 <__aeabi_dsub>
 80098f0:	460b      	mov	r3, r1
 80098f2:	4602      	mov	r2, r0
 80098f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80098f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80098fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098fe:	ea46 060a 	orr.w	r6, r6, sl
 8009902:	431e      	orrs	r6, r3
 8009904:	d06f      	beq.n	80099e6 <_strtod_l+0xb86>
 8009906:	a30e      	add	r3, pc, #56	@ (adr r3, 8009940 <_strtod_l+0xae0>)
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	f7f7 f8ee 	bl	8000aec <__aeabi_dcmplt>
 8009910:	2800      	cmp	r0, #0
 8009912:	f47f acd3 	bne.w	80092bc <_strtod_l+0x45c>
 8009916:	a30c      	add	r3, pc, #48	@ (adr r3, 8009948 <_strtod_l+0xae8>)
 8009918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009920:	f7f7 f902 	bl	8000b28 <__aeabi_dcmpgt>
 8009924:	2800      	cmp	r0, #0
 8009926:	d093      	beq.n	8009850 <_strtod_l+0x9f0>
 8009928:	e4c8      	b.n	80092bc <_strtod_l+0x45c>
 800992a:	bf00      	nop
 800992c:	f3af 8000 	nop.w
 8009930:	00000000 	.word	0x00000000
 8009934:	bff00000 	.word	0xbff00000
 8009938:	00000000 	.word	0x00000000
 800993c:	3ff00000 	.word	0x3ff00000
 8009940:	94a03595 	.word	0x94a03595
 8009944:	3fdfffff 	.word	0x3fdfffff
 8009948:	35afe535 	.word	0x35afe535
 800994c:	3fe00000 	.word	0x3fe00000
 8009950:	000fffff 	.word	0x000fffff
 8009954:	7ff00000 	.word	0x7ff00000
 8009958:	7fefffff 	.word	0x7fefffff
 800995c:	3ff00000 	.word	0x3ff00000
 8009960:	3fe00000 	.word	0x3fe00000
 8009964:	7fe00000 	.word	0x7fe00000
 8009968:	7c9fffff 	.word	0x7c9fffff
 800996c:	9b08      	ldr	r3, [sp, #32]
 800996e:	b323      	cbz	r3, 80099ba <_strtod_l+0xb5a>
 8009970:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009974:	d821      	bhi.n	80099ba <_strtod_l+0xb5a>
 8009976:	a328      	add	r3, pc, #160	@ (adr r3, 8009a18 <_strtod_l+0xbb8>)
 8009978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997c:	4630      	mov	r0, r6
 800997e:	4639      	mov	r1, r7
 8009980:	f7f7 f8be 	bl	8000b00 <__aeabi_dcmple>
 8009984:	b1a0      	cbz	r0, 80099b0 <_strtod_l+0xb50>
 8009986:	4639      	mov	r1, r7
 8009988:	4630      	mov	r0, r6
 800998a:	f7f7 f915 	bl	8000bb8 <__aeabi_d2uiz>
 800998e:	2801      	cmp	r0, #1
 8009990:	bf38      	it	cc
 8009992:	2001      	movcc	r0, #1
 8009994:	f7f6 fdbe 	bl	8000514 <__aeabi_ui2d>
 8009998:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800999a:	4606      	mov	r6, r0
 800999c:	460f      	mov	r7, r1
 800999e:	b9fb      	cbnz	r3, 80099e0 <_strtod_l+0xb80>
 80099a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099a4:	9014      	str	r0, [sp, #80]	@ 0x50
 80099a6:	9315      	str	r3, [sp, #84]	@ 0x54
 80099a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80099ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80099b6:	1b5b      	subs	r3, r3, r5
 80099b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80099ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80099c2:	f002 fdfd 	bl	800c5c0 <__ulp>
 80099c6:	4650      	mov	r0, sl
 80099c8:	ec53 2b10 	vmov	r2, r3, d0
 80099cc:	4659      	mov	r1, fp
 80099ce:	f7f6 fe1b 	bl	8000608 <__aeabi_dmul>
 80099d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80099d6:	f7f6 fc61 	bl	800029c <__adddf3>
 80099da:	4682      	mov	sl, r0
 80099dc:	468b      	mov	fp, r1
 80099de:	e770      	b.n	80098c2 <_strtod_l+0xa62>
 80099e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80099e4:	e7e0      	b.n	80099a8 <_strtod_l+0xb48>
 80099e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a20 <_strtod_l+0xbc0>)
 80099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ec:	f7f7 f87e 	bl	8000aec <__aeabi_dcmplt>
 80099f0:	e798      	b.n	8009924 <_strtod_l+0xac4>
 80099f2:	2300      	movs	r3, #0
 80099f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80099f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80099f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099fa:	6013      	str	r3, [r2, #0]
 80099fc:	f7ff ba6d 	b.w	8008eda <_strtod_l+0x7a>
 8009a00:	2a65      	cmp	r2, #101	@ 0x65
 8009a02:	f43f ab68 	beq.w	80090d6 <_strtod_l+0x276>
 8009a06:	2a45      	cmp	r2, #69	@ 0x45
 8009a08:	f43f ab65 	beq.w	80090d6 <_strtod_l+0x276>
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	f7ff bba0 	b.w	8009152 <_strtod_l+0x2f2>
 8009a12:	bf00      	nop
 8009a14:	f3af 8000 	nop.w
 8009a18:	ffc00000 	.word	0xffc00000
 8009a1c:	41dfffff 	.word	0x41dfffff
 8009a20:	94a03595 	.word	0x94a03595
 8009a24:	3fcfffff 	.word	0x3fcfffff

08009a28 <strtod>:
 8009a28:	460a      	mov	r2, r1
 8009a2a:	4601      	mov	r1, r0
 8009a2c:	4802      	ldr	r0, [pc, #8]	@ (8009a38 <strtod+0x10>)
 8009a2e:	4b03      	ldr	r3, [pc, #12]	@ (8009a3c <strtod+0x14>)
 8009a30:	6800      	ldr	r0, [r0, #0]
 8009a32:	f7ff ba15 	b.w	8008e60 <_strtod_l>
 8009a36:	bf00      	nop
 8009a38:	20000184 	.word	0x20000184
 8009a3c:	20000018 	.word	0x20000018

08009a40 <_strtol_l.isra.0>:
 8009a40:	2b24      	cmp	r3, #36	@ 0x24
 8009a42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a46:	4686      	mov	lr, r0
 8009a48:	4690      	mov	r8, r2
 8009a4a:	d801      	bhi.n	8009a50 <_strtol_l.isra.0+0x10>
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d106      	bne.n	8009a5e <_strtol_l.isra.0+0x1e>
 8009a50:	f000 ff62 	bl	800a918 <__errno>
 8009a54:	2316      	movs	r3, #22
 8009a56:	6003      	str	r3, [r0, #0]
 8009a58:	2000      	movs	r0, #0
 8009a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a5e:	4834      	ldr	r0, [pc, #208]	@ (8009b30 <_strtol_l.isra.0+0xf0>)
 8009a60:	460d      	mov	r5, r1
 8009a62:	462a      	mov	r2, r5
 8009a64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a68:	5d06      	ldrb	r6, [r0, r4]
 8009a6a:	f016 0608 	ands.w	r6, r6, #8
 8009a6e:	d1f8      	bne.n	8009a62 <_strtol_l.isra.0+0x22>
 8009a70:	2c2d      	cmp	r4, #45	@ 0x2d
 8009a72:	d110      	bne.n	8009a96 <_strtol_l.isra.0+0x56>
 8009a74:	782c      	ldrb	r4, [r5, #0]
 8009a76:	2601      	movs	r6, #1
 8009a78:	1c95      	adds	r5, r2, #2
 8009a7a:	f033 0210 	bics.w	r2, r3, #16
 8009a7e:	d115      	bne.n	8009aac <_strtol_l.isra.0+0x6c>
 8009a80:	2c30      	cmp	r4, #48	@ 0x30
 8009a82:	d10d      	bne.n	8009aa0 <_strtol_l.isra.0+0x60>
 8009a84:	782a      	ldrb	r2, [r5, #0]
 8009a86:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a8a:	2a58      	cmp	r2, #88	@ 0x58
 8009a8c:	d108      	bne.n	8009aa0 <_strtol_l.isra.0+0x60>
 8009a8e:	786c      	ldrb	r4, [r5, #1]
 8009a90:	3502      	adds	r5, #2
 8009a92:	2310      	movs	r3, #16
 8009a94:	e00a      	b.n	8009aac <_strtol_l.isra.0+0x6c>
 8009a96:	2c2b      	cmp	r4, #43	@ 0x2b
 8009a98:	bf04      	itt	eq
 8009a9a:	782c      	ldrbeq	r4, [r5, #0]
 8009a9c:	1c95      	addeq	r5, r2, #2
 8009a9e:	e7ec      	b.n	8009a7a <_strtol_l.isra.0+0x3a>
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1f6      	bne.n	8009a92 <_strtol_l.isra.0+0x52>
 8009aa4:	2c30      	cmp	r4, #48	@ 0x30
 8009aa6:	bf14      	ite	ne
 8009aa8:	230a      	movne	r3, #10
 8009aaa:	2308      	moveq	r3, #8
 8009aac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009ab0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	fbbc f9f3 	udiv	r9, ip, r3
 8009aba:	4610      	mov	r0, r2
 8009abc:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ac0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ac4:	2f09      	cmp	r7, #9
 8009ac6:	d80f      	bhi.n	8009ae8 <_strtol_l.isra.0+0xa8>
 8009ac8:	463c      	mov	r4, r7
 8009aca:	42a3      	cmp	r3, r4
 8009acc:	dd1b      	ble.n	8009b06 <_strtol_l.isra.0+0xc6>
 8009ace:	1c57      	adds	r7, r2, #1
 8009ad0:	d007      	beq.n	8009ae2 <_strtol_l.isra.0+0xa2>
 8009ad2:	4581      	cmp	r9, r0
 8009ad4:	d314      	bcc.n	8009b00 <_strtol_l.isra.0+0xc0>
 8009ad6:	d101      	bne.n	8009adc <_strtol_l.isra.0+0x9c>
 8009ad8:	45a2      	cmp	sl, r4
 8009ada:	db11      	blt.n	8009b00 <_strtol_l.isra.0+0xc0>
 8009adc:	fb00 4003 	mla	r0, r0, r3, r4
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ae6:	e7eb      	b.n	8009ac0 <_strtol_l.isra.0+0x80>
 8009ae8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009aec:	2f19      	cmp	r7, #25
 8009aee:	d801      	bhi.n	8009af4 <_strtol_l.isra.0+0xb4>
 8009af0:	3c37      	subs	r4, #55	@ 0x37
 8009af2:	e7ea      	b.n	8009aca <_strtol_l.isra.0+0x8a>
 8009af4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009af8:	2f19      	cmp	r7, #25
 8009afa:	d804      	bhi.n	8009b06 <_strtol_l.isra.0+0xc6>
 8009afc:	3c57      	subs	r4, #87	@ 0x57
 8009afe:	e7e4      	b.n	8009aca <_strtol_l.isra.0+0x8a>
 8009b00:	f04f 32ff 	mov.w	r2, #4294967295
 8009b04:	e7ed      	b.n	8009ae2 <_strtol_l.isra.0+0xa2>
 8009b06:	1c53      	adds	r3, r2, #1
 8009b08:	d108      	bne.n	8009b1c <_strtol_l.isra.0+0xdc>
 8009b0a:	2322      	movs	r3, #34	@ 0x22
 8009b0c:	f8ce 3000 	str.w	r3, [lr]
 8009b10:	4660      	mov	r0, ip
 8009b12:	f1b8 0f00 	cmp.w	r8, #0
 8009b16:	d0a0      	beq.n	8009a5a <_strtol_l.isra.0+0x1a>
 8009b18:	1e69      	subs	r1, r5, #1
 8009b1a:	e006      	b.n	8009b2a <_strtol_l.isra.0+0xea>
 8009b1c:	b106      	cbz	r6, 8009b20 <_strtol_l.isra.0+0xe0>
 8009b1e:	4240      	negs	r0, r0
 8009b20:	f1b8 0f00 	cmp.w	r8, #0
 8009b24:	d099      	beq.n	8009a5a <_strtol_l.isra.0+0x1a>
 8009b26:	2a00      	cmp	r2, #0
 8009b28:	d1f6      	bne.n	8009b18 <_strtol_l.isra.0+0xd8>
 8009b2a:	f8c8 1000 	str.w	r1, [r8]
 8009b2e:	e794      	b.n	8009a5a <_strtol_l.isra.0+0x1a>
 8009b30:	0800e231 	.word	0x0800e231

08009b34 <strtol>:
 8009b34:	4613      	mov	r3, r2
 8009b36:	460a      	mov	r2, r1
 8009b38:	4601      	mov	r1, r0
 8009b3a:	4802      	ldr	r0, [pc, #8]	@ (8009b44 <strtol+0x10>)
 8009b3c:	6800      	ldr	r0, [r0, #0]
 8009b3e:	f7ff bf7f 	b.w	8009a40 <_strtol_l.isra.0>
 8009b42:	bf00      	nop
 8009b44:	20000184 	.word	0x20000184

08009b48 <__cvt>:
 8009b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b4c:	ec57 6b10 	vmov	r6, r7, d0
 8009b50:	2f00      	cmp	r7, #0
 8009b52:	460c      	mov	r4, r1
 8009b54:	4619      	mov	r1, r3
 8009b56:	463b      	mov	r3, r7
 8009b58:	bfbb      	ittet	lt
 8009b5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009b5e:	461f      	movlt	r7, r3
 8009b60:	2300      	movge	r3, #0
 8009b62:	232d      	movlt	r3, #45	@ 0x2d
 8009b64:	700b      	strb	r3, [r1, #0]
 8009b66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009b6c:	4691      	mov	r9, r2
 8009b6e:	f023 0820 	bic.w	r8, r3, #32
 8009b72:	bfbc      	itt	lt
 8009b74:	4632      	movlt	r2, r6
 8009b76:	4616      	movlt	r6, r2
 8009b78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b7c:	d005      	beq.n	8009b8a <__cvt+0x42>
 8009b7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009b82:	d100      	bne.n	8009b86 <__cvt+0x3e>
 8009b84:	3401      	adds	r4, #1
 8009b86:	2102      	movs	r1, #2
 8009b88:	e000      	b.n	8009b8c <__cvt+0x44>
 8009b8a:	2103      	movs	r1, #3
 8009b8c:	ab03      	add	r3, sp, #12
 8009b8e:	9301      	str	r3, [sp, #4]
 8009b90:	ab02      	add	r3, sp, #8
 8009b92:	9300      	str	r3, [sp, #0]
 8009b94:	ec47 6b10 	vmov	d0, r6, r7
 8009b98:	4653      	mov	r3, sl
 8009b9a:	4622      	mov	r2, r4
 8009b9c:	f000 ff88 	bl	800aab0 <_dtoa_r>
 8009ba0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ba4:	4605      	mov	r5, r0
 8009ba6:	d119      	bne.n	8009bdc <__cvt+0x94>
 8009ba8:	f019 0f01 	tst.w	r9, #1
 8009bac:	d00e      	beq.n	8009bcc <__cvt+0x84>
 8009bae:	eb00 0904 	add.w	r9, r0, r4
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	4639      	mov	r1, r7
 8009bba:	f7f6 ff8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bbe:	b108      	cbz	r0, 8009bc4 <__cvt+0x7c>
 8009bc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bc4:	2230      	movs	r2, #48	@ 0x30
 8009bc6:	9b03      	ldr	r3, [sp, #12]
 8009bc8:	454b      	cmp	r3, r9
 8009bca:	d31e      	bcc.n	8009c0a <__cvt+0xc2>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bd0:	1b5b      	subs	r3, r3, r5
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	6013      	str	r3, [r2, #0]
 8009bd6:	b004      	add	sp, #16
 8009bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009be0:	eb00 0904 	add.w	r9, r0, r4
 8009be4:	d1e5      	bne.n	8009bb2 <__cvt+0x6a>
 8009be6:	7803      	ldrb	r3, [r0, #0]
 8009be8:	2b30      	cmp	r3, #48	@ 0x30
 8009bea:	d10a      	bne.n	8009c02 <__cvt+0xba>
 8009bec:	2200      	movs	r2, #0
 8009bee:	2300      	movs	r3, #0
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	4639      	mov	r1, r7
 8009bf4:	f7f6 ff70 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bf8:	b918      	cbnz	r0, 8009c02 <__cvt+0xba>
 8009bfa:	f1c4 0401 	rsb	r4, r4, #1
 8009bfe:	f8ca 4000 	str.w	r4, [sl]
 8009c02:	f8da 3000 	ldr.w	r3, [sl]
 8009c06:	4499      	add	r9, r3
 8009c08:	e7d3      	b.n	8009bb2 <__cvt+0x6a>
 8009c0a:	1c59      	adds	r1, r3, #1
 8009c0c:	9103      	str	r1, [sp, #12]
 8009c0e:	701a      	strb	r2, [r3, #0]
 8009c10:	e7d9      	b.n	8009bc6 <__cvt+0x7e>

08009c12 <__exponent>:
 8009c12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c14:	2900      	cmp	r1, #0
 8009c16:	bfba      	itte	lt
 8009c18:	4249      	neglt	r1, r1
 8009c1a:	232d      	movlt	r3, #45	@ 0x2d
 8009c1c:	232b      	movge	r3, #43	@ 0x2b
 8009c1e:	2909      	cmp	r1, #9
 8009c20:	7002      	strb	r2, [r0, #0]
 8009c22:	7043      	strb	r3, [r0, #1]
 8009c24:	dd29      	ble.n	8009c7a <__exponent+0x68>
 8009c26:	f10d 0307 	add.w	r3, sp, #7
 8009c2a:	461d      	mov	r5, r3
 8009c2c:	270a      	movs	r7, #10
 8009c2e:	461a      	mov	r2, r3
 8009c30:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c34:	fb07 1416 	mls	r4, r7, r6, r1
 8009c38:	3430      	adds	r4, #48	@ 0x30
 8009c3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c3e:	460c      	mov	r4, r1
 8009c40:	2c63      	cmp	r4, #99	@ 0x63
 8009c42:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c46:	4631      	mov	r1, r6
 8009c48:	dcf1      	bgt.n	8009c2e <__exponent+0x1c>
 8009c4a:	3130      	adds	r1, #48	@ 0x30
 8009c4c:	1e94      	subs	r4, r2, #2
 8009c4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c52:	1c41      	adds	r1, r0, #1
 8009c54:	4623      	mov	r3, r4
 8009c56:	42ab      	cmp	r3, r5
 8009c58:	d30a      	bcc.n	8009c70 <__exponent+0x5e>
 8009c5a:	f10d 0309 	add.w	r3, sp, #9
 8009c5e:	1a9b      	subs	r3, r3, r2
 8009c60:	42ac      	cmp	r4, r5
 8009c62:	bf88      	it	hi
 8009c64:	2300      	movhi	r3, #0
 8009c66:	3302      	adds	r3, #2
 8009c68:	4403      	add	r3, r0
 8009c6a:	1a18      	subs	r0, r3, r0
 8009c6c:	b003      	add	sp, #12
 8009c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c78:	e7ed      	b.n	8009c56 <__exponent+0x44>
 8009c7a:	2330      	movs	r3, #48	@ 0x30
 8009c7c:	3130      	adds	r1, #48	@ 0x30
 8009c7e:	7083      	strb	r3, [r0, #2]
 8009c80:	70c1      	strb	r1, [r0, #3]
 8009c82:	1d03      	adds	r3, r0, #4
 8009c84:	e7f1      	b.n	8009c6a <__exponent+0x58>
	...

08009c88 <_printf_float>:
 8009c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	b08d      	sub	sp, #52	@ 0x34
 8009c8e:	460c      	mov	r4, r1
 8009c90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009c94:	4616      	mov	r6, r2
 8009c96:	461f      	mov	r7, r3
 8009c98:	4605      	mov	r5, r0
 8009c9a:	f000 fdf3 	bl	800a884 <_localeconv_r>
 8009c9e:	6803      	ldr	r3, [r0, #0]
 8009ca0:	9304      	str	r3, [sp, #16]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7f6 faec 	bl	8000280 <strlen>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cac:	f8d8 3000 	ldr.w	r3, [r8]
 8009cb0:	9005      	str	r0, [sp, #20]
 8009cb2:	3307      	adds	r3, #7
 8009cb4:	f023 0307 	bic.w	r3, r3, #7
 8009cb8:	f103 0208 	add.w	r2, r3, #8
 8009cbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009cc0:	f8d4 b000 	ldr.w	fp, [r4]
 8009cc4:	f8c8 2000 	str.w	r2, [r8]
 8009cc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ccc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009cd0:	9307      	str	r3, [sp, #28]
 8009cd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009cda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cde:	4b9c      	ldr	r3, [pc, #624]	@ (8009f50 <_printf_float+0x2c8>)
 8009ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce4:	f7f6 ff2a 	bl	8000b3c <__aeabi_dcmpun>
 8009ce8:	bb70      	cbnz	r0, 8009d48 <_printf_float+0xc0>
 8009cea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cee:	4b98      	ldr	r3, [pc, #608]	@ (8009f50 <_printf_float+0x2c8>)
 8009cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf4:	f7f6 ff04 	bl	8000b00 <__aeabi_dcmple>
 8009cf8:	bb30      	cbnz	r0, 8009d48 <_printf_float+0xc0>
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	4640      	mov	r0, r8
 8009d00:	4649      	mov	r1, r9
 8009d02:	f7f6 fef3 	bl	8000aec <__aeabi_dcmplt>
 8009d06:	b110      	cbz	r0, 8009d0e <_printf_float+0x86>
 8009d08:	232d      	movs	r3, #45	@ 0x2d
 8009d0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d0e:	4a91      	ldr	r2, [pc, #580]	@ (8009f54 <_printf_float+0x2cc>)
 8009d10:	4b91      	ldr	r3, [pc, #580]	@ (8009f58 <_printf_float+0x2d0>)
 8009d12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d16:	bf8c      	ite	hi
 8009d18:	4690      	movhi	r8, r2
 8009d1a:	4698      	movls	r8, r3
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	6123      	str	r3, [r4, #16]
 8009d20:	f02b 0304 	bic.w	r3, fp, #4
 8009d24:	6023      	str	r3, [r4, #0]
 8009d26:	f04f 0900 	mov.w	r9, #0
 8009d2a:	9700      	str	r7, [sp, #0]
 8009d2c:	4633      	mov	r3, r6
 8009d2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d30:	4621      	mov	r1, r4
 8009d32:	4628      	mov	r0, r5
 8009d34:	f000 f9d2 	bl	800a0dc <_printf_common>
 8009d38:	3001      	adds	r0, #1
 8009d3a:	f040 808d 	bne.w	8009e58 <_printf_float+0x1d0>
 8009d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d42:	b00d      	add	sp, #52	@ 0x34
 8009d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d48:	4642      	mov	r2, r8
 8009d4a:	464b      	mov	r3, r9
 8009d4c:	4640      	mov	r0, r8
 8009d4e:	4649      	mov	r1, r9
 8009d50:	f7f6 fef4 	bl	8000b3c <__aeabi_dcmpun>
 8009d54:	b140      	cbz	r0, 8009d68 <_printf_float+0xe0>
 8009d56:	464b      	mov	r3, r9
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	bfbc      	itt	lt
 8009d5c:	232d      	movlt	r3, #45	@ 0x2d
 8009d5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d62:	4a7e      	ldr	r2, [pc, #504]	@ (8009f5c <_printf_float+0x2d4>)
 8009d64:	4b7e      	ldr	r3, [pc, #504]	@ (8009f60 <_printf_float+0x2d8>)
 8009d66:	e7d4      	b.n	8009d12 <_printf_float+0x8a>
 8009d68:	6863      	ldr	r3, [r4, #4]
 8009d6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009d6e:	9206      	str	r2, [sp, #24]
 8009d70:	1c5a      	adds	r2, r3, #1
 8009d72:	d13b      	bne.n	8009dec <_printf_float+0x164>
 8009d74:	2306      	movs	r3, #6
 8009d76:	6063      	str	r3, [r4, #4]
 8009d78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	6022      	str	r2, [r4, #0]
 8009d80:	9303      	str	r3, [sp, #12]
 8009d82:	ab0a      	add	r3, sp, #40	@ 0x28
 8009d84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009d88:	ab09      	add	r3, sp, #36	@ 0x24
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	6861      	ldr	r1, [r4, #4]
 8009d8e:	ec49 8b10 	vmov	d0, r8, r9
 8009d92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009d96:	4628      	mov	r0, r5
 8009d98:	f7ff fed6 	bl	8009b48 <__cvt>
 8009d9c:	9b06      	ldr	r3, [sp, #24]
 8009d9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009da0:	2b47      	cmp	r3, #71	@ 0x47
 8009da2:	4680      	mov	r8, r0
 8009da4:	d129      	bne.n	8009dfa <_printf_float+0x172>
 8009da6:	1cc8      	adds	r0, r1, #3
 8009da8:	db02      	blt.n	8009db0 <_printf_float+0x128>
 8009daa:	6863      	ldr	r3, [r4, #4]
 8009dac:	4299      	cmp	r1, r3
 8009dae:	dd41      	ble.n	8009e34 <_printf_float+0x1ac>
 8009db0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009db4:	fa5f fa8a 	uxtb.w	sl, sl
 8009db8:	3901      	subs	r1, #1
 8009dba:	4652      	mov	r2, sl
 8009dbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009dc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009dc2:	f7ff ff26 	bl	8009c12 <__exponent>
 8009dc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009dc8:	1813      	adds	r3, r2, r0
 8009dca:	2a01      	cmp	r2, #1
 8009dcc:	4681      	mov	r9, r0
 8009dce:	6123      	str	r3, [r4, #16]
 8009dd0:	dc02      	bgt.n	8009dd8 <_printf_float+0x150>
 8009dd2:	6822      	ldr	r2, [r4, #0]
 8009dd4:	07d2      	lsls	r2, r2, #31
 8009dd6:	d501      	bpl.n	8009ddc <_printf_float+0x154>
 8009dd8:	3301      	adds	r3, #1
 8009dda:	6123      	str	r3, [r4, #16]
 8009ddc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d0a2      	beq.n	8009d2a <_printf_float+0xa2>
 8009de4:	232d      	movs	r3, #45	@ 0x2d
 8009de6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dea:	e79e      	b.n	8009d2a <_printf_float+0xa2>
 8009dec:	9a06      	ldr	r2, [sp, #24]
 8009dee:	2a47      	cmp	r2, #71	@ 0x47
 8009df0:	d1c2      	bne.n	8009d78 <_printf_float+0xf0>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1c0      	bne.n	8009d78 <_printf_float+0xf0>
 8009df6:	2301      	movs	r3, #1
 8009df8:	e7bd      	b.n	8009d76 <_printf_float+0xee>
 8009dfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009dfe:	d9db      	bls.n	8009db8 <_printf_float+0x130>
 8009e00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e04:	d118      	bne.n	8009e38 <_printf_float+0x1b0>
 8009e06:	2900      	cmp	r1, #0
 8009e08:	6863      	ldr	r3, [r4, #4]
 8009e0a:	dd0b      	ble.n	8009e24 <_printf_float+0x19c>
 8009e0c:	6121      	str	r1, [r4, #16]
 8009e0e:	b913      	cbnz	r3, 8009e16 <_printf_float+0x18e>
 8009e10:	6822      	ldr	r2, [r4, #0]
 8009e12:	07d0      	lsls	r0, r2, #31
 8009e14:	d502      	bpl.n	8009e1c <_printf_float+0x194>
 8009e16:	3301      	adds	r3, #1
 8009e18:	440b      	add	r3, r1
 8009e1a:	6123      	str	r3, [r4, #16]
 8009e1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e1e:	f04f 0900 	mov.w	r9, #0
 8009e22:	e7db      	b.n	8009ddc <_printf_float+0x154>
 8009e24:	b913      	cbnz	r3, 8009e2c <_printf_float+0x1a4>
 8009e26:	6822      	ldr	r2, [r4, #0]
 8009e28:	07d2      	lsls	r2, r2, #31
 8009e2a:	d501      	bpl.n	8009e30 <_printf_float+0x1a8>
 8009e2c:	3302      	adds	r3, #2
 8009e2e:	e7f4      	b.n	8009e1a <_printf_float+0x192>
 8009e30:	2301      	movs	r3, #1
 8009e32:	e7f2      	b.n	8009e1a <_printf_float+0x192>
 8009e34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e3a:	4299      	cmp	r1, r3
 8009e3c:	db05      	blt.n	8009e4a <_printf_float+0x1c2>
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	6121      	str	r1, [r4, #16]
 8009e42:	07d8      	lsls	r0, r3, #31
 8009e44:	d5ea      	bpl.n	8009e1c <_printf_float+0x194>
 8009e46:	1c4b      	adds	r3, r1, #1
 8009e48:	e7e7      	b.n	8009e1a <_printf_float+0x192>
 8009e4a:	2900      	cmp	r1, #0
 8009e4c:	bfd4      	ite	le
 8009e4e:	f1c1 0202 	rsble	r2, r1, #2
 8009e52:	2201      	movgt	r2, #1
 8009e54:	4413      	add	r3, r2
 8009e56:	e7e0      	b.n	8009e1a <_printf_float+0x192>
 8009e58:	6823      	ldr	r3, [r4, #0]
 8009e5a:	055a      	lsls	r2, r3, #21
 8009e5c:	d407      	bmi.n	8009e6e <_printf_float+0x1e6>
 8009e5e:	6923      	ldr	r3, [r4, #16]
 8009e60:	4642      	mov	r2, r8
 8009e62:	4631      	mov	r1, r6
 8009e64:	4628      	mov	r0, r5
 8009e66:	47b8      	blx	r7
 8009e68:	3001      	adds	r0, #1
 8009e6a:	d12b      	bne.n	8009ec4 <_printf_float+0x23c>
 8009e6c:	e767      	b.n	8009d3e <_printf_float+0xb6>
 8009e6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e72:	f240 80dd 	bls.w	800a030 <_printf_float+0x3a8>
 8009e76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f7f6 fe2b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d033      	beq.n	8009eee <_printf_float+0x266>
 8009e86:	4a37      	ldr	r2, [pc, #220]	@ (8009f64 <_printf_float+0x2dc>)
 8009e88:	2301      	movs	r3, #1
 8009e8a:	4631      	mov	r1, r6
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	47b8      	blx	r7
 8009e90:	3001      	adds	r0, #1
 8009e92:	f43f af54 	beq.w	8009d3e <_printf_float+0xb6>
 8009e96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009e9a:	4543      	cmp	r3, r8
 8009e9c:	db02      	blt.n	8009ea4 <_printf_float+0x21c>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	07d8      	lsls	r0, r3, #31
 8009ea2:	d50f      	bpl.n	8009ec4 <_printf_float+0x23c>
 8009ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ea8:	4631      	mov	r1, r6
 8009eaa:	4628      	mov	r0, r5
 8009eac:	47b8      	blx	r7
 8009eae:	3001      	adds	r0, #1
 8009eb0:	f43f af45 	beq.w	8009d3e <_printf_float+0xb6>
 8009eb4:	f04f 0900 	mov.w	r9, #0
 8009eb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ebc:	f104 0a1a 	add.w	sl, r4, #26
 8009ec0:	45c8      	cmp	r8, r9
 8009ec2:	dc09      	bgt.n	8009ed8 <_printf_float+0x250>
 8009ec4:	6823      	ldr	r3, [r4, #0]
 8009ec6:	079b      	lsls	r3, r3, #30
 8009ec8:	f100 8103 	bmi.w	800a0d2 <_printf_float+0x44a>
 8009ecc:	68e0      	ldr	r0, [r4, #12]
 8009ece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ed0:	4298      	cmp	r0, r3
 8009ed2:	bfb8      	it	lt
 8009ed4:	4618      	movlt	r0, r3
 8009ed6:	e734      	b.n	8009d42 <_printf_float+0xba>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	4652      	mov	r2, sl
 8009edc:	4631      	mov	r1, r6
 8009ede:	4628      	mov	r0, r5
 8009ee0:	47b8      	blx	r7
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	f43f af2b 	beq.w	8009d3e <_printf_float+0xb6>
 8009ee8:	f109 0901 	add.w	r9, r9, #1
 8009eec:	e7e8      	b.n	8009ec0 <_printf_float+0x238>
 8009eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	dc39      	bgt.n	8009f68 <_printf_float+0x2e0>
 8009ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8009f64 <_printf_float+0x2dc>)
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	4631      	mov	r1, r6
 8009efa:	4628      	mov	r0, r5
 8009efc:	47b8      	blx	r7
 8009efe:	3001      	adds	r0, #1
 8009f00:	f43f af1d 	beq.w	8009d3e <_printf_float+0xb6>
 8009f04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f08:	ea59 0303 	orrs.w	r3, r9, r3
 8009f0c:	d102      	bne.n	8009f14 <_printf_float+0x28c>
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	07d9      	lsls	r1, r3, #31
 8009f12:	d5d7      	bpl.n	8009ec4 <_printf_float+0x23c>
 8009f14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f18:	4631      	mov	r1, r6
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	47b8      	blx	r7
 8009f1e:	3001      	adds	r0, #1
 8009f20:	f43f af0d 	beq.w	8009d3e <_printf_float+0xb6>
 8009f24:	f04f 0a00 	mov.w	sl, #0
 8009f28:	f104 0b1a 	add.w	fp, r4, #26
 8009f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2e:	425b      	negs	r3, r3
 8009f30:	4553      	cmp	r3, sl
 8009f32:	dc01      	bgt.n	8009f38 <_printf_float+0x2b0>
 8009f34:	464b      	mov	r3, r9
 8009f36:	e793      	b.n	8009e60 <_printf_float+0x1d8>
 8009f38:	2301      	movs	r3, #1
 8009f3a:	465a      	mov	r2, fp
 8009f3c:	4631      	mov	r1, r6
 8009f3e:	4628      	mov	r0, r5
 8009f40:	47b8      	blx	r7
 8009f42:	3001      	adds	r0, #1
 8009f44:	f43f aefb 	beq.w	8009d3e <_printf_float+0xb6>
 8009f48:	f10a 0a01 	add.w	sl, sl, #1
 8009f4c:	e7ee      	b.n	8009f2c <_printf_float+0x2a4>
 8009f4e:	bf00      	nop
 8009f50:	7fefffff 	.word	0x7fefffff
 8009f54:	0800e00e 	.word	0x0800e00e
 8009f58:	0800e00a 	.word	0x0800e00a
 8009f5c:	0800e016 	.word	0x0800e016
 8009f60:	0800e012 	.word	0x0800e012
 8009f64:	0800e01a 	.word	0x0800e01a
 8009f68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f6e:	4553      	cmp	r3, sl
 8009f70:	bfa8      	it	ge
 8009f72:	4653      	movge	r3, sl
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	4699      	mov	r9, r3
 8009f78:	dc36      	bgt.n	8009fe8 <_printf_float+0x360>
 8009f7a:	f04f 0b00 	mov.w	fp, #0
 8009f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f82:	f104 021a 	add.w	r2, r4, #26
 8009f86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f88:	9306      	str	r3, [sp, #24]
 8009f8a:	eba3 0309 	sub.w	r3, r3, r9
 8009f8e:	455b      	cmp	r3, fp
 8009f90:	dc31      	bgt.n	8009ff6 <_printf_float+0x36e>
 8009f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f94:	459a      	cmp	sl, r3
 8009f96:	dc3a      	bgt.n	800a00e <_printf_float+0x386>
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	07da      	lsls	r2, r3, #31
 8009f9c:	d437      	bmi.n	800a00e <_printf_float+0x386>
 8009f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fa0:	ebaa 0903 	sub.w	r9, sl, r3
 8009fa4:	9b06      	ldr	r3, [sp, #24]
 8009fa6:	ebaa 0303 	sub.w	r3, sl, r3
 8009faa:	4599      	cmp	r9, r3
 8009fac:	bfa8      	it	ge
 8009fae:	4699      	movge	r9, r3
 8009fb0:	f1b9 0f00 	cmp.w	r9, #0
 8009fb4:	dc33      	bgt.n	800a01e <_printf_float+0x396>
 8009fb6:	f04f 0800 	mov.w	r8, #0
 8009fba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fbe:	f104 0b1a 	add.w	fp, r4, #26
 8009fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8009fc8:	eba3 0309 	sub.w	r3, r3, r9
 8009fcc:	4543      	cmp	r3, r8
 8009fce:	f77f af79 	ble.w	8009ec4 <_printf_float+0x23c>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	465a      	mov	r2, fp
 8009fd6:	4631      	mov	r1, r6
 8009fd8:	4628      	mov	r0, r5
 8009fda:	47b8      	blx	r7
 8009fdc:	3001      	adds	r0, #1
 8009fde:	f43f aeae 	beq.w	8009d3e <_printf_float+0xb6>
 8009fe2:	f108 0801 	add.w	r8, r8, #1
 8009fe6:	e7ec      	b.n	8009fc2 <_printf_float+0x33a>
 8009fe8:	4642      	mov	r2, r8
 8009fea:	4631      	mov	r1, r6
 8009fec:	4628      	mov	r0, r5
 8009fee:	47b8      	blx	r7
 8009ff0:	3001      	adds	r0, #1
 8009ff2:	d1c2      	bne.n	8009f7a <_printf_float+0x2f2>
 8009ff4:	e6a3      	b.n	8009d3e <_printf_float+0xb6>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	4631      	mov	r1, r6
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	9206      	str	r2, [sp, #24]
 8009ffe:	47b8      	blx	r7
 800a000:	3001      	adds	r0, #1
 800a002:	f43f ae9c 	beq.w	8009d3e <_printf_float+0xb6>
 800a006:	9a06      	ldr	r2, [sp, #24]
 800a008:	f10b 0b01 	add.w	fp, fp, #1
 800a00c:	e7bb      	b.n	8009f86 <_printf_float+0x2fe>
 800a00e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a012:	4631      	mov	r1, r6
 800a014:	4628      	mov	r0, r5
 800a016:	47b8      	blx	r7
 800a018:	3001      	adds	r0, #1
 800a01a:	d1c0      	bne.n	8009f9e <_printf_float+0x316>
 800a01c:	e68f      	b.n	8009d3e <_printf_float+0xb6>
 800a01e:	9a06      	ldr	r2, [sp, #24]
 800a020:	464b      	mov	r3, r9
 800a022:	4442      	add	r2, r8
 800a024:	4631      	mov	r1, r6
 800a026:	4628      	mov	r0, r5
 800a028:	47b8      	blx	r7
 800a02a:	3001      	adds	r0, #1
 800a02c:	d1c3      	bne.n	8009fb6 <_printf_float+0x32e>
 800a02e:	e686      	b.n	8009d3e <_printf_float+0xb6>
 800a030:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a034:	f1ba 0f01 	cmp.w	sl, #1
 800a038:	dc01      	bgt.n	800a03e <_printf_float+0x3b6>
 800a03a:	07db      	lsls	r3, r3, #31
 800a03c:	d536      	bpl.n	800a0ac <_printf_float+0x424>
 800a03e:	2301      	movs	r3, #1
 800a040:	4642      	mov	r2, r8
 800a042:	4631      	mov	r1, r6
 800a044:	4628      	mov	r0, r5
 800a046:	47b8      	blx	r7
 800a048:	3001      	adds	r0, #1
 800a04a:	f43f ae78 	beq.w	8009d3e <_printf_float+0xb6>
 800a04e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a052:	4631      	mov	r1, r6
 800a054:	4628      	mov	r0, r5
 800a056:	47b8      	blx	r7
 800a058:	3001      	adds	r0, #1
 800a05a:	f43f ae70 	beq.w	8009d3e <_printf_float+0xb6>
 800a05e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a062:	2200      	movs	r2, #0
 800a064:	2300      	movs	r3, #0
 800a066:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a06a:	f7f6 fd35 	bl	8000ad8 <__aeabi_dcmpeq>
 800a06e:	b9c0      	cbnz	r0, 800a0a2 <_printf_float+0x41a>
 800a070:	4653      	mov	r3, sl
 800a072:	f108 0201 	add.w	r2, r8, #1
 800a076:	4631      	mov	r1, r6
 800a078:	4628      	mov	r0, r5
 800a07a:	47b8      	blx	r7
 800a07c:	3001      	adds	r0, #1
 800a07e:	d10c      	bne.n	800a09a <_printf_float+0x412>
 800a080:	e65d      	b.n	8009d3e <_printf_float+0xb6>
 800a082:	2301      	movs	r3, #1
 800a084:	465a      	mov	r2, fp
 800a086:	4631      	mov	r1, r6
 800a088:	4628      	mov	r0, r5
 800a08a:	47b8      	blx	r7
 800a08c:	3001      	adds	r0, #1
 800a08e:	f43f ae56 	beq.w	8009d3e <_printf_float+0xb6>
 800a092:	f108 0801 	add.w	r8, r8, #1
 800a096:	45d0      	cmp	r8, sl
 800a098:	dbf3      	blt.n	800a082 <_printf_float+0x3fa>
 800a09a:	464b      	mov	r3, r9
 800a09c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a0a0:	e6df      	b.n	8009e62 <_printf_float+0x1da>
 800a0a2:	f04f 0800 	mov.w	r8, #0
 800a0a6:	f104 0b1a 	add.w	fp, r4, #26
 800a0aa:	e7f4      	b.n	800a096 <_printf_float+0x40e>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	4642      	mov	r2, r8
 800a0b0:	e7e1      	b.n	800a076 <_printf_float+0x3ee>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	464a      	mov	r2, r9
 800a0b6:	4631      	mov	r1, r6
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	47b8      	blx	r7
 800a0bc:	3001      	adds	r0, #1
 800a0be:	f43f ae3e 	beq.w	8009d3e <_printf_float+0xb6>
 800a0c2:	f108 0801 	add.w	r8, r8, #1
 800a0c6:	68e3      	ldr	r3, [r4, #12]
 800a0c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0ca:	1a5b      	subs	r3, r3, r1
 800a0cc:	4543      	cmp	r3, r8
 800a0ce:	dcf0      	bgt.n	800a0b2 <_printf_float+0x42a>
 800a0d0:	e6fc      	b.n	8009ecc <_printf_float+0x244>
 800a0d2:	f04f 0800 	mov.w	r8, #0
 800a0d6:	f104 0919 	add.w	r9, r4, #25
 800a0da:	e7f4      	b.n	800a0c6 <_printf_float+0x43e>

0800a0dc <_printf_common>:
 800a0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0e0:	4616      	mov	r6, r2
 800a0e2:	4698      	mov	r8, r3
 800a0e4:	688a      	ldr	r2, [r1, #8]
 800a0e6:	690b      	ldr	r3, [r1, #16]
 800a0e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	bfb8      	it	lt
 800a0f0:	4613      	movlt	r3, r2
 800a0f2:	6033      	str	r3, [r6, #0]
 800a0f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0f8:	4607      	mov	r7, r0
 800a0fa:	460c      	mov	r4, r1
 800a0fc:	b10a      	cbz	r2, 800a102 <_printf_common+0x26>
 800a0fe:	3301      	adds	r3, #1
 800a100:	6033      	str	r3, [r6, #0]
 800a102:	6823      	ldr	r3, [r4, #0]
 800a104:	0699      	lsls	r1, r3, #26
 800a106:	bf42      	ittt	mi
 800a108:	6833      	ldrmi	r3, [r6, #0]
 800a10a:	3302      	addmi	r3, #2
 800a10c:	6033      	strmi	r3, [r6, #0]
 800a10e:	6825      	ldr	r5, [r4, #0]
 800a110:	f015 0506 	ands.w	r5, r5, #6
 800a114:	d106      	bne.n	800a124 <_printf_common+0x48>
 800a116:	f104 0a19 	add.w	sl, r4, #25
 800a11a:	68e3      	ldr	r3, [r4, #12]
 800a11c:	6832      	ldr	r2, [r6, #0]
 800a11e:	1a9b      	subs	r3, r3, r2
 800a120:	42ab      	cmp	r3, r5
 800a122:	dc26      	bgt.n	800a172 <_printf_common+0x96>
 800a124:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a128:	6822      	ldr	r2, [r4, #0]
 800a12a:	3b00      	subs	r3, #0
 800a12c:	bf18      	it	ne
 800a12e:	2301      	movne	r3, #1
 800a130:	0692      	lsls	r2, r2, #26
 800a132:	d42b      	bmi.n	800a18c <_printf_common+0xb0>
 800a134:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a138:	4641      	mov	r1, r8
 800a13a:	4638      	mov	r0, r7
 800a13c:	47c8      	blx	r9
 800a13e:	3001      	adds	r0, #1
 800a140:	d01e      	beq.n	800a180 <_printf_common+0xa4>
 800a142:	6823      	ldr	r3, [r4, #0]
 800a144:	6922      	ldr	r2, [r4, #16]
 800a146:	f003 0306 	and.w	r3, r3, #6
 800a14a:	2b04      	cmp	r3, #4
 800a14c:	bf02      	ittt	eq
 800a14e:	68e5      	ldreq	r5, [r4, #12]
 800a150:	6833      	ldreq	r3, [r6, #0]
 800a152:	1aed      	subeq	r5, r5, r3
 800a154:	68a3      	ldr	r3, [r4, #8]
 800a156:	bf0c      	ite	eq
 800a158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a15c:	2500      	movne	r5, #0
 800a15e:	4293      	cmp	r3, r2
 800a160:	bfc4      	itt	gt
 800a162:	1a9b      	subgt	r3, r3, r2
 800a164:	18ed      	addgt	r5, r5, r3
 800a166:	2600      	movs	r6, #0
 800a168:	341a      	adds	r4, #26
 800a16a:	42b5      	cmp	r5, r6
 800a16c:	d11a      	bne.n	800a1a4 <_printf_common+0xc8>
 800a16e:	2000      	movs	r0, #0
 800a170:	e008      	b.n	800a184 <_printf_common+0xa8>
 800a172:	2301      	movs	r3, #1
 800a174:	4652      	mov	r2, sl
 800a176:	4641      	mov	r1, r8
 800a178:	4638      	mov	r0, r7
 800a17a:	47c8      	blx	r9
 800a17c:	3001      	adds	r0, #1
 800a17e:	d103      	bne.n	800a188 <_printf_common+0xac>
 800a180:	f04f 30ff 	mov.w	r0, #4294967295
 800a184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a188:	3501      	adds	r5, #1
 800a18a:	e7c6      	b.n	800a11a <_printf_common+0x3e>
 800a18c:	18e1      	adds	r1, r4, r3
 800a18e:	1c5a      	adds	r2, r3, #1
 800a190:	2030      	movs	r0, #48	@ 0x30
 800a192:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a196:	4422      	add	r2, r4
 800a198:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a19c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1a0:	3302      	adds	r3, #2
 800a1a2:	e7c7      	b.n	800a134 <_printf_common+0x58>
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	4622      	mov	r2, r4
 800a1a8:	4641      	mov	r1, r8
 800a1aa:	4638      	mov	r0, r7
 800a1ac:	47c8      	blx	r9
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	d0e6      	beq.n	800a180 <_printf_common+0xa4>
 800a1b2:	3601      	adds	r6, #1
 800a1b4:	e7d9      	b.n	800a16a <_printf_common+0x8e>
	...

0800a1b8 <_printf_i>:
 800a1b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1bc:	7e0f      	ldrb	r7, [r1, #24]
 800a1be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1c0:	2f78      	cmp	r7, #120	@ 0x78
 800a1c2:	4691      	mov	r9, r2
 800a1c4:	4680      	mov	r8, r0
 800a1c6:	460c      	mov	r4, r1
 800a1c8:	469a      	mov	sl, r3
 800a1ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ce:	d807      	bhi.n	800a1e0 <_printf_i+0x28>
 800a1d0:	2f62      	cmp	r7, #98	@ 0x62
 800a1d2:	d80a      	bhi.n	800a1ea <_printf_i+0x32>
 800a1d4:	2f00      	cmp	r7, #0
 800a1d6:	f000 80d1 	beq.w	800a37c <_printf_i+0x1c4>
 800a1da:	2f58      	cmp	r7, #88	@ 0x58
 800a1dc:	f000 80b8 	beq.w	800a350 <_printf_i+0x198>
 800a1e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a1e8:	e03a      	b.n	800a260 <_printf_i+0xa8>
 800a1ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a1ee:	2b15      	cmp	r3, #21
 800a1f0:	d8f6      	bhi.n	800a1e0 <_printf_i+0x28>
 800a1f2:	a101      	add	r1, pc, #4	@ (adr r1, 800a1f8 <_printf_i+0x40>)
 800a1f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1f8:	0800a251 	.word	0x0800a251
 800a1fc:	0800a265 	.word	0x0800a265
 800a200:	0800a1e1 	.word	0x0800a1e1
 800a204:	0800a1e1 	.word	0x0800a1e1
 800a208:	0800a1e1 	.word	0x0800a1e1
 800a20c:	0800a1e1 	.word	0x0800a1e1
 800a210:	0800a265 	.word	0x0800a265
 800a214:	0800a1e1 	.word	0x0800a1e1
 800a218:	0800a1e1 	.word	0x0800a1e1
 800a21c:	0800a1e1 	.word	0x0800a1e1
 800a220:	0800a1e1 	.word	0x0800a1e1
 800a224:	0800a363 	.word	0x0800a363
 800a228:	0800a28f 	.word	0x0800a28f
 800a22c:	0800a31d 	.word	0x0800a31d
 800a230:	0800a1e1 	.word	0x0800a1e1
 800a234:	0800a1e1 	.word	0x0800a1e1
 800a238:	0800a385 	.word	0x0800a385
 800a23c:	0800a1e1 	.word	0x0800a1e1
 800a240:	0800a28f 	.word	0x0800a28f
 800a244:	0800a1e1 	.word	0x0800a1e1
 800a248:	0800a1e1 	.word	0x0800a1e1
 800a24c:	0800a325 	.word	0x0800a325
 800a250:	6833      	ldr	r3, [r6, #0]
 800a252:	1d1a      	adds	r2, r3, #4
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6032      	str	r2, [r6, #0]
 800a258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a25c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a260:	2301      	movs	r3, #1
 800a262:	e09c      	b.n	800a39e <_printf_i+0x1e6>
 800a264:	6833      	ldr	r3, [r6, #0]
 800a266:	6820      	ldr	r0, [r4, #0]
 800a268:	1d19      	adds	r1, r3, #4
 800a26a:	6031      	str	r1, [r6, #0]
 800a26c:	0606      	lsls	r6, r0, #24
 800a26e:	d501      	bpl.n	800a274 <_printf_i+0xbc>
 800a270:	681d      	ldr	r5, [r3, #0]
 800a272:	e003      	b.n	800a27c <_printf_i+0xc4>
 800a274:	0645      	lsls	r5, r0, #25
 800a276:	d5fb      	bpl.n	800a270 <_printf_i+0xb8>
 800a278:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a27c:	2d00      	cmp	r5, #0
 800a27e:	da03      	bge.n	800a288 <_printf_i+0xd0>
 800a280:	232d      	movs	r3, #45	@ 0x2d
 800a282:	426d      	negs	r5, r5
 800a284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a288:	4858      	ldr	r0, [pc, #352]	@ (800a3ec <_printf_i+0x234>)
 800a28a:	230a      	movs	r3, #10
 800a28c:	e011      	b.n	800a2b2 <_printf_i+0xfa>
 800a28e:	6821      	ldr	r1, [r4, #0]
 800a290:	6833      	ldr	r3, [r6, #0]
 800a292:	0608      	lsls	r0, r1, #24
 800a294:	f853 5b04 	ldr.w	r5, [r3], #4
 800a298:	d402      	bmi.n	800a2a0 <_printf_i+0xe8>
 800a29a:	0649      	lsls	r1, r1, #25
 800a29c:	bf48      	it	mi
 800a29e:	b2ad      	uxthmi	r5, r5
 800a2a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2a2:	4852      	ldr	r0, [pc, #328]	@ (800a3ec <_printf_i+0x234>)
 800a2a4:	6033      	str	r3, [r6, #0]
 800a2a6:	bf14      	ite	ne
 800a2a8:	230a      	movne	r3, #10
 800a2aa:	2308      	moveq	r3, #8
 800a2ac:	2100      	movs	r1, #0
 800a2ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2b2:	6866      	ldr	r6, [r4, #4]
 800a2b4:	60a6      	str	r6, [r4, #8]
 800a2b6:	2e00      	cmp	r6, #0
 800a2b8:	db05      	blt.n	800a2c6 <_printf_i+0x10e>
 800a2ba:	6821      	ldr	r1, [r4, #0]
 800a2bc:	432e      	orrs	r6, r5
 800a2be:	f021 0104 	bic.w	r1, r1, #4
 800a2c2:	6021      	str	r1, [r4, #0]
 800a2c4:	d04b      	beq.n	800a35e <_printf_i+0x1a6>
 800a2c6:	4616      	mov	r6, r2
 800a2c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2cc:	fb03 5711 	mls	r7, r3, r1, r5
 800a2d0:	5dc7      	ldrb	r7, [r0, r7]
 800a2d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2d6:	462f      	mov	r7, r5
 800a2d8:	42bb      	cmp	r3, r7
 800a2da:	460d      	mov	r5, r1
 800a2dc:	d9f4      	bls.n	800a2c8 <_printf_i+0x110>
 800a2de:	2b08      	cmp	r3, #8
 800a2e0:	d10b      	bne.n	800a2fa <_printf_i+0x142>
 800a2e2:	6823      	ldr	r3, [r4, #0]
 800a2e4:	07df      	lsls	r7, r3, #31
 800a2e6:	d508      	bpl.n	800a2fa <_printf_i+0x142>
 800a2e8:	6923      	ldr	r3, [r4, #16]
 800a2ea:	6861      	ldr	r1, [r4, #4]
 800a2ec:	4299      	cmp	r1, r3
 800a2ee:	bfde      	ittt	le
 800a2f0:	2330      	movle	r3, #48	@ 0x30
 800a2f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2fa:	1b92      	subs	r2, r2, r6
 800a2fc:	6122      	str	r2, [r4, #16]
 800a2fe:	f8cd a000 	str.w	sl, [sp]
 800a302:	464b      	mov	r3, r9
 800a304:	aa03      	add	r2, sp, #12
 800a306:	4621      	mov	r1, r4
 800a308:	4640      	mov	r0, r8
 800a30a:	f7ff fee7 	bl	800a0dc <_printf_common>
 800a30e:	3001      	adds	r0, #1
 800a310:	d14a      	bne.n	800a3a8 <_printf_i+0x1f0>
 800a312:	f04f 30ff 	mov.w	r0, #4294967295
 800a316:	b004      	add	sp, #16
 800a318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a31c:	6823      	ldr	r3, [r4, #0]
 800a31e:	f043 0320 	orr.w	r3, r3, #32
 800a322:	6023      	str	r3, [r4, #0]
 800a324:	4832      	ldr	r0, [pc, #200]	@ (800a3f0 <_printf_i+0x238>)
 800a326:	2778      	movs	r7, #120	@ 0x78
 800a328:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a32c:	6823      	ldr	r3, [r4, #0]
 800a32e:	6831      	ldr	r1, [r6, #0]
 800a330:	061f      	lsls	r7, r3, #24
 800a332:	f851 5b04 	ldr.w	r5, [r1], #4
 800a336:	d402      	bmi.n	800a33e <_printf_i+0x186>
 800a338:	065f      	lsls	r7, r3, #25
 800a33a:	bf48      	it	mi
 800a33c:	b2ad      	uxthmi	r5, r5
 800a33e:	6031      	str	r1, [r6, #0]
 800a340:	07d9      	lsls	r1, r3, #31
 800a342:	bf44      	itt	mi
 800a344:	f043 0320 	orrmi.w	r3, r3, #32
 800a348:	6023      	strmi	r3, [r4, #0]
 800a34a:	b11d      	cbz	r5, 800a354 <_printf_i+0x19c>
 800a34c:	2310      	movs	r3, #16
 800a34e:	e7ad      	b.n	800a2ac <_printf_i+0xf4>
 800a350:	4826      	ldr	r0, [pc, #152]	@ (800a3ec <_printf_i+0x234>)
 800a352:	e7e9      	b.n	800a328 <_printf_i+0x170>
 800a354:	6823      	ldr	r3, [r4, #0]
 800a356:	f023 0320 	bic.w	r3, r3, #32
 800a35a:	6023      	str	r3, [r4, #0]
 800a35c:	e7f6      	b.n	800a34c <_printf_i+0x194>
 800a35e:	4616      	mov	r6, r2
 800a360:	e7bd      	b.n	800a2de <_printf_i+0x126>
 800a362:	6833      	ldr	r3, [r6, #0]
 800a364:	6825      	ldr	r5, [r4, #0]
 800a366:	6961      	ldr	r1, [r4, #20]
 800a368:	1d18      	adds	r0, r3, #4
 800a36a:	6030      	str	r0, [r6, #0]
 800a36c:	062e      	lsls	r6, r5, #24
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	d501      	bpl.n	800a376 <_printf_i+0x1be>
 800a372:	6019      	str	r1, [r3, #0]
 800a374:	e002      	b.n	800a37c <_printf_i+0x1c4>
 800a376:	0668      	lsls	r0, r5, #25
 800a378:	d5fb      	bpl.n	800a372 <_printf_i+0x1ba>
 800a37a:	8019      	strh	r1, [r3, #0]
 800a37c:	2300      	movs	r3, #0
 800a37e:	6123      	str	r3, [r4, #16]
 800a380:	4616      	mov	r6, r2
 800a382:	e7bc      	b.n	800a2fe <_printf_i+0x146>
 800a384:	6833      	ldr	r3, [r6, #0]
 800a386:	1d1a      	adds	r2, r3, #4
 800a388:	6032      	str	r2, [r6, #0]
 800a38a:	681e      	ldr	r6, [r3, #0]
 800a38c:	6862      	ldr	r2, [r4, #4]
 800a38e:	2100      	movs	r1, #0
 800a390:	4630      	mov	r0, r6
 800a392:	f7f5 ff25 	bl	80001e0 <memchr>
 800a396:	b108      	cbz	r0, 800a39c <_printf_i+0x1e4>
 800a398:	1b80      	subs	r0, r0, r6
 800a39a:	6060      	str	r0, [r4, #4]
 800a39c:	6863      	ldr	r3, [r4, #4]
 800a39e:	6123      	str	r3, [r4, #16]
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3a6:	e7aa      	b.n	800a2fe <_printf_i+0x146>
 800a3a8:	6923      	ldr	r3, [r4, #16]
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	4640      	mov	r0, r8
 800a3b0:	47d0      	blx	sl
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d0ad      	beq.n	800a312 <_printf_i+0x15a>
 800a3b6:	6823      	ldr	r3, [r4, #0]
 800a3b8:	079b      	lsls	r3, r3, #30
 800a3ba:	d413      	bmi.n	800a3e4 <_printf_i+0x22c>
 800a3bc:	68e0      	ldr	r0, [r4, #12]
 800a3be:	9b03      	ldr	r3, [sp, #12]
 800a3c0:	4298      	cmp	r0, r3
 800a3c2:	bfb8      	it	lt
 800a3c4:	4618      	movlt	r0, r3
 800a3c6:	e7a6      	b.n	800a316 <_printf_i+0x15e>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	4632      	mov	r2, r6
 800a3cc:	4649      	mov	r1, r9
 800a3ce:	4640      	mov	r0, r8
 800a3d0:	47d0      	blx	sl
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d09d      	beq.n	800a312 <_printf_i+0x15a>
 800a3d6:	3501      	adds	r5, #1
 800a3d8:	68e3      	ldr	r3, [r4, #12]
 800a3da:	9903      	ldr	r1, [sp, #12]
 800a3dc:	1a5b      	subs	r3, r3, r1
 800a3de:	42ab      	cmp	r3, r5
 800a3e0:	dcf2      	bgt.n	800a3c8 <_printf_i+0x210>
 800a3e2:	e7eb      	b.n	800a3bc <_printf_i+0x204>
 800a3e4:	2500      	movs	r5, #0
 800a3e6:	f104 0619 	add.w	r6, r4, #25
 800a3ea:	e7f5      	b.n	800a3d8 <_printf_i+0x220>
 800a3ec:	0800e01c 	.word	0x0800e01c
 800a3f0:	0800e02d 	.word	0x0800e02d

0800a3f4 <std>:
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	b510      	push	{r4, lr}
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a3fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a402:	6083      	str	r3, [r0, #8]
 800a404:	8181      	strh	r1, [r0, #12]
 800a406:	6643      	str	r3, [r0, #100]	@ 0x64
 800a408:	81c2      	strh	r2, [r0, #14]
 800a40a:	6183      	str	r3, [r0, #24]
 800a40c:	4619      	mov	r1, r3
 800a40e:	2208      	movs	r2, #8
 800a410:	305c      	adds	r0, #92	@ 0x5c
 800a412:	f000 f9f9 	bl	800a808 <memset>
 800a416:	4b0d      	ldr	r3, [pc, #52]	@ (800a44c <std+0x58>)
 800a418:	6263      	str	r3, [r4, #36]	@ 0x24
 800a41a:	4b0d      	ldr	r3, [pc, #52]	@ (800a450 <std+0x5c>)
 800a41c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a41e:	4b0d      	ldr	r3, [pc, #52]	@ (800a454 <std+0x60>)
 800a420:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a422:	4b0d      	ldr	r3, [pc, #52]	@ (800a458 <std+0x64>)
 800a424:	6323      	str	r3, [r4, #48]	@ 0x30
 800a426:	4b0d      	ldr	r3, [pc, #52]	@ (800a45c <std+0x68>)
 800a428:	6224      	str	r4, [r4, #32]
 800a42a:	429c      	cmp	r4, r3
 800a42c:	d006      	beq.n	800a43c <std+0x48>
 800a42e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a432:	4294      	cmp	r4, r2
 800a434:	d002      	beq.n	800a43c <std+0x48>
 800a436:	33d0      	adds	r3, #208	@ 0xd0
 800a438:	429c      	cmp	r4, r3
 800a43a:	d105      	bne.n	800a448 <std+0x54>
 800a43c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a444:	f000 ba92 	b.w	800a96c <__retarget_lock_init_recursive>
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	bf00      	nop
 800a44c:	0800a659 	.word	0x0800a659
 800a450:	0800a67b 	.word	0x0800a67b
 800a454:	0800a6b3 	.word	0x0800a6b3
 800a458:	0800a6d7 	.word	0x0800a6d7
 800a45c:	2000071c 	.word	0x2000071c

0800a460 <stdio_exit_handler>:
 800a460:	4a02      	ldr	r2, [pc, #8]	@ (800a46c <stdio_exit_handler+0xc>)
 800a462:	4903      	ldr	r1, [pc, #12]	@ (800a470 <stdio_exit_handler+0x10>)
 800a464:	4803      	ldr	r0, [pc, #12]	@ (800a474 <stdio_exit_handler+0x14>)
 800a466:	f000 b869 	b.w	800a53c <_fwalk_sglue>
 800a46a:	bf00      	nop
 800a46c:	2000000c 	.word	0x2000000c
 800a470:	0800cbe1 	.word	0x0800cbe1
 800a474:	20000188 	.word	0x20000188

0800a478 <cleanup_stdio>:
 800a478:	6841      	ldr	r1, [r0, #4]
 800a47a:	4b0c      	ldr	r3, [pc, #48]	@ (800a4ac <cleanup_stdio+0x34>)
 800a47c:	4299      	cmp	r1, r3
 800a47e:	b510      	push	{r4, lr}
 800a480:	4604      	mov	r4, r0
 800a482:	d001      	beq.n	800a488 <cleanup_stdio+0x10>
 800a484:	f002 fbac 	bl	800cbe0 <_fflush_r>
 800a488:	68a1      	ldr	r1, [r4, #8]
 800a48a:	4b09      	ldr	r3, [pc, #36]	@ (800a4b0 <cleanup_stdio+0x38>)
 800a48c:	4299      	cmp	r1, r3
 800a48e:	d002      	beq.n	800a496 <cleanup_stdio+0x1e>
 800a490:	4620      	mov	r0, r4
 800a492:	f002 fba5 	bl	800cbe0 <_fflush_r>
 800a496:	68e1      	ldr	r1, [r4, #12]
 800a498:	4b06      	ldr	r3, [pc, #24]	@ (800a4b4 <cleanup_stdio+0x3c>)
 800a49a:	4299      	cmp	r1, r3
 800a49c:	d004      	beq.n	800a4a8 <cleanup_stdio+0x30>
 800a49e:	4620      	mov	r0, r4
 800a4a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4a4:	f002 bb9c 	b.w	800cbe0 <_fflush_r>
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	bf00      	nop
 800a4ac:	2000071c 	.word	0x2000071c
 800a4b0:	20000784 	.word	0x20000784
 800a4b4:	200007ec 	.word	0x200007ec

0800a4b8 <global_stdio_init.part.0>:
 800a4b8:	b510      	push	{r4, lr}
 800a4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e8 <global_stdio_init.part.0+0x30>)
 800a4bc:	4c0b      	ldr	r4, [pc, #44]	@ (800a4ec <global_stdio_init.part.0+0x34>)
 800a4be:	4a0c      	ldr	r2, [pc, #48]	@ (800a4f0 <global_stdio_init.part.0+0x38>)
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	2104      	movs	r1, #4
 800a4c8:	f7ff ff94 	bl	800a3f4 <std>
 800a4cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	2109      	movs	r1, #9
 800a4d4:	f7ff ff8e 	bl	800a3f4 <std>
 800a4d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a4dc:	2202      	movs	r2, #2
 800a4de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4e2:	2112      	movs	r1, #18
 800a4e4:	f7ff bf86 	b.w	800a3f4 <std>
 800a4e8:	20000854 	.word	0x20000854
 800a4ec:	2000071c 	.word	0x2000071c
 800a4f0:	0800a461 	.word	0x0800a461

0800a4f4 <__sfp_lock_acquire>:
 800a4f4:	4801      	ldr	r0, [pc, #4]	@ (800a4fc <__sfp_lock_acquire+0x8>)
 800a4f6:	f000 ba3a 	b.w	800a96e <__retarget_lock_acquire_recursive>
 800a4fa:	bf00      	nop
 800a4fc:	2000085d 	.word	0x2000085d

0800a500 <__sfp_lock_release>:
 800a500:	4801      	ldr	r0, [pc, #4]	@ (800a508 <__sfp_lock_release+0x8>)
 800a502:	f000 ba35 	b.w	800a970 <__retarget_lock_release_recursive>
 800a506:	bf00      	nop
 800a508:	2000085d 	.word	0x2000085d

0800a50c <__sinit>:
 800a50c:	b510      	push	{r4, lr}
 800a50e:	4604      	mov	r4, r0
 800a510:	f7ff fff0 	bl	800a4f4 <__sfp_lock_acquire>
 800a514:	6a23      	ldr	r3, [r4, #32]
 800a516:	b11b      	cbz	r3, 800a520 <__sinit+0x14>
 800a518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a51c:	f7ff bff0 	b.w	800a500 <__sfp_lock_release>
 800a520:	4b04      	ldr	r3, [pc, #16]	@ (800a534 <__sinit+0x28>)
 800a522:	6223      	str	r3, [r4, #32]
 800a524:	4b04      	ldr	r3, [pc, #16]	@ (800a538 <__sinit+0x2c>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d1f5      	bne.n	800a518 <__sinit+0xc>
 800a52c:	f7ff ffc4 	bl	800a4b8 <global_stdio_init.part.0>
 800a530:	e7f2      	b.n	800a518 <__sinit+0xc>
 800a532:	bf00      	nop
 800a534:	0800a479 	.word	0x0800a479
 800a538:	20000854 	.word	0x20000854

0800a53c <_fwalk_sglue>:
 800a53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a540:	4607      	mov	r7, r0
 800a542:	4688      	mov	r8, r1
 800a544:	4614      	mov	r4, r2
 800a546:	2600      	movs	r6, #0
 800a548:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a54c:	f1b9 0901 	subs.w	r9, r9, #1
 800a550:	d505      	bpl.n	800a55e <_fwalk_sglue+0x22>
 800a552:	6824      	ldr	r4, [r4, #0]
 800a554:	2c00      	cmp	r4, #0
 800a556:	d1f7      	bne.n	800a548 <_fwalk_sglue+0xc>
 800a558:	4630      	mov	r0, r6
 800a55a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a55e:	89ab      	ldrh	r3, [r5, #12]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d907      	bls.n	800a574 <_fwalk_sglue+0x38>
 800a564:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a568:	3301      	adds	r3, #1
 800a56a:	d003      	beq.n	800a574 <_fwalk_sglue+0x38>
 800a56c:	4629      	mov	r1, r5
 800a56e:	4638      	mov	r0, r7
 800a570:	47c0      	blx	r8
 800a572:	4306      	orrs	r6, r0
 800a574:	3568      	adds	r5, #104	@ 0x68
 800a576:	e7e9      	b.n	800a54c <_fwalk_sglue+0x10>

0800a578 <iprintf>:
 800a578:	b40f      	push	{r0, r1, r2, r3}
 800a57a:	b507      	push	{r0, r1, r2, lr}
 800a57c:	4906      	ldr	r1, [pc, #24]	@ (800a598 <iprintf+0x20>)
 800a57e:	ab04      	add	r3, sp, #16
 800a580:	6808      	ldr	r0, [r1, #0]
 800a582:	f853 2b04 	ldr.w	r2, [r3], #4
 800a586:	6881      	ldr	r1, [r0, #8]
 800a588:	9301      	str	r3, [sp, #4]
 800a58a:	f002 f98d 	bl	800c8a8 <_vfiprintf_r>
 800a58e:	b003      	add	sp, #12
 800a590:	f85d eb04 	ldr.w	lr, [sp], #4
 800a594:	b004      	add	sp, #16
 800a596:	4770      	bx	lr
 800a598:	20000184 	.word	0x20000184

0800a59c <_puts_r>:
 800a59c:	6a03      	ldr	r3, [r0, #32]
 800a59e:	b570      	push	{r4, r5, r6, lr}
 800a5a0:	6884      	ldr	r4, [r0, #8]
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	460e      	mov	r6, r1
 800a5a6:	b90b      	cbnz	r3, 800a5ac <_puts_r+0x10>
 800a5a8:	f7ff ffb0 	bl	800a50c <__sinit>
 800a5ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5ae:	07db      	lsls	r3, r3, #31
 800a5b0:	d405      	bmi.n	800a5be <_puts_r+0x22>
 800a5b2:	89a3      	ldrh	r3, [r4, #12]
 800a5b4:	0598      	lsls	r0, r3, #22
 800a5b6:	d402      	bmi.n	800a5be <_puts_r+0x22>
 800a5b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ba:	f000 f9d8 	bl	800a96e <__retarget_lock_acquire_recursive>
 800a5be:	89a3      	ldrh	r3, [r4, #12]
 800a5c0:	0719      	lsls	r1, r3, #28
 800a5c2:	d502      	bpl.n	800a5ca <_puts_r+0x2e>
 800a5c4:	6923      	ldr	r3, [r4, #16]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d135      	bne.n	800a636 <_puts_r+0x9a>
 800a5ca:	4621      	mov	r1, r4
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	f000 f8c5 	bl	800a75c <__swsetup_r>
 800a5d2:	b380      	cbz	r0, 800a636 <_puts_r+0x9a>
 800a5d4:	f04f 35ff 	mov.w	r5, #4294967295
 800a5d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5da:	07da      	lsls	r2, r3, #31
 800a5dc:	d405      	bmi.n	800a5ea <_puts_r+0x4e>
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	059b      	lsls	r3, r3, #22
 800a5e2:	d402      	bmi.n	800a5ea <_puts_r+0x4e>
 800a5e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5e6:	f000 f9c3 	bl	800a970 <__retarget_lock_release_recursive>
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	bd70      	pop	{r4, r5, r6, pc}
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	da04      	bge.n	800a5fc <_puts_r+0x60>
 800a5f2:	69a2      	ldr	r2, [r4, #24]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	dc17      	bgt.n	800a628 <_puts_r+0x8c>
 800a5f8:	290a      	cmp	r1, #10
 800a5fa:	d015      	beq.n	800a628 <_puts_r+0x8c>
 800a5fc:	6823      	ldr	r3, [r4, #0]
 800a5fe:	1c5a      	adds	r2, r3, #1
 800a600:	6022      	str	r2, [r4, #0]
 800a602:	7019      	strb	r1, [r3, #0]
 800a604:	68a3      	ldr	r3, [r4, #8]
 800a606:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a60a:	3b01      	subs	r3, #1
 800a60c:	60a3      	str	r3, [r4, #8]
 800a60e:	2900      	cmp	r1, #0
 800a610:	d1ed      	bne.n	800a5ee <_puts_r+0x52>
 800a612:	2b00      	cmp	r3, #0
 800a614:	da11      	bge.n	800a63a <_puts_r+0x9e>
 800a616:	4622      	mov	r2, r4
 800a618:	210a      	movs	r1, #10
 800a61a:	4628      	mov	r0, r5
 800a61c:	f000 f85f 	bl	800a6de <__swbuf_r>
 800a620:	3001      	adds	r0, #1
 800a622:	d0d7      	beq.n	800a5d4 <_puts_r+0x38>
 800a624:	250a      	movs	r5, #10
 800a626:	e7d7      	b.n	800a5d8 <_puts_r+0x3c>
 800a628:	4622      	mov	r2, r4
 800a62a:	4628      	mov	r0, r5
 800a62c:	f000 f857 	bl	800a6de <__swbuf_r>
 800a630:	3001      	adds	r0, #1
 800a632:	d1e7      	bne.n	800a604 <_puts_r+0x68>
 800a634:	e7ce      	b.n	800a5d4 <_puts_r+0x38>
 800a636:	3e01      	subs	r6, #1
 800a638:	e7e4      	b.n	800a604 <_puts_r+0x68>
 800a63a:	6823      	ldr	r3, [r4, #0]
 800a63c:	1c5a      	adds	r2, r3, #1
 800a63e:	6022      	str	r2, [r4, #0]
 800a640:	220a      	movs	r2, #10
 800a642:	701a      	strb	r2, [r3, #0]
 800a644:	e7ee      	b.n	800a624 <_puts_r+0x88>
	...

0800a648 <puts>:
 800a648:	4b02      	ldr	r3, [pc, #8]	@ (800a654 <puts+0xc>)
 800a64a:	4601      	mov	r1, r0
 800a64c:	6818      	ldr	r0, [r3, #0]
 800a64e:	f7ff bfa5 	b.w	800a59c <_puts_r>
 800a652:	bf00      	nop
 800a654:	20000184 	.word	0x20000184

0800a658 <__sread>:
 800a658:	b510      	push	{r4, lr}
 800a65a:	460c      	mov	r4, r1
 800a65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a660:	f000 f936 	bl	800a8d0 <_read_r>
 800a664:	2800      	cmp	r0, #0
 800a666:	bfab      	itete	ge
 800a668:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a66a:	89a3      	ldrhlt	r3, [r4, #12]
 800a66c:	181b      	addge	r3, r3, r0
 800a66e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a672:	bfac      	ite	ge
 800a674:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a676:	81a3      	strhlt	r3, [r4, #12]
 800a678:	bd10      	pop	{r4, pc}

0800a67a <__swrite>:
 800a67a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a67e:	461f      	mov	r7, r3
 800a680:	898b      	ldrh	r3, [r1, #12]
 800a682:	05db      	lsls	r3, r3, #23
 800a684:	4605      	mov	r5, r0
 800a686:	460c      	mov	r4, r1
 800a688:	4616      	mov	r6, r2
 800a68a:	d505      	bpl.n	800a698 <__swrite+0x1e>
 800a68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a690:	2302      	movs	r3, #2
 800a692:	2200      	movs	r2, #0
 800a694:	f000 f90a 	bl	800a8ac <_lseek_r>
 800a698:	89a3      	ldrh	r3, [r4, #12]
 800a69a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a69e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6a2:	81a3      	strh	r3, [r4, #12]
 800a6a4:	4632      	mov	r2, r6
 800a6a6:	463b      	mov	r3, r7
 800a6a8:	4628      	mov	r0, r5
 800a6aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ae:	f000 b921 	b.w	800a8f4 <_write_r>

0800a6b2 <__sseek>:
 800a6b2:	b510      	push	{r4, lr}
 800a6b4:	460c      	mov	r4, r1
 800a6b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ba:	f000 f8f7 	bl	800a8ac <_lseek_r>
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	bf15      	itete	ne
 800a6c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a6c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6ce:	81a3      	strheq	r3, [r4, #12]
 800a6d0:	bf18      	it	ne
 800a6d2:	81a3      	strhne	r3, [r4, #12]
 800a6d4:	bd10      	pop	{r4, pc}

0800a6d6 <__sclose>:
 800a6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6da:	f000 b8d7 	b.w	800a88c <_close_r>

0800a6de <__swbuf_r>:
 800a6de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6e0:	460e      	mov	r6, r1
 800a6e2:	4614      	mov	r4, r2
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	b118      	cbz	r0, 800a6f0 <__swbuf_r+0x12>
 800a6e8:	6a03      	ldr	r3, [r0, #32]
 800a6ea:	b90b      	cbnz	r3, 800a6f0 <__swbuf_r+0x12>
 800a6ec:	f7ff ff0e 	bl	800a50c <__sinit>
 800a6f0:	69a3      	ldr	r3, [r4, #24]
 800a6f2:	60a3      	str	r3, [r4, #8]
 800a6f4:	89a3      	ldrh	r3, [r4, #12]
 800a6f6:	071a      	lsls	r2, r3, #28
 800a6f8:	d501      	bpl.n	800a6fe <__swbuf_r+0x20>
 800a6fa:	6923      	ldr	r3, [r4, #16]
 800a6fc:	b943      	cbnz	r3, 800a710 <__swbuf_r+0x32>
 800a6fe:	4621      	mov	r1, r4
 800a700:	4628      	mov	r0, r5
 800a702:	f000 f82b 	bl	800a75c <__swsetup_r>
 800a706:	b118      	cbz	r0, 800a710 <__swbuf_r+0x32>
 800a708:	f04f 37ff 	mov.w	r7, #4294967295
 800a70c:	4638      	mov	r0, r7
 800a70e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	6922      	ldr	r2, [r4, #16]
 800a714:	1a98      	subs	r0, r3, r2
 800a716:	6963      	ldr	r3, [r4, #20]
 800a718:	b2f6      	uxtb	r6, r6
 800a71a:	4283      	cmp	r3, r0
 800a71c:	4637      	mov	r7, r6
 800a71e:	dc05      	bgt.n	800a72c <__swbuf_r+0x4e>
 800a720:	4621      	mov	r1, r4
 800a722:	4628      	mov	r0, r5
 800a724:	f002 fa5c 	bl	800cbe0 <_fflush_r>
 800a728:	2800      	cmp	r0, #0
 800a72a:	d1ed      	bne.n	800a708 <__swbuf_r+0x2a>
 800a72c:	68a3      	ldr	r3, [r4, #8]
 800a72e:	3b01      	subs	r3, #1
 800a730:	60a3      	str	r3, [r4, #8]
 800a732:	6823      	ldr	r3, [r4, #0]
 800a734:	1c5a      	adds	r2, r3, #1
 800a736:	6022      	str	r2, [r4, #0]
 800a738:	701e      	strb	r6, [r3, #0]
 800a73a:	6962      	ldr	r2, [r4, #20]
 800a73c:	1c43      	adds	r3, r0, #1
 800a73e:	429a      	cmp	r2, r3
 800a740:	d004      	beq.n	800a74c <__swbuf_r+0x6e>
 800a742:	89a3      	ldrh	r3, [r4, #12]
 800a744:	07db      	lsls	r3, r3, #31
 800a746:	d5e1      	bpl.n	800a70c <__swbuf_r+0x2e>
 800a748:	2e0a      	cmp	r6, #10
 800a74a:	d1df      	bne.n	800a70c <__swbuf_r+0x2e>
 800a74c:	4621      	mov	r1, r4
 800a74e:	4628      	mov	r0, r5
 800a750:	f002 fa46 	bl	800cbe0 <_fflush_r>
 800a754:	2800      	cmp	r0, #0
 800a756:	d0d9      	beq.n	800a70c <__swbuf_r+0x2e>
 800a758:	e7d6      	b.n	800a708 <__swbuf_r+0x2a>
	...

0800a75c <__swsetup_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	4b29      	ldr	r3, [pc, #164]	@ (800a804 <__swsetup_r+0xa8>)
 800a760:	4605      	mov	r5, r0
 800a762:	6818      	ldr	r0, [r3, #0]
 800a764:	460c      	mov	r4, r1
 800a766:	b118      	cbz	r0, 800a770 <__swsetup_r+0x14>
 800a768:	6a03      	ldr	r3, [r0, #32]
 800a76a:	b90b      	cbnz	r3, 800a770 <__swsetup_r+0x14>
 800a76c:	f7ff fece 	bl	800a50c <__sinit>
 800a770:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a774:	0719      	lsls	r1, r3, #28
 800a776:	d422      	bmi.n	800a7be <__swsetup_r+0x62>
 800a778:	06da      	lsls	r2, r3, #27
 800a77a:	d407      	bmi.n	800a78c <__swsetup_r+0x30>
 800a77c:	2209      	movs	r2, #9
 800a77e:	602a      	str	r2, [r5, #0]
 800a780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a784:	81a3      	strh	r3, [r4, #12]
 800a786:	f04f 30ff 	mov.w	r0, #4294967295
 800a78a:	e033      	b.n	800a7f4 <__swsetup_r+0x98>
 800a78c:	0758      	lsls	r0, r3, #29
 800a78e:	d512      	bpl.n	800a7b6 <__swsetup_r+0x5a>
 800a790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a792:	b141      	cbz	r1, 800a7a6 <__swsetup_r+0x4a>
 800a794:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a798:	4299      	cmp	r1, r3
 800a79a:	d002      	beq.n	800a7a2 <__swsetup_r+0x46>
 800a79c:	4628      	mov	r0, r5
 800a79e:	f000 ff57 	bl	800b650 <_free_r>
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7a6:	89a3      	ldrh	r3, [r4, #12]
 800a7a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a7ac:	81a3      	strh	r3, [r4, #12]
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	6063      	str	r3, [r4, #4]
 800a7b2:	6923      	ldr	r3, [r4, #16]
 800a7b4:	6023      	str	r3, [r4, #0]
 800a7b6:	89a3      	ldrh	r3, [r4, #12]
 800a7b8:	f043 0308 	orr.w	r3, r3, #8
 800a7bc:	81a3      	strh	r3, [r4, #12]
 800a7be:	6923      	ldr	r3, [r4, #16]
 800a7c0:	b94b      	cbnz	r3, 800a7d6 <__swsetup_r+0x7a>
 800a7c2:	89a3      	ldrh	r3, [r4, #12]
 800a7c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a7c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7cc:	d003      	beq.n	800a7d6 <__swsetup_r+0x7a>
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	f002 fa53 	bl	800cc7c <__smakebuf_r>
 800a7d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7da:	f013 0201 	ands.w	r2, r3, #1
 800a7de:	d00a      	beq.n	800a7f6 <__swsetup_r+0x9a>
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	60a2      	str	r2, [r4, #8]
 800a7e4:	6962      	ldr	r2, [r4, #20]
 800a7e6:	4252      	negs	r2, r2
 800a7e8:	61a2      	str	r2, [r4, #24]
 800a7ea:	6922      	ldr	r2, [r4, #16]
 800a7ec:	b942      	cbnz	r2, 800a800 <__swsetup_r+0xa4>
 800a7ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a7f2:	d1c5      	bne.n	800a780 <__swsetup_r+0x24>
 800a7f4:	bd38      	pop	{r3, r4, r5, pc}
 800a7f6:	0799      	lsls	r1, r3, #30
 800a7f8:	bf58      	it	pl
 800a7fa:	6962      	ldrpl	r2, [r4, #20]
 800a7fc:	60a2      	str	r2, [r4, #8]
 800a7fe:	e7f4      	b.n	800a7ea <__swsetup_r+0x8e>
 800a800:	2000      	movs	r0, #0
 800a802:	e7f7      	b.n	800a7f4 <__swsetup_r+0x98>
 800a804:	20000184 	.word	0x20000184

0800a808 <memset>:
 800a808:	4402      	add	r2, r0
 800a80a:	4603      	mov	r3, r0
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d100      	bne.n	800a812 <memset+0xa>
 800a810:	4770      	bx	lr
 800a812:	f803 1b01 	strb.w	r1, [r3], #1
 800a816:	e7f9      	b.n	800a80c <memset+0x4>

0800a818 <strchr>:
 800a818:	b2c9      	uxtb	r1, r1
 800a81a:	4603      	mov	r3, r0
 800a81c:	4618      	mov	r0, r3
 800a81e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a822:	b112      	cbz	r2, 800a82a <strchr+0x12>
 800a824:	428a      	cmp	r2, r1
 800a826:	d1f9      	bne.n	800a81c <strchr+0x4>
 800a828:	4770      	bx	lr
 800a82a:	2900      	cmp	r1, #0
 800a82c:	bf18      	it	ne
 800a82e:	2000      	movne	r0, #0
 800a830:	4770      	bx	lr

0800a832 <strncmp>:
 800a832:	b510      	push	{r4, lr}
 800a834:	b16a      	cbz	r2, 800a852 <strncmp+0x20>
 800a836:	3901      	subs	r1, #1
 800a838:	1884      	adds	r4, r0, r2
 800a83a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a83e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a842:	429a      	cmp	r2, r3
 800a844:	d103      	bne.n	800a84e <strncmp+0x1c>
 800a846:	42a0      	cmp	r0, r4
 800a848:	d001      	beq.n	800a84e <strncmp+0x1c>
 800a84a:	2a00      	cmp	r2, #0
 800a84c:	d1f5      	bne.n	800a83a <strncmp+0x8>
 800a84e:	1ad0      	subs	r0, r2, r3
 800a850:	bd10      	pop	{r4, pc}
 800a852:	4610      	mov	r0, r2
 800a854:	e7fc      	b.n	800a850 <strncmp+0x1e>

0800a856 <strstr>:
 800a856:	780a      	ldrb	r2, [r1, #0]
 800a858:	b570      	push	{r4, r5, r6, lr}
 800a85a:	b96a      	cbnz	r2, 800a878 <strstr+0x22>
 800a85c:	bd70      	pop	{r4, r5, r6, pc}
 800a85e:	429a      	cmp	r2, r3
 800a860:	d109      	bne.n	800a876 <strstr+0x20>
 800a862:	460c      	mov	r4, r1
 800a864:	4605      	mov	r5, r0
 800a866:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d0f6      	beq.n	800a85c <strstr+0x6>
 800a86e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a872:	429e      	cmp	r6, r3
 800a874:	d0f7      	beq.n	800a866 <strstr+0x10>
 800a876:	3001      	adds	r0, #1
 800a878:	7803      	ldrb	r3, [r0, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1ef      	bne.n	800a85e <strstr+0x8>
 800a87e:	4618      	mov	r0, r3
 800a880:	e7ec      	b.n	800a85c <strstr+0x6>
	...

0800a884 <_localeconv_r>:
 800a884:	4800      	ldr	r0, [pc, #0]	@ (800a888 <_localeconv_r+0x4>)
 800a886:	4770      	bx	lr
 800a888:	20000108 	.word	0x20000108

0800a88c <_close_r>:
 800a88c:	b538      	push	{r3, r4, r5, lr}
 800a88e:	4d06      	ldr	r5, [pc, #24]	@ (800a8a8 <_close_r+0x1c>)
 800a890:	2300      	movs	r3, #0
 800a892:	4604      	mov	r4, r0
 800a894:	4608      	mov	r0, r1
 800a896:	602b      	str	r3, [r5, #0]
 800a898:	f7f8 f9cc 	bl	8002c34 <_close>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d102      	bne.n	800a8a6 <_close_r+0x1a>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	b103      	cbz	r3, 800a8a6 <_close_r+0x1a>
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	20000858 	.word	0x20000858

0800a8ac <_lseek_r>:
 800a8ac:	b538      	push	{r3, r4, r5, lr}
 800a8ae:	4d07      	ldr	r5, [pc, #28]	@ (800a8cc <_lseek_r+0x20>)
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	4608      	mov	r0, r1
 800a8b4:	4611      	mov	r1, r2
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	602a      	str	r2, [r5, #0]
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	f7f8 f9e1 	bl	8002c82 <_lseek>
 800a8c0:	1c43      	adds	r3, r0, #1
 800a8c2:	d102      	bne.n	800a8ca <_lseek_r+0x1e>
 800a8c4:	682b      	ldr	r3, [r5, #0]
 800a8c6:	b103      	cbz	r3, 800a8ca <_lseek_r+0x1e>
 800a8c8:	6023      	str	r3, [r4, #0]
 800a8ca:	bd38      	pop	{r3, r4, r5, pc}
 800a8cc:	20000858 	.word	0x20000858

0800a8d0 <_read_r>:
 800a8d0:	b538      	push	{r3, r4, r5, lr}
 800a8d2:	4d07      	ldr	r5, [pc, #28]	@ (800a8f0 <_read_r+0x20>)
 800a8d4:	4604      	mov	r4, r0
 800a8d6:	4608      	mov	r0, r1
 800a8d8:	4611      	mov	r1, r2
 800a8da:	2200      	movs	r2, #0
 800a8dc:	602a      	str	r2, [r5, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	f7f8 f98b 	bl	8002bfa <_read>
 800a8e4:	1c43      	adds	r3, r0, #1
 800a8e6:	d102      	bne.n	800a8ee <_read_r+0x1e>
 800a8e8:	682b      	ldr	r3, [r5, #0]
 800a8ea:	b103      	cbz	r3, 800a8ee <_read_r+0x1e>
 800a8ec:	6023      	str	r3, [r4, #0]
 800a8ee:	bd38      	pop	{r3, r4, r5, pc}
 800a8f0:	20000858 	.word	0x20000858

0800a8f4 <_write_r>:
 800a8f4:	b538      	push	{r3, r4, r5, lr}
 800a8f6:	4d07      	ldr	r5, [pc, #28]	@ (800a914 <_write_r+0x20>)
 800a8f8:	4604      	mov	r4, r0
 800a8fa:	4608      	mov	r0, r1
 800a8fc:	4611      	mov	r1, r2
 800a8fe:	2200      	movs	r2, #0
 800a900:	602a      	str	r2, [r5, #0]
 800a902:	461a      	mov	r2, r3
 800a904:	f7f6 fbbb 	bl	800107e <_write>
 800a908:	1c43      	adds	r3, r0, #1
 800a90a:	d102      	bne.n	800a912 <_write_r+0x1e>
 800a90c:	682b      	ldr	r3, [r5, #0]
 800a90e:	b103      	cbz	r3, 800a912 <_write_r+0x1e>
 800a910:	6023      	str	r3, [r4, #0]
 800a912:	bd38      	pop	{r3, r4, r5, pc}
 800a914:	20000858 	.word	0x20000858

0800a918 <__errno>:
 800a918:	4b01      	ldr	r3, [pc, #4]	@ (800a920 <__errno+0x8>)
 800a91a:	6818      	ldr	r0, [r3, #0]
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop
 800a920:	20000184 	.word	0x20000184

0800a924 <__libc_init_array>:
 800a924:	b570      	push	{r4, r5, r6, lr}
 800a926:	4d0d      	ldr	r5, [pc, #52]	@ (800a95c <__libc_init_array+0x38>)
 800a928:	4c0d      	ldr	r4, [pc, #52]	@ (800a960 <__libc_init_array+0x3c>)
 800a92a:	1b64      	subs	r4, r4, r5
 800a92c:	10a4      	asrs	r4, r4, #2
 800a92e:	2600      	movs	r6, #0
 800a930:	42a6      	cmp	r6, r4
 800a932:	d109      	bne.n	800a948 <__libc_init_array+0x24>
 800a934:	4d0b      	ldr	r5, [pc, #44]	@ (800a964 <__libc_init_array+0x40>)
 800a936:	4c0c      	ldr	r4, [pc, #48]	@ (800a968 <__libc_init_array+0x44>)
 800a938:	f003 f9aa 	bl	800dc90 <_init>
 800a93c:	1b64      	subs	r4, r4, r5
 800a93e:	10a4      	asrs	r4, r4, #2
 800a940:	2600      	movs	r6, #0
 800a942:	42a6      	cmp	r6, r4
 800a944:	d105      	bne.n	800a952 <__libc_init_array+0x2e>
 800a946:	bd70      	pop	{r4, r5, r6, pc}
 800a948:	f855 3b04 	ldr.w	r3, [r5], #4
 800a94c:	4798      	blx	r3
 800a94e:	3601      	adds	r6, #1
 800a950:	e7ee      	b.n	800a930 <__libc_init_array+0xc>
 800a952:	f855 3b04 	ldr.w	r3, [r5], #4
 800a956:	4798      	blx	r3
 800a958:	3601      	adds	r6, #1
 800a95a:	e7f2      	b.n	800a942 <__libc_init_array+0x1e>
 800a95c:	0800e840 	.word	0x0800e840
 800a960:	0800e840 	.word	0x0800e840
 800a964:	0800e840 	.word	0x0800e840
 800a968:	0800e844 	.word	0x0800e844

0800a96c <__retarget_lock_init_recursive>:
 800a96c:	4770      	bx	lr

0800a96e <__retarget_lock_acquire_recursive>:
 800a96e:	4770      	bx	lr

0800a970 <__retarget_lock_release_recursive>:
 800a970:	4770      	bx	lr

0800a972 <memcpy>:
 800a972:	440a      	add	r2, r1
 800a974:	4291      	cmp	r1, r2
 800a976:	f100 33ff 	add.w	r3, r0, #4294967295
 800a97a:	d100      	bne.n	800a97e <memcpy+0xc>
 800a97c:	4770      	bx	lr
 800a97e:	b510      	push	{r4, lr}
 800a980:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a984:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a988:	4291      	cmp	r1, r2
 800a98a:	d1f9      	bne.n	800a980 <memcpy+0xe>
 800a98c:	bd10      	pop	{r4, pc}
	...

0800a990 <nan>:
 800a990:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a998 <nan+0x8>
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	00000000 	.word	0x00000000
 800a99c:	7ff80000 	.word	0x7ff80000

0800a9a0 <quorem>:
 800a9a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a4:	6903      	ldr	r3, [r0, #16]
 800a9a6:	690c      	ldr	r4, [r1, #16]
 800a9a8:	42a3      	cmp	r3, r4
 800a9aa:	4607      	mov	r7, r0
 800a9ac:	db7e      	blt.n	800aaac <quorem+0x10c>
 800a9ae:	3c01      	subs	r4, #1
 800a9b0:	f101 0814 	add.w	r8, r1, #20
 800a9b4:	00a3      	lsls	r3, r4, #2
 800a9b6:	f100 0514 	add.w	r5, r0, #20
 800a9ba:	9300      	str	r3, [sp, #0]
 800a9bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9c0:	9301      	str	r3, [sp, #4]
 800a9c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a9c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a9d2:	fbb2 f6f3 	udiv	r6, r2, r3
 800a9d6:	d32e      	bcc.n	800aa36 <quorem+0x96>
 800a9d8:	f04f 0a00 	mov.w	sl, #0
 800a9dc:	46c4      	mov	ip, r8
 800a9de:	46ae      	mov	lr, r5
 800a9e0:	46d3      	mov	fp, sl
 800a9e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a9e6:	b298      	uxth	r0, r3
 800a9e8:	fb06 a000 	mla	r0, r6, r0, sl
 800a9ec:	0c02      	lsrs	r2, r0, #16
 800a9ee:	0c1b      	lsrs	r3, r3, #16
 800a9f0:	fb06 2303 	mla	r3, r6, r3, r2
 800a9f4:	f8de 2000 	ldr.w	r2, [lr]
 800a9f8:	b280      	uxth	r0, r0
 800a9fa:	b292      	uxth	r2, r2
 800a9fc:	1a12      	subs	r2, r2, r0
 800a9fe:	445a      	add	r2, fp
 800aa00:	f8de 0000 	ldr.w	r0, [lr]
 800aa04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aa0e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aa12:	b292      	uxth	r2, r2
 800aa14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aa18:	45e1      	cmp	r9, ip
 800aa1a:	f84e 2b04 	str.w	r2, [lr], #4
 800aa1e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aa22:	d2de      	bcs.n	800a9e2 <quorem+0x42>
 800aa24:	9b00      	ldr	r3, [sp, #0]
 800aa26:	58eb      	ldr	r3, [r5, r3]
 800aa28:	b92b      	cbnz	r3, 800aa36 <quorem+0x96>
 800aa2a:	9b01      	ldr	r3, [sp, #4]
 800aa2c:	3b04      	subs	r3, #4
 800aa2e:	429d      	cmp	r5, r3
 800aa30:	461a      	mov	r2, r3
 800aa32:	d32f      	bcc.n	800aa94 <quorem+0xf4>
 800aa34:	613c      	str	r4, [r7, #16]
 800aa36:	4638      	mov	r0, r7
 800aa38:	f001 fd12 	bl	800c460 <__mcmp>
 800aa3c:	2800      	cmp	r0, #0
 800aa3e:	db25      	blt.n	800aa8c <quorem+0xec>
 800aa40:	4629      	mov	r1, r5
 800aa42:	2000      	movs	r0, #0
 800aa44:	f858 2b04 	ldr.w	r2, [r8], #4
 800aa48:	f8d1 c000 	ldr.w	ip, [r1]
 800aa4c:	fa1f fe82 	uxth.w	lr, r2
 800aa50:	fa1f f38c 	uxth.w	r3, ip
 800aa54:	eba3 030e 	sub.w	r3, r3, lr
 800aa58:	4403      	add	r3, r0
 800aa5a:	0c12      	lsrs	r2, r2, #16
 800aa5c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aa60:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa6a:	45c1      	cmp	r9, r8
 800aa6c:	f841 3b04 	str.w	r3, [r1], #4
 800aa70:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aa74:	d2e6      	bcs.n	800aa44 <quorem+0xa4>
 800aa76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa7e:	b922      	cbnz	r2, 800aa8a <quorem+0xea>
 800aa80:	3b04      	subs	r3, #4
 800aa82:	429d      	cmp	r5, r3
 800aa84:	461a      	mov	r2, r3
 800aa86:	d30b      	bcc.n	800aaa0 <quorem+0x100>
 800aa88:	613c      	str	r4, [r7, #16]
 800aa8a:	3601      	adds	r6, #1
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	b003      	add	sp, #12
 800aa90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa94:	6812      	ldr	r2, [r2, #0]
 800aa96:	3b04      	subs	r3, #4
 800aa98:	2a00      	cmp	r2, #0
 800aa9a:	d1cb      	bne.n	800aa34 <quorem+0x94>
 800aa9c:	3c01      	subs	r4, #1
 800aa9e:	e7c6      	b.n	800aa2e <quorem+0x8e>
 800aaa0:	6812      	ldr	r2, [r2, #0]
 800aaa2:	3b04      	subs	r3, #4
 800aaa4:	2a00      	cmp	r2, #0
 800aaa6:	d1ef      	bne.n	800aa88 <quorem+0xe8>
 800aaa8:	3c01      	subs	r4, #1
 800aaaa:	e7ea      	b.n	800aa82 <quorem+0xe2>
 800aaac:	2000      	movs	r0, #0
 800aaae:	e7ee      	b.n	800aa8e <quorem+0xee>

0800aab0 <_dtoa_r>:
 800aab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab4:	69c7      	ldr	r7, [r0, #28]
 800aab6:	b097      	sub	sp, #92	@ 0x5c
 800aab8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800aabc:	ec55 4b10 	vmov	r4, r5, d0
 800aac0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800aac2:	9107      	str	r1, [sp, #28]
 800aac4:	4681      	mov	r9, r0
 800aac6:	920c      	str	r2, [sp, #48]	@ 0x30
 800aac8:	9311      	str	r3, [sp, #68]	@ 0x44
 800aaca:	b97f      	cbnz	r7, 800aaec <_dtoa_r+0x3c>
 800aacc:	2010      	movs	r0, #16
 800aace:	f001 f943 	bl	800bd58 <malloc>
 800aad2:	4602      	mov	r2, r0
 800aad4:	f8c9 001c 	str.w	r0, [r9, #28]
 800aad8:	b920      	cbnz	r0, 800aae4 <_dtoa_r+0x34>
 800aada:	4ba9      	ldr	r3, [pc, #676]	@ (800ad80 <_dtoa_r+0x2d0>)
 800aadc:	21ef      	movs	r1, #239	@ 0xef
 800aade:	48a9      	ldr	r0, [pc, #676]	@ (800ad84 <_dtoa_r+0x2d4>)
 800aae0:	f002 f93a 	bl	800cd58 <__assert_func>
 800aae4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aae8:	6007      	str	r7, [r0, #0]
 800aaea:	60c7      	str	r7, [r0, #12]
 800aaec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aaf0:	6819      	ldr	r1, [r3, #0]
 800aaf2:	b159      	cbz	r1, 800ab0c <_dtoa_r+0x5c>
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	604a      	str	r2, [r1, #4]
 800aaf8:	2301      	movs	r3, #1
 800aafa:	4093      	lsls	r3, r2
 800aafc:	608b      	str	r3, [r1, #8]
 800aafe:	4648      	mov	r0, r9
 800ab00:	f001 fa32 	bl	800bf68 <_Bfree>
 800ab04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	1e2b      	subs	r3, r5, #0
 800ab0e:	bfb9      	ittee	lt
 800ab10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ab14:	9305      	strlt	r3, [sp, #20]
 800ab16:	2300      	movge	r3, #0
 800ab18:	6033      	strge	r3, [r6, #0]
 800ab1a:	9f05      	ldr	r7, [sp, #20]
 800ab1c:	4b9a      	ldr	r3, [pc, #616]	@ (800ad88 <_dtoa_r+0x2d8>)
 800ab1e:	bfbc      	itt	lt
 800ab20:	2201      	movlt	r2, #1
 800ab22:	6032      	strlt	r2, [r6, #0]
 800ab24:	43bb      	bics	r3, r7
 800ab26:	d112      	bne.n	800ab4e <_dtoa_r+0x9e>
 800ab28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ab2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ab2e:	6013      	str	r3, [r2, #0]
 800ab30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab34:	4323      	orrs	r3, r4
 800ab36:	f000 855a 	beq.w	800b5ee <_dtoa_r+0xb3e>
 800ab3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ad9c <_dtoa_r+0x2ec>
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f000 855c 	beq.w	800b5fe <_dtoa_r+0xb4e>
 800ab46:	f10a 0303 	add.w	r3, sl, #3
 800ab4a:	f000 bd56 	b.w	800b5fa <_dtoa_r+0xb4a>
 800ab4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ab52:	2200      	movs	r2, #0
 800ab54:	ec51 0b17 	vmov	r0, r1, d7
 800ab58:	2300      	movs	r3, #0
 800ab5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ab5e:	f7f5 ffbb 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab62:	4680      	mov	r8, r0
 800ab64:	b158      	cbz	r0, 800ab7e <_dtoa_r+0xce>
 800ab66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ab68:	2301      	movs	r3, #1
 800ab6a:	6013      	str	r3, [r2, #0]
 800ab6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab6e:	b113      	cbz	r3, 800ab76 <_dtoa_r+0xc6>
 800ab70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ab72:	4b86      	ldr	r3, [pc, #536]	@ (800ad8c <_dtoa_r+0x2dc>)
 800ab74:	6013      	str	r3, [r2, #0]
 800ab76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ada0 <_dtoa_r+0x2f0>
 800ab7a:	f000 bd40 	b.w	800b5fe <_dtoa_r+0xb4e>
 800ab7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ab82:	aa14      	add	r2, sp, #80	@ 0x50
 800ab84:	a915      	add	r1, sp, #84	@ 0x54
 800ab86:	4648      	mov	r0, r9
 800ab88:	f001 fd8a 	bl	800c6a0 <__d2b>
 800ab8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ab90:	9002      	str	r0, [sp, #8]
 800ab92:	2e00      	cmp	r6, #0
 800ab94:	d078      	beq.n	800ac88 <_dtoa_r+0x1d8>
 800ab96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ab9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aba0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aba4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aba8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800abac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800abb0:	4619      	mov	r1, r3
 800abb2:	2200      	movs	r2, #0
 800abb4:	4b76      	ldr	r3, [pc, #472]	@ (800ad90 <_dtoa_r+0x2e0>)
 800abb6:	f7f5 fb6f 	bl	8000298 <__aeabi_dsub>
 800abba:	a36b      	add	r3, pc, #428	@ (adr r3, 800ad68 <_dtoa_r+0x2b8>)
 800abbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc0:	f7f5 fd22 	bl	8000608 <__aeabi_dmul>
 800abc4:	a36a      	add	r3, pc, #424	@ (adr r3, 800ad70 <_dtoa_r+0x2c0>)
 800abc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abca:	f7f5 fb67 	bl	800029c <__adddf3>
 800abce:	4604      	mov	r4, r0
 800abd0:	4630      	mov	r0, r6
 800abd2:	460d      	mov	r5, r1
 800abd4:	f7f5 fcae 	bl	8000534 <__aeabi_i2d>
 800abd8:	a367      	add	r3, pc, #412	@ (adr r3, 800ad78 <_dtoa_r+0x2c8>)
 800abda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abde:	f7f5 fd13 	bl	8000608 <__aeabi_dmul>
 800abe2:	4602      	mov	r2, r0
 800abe4:	460b      	mov	r3, r1
 800abe6:	4620      	mov	r0, r4
 800abe8:	4629      	mov	r1, r5
 800abea:	f7f5 fb57 	bl	800029c <__adddf3>
 800abee:	4604      	mov	r4, r0
 800abf0:	460d      	mov	r5, r1
 800abf2:	f7f5 ffb9 	bl	8000b68 <__aeabi_d2iz>
 800abf6:	2200      	movs	r2, #0
 800abf8:	4607      	mov	r7, r0
 800abfa:	2300      	movs	r3, #0
 800abfc:	4620      	mov	r0, r4
 800abfe:	4629      	mov	r1, r5
 800ac00:	f7f5 ff74 	bl	8000aec <__aeabi_dcmplt>
 800ac04:	b140      	cbz	r0, 800ac18 <_dtoa_r+0x168>
 800ac06:	4638      	mov	r0, r7
 800ac08:	f7f5 fc94 	bl	8000534 <__aeabi_i2d>
 800ac0c:	4622      	mov	r2, r4
 800ac0e:	462b      	mov	r3, r5
 800ac10:	f7f5 ff62 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac14:	b900      	cbnz	r0, 800ac18 <_dtoa_r+0x168>
 800ac16:	3f01      	subs	r7, #1
 800ac18:	2f16      	cmp	r7, #22
 800ac1a:	d852      	bhi.n	800acc2 <_dtoa_r+0x212>
 800ac1c:	4b5d      	ldr	r3, [pc, #372]	@ (800ad94 <_dtoa_r+0x2e4>)
 800ac1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac2a:	f7f5 ff5f 	bl	8000aec <__aeabi_dcmplt>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d049      	beq.n	800acc6 <_dtoa_r+0x216>
 800ac32:	3f01      	subs	r7, #1
 800ac34:	2300      	movs	r3, #0
 800ac36:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ac3a:	1b9b      	subs	r3, r3, r6
 800ac3c:	1e5a      	subs	r2, r3, #1
 800ac3e:	bf45      	ittet	mi
 800ac40:	f1c3 0301 	rsbmi	r3, r3, #1
 800ac44:	9300      	strmi	r3, [sp, #0]
 800ac46:	2300      	movpl	r3, #0
 800ac48:	2300      	movmi	r3, #0
 800ac4a:	9206      	str	r2, [sp, #24]
 800ac4c:	bf54      	ite	pl
 800ac4e:	9300      	strpl	r3, [sp, #0]
 800ac50:	9306      	strmi	r3, [sp, #24]
 800ac52:	2f00      	cmp	r7, #0
 800ac54:	db39      	blt.n	800acca <_dtoa_r+0x21a>
 800ac56:	9b06      	ldr	r3, [sp, #24]
 800ac58:	970d      	str	r7, [sp, #52]	@ 0x34
 800ac5a:	443b      	add	r3, r7
 800ac5c:	9306      	str	r3, [sp, #24]
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9308      	str	r3, [sp, #32]
 800ac62:	9b07      	ldr	r3, [sp, #28]
 800ac64:	2b09      	cmp	r3, #9
 800ac66:	d863      	bhi.n	800ad30 <_dtoa_r+0x280>
 800ac68:	2b05      	cmp	r3, #5
 800ac6a:	bfc4      	itt	gt
 800ac6c:	3b04      	subgt	r3, #4
 800ac6e:	9307      	strgt	r3, [sp, #28]
 800ac70:	9b07      	ldr	r3, [sp, #28]
 800ac72:	f1a3 0302 	sub.w	r3, r3, #2
 800ac76:	bfcc      	ite	gt
 800ac78:	2400      	movgt	r4, #0
 800ac7a:	2401      	movle	r4, #1
 800ac7c:	2b03      	cmp	r3, #3
 800ac7e:	d863      	bhi.n	800ad48 <_dtoa_r+0x298>
 800ac80:	e8df f003 	tbb	[pc, r3]
 800ac84:	2b375452 	.word	0x2b375452
 800ac88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ac8c:	441e      	add	r6, r3
 800ac8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ac92:	2b20      	cmp	r3, #32
 800ac94:	bfc1      	itttt	gt
 800ac96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ac9a:	409f      	lslgt	r7, r3
 800ac9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800aca0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800aca4:	bfd6      	itet	le
 800aca6:	f1c3 0320 	rsble	r3, r3, #32
 800acaa:	ea47 0003 	orrgt.w	r0, r7, r3
 800acae:	fa04 f003 	lslle.w	r0, r4, r3
 800acb2:	f7f5 fc2f 	bl	8000514 <__aeabi_ui2d>
 800acb6:	2201      	movs	r2, #1
 800acb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800acbc:	3e01      	subs	r6, #1
 800acbe:	9212      	str	r2, [sp, #72]	@ 0x48
 800acc0:	e776      	b.n	800abb0 <_dtoa_r+0x100>
 800acc2:	2301      	movs	r3, #1
 800acc4:	e7b7      	b.n	800ac36 <_dtoa_r+0x186>
 800acc6:	9010      	str	r0, [sp, #64]	@ 0x40
 800acc8:	e7b6      	b.n	800ac38 <_dtoa_r+0x188>
 800acca:	9b00      	ldr	r3, [sp, #0]
 800accc:	1bdb      	subs	r3, r3, r7
 800acce:	9300      	str	r3, [sp, #0]
 800acd0:	427b      	negs	r3, r7
 800acd2:	9308      	str	r3, [sp, #32]
 800acd4:	2300      	movs	r3, #0
 800acd6:	930d      	str	r3, [sp, #52]	@ 0x34
 800acd8:	e7c3      	b.n	800ac62 <_dtoa_r+0x1b2>
 800acda:	2301      	movs	r3, #1
 800acdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800acde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ace0:	eb07 0b03 	add.w	fp, r7, r3
 800ace4:	f10b 0301 	add.w	r3, fp, #1
 800ace8:	2b01      	cmp	r3, #1
 800acea:	9303      	str	r3, [sp, #12]
 800acec:	bfb8      	it	lt
 800acee:	2301      	movlt	r3, #1
 800acf0:	e006      	b.n	800ad00 <_dtoa_r+0x250>
 800acf2:	2301      	movs	r3, #1
 800acf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	dd28      	ble.n	800ad4e <_dtoa_r+0x29e>
 800acfc:	469b      	mov	fp, r3
 800acfe:	9303      	str	r3, [sp, #12]
 800ad00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ad04:	2100      	movs	r1, #0
 800ad06:	2204      	movs	r2, #4
 800ad08:	f102 0514 	add.w	r5, r2, #20
 800ad0c:	429d      	cmp	r5, r3
 800ad0e:	d926      	bls.n	800ad5e <_dtoa_r+0x2ae>
 800ad10:	6041      	str	r1, [r0, #4]
 800ad12:	4648      	mov	r0, r9
 800ad14:	f001 f8e8 	bl	800bee8 <_Balloc>
 800ad18:	4682      	mov	sl, r0
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d142      	bne.n	800ada4 <_dtoa_r+0x2f4>
 800ad1e:	4b1e      	ldr	r3, [pc, #120]	@ (800ad98 <_dtoa_r+0x2e8>)
 800ad20:	4602      	mov	r2, r0
 800ad22:	f240 11af 	movw	r1, #431	@ 0x1af
 800ad26:	e6da      	b.n	800aade <_dtoa_r+0x2e>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	e7e3      	b.n	800acf4 <_dtoa_r+0x244>
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	e7d5      	b.n	800acdc <_dtoa_r+0x22c>
 800ad30:	2401      	movs	r4, #1
 800ad32:	2300      	movs	r3, #0
 800ad34:	9307      	str	r3, [sp, #28]
 800ad36:	9409      	str	r4, [sp, #36]	@ 0x24
 800ad38:	f04f 3bff 	mov.w	fp, #4294967295
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ad42:	2312      	movs	r3, #18
 800ad44:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad46:	e7db      	b.n	800ad00 <_dtoa_r+0x250>
 800ad48:	2301      	movs	r3, #1
 800ad4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad4c:	e7f4      	b.n	800ad38 <_dtoa_r+0x288>
 800ad4e:	f04f 0b01 	mov.w	fp, #1
 800ad52:	f8cd b00c 	str.w	fp, [sp, #12]
 800ad56:	465b      	mov	r3, fp
 800ad58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ad5c:	e7d0      	b.n	800ad00 <_dtoa_r+0x250>
 800ad5e:	3101      	adds	r1, #1
 800ad60:	0052      	lsls	r2, r2, #1
 800ad62:	e7d1      	b.n	800ad08 <_dtoa_r+0x258>
 800ad64:	f3af 8000 	nop.w
 800ad68:	636f4361 	.word	0x636f4361
 800ad6c:	3fd287a7 	.word	0x3fd287a7
 800ad70:	8b60c8b3 	.word	0x8b60c8b3
 800ad74:	3fc68a28 	.word	0x3fc68a28
 800ad78:	509f79fb 	.word	0x509f79fb
 800ad7c:	3fd34413 	.word	0x3fd34413
 800ad80:	0800e053 	.word	0x0800e053
 800ad84:	0800e06a 	.word	0x0800e06a
 800ad88:	7ff00000 	.word	0x7ff00000
 800ad8c:	0800e01b 	.word	0x0800e01b
 800ad90:	3ff80000 	.word	0x3ff80000
 800ad94:	0800e368 	.word	0x0800e368
 800ad98:	0800e0c2 	.word	0x0800e0c2
 800ad9c:	0800e04f 	.word	0x0800e04f
 800ada0:	0800e01a 	.word	0x0800e01a
 800ada4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ada8:	6018      	str	r0, [r3, #0]
 800adaa:	9b03      	ldr	r3, [sp, #12]
 800adac:	2b0e      	cmp	r3, #14
 800adae:	f200 80a1 	bhi.w	800aef4 <_dtoa_r+0x444>
 800adb2:	2c00      	cmp	r4, #0
 800adb4:	f000 809e 	beq.w	800aef4 <_dtoa_r+0x444>
 800adb8:	2f00      	cmp	r7, #0
 800adba:	dd33      	ble.n	800ae24 <_dtoa_r+0x374>
 800adbc:	4b9c      	ldr	r3, [pc, #624]	@ (800b030 <_dtoa_r+0x580>)
 800adbe:	f007 020f 	and.w	r2, r7, #15
 800adc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adc6:	ed93 7b00 	vldr	d7, [r3]
 800adca:	05f8      	lsls	r0, r7, #23
 800adcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800add0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800add4:	d516      	bpl.n	800ae04 <_dtoa_r+0x354>
 800add6:	4b97      	ldr	r3, [pc, #604]	@ (800b034 <_dtoa_r+0x584>)
 800add8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800addc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ade0:	f7f5 fd3c 	bl	800085c <__aeabi_ddiv>
 800ade4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ade8:	f004 040f 	and.w	r4, r4, #15
 800adec:	2603      	movs	r6, #3
 800adee:	4d91      	ldr	r5, [pc, #580]	@ (800b034 <_dtoa_r+0x584>)
 800adf0:	b954      	cbnz	r4, 800ae08 <_dtoa_r+0x358>
 800adf2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800adf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adfa:	f7f5 fd2f 	bl	800085c <__aeabi_ddiv>
 800adfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae02:	e028      	b.n	800ae56 <_dtoa_r+0x3a6>
 800ae04:	2602      	movs	r6, #2
 800ae06:	e7f2      	b.n	800adee <_dtoa_r+0x33e>
 800ae08:	07e1      	lsls	r1, r4, #31
 800ae0a:	d508      	bpl.n	800ae1e <_dtoa_r+0x36e>
 800ae0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae14:	f7f5 fbf8 	bl	8000608 <__aeabi_dmul>
 800ae18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae1c:	3601      	adds	r6, #1
 800ae1e:	1064      	asrs	r4, r4, #1
 800ae20:	3508      	adds	r5, #8
 800ae22:	e7e5      	b.n	800adf0 <_dtoa_r+0x340>
 800ae24:	f000 80af 	beq.w	800af86 <_dtoa_r+0x4d6>
 800ae28:	427c      	negs	r4, r7
 800ae2a:	4b81      	ldr	r3, [pc, #516]	@ (800b030 <_dtoa_r+0x580>)
 800ae2c:	4d81      	ldr	r5, [pc, #516]	@ (800b034 <_dtoa_r+0x584>)
 800ae2e:	f004 020f 	and.w	r2, r4, #15
 800ae32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae3e:	f7f5 fbe3 	bl	8000608 <__aeabi_dmul>
 800ae42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae46:	1124      	asrs	r4, r4, #4
 800ae48:	2300      	movs	r3, #0
 800ae4a:	2602      	movs	r6, #2
 800ae4c:	2c00      	cmp	r4, #0
 800ae4e:	f040 808f 	bne.w	800af70 <_dtoa_r+0x4c0>
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d1d3      	bne.n	800adfe <_dtoa_r+0x34e>
 800ae56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	f000 8094 	beq.w	800af8a <_dtoa_r+0x4da>
 800ae62:	4b75      	ldr	r3, [pc, #468]	@ (800b038 <_dtoa_r+0x588>)
 800ae64:	2200      	movs	r2, #0
 800ae66:	4620      	mov	r0, r4
 800ae68:	4629      	mov	r1, r5
 800ae6a:	f7f5 fe3f 	bl	8000aec <__aeabi_dcmplt>
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	f000 808b 	beq.w	800af8a <_dtoa_r+0x4da>
 800ae74:	9b03      	ldr	r3, [sp, #12]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f000 8087 	beq.w	800af8a <_dtoa_r+0x4da>
 800ae7c:	f1bb 0f00 	cmp.w	fp, #0
 800ae80:	dd34      	ble.n	800aeec <_dtoa_r+0x43c>
 800ae82:	4620      	mov	r0, r4
 800ae84:	4b6d      	ldr	r3, [pc, #436]	@ (800b03c <_dtoa_r+0x58c>)
 800ae86:	2200      	movs	r2, #0
 800ae88:	4629      	mov	r1, r5
 800ae8a:	f7f5 fbbd 	bl	8000608 <__aeabi_dmul>
 800ae8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae92:	f107 38ff 	add.w	r8, r7, #4294967295
 800ae96:	3601      	adds	r6, #1
 800ae98:	465c      	mov	r4, fp
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	f7f5 fb4a 	bl	8000534 <__aeabi_i2d>
 800aea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aea4:	f7f5 fbb0 	bl	8000608 <__aeabi_dmul>
 800aea8:	4b65      	ldr	r3, [pc, #404]	@ (800b040 <_dtoa_r+0x590>)
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f7f5 f9f6 	bl	800029c <__adddf3>
 800aeb0:	4605      	mov	r5, r0
 800aeb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aeb6:	2c00      	cmp	r4, #0
 800aeb8:	d16a      	bne.n	800af90 <_dtoa_r+0x4e0>
 800aeba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aebe:	4b61      	ldr	r3, [pc, #388]	@ (800b044 <_dtoa_r+0x594>)
 800aec0:	2200      	movs	r2, #0
 800aec2:	f7f5 f9e9 	bl	8000298 <__aeabi_dsub>
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aece:	462a      	mov	r2, r5
 800aed0:	4633      	mov	r3, r6
 800aed2:	f7f5 fe29 	bl	8000b28 <__aeabi_dcmpgt>
 800aed6:	2800      	cmp	r0, #0
 800aed8:	f040 8298 	bne.w	800b40c <_dtoa_r+0x95c>
 800aedc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aee0:	462a      	mov	r2, r5
 800aee2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aee6:	f7f5 fe01 	bl	8000aec <__aeabi_dcmplt>
 800aeea:	bb38      	cbnz	r0, 800af3c <_dtoa_r+0x48c>
 800aeec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800aef0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aef4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f2c0 8157 	blt.w	800b1aa <_dtoa_r+0x6fa>
 800aefc:	2f0e      	cmp	r7, #14
 800aefe:	f300 8154 	bgt.w	800b1aa <_dtoa_r+0x6fa>
 800af02:	4b4b      	ldr	r3, [pc, #300]	@ (800b030 <_dtoa_r+0x580>)
 800af04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af08:	ed93 7b00 	vldr	d7, [r3]
 800af0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af0e:	2b00      	cmp	r3, #0
 800af10:	ed8d 7b00 	vstr	d7, [sp]
 800af14:	f280 80e5 	bge.w	800b0e2 <_dtoa_r+0x632>
 800af18:	9b03      	ldr	r3, [sp, #12]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f300 80e1 	bgt.w	800b0e2 <_dtoa_r+0x632>
 800af20:	d10c      	bne.n	800af3c <_dtoa_r+0x48c>
 800af22:	4b48      	ldr	r3, [pc, #288]	@ (800b044 <_dtoa_r+0x594>)
 800af24:	2200      	movs	r2, #0
 800af26:	ec51 0b17 	vmov	r0, r1, d7
 800af2a:	f7f5 fb6d 	bl	8000608 <__aeabi_dmul>
 800af2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af32:	f7f5 fdef 	bl	8000b14 <__aeabi_dcmpge>
 800af36:	2800      	cmp	r0, #0
 800af38:	f000 8266 	beq.w	800b408 <_dtoa_r+0x958>
 800af3c:	2400      	movs	r4, #0
 800af3e:	4625      	mov	r5, r4
 800af40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af42:	4656      	mov	r6, sl
 800af44:	ea6f 0803 	mvn.w	r8, r3
 800af48:	2700      	movs	r7, #0
 800af4a:	4621      	mov	r1, r4
 800af4c:	4648      	mov	r0, r9
 800af4e:	f001 f80b 	bl	800bf68 <_Bfree>
 800af52:	2d00      	cmp	r5, #0
 800af54:	f000 80bd 	beq.w	800b0d2 <_dtoa_r+0x622>
 800af58:	b12f      	cbz	r7, 800af66 <_dtoa_r+0x4b6>
 800af5a:	42af      	cmp	r7, r5
 800af5c:	d003      	beq.n	800af66 <_dtoa_r+0x4b6>
 800af5e:	4639      	mov	r1, r7
 800af60:	4648      	mov	r0, r9
 800af62:	f001 f801 	bl	800bf68 <_Bfree>
 800af66:	4629      	mov	r1, r5
 800af68:	4648      	mov	r0, r9
 800af6a:	f000 fffd 	bl	800bf68 <_Bfree>
 800af6e:	e0b0      	b.n	800b0d2 <_dtoa_r+0x622>
 800af70:	07e2      	lsls	r2, r4, #31
 800af72:	d505      	bpl.n	800af80 <_dtoa_r+0x4d0>
 800af74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af78:	f7f5 fb46 	bl	8000608 <__aeabi_dmul>
 800af7c:	3601      	adds	r6, #1
 800af7e:	2301      	movs	r3, #1
 800af80:	1064      	asrs	r4, r4, #1
 800af82:	3508      	adds	r5, #8
 800af84:	e762      	b.n	800ae4c <_dtoa_r+0x39c>
 800af86:	2602      	movs	r6, #2
 800af88:	e765      	b.n	800ae56 <_dtoa_r+0x3a6>
 800af8a:	9c03      	ldr	r4, [sp, #12]
 800af8c:	46b8      	mov	r8, r7
 800af8e:	e784      	b.n	800ae9a <_dtoa_r+0x3ea>
 800af90:	4b27      	ldr	r3, [pc, #156]	@ (800b030 <_dtoa_r+0x580>)
 800af92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800af98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af9c:	4454      	add	r4, sl
 800af9e:	2900      	cmp	r1, #0
 800afa0:	d054      	beq.n	800b04c <_dtoa_r+0x59c>
 800afa2:	4929      	ldr	r1, [pc, #164]	@ (800b048 <_dtoa_r+0x598>)
 800afa4:	2000      	movs	r0, #0
 800afa6:	f7f5 fc59 	bl	800085c <__aeabi_ddiv>
 800afaa:	4633      	mov	r3, r6
 800afac:	462a      	mov	r2, r5
 800afae:	f7f5 f973 	bl	8000298 <__aeabi_dsub>
 800afb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800afb6:	4656      	mov	r6, sl
 800afb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afbc:	f7f5 fdd4 	bl	8000b68 <__aeabi_d2iz>
 800afc0:	4605      	mov	r5, r0
 800afc2:	f7f5 fab7 	bl	8000534 <__aeabi_i2d>
 800afc6:	4602      	mov	r2, r0
 800afc8:	460b      	mov	r3, r1
 800afca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afce:	f7f5 f963 	bl	8000298 <__aeabi_dsub>
 800afd2:	3530      	adds	r5, #48	@ 0x30
 800afd4:	4602      	mov	r2, r0
 800afd6:	460b      	mov	r3, r1
 800afd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800afdc:	f806 5b01 	strb.w	r5, [r6], #1
 800afe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800afe4:	f7f5 fd82 	bl	8000aec <__aeabi_dcmplt>
 800afe8:	2800      	cmp	r0, #0
 800afea:	d172      	bne.n	800b0d2 <_dtoa_r+0x622>
 800afec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aff0:	4911      	ldr	r1, [pc, #68]	@ (800b038 <_dtoa_r+0x588>)
 800aff2:	2000      	movs	r0, #0
 800aff4:	f7f5 f950 	bl	8000298 <__aeabi_dsub>
 800aff8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800affc:	f7f5 fd76 	bl	8000aec <__aeabi_dcmplt>
 800b000:	2800      	cmp	r0, #0
 800b002:	f040 80b4 	bne.w	800b16e <_dtoa_r+0x6be>
 800b006:	42a6      	cmp	r6, r4
 800b008:	f43f af70 	beq.w	800aeec <_dtoa_r+0x43c>
 800b00c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b010:	4b0a      	ldr	r3, [pc, #40]	@ (800b03c <_dtoa_r+0x58c>)
 800b012:	2200      	movs	r2, #0
 800b014:	f7f5 faf8 	bl	8000608 <__aeabi_dmul>
 800b018:	4b08      	ldr	r3, [pc, #32]	@ (800b03c <_dtoa_r+0x58c>)
 800b01a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b01e:	2200      	movs	r2, #0
 800b020:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b024:	f7f5 faf0 	bl	8000608 <__aeabi_dmul>
 800b028:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b02c:	e7c4      	b.n	800afb8 <_dtoa_r+0x508>
 800b02e:	bf00      	nop
 800b030:	0800e368 	.word	0x0800e368
 800b034:	0800e340 	.word	0x0800e340
 800b038:	3ff00000 	.word	0x3ff00000
 800b03c:	40240000 	.word	0x40240000
 800b040:	401c0000 	.word	0x401c0000
 800b044:	40140000 	.word	0x40140000
 800b048:	3fe00000 	.word	0x3fe00000
 800b04c:	4631      	mov	r1, r6
 800b04e:	4628      	mov	r0, r5
 800b050:	f7f5 fada 	bl	8000608 <__aeabi_dmul>
 800b054:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b058:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b05a:	4656      	mov	r6, sl
 800b05c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b060:	f7f5 fd82 	bl	8000b68 <__aeabi_d2iz>
 800b064:	4605      	mov	r5, r0
 800b066:	f7f5 fa65 	bl	8000534 <__aeabi_i2d>
 800b06a:	4602      	mov	r2, r0
 800b06c:	460b      	mov	r3, r1
 800b06e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b072:	f7f5 f911 	bl	8000298 <__aeabi_dsub>
 800b076:	3530      	adds	r5, #48	@ 0x30
 800b078:	f806 5b01 	strb.w	r5, [r6], #1
 800b07c:	4602      	mov	r2, r0
 800b07e:	460b      	mov	r3, r1
 800b080:	42a6      	cmp	r6, r4
 800b082:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b086:	f04f 0200 	mov.w	r2, #0
 800b08a:	d124      	bne.n	800b0d6 <_dtoa_r+0x626>
 800b08c:	4baf      	ldr	r3, [pc, #700]	@ (800b34c <_dtoa_r+0x89c>)
 800b08e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b092:	f7f5 f903 	bl	800029c <__adddf3>
 800b096:	4602      	mov	r2, r0
 800b098:	460b      	mov	r3, r1
 800b09a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b09e:	f7f5 fd43 	bl	8000b28 <__aeabi_dcmpgt>
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	d163      	bne.n	800b16e <_dtoa_r+0x6be>
 800b0a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b0aa:	49a8      	ldr	r1, [pc, #672]	@ (800b34c <_dtoa_r+0x89c>)
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	f7f5 f8f3 	bl	8000298 <__aeabi_dsub>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	460b      	mov	r3, r1
 800b0b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0ba:	f7f5 fd17 	bl	8000aec <__aeabi_dcmplt>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	f43f af14 	beq.w	800aeec <_dtoa_r+0x43c>
 800b0c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b0c6:	1e73      	subs	r3, r6, #1
 800b0c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b0ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b0ce:	2b30      	cmp	r3, #48	@ 0x30
 800b0d0:	d0f8      	beq.n	800b0c4 <_dtoa_r+0x614>
 800b0d2:	4647      	mov	r7, r8
 800b0d4:	e03b      	b.n	800b14e <_dtoa_r+0x69e>
 800b0d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b350 <_dtoa_r+0x8a0>)
 800b0d8:	f7f5 fa96 	bl	8000608 <__aeabi_dmul>
 800b0dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0e0:	e7bc      	b.n	800b05c <_dtoa_r+0x5ac>
 800b0e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b0e6:	4656      	mov	r6, sl
 800b0e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0ec:	4620      	mov	r0, r4
 800b0ee:	4629      	mov	r1, r5
 800b0f0:	f7f5 fbb4 	bl	800085c <__aeabi_ddiv>
 800b0f4:	f7f5 fd38 	bl	8000b68 <__aeabi_d2iz>
 800b0f8:	4680      	mov	r8, r0
 800b0fa:	f7f5 fa1b 	bl	8000534 <__aeabi_i2d>
 800b0fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b102:	f7f5 fa81 	bl	8000608 <__aeabi_dmul>
 800b106:	4602      	mov	r2, r0
 800b108:	460b      	mov	r3, r1
 800b10a:	4620      	mov	r0, r4
 800b10c:	4629      	mov	r1, r5
 800b10e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b112:	f7f5 f8c1 	bl	8000298 <__aeabi_dsub>
 800b116:	f806 4b01 	strb.w	r4, [r6], #1
 800b11a:	9d03      	ldr	r5, [sp, #12]
 800b11c:	eba6 040a 	sub.w	r4, r6, sl
 800b120:	42a5      	cmp	r5, r4
 800b122:	4602      	mov	r2, r0
 800b124:	460b      	mov	r3, r1
 800b126:	d133      	bne.n	800b190 <_dtoa_r+0x6e0>
 800b128:	f7f5 f8b8 	bl	800029c <__adddf3>
 800b12c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b130:	4604      	mov	r4, r0
 800b132:	460d      	mov	r5, r1
 800b134:	f7f5 fcf8 	bl	8000b28 <__aeabi_dcmpgt>
 800b138:	b9c0      	cbnz	r0, 800b16c <_dtoa_r+0x6bc>
 800b13a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b13e:	4620      	mov	r0, r4
 800b140:	4629      	mov	r1, r5
 800b142:	f7f5 fcc9 	bl	8000ad8 <__aeabi_dcmpeq>
 800b146:	b110      	cbz	r0, 800b14e <_dtoa_r+0x69e>
 800b148:	f018 0f01 	tst.w	r8, #1
 800b14c:	d10e      	bne.n	800b16c <_dtoa_r+0x6bc>
 800b14e:	9902      	ldr	r1, [sp, #8]
 800b150:	4648      	mov	r0, r9
 800b152:	f000 ff09 	bl	800bf68 <_Bfree>
 800b156:	2300      	movs	r3, #0
 800b158:	7033      	strb	r3, [r6, #0]
 800b15a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b15c:	3701      	adds	r7, #1
 800b15e:	601f      	str	r7, [r3, #0]
 800b160:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b162:	2b00      	cmp	r3, #0
 800b164:	f000 824b 	beq.w	800b5fe <_dtoa_r+0xb4e>
 800b168:	601e      	str	r6, [r3, #0]
 800b16a:	e248      	b.n	800b5fe <_dtoa_r+0xb4e>
 800b16c:	46b8      	mov	r8, r7
 800b16e:	4633      	mov	r3, r6
 800b170:	461e      	mov	r6, r3
 800b172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b176:	2a39      	cmp	r2, #57	@ 0x39
 800b178:	d106      	bne.n	800b188 <_dtoa_r+0x6d8>
 800b17a:	459a      	cmp	sl, r3
 800b17c:	d1f8      	bne.n	800b170 <_dtoa_r+0x6c0>
 800b17e:	2230      	movs	r2, #48	@ 0x30
 800b180:	f108 0801 	add.w	r8, r8, #1
 800b184:	f88a 2000 	strb.w	r2, [sl]
 800b188:	781a      	ldrb	r2, [r3, #0]
 800b18a:	3201      	adds	r2, #1
 800b18c:	701a      	strb	r2, [r3, #0]
 800b18e:	e7a0      	b.n	800b0d2 <_dtoa_r+0x622>
 800b190:	4b6f      	ldr	r3, [pc, #444]	@ (800b350 <_dtoa_r+0x8a0>)
 800b192:	2200      	movs	r2, #0
 800b194:	f7f5 fa38 	bl	8000608 <__aeabi_dmul>
 800b198:	2200      	movs	r2, #0
 800b19a:	2300      	movs	r3, #0
 800b19c:	4604      	mov	r4, r0
 800b19e:	460d      	mov	r5, r1
 800b1a0:	f7f5 fc9a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d09f      	beq.n	800b0e8 <_dtoa_r+0x638>
 800b1a8:	e7d1      	b.n	800b14e <_dtoa_r+0x69e>
 800b1aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1ac:	2a00      	cmp	r2, #0
 800b1ae:	f000 80ea 	beq.w	800b386 <_dtoa_r+0x8d6>
 800b1b2:	9a07      	ldr	r2, [sp, #28]
 800b1b4:	2a01      	cmp	r2, #1
 800b1b6:	f300 80cd 	bgt.w	800b354 <_dtoa_r+0x8a4>
 800b1ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b1bc:	2a00      	cmp	r2, #0
 800b1be:	f000 80c1 	beq.w	800b344 <_dtoa_r+0x894>
 800b1c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b1c6:	9c08      	ldr	r4, [sp, #32]
 800b1c8:	9e00      	ldr	r6, [sp, #0]
 800b1ca:	9a00      	ldr	r2, [sp, #0]
 800b1cc:	441a      	add	r2, r3
 800b1ce:	9200      	str	r2, [sp, #0]
 800b1d0:	9a06      	ldr	r2, [sp, #24]
 800b1d2:	2101      	movs	r1, #1
 800b1d4:	441a      	add	r2, r3
 800b1d6:	4648      	mov	r0, r9
 800b1d8:	9206      	str	r2, [sp, #24]
 800b1da:	f000 ffc3 	bl	800c164 <__i2b>
 800b1de:	4605      	mov	r5, r0
 800b1e0:	b166      	cbz	r6, 800b1fc <_dtoa_r+0x74c>
 800b1e2:	9b06      	ldr	r3, [sp, #24]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	dd09      	ble.n	800b1fc <_dtoa_r+0x74c>
 800b1e8:	42b3      	cmp	r3, r6
 800b1ea:	9a00      	ldr	r2, [sp, #0]
 800b1ec:	bfa8      	it	ge
 800b1ee:	4633      	movge	r3, r6
 800b1f0:	1ad2      	subs	r2, r2, r3
 800b1f2:	9200      	str	r2, [sp, #0]
 800b1f4:	9a06      	ldr	r2, [sp, #24]
 800b1f6:	1af6      	subs	r6, r6, r3
 800b1f8:	1ad3      	subs	r3, r2, r3
 800b1fa:	9306      	str	r3, [sp, #24]
 800b1fc:	9b08      	ldr	r3, [sp, #32]
 800b1fe:	b30b      	cbz	r3, 800b244 <_dtoa_r+0x794>
 800b200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b202:	2b00      	cmp	r3, #0
 800b204:	f000 80c6 	beq.w	800b394 <_dtoa_r+0x8e4>
 800b208:	2c00      	cmp	r4, #0
 800b20a:	f000 80c0 	beq.w	800b38e <_dtoa_r+0x8de>
 800b20e:	4629      	mov	r1, r5
 800b210:	4622      	mov	r2, r4
 800b212:	4648      	mov	r0, r9
 800b214:	f001 f85e 	bl	800c2d4 <__pow5mult>
 800b218:	9a02      	ldr	r2, [sp, #8]
 800b21a:	4601      	mov	r1, r0
 800b21c:	4605      	mov	r5, r0
 800b21e:	4648      	mov	r0, r9
 800b220:	f000 ffb6 	bl	800c190 <__multiply>
 800b224:	9902      	ldr	r1, [sp, #8]
 800b226:	4680      	mov	r8, r0
 800b228:	4648      	mov	r0, r9
 800b22a:	f000 fe9d 	bl	800bf68 <_Bfree>
 800b22e:	9b08      	ldr	r3, [sp, #32]
 800b230:	1b1b      	subs	r3, r3, r4
 800b232:	9308      	str	r3, [sp, #32]
 800b234:	f000 80b1 	beq.w	800b39a <_dtoa_r+0x8ea>
 800b238:	9a08      	ldr	r2, [sp, #32]
 800b23a:	4641      	mov	r1, r8
 800b23c:	4648      	mov	r0, r9
 800b23e:	f001 f849 	bl	800c2d4 <__pow5mult>
 800b242:	9002      	str	r0, [sp, #8]
 800b244:	2101      	movs	r1, #1
 800b246:	4648      	mov	r0, r9
 800b248:	f000 ff8c 	bl	800c164 <__i2b>
 800b24c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b24e:	4604      	mov	r4, r0
 800b250:	2b00      	cmp	r3, #0
 800b252:	f000 81d8 	beq.w	800b606 <_dtoa_r+0xb56>
 800b256:	461a      	mov	r2, r3
 800b258:	4601      	mov	r1, r0
 800b25a:	4648      	mov	r0, r9
 800b25c:	f001 f83a 	bl	800c2d4 <__pow5mult>
 800b260:	9b07      	ldr	r3, [sp, #28]
 800b262:	2b01      	cmp	r3, #1
 800b264:	4604      	mov	r4, r0
 800b266:	f300 809f 	bgt.w	800b3a8 <_dtoa_r+0x8f8>
 800b26a:	9b04      	ldr	r3, [sp, #16]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f040 8097 	bne.w	800b3a0 <_dtoa_r+0x8f0>
 800b272:	9b05      	ldr	r3, [sp, #20]
 800b274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f040 8093 	bne.w	800b3a4 <_dtoa_r+0x8f4>
 800b27e:	9b05      	ldr	r3, [sp, #20]
 800b280:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b284:	0d1b      	lsrs	r3, r3, #20
 800b286:	051b      	lsls	r3, r3, #20
 800b288:	b133      	cbz	r3, 800b298 <_dtoa_r+0x7e8>
 800b28a:	9b00      	ldr	r3, [sp, #0]
 800b28c:	3301      	adds	r3, #1
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	9b06      	ldr	r3, [sp, #24]
 800b292:	3301      	adds	r3, #1
 800b294:	9306      	str	r3, [sp, #24]
 800b296:	2301      	movs	r3, #1
 800b298:	9308      	str	r3, [sp, #32]
 800b29a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	f000 81b8 	beq.w	800b612 <_dtoa_r+0xb62>
 800b2a2:	6923      	ldr	r3, [r4, #16]
 800b2a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b2a8:	6918      	ldr	r0, [r3, #16]
 800b2aa:	f000 ff0f 	bl	800c0cc <__hi0bits>
 800b2ae:	f1c0 0020 	rsb	r0, r0, #32
 800b2b2:	9b06      	ldr	r3, [sp, #24]
 800b2b4:	4418      	add	r0, r3
 800b2b6:	f010 001f 	ands.w	r0, r0, #31
 800b2ba:	f000 8082 	beq.w	800b3c2 <_dtoa_r+0x912>
 800b2be:	f1c0 0320 	rsb	r3, r0, #32
 800b2c2:	2b04      	cmp	r3, #4
 800b2c4:	dd73      	ble.n	800b3ae <_dtoa_r+0x8fe>
 800b2c6:	9b00      	ldr	r3, [sp, #0]
 800b2c8:	f1c0 001c 	rsb	r0, r0, #28
 800b2cc:	4403      	add	r3, r0
 800b2ce:	9300      	str	r3, [sp, #0]
 800b2d0:	9b06      	ldr	r3, [sp, #24]
 800b2d2:	4403      	add	r3, r0
 800b2d4:	4406      	add	r6, r0
 800b2d6:	9306      	str	r3, [sp, #24]
 800b2d8:	9b00      	ldr	r3, [sp, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	dd05      	ble.n	800b2ea <_dtoa_r+0x83a>
 800b2de:	9902      	ldr	r1, [sp, #8]
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	4648      	mov	r0, r9
 800b2e4:	f001 f850 	bl	800c388 <__lshift>
 800b2e8:	9002      	str	r0, [sp, #8]
 800b2ea:	9b06      	ldr	r3, [sp, #24]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	dd05      	ble.n	800b2fc <_dtoa_r+0x84c>
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	4648      	mov	r0, r9
 800b2f6:	f001 f847 	bl	800c388 <__lshift>
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d061      	beq.n	800b3c6 <_dtoa_r+0x916>
 800b302:	9802      	ldr	r0, [sp, #8]
 800b304:	4621      	mov	r1, r4
 800b306:	f001 f8ab 	bl	800c460 <__mcmp>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	da5b      	bge.n	800b3c6 <_dtoa_r+0x916>
 800b30e:	2300      	movs	r3, #0
 800b310:	9902      	ldr	r1, [sp, #8]
 800b312:	220a      	movs	r2, #10
 800b314:	4648      	mov	r0, r9
 800b316:	f000 fe49 	bl	800bfac <__multadd>
 800b31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b31c:	9002      	str	r0, [sp, #8]
 800b31e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 8177 	beq.w	800b616 <_dtoa_r+0xb66>
 800b328:	4629      	mov	r1, r5
 800b32a:	2300      	movs	r3, #0
 800b32c:	220a      	movs	r2, #10
 800b32e:	4648      	mov	r0, r9
 800b330:	f000 fe3c 	bl	800bfac <__multadd>
 800b334:	f1bb 0f00 	cmp.w	fp, #0
 800b338:	4605      	mov	r5, r0
 800b33a:	dc6f      	bgt.n	800b41c <_dtoa_r+0x96c>
 800b33c:	9b07      	ldr	r3, [sp, #28]
 800b33e:	2b02      	cmp	r3, #2
 800b340:	dc49      	bgt.n	800b3d6 <_dtoa_r+0x926>
 800b342:	e06b      	b.n	800b41c <_dtoa_r+0x96c>
 800b344:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b346:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b34a:	e73c      	b.n	800b1c6 <_dtoa_r+0x716>
 800b34c:	3fe00000 	.word	0x3fe00000
 800b350:	40240000 	.word	0x40240000
 800b354:	9b03      	ldr	r3, [sp, #12]
 800b356:	1e5c      	subs	r4, r3, #1
 800b358:	9b08      	ldr	r3, [sp, #32]
 800b35a:	42a3      	cmp	r3, r4
 800b35c:	db09      	blt.n	800b372 <_dtoa_r+0x8c2>
 800b35e:	1b1c      	subs	r4, r3, r4
 800b360:	9b03      	ldr	r3, [sp, #12]
 800b362:	2b00      	cmp	r3, #0
 800b364:	f6bf af30 	bge.w	800b1c8 <_dtoa_r+0x718>
 800b368:	9b00      	ldr	r3, [sp, #0]
 800b36a:	9a03      	ldr	r2, [sp, #12]
 800b36c:	1a9e      	subs	r6, r3, r2
 800b36e:	2300      	movs	r3, #0
 800b370:	e72b      	b.n	800b1ca <_dtoa_r+0x71a>
 800b372:	9b08      	ldr	r3, [sp, #32]
 800b374:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b376:	9408      	str	r4, [sp, #32]
 800b378:	1ae3      	subs	r3, r4, r3
 800b37a:	441a      	add	r2, r3
 800b37c:	9e00      	ldr	r6, [sp, #0]
 800b37e:	9b03      	ldr	r3, [sp, #12]
 800b380:	920d      	str	r2, [sp, #52]	@ 0x34
 800b382:	2400      	movs	r4, #0
 800b384:	e721      	b.n	800b1ca <_dtoa_r+0x71a>
 800b386:	9c08      	ldr	r4, [sp, #32]
 800b388:	9e00      	ldr	r6, [sp, #0]
 800b38a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b38c:	e728      	b.n	800b1e0 <_dtoa_r+0x730>
 800b38e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b392:	e751      	b.n	800b238 <_dtoa_r+0x788>
 800b394:	9a08      	ldr	r2, [sp, #32]
 800b396:	9902      	ldr	r1, [sp, #8]
 800b398:	e750      	b.n	800b23c <_dtoa_r+0x78c>
 800b39a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b39e:	e751      	b.n	800b244 <_dtoa_r+0x794>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	e779      	b.n	800b298 <_dtoa_r+0x7e8>
 800b3a4:	9b04      	ldr	r3, [sp, #16]
 800b3a6:	e777      	b.n	800b298 <_dtoa_r+0x7e8>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	9308      	str	r3, [sp, #32]
 800b3ac:	e779      	b.n	800b2a2 <_dtoa_r+0x7f2>
 800b3ae:	d093      	beq.n	800b2d8 <_dtoa_r+0x828>
 800b3b0:	9a00      	ldr	r2, [sp, #0]
 800b3b2:	331c      	adds	r3, #28
 800b3b4:	441a      	add	r2, r3
 800b3b6:	9200      	str	r2, [sp, #0]
 800b3b8:	9a06      	ldr	r2, [sp, #24]
 800b3ba:	441a      	add	r2, r3
 800b3bc:	441e      	add	r6, r3
 800b3be:	9206      	str	r2, [sp, #24]
 800b3c0:	e78a      	b.n	800b2d8 <_dtoa_r+0x828>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	e7f4      	b.n	800b3b0 <_dtoa_r+0x900>
 800b3c6:	9b03      	ldr	r3, [sp, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	46b8      	mov	r8, r7
 800b3cc:	dc20      	bgt.n	800b410 <_dtoa_r+0x960>
 800b3ce:	469b      	mov	fp, r3
 800b3d0:	9b07      	ldr	r3, [sp, #28]
 800b3d2:	2b02      	cmp	r3, #2
 800b3d4:	dd1e      	ble.n	800b414 <_dtoa_r+0x964>
 800b3d6:	f1bb 0f00 	cmp.w	fp, #0
 800b3da:	f47f adb1 	bne.w	800af40 <_dtoa_r+0x490>
 800b3de:	4621      	mov	r1, r4
 800b3e0:	465b      	mov	r3, fp
 800b3e2:	2205      	movs	r2, #5
 800b3e4:	4648      	mov	r0, r9
 800b3e6:	f000 fde1 	bl	800bfac <__multadd>
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	9802      	ldr	r0, [sp, #8]
 800b3f0:	f001 f836 	bl	800c460 <__mcmp>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	f77f ada3 	ble.w	800af40 <_dtoa_r+0x490>
 800b3fa:	4656      	mov	r6, sl
 800b3fc:	2331      	movs	r3, #49	@ 0x31
 800b3fe:	f806 3b01 	strb.w	r3, [r6], #1
 800b402:	f108 0801 	add.w	r8, r8, #1
 800b406:	e59f      	b.n	800af48 <_dtoa_r+0x498>
 800b408:	9c03      	ldr	r4, [sp, #12]
 800b40a:	46b8      	mov	r8, r7
 800b40c:	4625      	mov	r5, r4
 800b40e:	e7f4      	b.n	800b3fa <_dtoa_r+0x94a>
 800b410:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b416:	2b00      	cmp	r3, #0
 800b418:	f000 8101 	beq.w	800b61e <_dtoa_r+0xb6e>
 800b41c:	2e00      	cmp	r6, #0
 800b41e:	dd05      	ble.n	800b42c <_dtoa_r+0x97c>
 800b420:	4629      	mov	r1, r5
 800b422:	4632      	mov	r2, r6
 800b424:	4648      	mov	r0, r9
 800b426:	f000 ffaf 	bl	800c388 <__lshift>
 800b42a:	4605      	mov	r5, r0
 800b42c:	9b08      	ldr	r3, [sp, #32]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d05c      	beq.n	800b4ec <_dtoa_r+0xa3c>
 800b432:	6869      	ldr	r1, [r5, #4]
 800b434:	4648      	mov	r0, r9
 800b436:	f000 fd57 	bl	800bee8 <_Balloc>
 800b43a:	4606      	mov	r6, r0
 800b43c:	b928      	cbnz	r0, 800b44a <_dtoa_r+0x99a>
 800b43e:	4b82      	ldr	r3, [pc, #520]	@ (800b648 <_dtoa_r+0xb98>)
 800b440:	4602      	mov	r2, r0
 800b442:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b446:	f7ff bb4a 	b.w	800aade <_dtoa_r+0x2e>
 800b44a:	692a      	ldr	r2, [r5, #16]
 800b44c:	3202      	adds	r2, #2
 800b44e:	0092      	lsls	r2, r2, #2
 800b450:	f105 010c 	add.w	r1, r5, #12
 800b454:	300c      	adds	r0, #12
 800b456:	f7ff fa8c 	bl	800a972 <memcpy>
 800b45a:	2201      	movs	r2, #1
 800b45c:	4631      	mov	r1, r6
 800b45e:	4648      	mov	r0, r9
 800b460:	f000 ff92 	bl	800c388 <__lshift>
 800b464:	f10a 0301 	add.w	r3, sl, #1
 800b468:	9300      	str	r3, [sp, #0]
 800b46a:	eb0a 030b 	add.w	r3, sl, fp
 800b46e:	9308      	str	r3, [sp, #32]
 800b470:	9b04      	ldr	r3, [sp, #16]
 800b472:	f003 0301 	and.w	r3, r3, #1
 800b476:	462f      	mov	r7, r5
 800b478:	9306      	str	r3, [sp, #24]
 800b47a:	4605      	mov	r5, r0
 800b47c:	9b00      	ldr	r3, [sp, #0]
 800b47e:	9802      	ldr	r0, [sp, #8]
 800b480:	4621      	mov	r1, r4
 800b482:	f103 3bff 	add.w	fp, r3, #4294967295
 800b486:	f7ff fa8b 	bl	800a9a0 <quorem>
 800b48a:	4603      	mov	r3, r0
 800b48c:	3330      	adds	r3, #48	@ 0x30
 800b48e:	9003      	str	r0, [sp, #12]
 800b490:	4639      	mov	r1, r7
 800b492:	9802      	ldr	r0, [sp, #8]
 800b494:	9309      	str	r3, [sp, #36]	@ 0x24
 800b496:	f000 ffe3 	bl	800c460 <__mcmp>
 800b49a:	462a      	mov	r2, r5
 800b49c:	9004      	str	r0, [sp, #16]
 800b49e:	4621      	mov	r1, r4
 800b4a0:	4648      	mov	r0, r9
 800b4a2:	f000 fff9 	bl	800c498 <__mdiff>
 800b4a6:	68c2      	ldr	r2, [r0, #12]
 800b4a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	bb02      	cbnz	r2, 800b4f0 <_dtoa_r+0xa40>
 800b4ae:	4601      	mov	r1, r0
 800b4b0:	9802      	ldr	r0, [sp, #8]
 800b4b2:	f000 ffd5 	bl	800c460 <__mcmp>
 800b4b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	4648      	mov	r0, r9
 800b4be:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4c2:	f000 fd51 	bl	800bf68 <_Bfree>
 800b4c6:	9b07      	ldr	r3, [sp, #28]
 800b4c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b4ca:	9e00      	ldr	r6, [sp, #0]
 800b4cc:	ea42 0103 	orr.w	r1, r2, r3
 800b4d0:	9b06      	ldr	r3, [sp, #24]
 800b4d2:	4319      	orrs	r1, r3
 800b4d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4d6:	d10d      	bne.n	800b4f4 <_dtoa_r+0xa44>
 800b4d8:	2b39      	cmp	r3, #57	@ 0x39
 800b4da:	d027      	beq.n	800b52c <_dtoa_r+0xa7c>
 800b4dc:	9a04      	ldr	r2, [sp, #16]
 800b4de:	2a00      	cmp	r2, #0
 800b4e0:	dd01      	ble.n	800b4e6 <_dtoa_r+0xa36>
 800b4e2:	9b03      	ldr	r3, [sp, #12]
 800b4e4:	3331      	adds	r3, #49	@ 0x31
 800b4e6:	f88b 3000 	strb.w	r3, [fp]
 800b4ea:	e52e      	b.n	800af4a <_dtoa_r+0x49a>
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	e7b9      	b.n	800b464 <_dtoa_r+0x9b4>
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	e7e2      	b.n	800b4ba <_dtoa_r+0xa0a>
 800b4f4:	9904      	ldr	r1, [sp, #16]
 800b4f6:	2900      	cmp	r1, #0
 800b4f8:	db04      	blt.n	800b504 <_dtoa_r+0xa54>
 800b4fa:	9807      	ldr	r0, [sp, #28]
 800b4fc:	4301      	orrs	r1, r0
 800b4fe:	9806      	ldr	r0, [sp, #24]
 800b500:	4301      	orrs	r1, r0
 800b502:	d120      	bne.n	800b546 <_dtoa_r+0xa96>
 800b504:	2a00      	cmp	r2, #0
 800b506:	ddee      	ble.n	800b4e6 <_dtoa_r+0xa36>
 800b508:	9902      	ldr	r1, [sp, #8]
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	2201      	movs	r2, #1
 800b50e:	4648      	mov	r0, r9
 800b510:	f000 ff3a 	bl	800c388 <__lshift>
 800b514:	4621      	mov	r1, r4
 800b516:	9002      	str	r0, [sp, #8]
 800b518:	f000 ffa2 	bl	800c460 <__mcmp>
 800b51c:	2800      	cmp	r0, #0
 800b51e:	9b00      	ldr	r3, [sp, #0]
 800b520:	dc02      	bgt.n	800b528 <_dtoa_r+0xa78>
 800b522:	d1e0      	bne.n	800b4e6 <_dtoa_r+0xa36>
 800b524:	07da      	lsls	r2, r3, #31
 800b526:	d5de      	bpl.n	800b4e6 <_dtoa_r+0xa36>
 800b528:	2b39      	cmp	r3, #57	@ 0x39
 800b52a:	d1da      	bne.n	800b4e2 <_dtoa_r+0xa32>
 800b52c:	2339      	movs	r3, #57	@ 0x39
 800b52e:	f88b 3000 	strb.w	r3, [fp]
 800b532:	4633      	mov	r3, r6
 800b534:	461e      	mov	r6, r3
 800b536:	3b01      	subs	r3, #1
 800b538:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b53c:	2a39      	cmp	r2, #57	@ 0x39
 800b53e:	d04e      	beq.n	800b5de <_dtoa_r+0xb2e>
 800b540:	3201      	adds	r2, #1
 800b542:	701a      	strb	r2, [r3, #0]
 800b544:	e501      	b.n	800af4a <_dtoa_r+0x49a>
 800b546:	2a00      	cmp	r2, #0
 800b548:	dd03      	ble.n	800b552 <_dtoa_r+0xaa2>
 800b54a:	2b39      	cmp	r3, #57	@ 0x39
 800b54c:	d0ee      	beq.n	800b52c <_dtoa_r+0xa7c>
 800b54e:	3301      	adds	r3, #1
 800b550:	e7c9      	b.n	800b4e6 <_dtoa_r+0xa36>
 800b552:	9a00      	ldr	r2, [sp, #0]
 800b554:	9908      	ldr	r1, [sp, #32]
 800b556:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b55a:	428a      	cmp	r2, r1
 800b55c:	d028      	beq.n	800b5b0 <_dtoa_r+0xb00>
 800b55e:	9902      	ldr	r1, [sp, #8]
 800b560:	2300      	movs	r3, #0
 800b562:	220a      	movs	r2, #10
 800b564:	4648      	mov	r0, r9
 800b566:	f000 fd21 	bl	800bfac <__multadd>
 800b56a:	42af      	cmp	r7, r5
 800b56c:	9002      	str	r0, [sp, #8]
 800b56e:	f04f 0300 	mov.w	r3, #0
 800b572:	f04f 020a 	mov.w	r2, #10
 800b576:	4639      	mov	r1, r7
 800b578:	4648      	mov	r0, r9
 800b57a:	d107      	bne.n	800b58c <_dtoa_r+0xadc>
 800b57c:	f000 fd16 	bl	800bfac <__multadd>
 800b580:	4607      	mov	r7, r0
 800b582:	4605      	mov	r5, r0
 800b584:	9b00      	ldr	r3, [sp, #0]
 800b586:	3301      	adds	r3, #1
 800b588:	9300      	str	r3, [sp, #0]
 800b58a:	e777      	b.n	800b47c <_dtoa_r+0x9cc>
 800b58c:	f000 fd0e 	bl	800bfac <__multadd>
 800b590:	4629      	mov	r1, r5
 800b592:	4607      	mov	r7, r0
 800b594:	2300      	movs	r3, #0
 800b596:	220a      	movs	r2, #10
 800b598:	4648      	mov	r0, r9
 800b59a:	f000 fd07 	bl	800bfac <__multadd>
 800b59e:	4605      	mov	r5, r0
 800b5a0:	e7f0      	b.n	800b584 <_dtoa_r+0xad4>
 800b5a2:	f1bb 0f00 	cmp.w	fp, #0
 800b5a6:	bfcc      	ite	gt
 800b5a8:	465e      	movgt	r6, fp
 800b5aa:	2601      	movle	r6, #1
 800b5ac:	4456      	add	r6, sl
 800b5ae:	2700      	movs	r7, #0
 800b5b0:	9902      	ldr	r1, [sp, #8]
 800b5b2:	9300      	str	r3, [sp, #0]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	4648      	mov	r0, r9
 800b5b8:	f000 fee6 	bl	800c388 <__lshift>
 800b5bc:	4621      	mov	r1, r4
 800b5be:	9002      	str	r0, [sp, #8]
 800b5c0:	f000 ff4e 	bl	800c460 <__mcmp>
 800b5c4:	2800      	cmp	r0, #0
 800b5c6:	dcb4      	bgt.n	800b532 <_dtoa_r+0xa82>
 800b5c8:	d102      	bne.n	800b5d0 <_dtoa_r+0xb20>
 800b5ca:	9b00      	ldr	r3, [sp, #0]
 800b5cc:	07db      	lsls	r3, r3, #31
 800b5ce:	d4b0      	bmi.n	800b532 <_dtoa_r+0xa82>
 800b5d0:	4633      	mov	r3, r6
 800b5d2:	461e      	mov	r6, r3
 800b5d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5d8:	2a30      	cmp	r2, #48	@ 0x30
 800b5da:	d0fa      	beq.n	800b5d2 <_dtoa_r+0xb22>
 800b5dc:	e4b5      	b.n	800af4a <_dtoa_r+0x49a>
 800b5de:	459a      	cmp	sl, r3
 800b5e0:	d1a8      	bne.n	800b534 <_dtoa_r+0xa84>
 800b5e2:	2331      	movs	r3, #49	@ 0x31
 800b5e4:	f108 0801 	add.w	r8, r8, #1
 800b5e8:	f88a 3000 	strb.w	r3, [sl]
 800b5ec:	e4ad      	b.n	800af4a <_dtoa_r+0x49a>
 800b5ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b5f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b64c <_dtoa_r+0xb9c>
 800b5f4:	b11b      	cbz	r3, 800b5fe <_dtoa_r+0xb4e>
 800b5f6:	f10a 0308 	add.w	r3, sl, #8
 800b5fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b5fc:	6013      	str	r3, [r2, #0]
 800b5fe:	4650      	mov	r0, sl
 800b600:	b017      	add	sp, #92	@ 0x5c
 800b602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b606:	9b07      	ldr	r3, [sp, #28]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	f77f ae2e 	ble.w	800b26a <_dtoa_r+0x7ba>
 800b60e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b610:	9308      	str	r3, [sp, #32]
 800b612:	2001      	movs	r0, #1
 800b614:	e64d      	b.n	800b2b2 <_dtoa_r+0x802>
 800b616:	f1bb 0f00 	cmp.w	fp, #0
 800b61a:	f77f aed9 	ble.w	800b3d0 <_dtoa_r+0x920>
 800b61e:	4656      	mov	r6, sl
 800b620:	9802      	ldr	r0, [sp, #8]
 800b622:	4621      	mov	r1, r4
 800b624:	f7ff f9bc 	bl	800a9a0 <quorem>
 800b628:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b62c:	f806 3b01 	strb.w	r3, [r6], #1
 800b630:	eba6 020a 	sub.w	r2, r6, sl
 800b634:	4593      	cmp	fp, r2
 800b636:	ddb4      	ble.n	800b5a2 <_dtoa_r+0xaf2>
 800b638:	9902      	ldr	r1, [sp, #8]
 800b63a:	2300      	movs	r3, #0
 800b63c:	220a      	movs	r2, #10
 800b63e:	4648      	mov	r0, r9
 800b640:	f000 fcb4 	bl	800bfac <__multadd>
 800b644:	9002      	str	r0, [sp, #8]
 800b646:	e7eb      	b.n	800b620 <_dtoa_r+0xb70>
 800b648:	0800e0c2 	.word	0x0800e0c2
 800b64c:	0800e046 	.word	0x0800e046

0800b650 <_free_r>:
 800b650:	b538      	push	{r3, r4, r5, lr}
 800b652:	4605      	mov	r5, r0
 800b654:	2900      	cmp	r1, #0
 800b656:	d041      	beq.n	800b6dc <_free_r+0x8c>
 800b658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b65c:	1f0c      	subs	r4, r1, #4
 800b65e:	2b00      	cmp	r3, #0
 800b660:	bfb8      	it	lt
 800b662:	18e4      	addlt	r4, r4, r3
 800b664:	f000 fc34 	bl	800bed0 <__malloc_lock>
 800b668:	4a1d      	ldr	r2, [pc, #116]	@ (800b6e0 <_free_r+0x90>)
 800b66a:	6813      	ldr	r3, [r2, #0]
 800b66c:	b933      	cbnz	r3, 800b67c <_free_r+0x2c>
 800b66e:	6063      	str	r3, [r4, #4]
 800b670:	6014      	str	r4, [r2, #0]
 800b672:	4628      	mov	r0, r5
 800b674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b678:	f000 bc30 	b.w	800bedc <__malloc_unlock>
 800b67c:	42a3      	cmp	r3, r4
 800b67e:	d908      	bls.n	800b692 <_free_r+0x42>
 800b680:	6820      	ldr	r0, [r4, #0]
 800b682:	1821      	adds	r1, r4, r0
 800b684:	428b      	cmp	r3, r1
 800b686:	bf01      	itttt	eq
 800b688:	6819      	ldreq	r1, [r3, #0]
 800b68a:	685b      	ldreq	r3, [r3, #4]
 800b68c:	1809      	addeq	r1, r1, r0
 800b68e:	6021      	streq	r1, [r4, #0]
 800b690:	e7ed      	b.n	800b66e <_free_r+0x1e>
 800b692:	461a      	mov	r2, r3
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	b10b      	cbz	r3, 800b69c <_free_r+0x4c>
 800b698:	42a3      	cmp	r3, r4
 800b69a:	d9fa      	bls.n	800b692 <_free_r+0x42>
 800b69c:	6811      	ldr	r1, [r2, #0]
 800b69e:	1850      	adds	r0, r2, r1
 800b6a0:	42a0      	cmp	r0, r4
 800b6a2:	d10b      	bne.n	800b6bc <_free_r+0x6c>
 800b6a4:	6820      	ldr	r0, [r4, #0]
 800b6a6:	4401      	add	r1, r0
 800b6a8:	1850      	adds	r0, r2, r1
 800b6aa:	4283      	cmp	r3, r0
 800b6ac:	6011      	str	r1, [r2, #0]
 800b6ae:	d1e0      	bne.n	800b672 <_free_r+0x22>
 800b6b0:	6818      	ldr	r0, [r3, #0]
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	6053      	str	r3, [r2, #4]
 800b6b6:	4408      	add	r0, r1
 800b6b8:	6010      	str	r0, [r2, #0]
 800b6ba:	e7da      	b.n	800b672 <_free_r+0x22>
 800b6bc:	d902      	bls.n	800b6c4 <_free_r+0x74>
 800b6be:	230c      	movs	r3, #12
 800b6c0:	602b      	str	r3, [r5, #0]
 800b6c2:	e7d6      	b.n	800b672 <_free_r+0x22>
 800b6c4:	6820      	ldr	r0, [r4, #0]
 800b6c6:	1821      	adds	r1, r4, r0
 800b6c8:	428b      	cmp	r3, r1
 800b6ca:	bf04      	itt	eq
 800b6cc:	6819      	ldreq	r1, [r3, #0]
 800b6ce:	685b      	ldreq	r3, [r3, #4]
 800b6d0:	6063      	str	r3, [r4, #4]
 800b6d2:	bf04      	itt	eq
 800b6d4:	1809      	addeq	r1, r1, r0
 800b6d6:	6021      	streq	r1, [r4, #0]
 800b6d8:	6054      	str	r4, [r2, #4]
 800b6da:	e7ca      	b.n	800b672 <_free_r+0x22>
 800b6dc:	bd38      	pop	{r3, r4, r5, pc}
 800b6de:	bf00      	nop
 800b6e0:	20000864 	.word	0x20000864

0800b6e4 <rshift>:
 800b6e4:	6903      	ldr	r3, [r0, #16]
 800b6e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b6ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b6f2:	f100 0414 	add.w	r4, r0, #20
 800b6f6:	dd45      	ble.n	800b784 <rshift+0xa0>
 800b6f8:	f011 011f 	ands.w	r1, r1, #31
 800b6fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b700:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b704:	d10c      	bne.n	800b720 <rshift+0x3c>
 800b706:	f100 0710 	add.w	r7, r0, #16
 800b70a:	4629      	mov	r1, r5
 800b70c:	42b1      	cmp	r1, r6
 800b70e:	d334      	bcc.n	800b77a <rshift+0x96>
 800b710:	1a9b      	subs	r3, r3, r2
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	1eea      	subs	r2, r5, #3
 800b716:	4296      	cmp	r6, r2
 800b718:	bf38      	it	cc
 800b71a:	2300      	movcc	r3, #0
 800b71c:	4423      	add	r3, r4
 800b71e:	e015      	b.n	800b74c <rshift+0x68>
 800b720:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b724:	f1c1 0820 	rsb	r8, r1, #32
 800b728:	40cf      	lsrs	r7, r1
 800b72a:	f105 0e04 	add.w	lr, r5, #4
 800b72e:	46a1      	mov	r9, r4
 800b730:	4576      	cmp	r6, lr
 800b732:	46f4      	mov	ip, lr
 800b734:	d815      	bhi.n	800b762 <rshift+0x7e>
 800b736:	1a9a      	subs	r2, r3, r2
 800b738:	0092      	lsls	r2, r2, #2
 800b73a:	3a04      	subs	r2, #4
 800b73c:	3501      	adds	r5, #1
 800b73e:	42ae      	cmp	r6, r5
 800b740:	bf38      	it	cc
 800b742:	2200      	movcc	r2, #0
 800b744:	18a3      	adds	r3, r4, r2
 800b746:	50a7      	str	r7, [r4, r2]
 800b748:	b107      	cbz	r7, 800b74c <rshift+0x68>
 800b74a:	3304      	adds	r3, #4
 800b74c:	1b1a      	subs	r2, r3, r4
 800b74e:	42a3      	cmp	r3, r4
 800b750:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b754:	bf08      	it	eq
 800b756:	2300      	moveq	r3, #0
 800b758:	6102      	str	r2, [r0, #16]
 800b75a:	bf08      	it	eq
 800b75c:	6143      	streq	r3, [r0, #20]
 800b75e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b762:	f8dc c000 	ldr.w	ip, [ip]
 800b766:	fa0c fc08 	lsl.w	ip, ip, r8
 800b76a:	ea4c 0707 	orr.w	r7, ip, r7
 800b76e:	f849 7b04 	str.w	r7, [r9], #4
 800b772:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b776:	40cf      	lsrs	r7, r1
 800b778:	e7da      	b.n	800b730 <rshift+0x4c>
 800b77a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b77e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b782:	e7c3      	b.n	800b70c <rshift+0x28>
 800b784:	4623      	mov	r3, r4
 800b786:	e7e1      	b.n	800b74c <rshift+0x68>

0800b788 <__hexdig_fun>:
 800b788:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b78c:	2b09      	cmp	r3, #9
 800b78e:	d802      	bhi.n	800b796 <__hexdig_fun+0xe>
 800b790:	3820      	subs	r0, #32
 800b792:	b2c0      	uxtb	r0, r0
 800b794:	4770      	bx	lr
 800b796:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b79a:	2b05      	cmp	r3, #5
 800b79c:	d801      	bhi.n	800b7a2 <__hexdig_fun+0x1a>
 800b79e:	3847      	subs	r0, #71	@ 0x47
 800b7a0:	e7f7      	b.n	800b792 <__hexdig_fun+0xa>
 800b7a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b7a6:	2b05      	cmp	r3, #5
 800b7a8:	d801      	bhi.n	800b7ae <__hexdig_fun+0x26>
 800b7aa:	3827      	subs	r0, #39	@ 0x27
 800b7ac:	e7f1      	b.n	800b792 <__hexdig_fun+0xa>
 800b7ae:	2000      	movs	r0, #0
 800b7b0:	4770      	bx	lr
	...

0800b7b4 <__gethex>:
 800b7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b8:	b085      	sub	sp, #20
 800b7ba:	468a      	mov	sl, r1
 800b7bc:	9302      	str	r3, [sp, #8]
 800b7be:	680b      	ldr	r3, [r1, #0]
 800b7c0:	9001      	str	r0, [sp, #4]
 800b7c2:	4690      	mov	r8, r2
 800b7c4:	1c9c      	adds	r4, r3, #2
 800b7c6:	46a1      	mov	r9, r4
 800b7c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b7cc:	2830      	cmp	r0, #48	@ 0x30
 800b7ce:	d0fa      	beq.n	800b7c6 <__gethex+0x12>
 800b7d0:	eba9 0303 	sub.w	r3, r9, r3
 800b7d4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b7d8:	f7ff ffd6 	bl	800b788 <__hexdig_fun>
 800b7dc:	4605      	mov	r5, r0
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	d168      	bne.n	800b8b4 <__gethex+0x100>
 800b7e2:	49a0      	ldr	r1, [pc, #640]	@ (800ba64 <__gethex+0x2b0>)
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	4648      	mov	r0, r9
 800b7e8:	f7ff f823 	bl	800a832 <strncmp>
 800b7ec:	4607      	mov	r7, r0
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	d167      	bne.n	800b8c2 <__gethex+0x10e>
 800b7f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b7f6:	4626      	mov	r6, r4
 800b7f8:	f7ff ffc6 	bl	800b788 <__hexdig_fun>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	d062      	beq.n	800b8c6 <__gethex+0x112>
 800b800:	4623      	mov	r3, r4
 800b802:	7818      	ldrb	r0, [r3, #0]
 800b804:	2830      	cmp	r0, #48	@ 0x30
 800b806:	4699      	mov	r9, r3
 800b808:	f103 0301 	add.w	r3, r3, #1
 800b80c:	d0f9      	beq.n	800b802 <__gethex+0x4e>
 800b80e:	f7ff ffbb 	bl	800b788 <__hexdig_fun>
 800b812:	fab0 f580 	clz	r5, r0
 800b816:	096d      	lsrs	r5, r5, #5
 800b818:	f04f 0b01 	mov.w	fp, #1
 800b81c:	464a      	mov	r2, r9
 800b81e:	4616      	mov	r6, r2
 800b820:	3201      	adds	r2, #1
 800b822:	7830      	ldrb	r0, [r6, #0]
 800b824:	f7ff ffb0 	bl	800b788 <__hexdig_fun>
 800b828:	2800      	cmp	r0, #0
 800b82a:	d1f8      	bne.n	800b81e <__gethex+0x6a>
 800b82c:	498d      	ldr	r1, [pc, #564]	@ (800ba64 <__gethex+0x2b0>)
 800b82e:	2201      	movs	r2, #1
 800b830:	4630      	mov	r0, r6
 800b832:	f7fe fffe 	bl	800a832 <strncmp>
 800b836:	2800      	cmp	r0, #0
 800b838:	d13f      	bne.n	800b8ba <__gethex+0x106>
 800b83a:	b944      	cbnz	r4, 800b84e <__gethex+0x9a>
 800b83c:	1c74      	adds	r4, r6, #1
 800b83e:	4622      	mov	r2, r4
 800b840:	4616      	mov	r6, r2
 800b842:	3201      	adds	r2, #1
 800b844:	7830      	ldrb	r0, [r6, #0]
 800b846:	f7ff ff9f 	bl	800b788 <__hexdig_fun>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d1f8      	bne.n	800b840 <__gethex+0x8c>
 800b84e:	1ba4      	subs	r4, r4, r6
 800b850:	00a7      	lsls	r7, r4, #2
 800b852:	7833      	ldrb	r3, [r6, #0]
 800b854:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b858:	2b50      	cmp	r3, #80	@ 0x50
 800b85a:	d13e      	bne.n	800b8da <__gethex+0x126>
 800b85c:	7873      	ldrb	r3, [r6, #1]
 800b85e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b860:	d033      	beq.n	800b8ca <__gethex+0x116>
 800b862:	2b2d      	cmp	r3, #45	@ 0x2d
 800b864:	d034      	beq.n	800b8d0 <__gethex+0x11c>
 800b866:	1c71      	adds	r1, r6, #1
 800b868:	2400      	movs	r4, #0
 800b86a:	7808      	ldrb	r0, [r1, #0]
 800b86c:	f7ff ff8c 	bl	800b788 <__hexdig_fun>
 800b870:	1e43      	subs	r3, r0, #1
 800b872:	b2db      	uxtb	r3, r3
 800b874:	2b18      	cmp	r3, #24
 800b876:	d830      	bhi.n	800b8da <__gethex+0x126>
 800b878:	f1a0 0210 	sub.w	r2, r0, #16
 800b87c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b880:	f7ff ff82 	bl	800b788 <__hexdig_fun>
 800b884:	f100 3cff 	add.w	ip, r0, #4294967295
 800b888:	fa5f fc8c 	uxtb.w	ip, ip
 800b88c:	f1bc 0f18 	cmp.w	ip, #24
 800b890:	f04f 030a 	mov.w	r3, #10
 800b894:	d91e      	bls.n	800b8d4 <__gethex+0x120>
 800b896:	b104      	cbz	r4, 800b89a <__gethex+0xe6>
 800b898:	4252      	negs	r2, r2
 800b89a:	4417      	add	r7, r2
 800b89c:	f8ca 1000 	str.w	r1, [sl]
 800b8a0:	b1ed      	cbz	r5, 800b8de <__gethex+0x12a>
 800b8a2:	f1bb 0f00 	cmp.w	fp, #0
 800b8a6:	bf0c      	ite	eq
 800b8a8:	2506      	moveq	r5, #6
 800b8aa:	2500      	movne	r5, #0
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	b005      	add	sp, #20
 800b8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b4:	2500      	movs	r5, #0
 800b8b6:	462c      	mov	r4, r5
 800b8b8:	e7b0      	b.n	800b81c <__gethex+0x68>
 800b8ba:	2c00      	cmp	r4, #0
 800b8bc:	d1c7      	bne.n	800b84e <__gethex+0x9a>
 800b8be:	4627      	mov	r7, r4
 800b8c0:	e7c7      	b.n	800b852 <__gethex+0x9e>
 800b8c2:	464e      	mov	r6, r9
 800b8c4:	462f      	mov	r7, r5
 800b8c6:	2501      	movs	r5, #1
 800b8c8:	e7c3      	b.n	800b852 <__gethex+0x9e>
 800b8ca:	2400      	movs	r4, #0
 800b8cc:	1cb1      	adds	r1, r6, #2
 800b8ce:	e7cc      	b.n	800b86a <__gethex+0xb6>
 800b8d0:	2401      	movs	r4, #1
 800b8d2:	e7fb      	b.n	800b8cc <__gethex+0x118>
 800b8d4:	fb03 0002 	mla	r0, r3, r2, r0
 800b8d8:	e7ce      	b.n	800b878 <__gethex+0xc4>
 800b8da:	4631      	mov	r1, r6
 800b8dc:	e7de      	b.n	800b89c <__gethex+0xe8>
 800b8de:	eba6 0309 	sub.w	r3, r6, r9
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	4629      	mov	r1, r5
 800b8e6:	2b07      	cmp	r3, #7
 800b8e8:	dc0a      	bgt.n	800b900 <__gethex+0x14c>
 800b8ea:	9801      	ldr	r0, [sp, #4]
 800b8ec:	f000 fafc 	bl	800bee8 <_Balloc>
 800b8f0:	4604      	mov	r4, r0
 800b8f2:	b940      	cbnz	r0, 800b906 <__gethex+0x152>
 800b8f4:	4b5c      	ldr	r3, [pc, #368]	@ (800ba68 <__gethex+0x2b4>)
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	21e4      	movs	r1, #228	@ 0xe4
 800b8fa:	485c      	ldr	r0, [pc, #368]	@ (800ba6c <__gethex+0x2b8>)
 800b8fc:	f001 fa2c 	bl	800cd58 <__assert_func>
 800b900:	3101      	adds	r1, #1
 800b902:	105b      	asrs	r3, r3, #1
 800b904:	e7ef      	b.n	800b8e6 <__gethex+0x132>
 800b906:	f100 0a14 	add.w	sl, r0, #20
 800b90a:	2300      	movs	r3, #0
 800b90c:	4655      	mov	r5, sl
 800b90e:	469b      	mov	fp, r3
 800b910:	45b1      	cmp	r9, r6
 800b912:	d337      	bcc.n	800b984 <__gethex+0x1d0>
 800b914:	f845 bb04 	str.w	fp, [r5], #4
 800b918:	eba5 050a 	sub.w	r5, r5, sl
 800b91c:	10ad      	asrs	r5, r5, #2
 800b91e:	6125      	str	r5, [r4, #16]
 800b920:	4658      	mov	r0, fp
 800b922:	f000 fbd3 	bl	800c0cc <__hi0bits>
 800b926:	016d      	lsls	r5, r5, #5
 800b928:	f8d8 6000 	ldr.w	r6, [r8]
 800b92c:	1a2d      	subs	r5, r5, r0
 800b92e:	42b5      	cmp	r5, r6
 800b930:	dd54      	ble.n	800b9dc <__gethex+0x228>
 800b932:	1bad      	subs	r5, r5, r6
 800b934:	4629      	mov	r1, r5
 800b936:	4620      	mov	r0, r4
 800b938:	f000 ff5f 	bl	800c7fa <__any_on>
 800b93c:	4681      	mov	r9, r0
 800b93e:	b178      	cbz	r0, 800b960 <__gethex+0x1ac>
 800b940:	1e6b      	subs	r3, r5, #1
 800b942:	1159      	asrs	r1, r3, #5
 800b944:	f003 021f 	and.w	r2, r3, #31
 800b948:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b94c:	f04f 0901 	mov.w	r9, #1
 800b950:	fa09 f202 	lsl.w	r2, r9, r2
 800b954:	420a      	tst	r2, r1
 800b956:	d003      	beq.n	800b960 <__gethex+0x1ac>
 800b958:	454b      	cmp	r3, r9
 800b95a:	dc36      	bgt.n	800b9ca <__gethex+0x216>
 800b95c:	f04f 0902 	mov.w	r9, #2
 800b960:	4629      	mov	r1, r5
 800b962:	4620      	mov	r0, r4
 800b964:	f7ff febe 	bl	800b6e4 <rshift>
 800b968:	442f      	add	r7, r5
 800b96a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b96e:	42bb      	cmp	r3, r7
 800b970:	da42      	bge.n	800b9f8 <__gethex+0x244>
 800b972:	9801      	ldr	r0, [sp, #4]
 800b974:	4621      	mov	r1, r4
 800b976:	f000 faf7 	bl	800bf68 <_Bfree>
 800b97a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b97c:	2300      	movs	r3, #0
 800b97e:	6013      	str	r3, [r2, #0]
 800b980:	25a3      	movs	r5, #163	@ 0xa3
 800b982:	e793      	b.n	800b8ac <__gethex+0xf8>
 800b984:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b988:	2a2e      	cmp	r2, #46	@ 0x2e
 800b98a:	d012      	beq.n	800b9b2 <__gethex+0x1fe>
 800b98c:	2b20      	cmp	r3, #32
 800b98e:	d104      	bne.n	800b99a <__gethex+0x1e6>
 800b990:	f845 bb04 	str.w	fp, [r5], #4
 800b994:	f04f 0b00 	mov.w	fp, #0
 800b998:	465b      	mov	r3, fp
 800b99a:	7830      	ldrb	r0, [r6, #0]
 800b99c:	9303      	str	r3, [sp, #12]
 800b99e:	f7ff fef3 	bl	800b788 <__hexdig_fun>
 800b9a2:	9b03      	ldr	r3, [sp, #12]
 800b9a4:	f000 000f 	and.w	r0, r0, #15
 800b9a8:	4098      	lsls	r0, r3
 800b9aa:	ea4b 0b00 	orr.w	fp, fp, r0
 800b9ae:	3304      	adds	r3, #4
 800b9b0:	e7ae      	b.n	800b910 <__gethex+0x15c>
 800b9b2:	45b1      	cmp	r9, r6
 800b9b4:	d8ea      	bhi.n	800b98c <__gethex+0x1d8>
 800b9b6:	492b      	ldr	r1, [pc, #172]	@ (800ba64 <__gethex+0x2b0>)
 800b9b8:	9303      	str	r3, [sp, #12]
 800b9ba:	2201      	movs	r2, #1
 800b9bc:	4630      	mov	r0, r6
 800b9be:	f7fe ff38 	bl	800a832 <strncmp>
 800b9c2:	9b03      	ldr	r3, [sp, #12]
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d1e1      	bne.n	800b98c <__gethex+0x1d8>
 800b9c8:	e7a2      	b.n	800b910 <__gethex+0x15c>
 800b9ca:	1ea9      	subs	r1, r5, #2
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 ff14 	bl	800c7fa <__any_on>
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	d0c2      	beq.n	800b95c <__gethex+0x1a8>
 800b9d6:	f04f 0903 	mov.w	r9, #3
 800b9da:	e7c1      	b.n	800b960 <__gethex+0x1ac>
 800b9dc:	da09      	bge.n	800b9f2 <__gethex+0x23e>
 800b9de:	1b75      	subs	r5, r6, r5
 800b9e0:	4621      	mov	r1, r4
 800b9e2:	9801      	ldr	r0, [sp, #4]
 800b9e4:	462a      	mov	r2, r5
 800b9e6:	f000 fccf 	bl	800c388 <__lshift>
 800b9ea:	1b7f      	subs	r7, r7, r5
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	f100 0a14 	add.w	sl, r0, #20
 800b9f2:	f04f 0900 	mov.w	r9, #0
 800b9f6:	e7b8      	b.n	800b96a <__gethex+0x1b6>
 800b9f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b9fc:	42bd      	cmp	r5, r7
 800b9fe:	dd6f      	ble.n	800bae0 <__gethex+0x32c>
 800ba00:	1bed      	subs	r5, r5, r7
 800ba02:	42ae      	cmp	r6, r5
 800ba04:	dc34      	bgt.n	800ba70 <__gethex+0x2bc>
 800ba06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba0a:	2b02      	cmp	r3, #2
 800ba0c:	d022      	beq.n	800ba54 <__gethex+0x2a0>
 800ba0e:	2b03      	cmp	r3, #3
 800ba10:	d024      	beq.n	800ba5c <__gethex+0x2a8>
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d115      	bne.n	800ba42 <__gethex+0x28e>
 800ba16:	42ae      	cmp	r6, r5
 800ba18:	d113      	bne.n	800ba42 <__gethex+0x28e>
 800ba1a:	2e01      	cmp	r6, #1
 800ba1c:	d10b      	bne.n	800ba36 <__gethex+0x282>
 800ba1e:	9a02      	ldr	r2, [sp, #8]
 800ba20:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba24:	6013      	str	r3, [r2, #0]
 800ba26:	2301      	movs	r3, #1
 800ba28:	6123      	str	r3, [r4, #16]
 800ba2a:	f8ca 3000 	str.w	r3, [sl]
 800ba2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba30:	2562      	movs	r5, #98	@ 0x62
 800ba32:	601c      	str	r4, [r3, #0]
 800ba34:	e73a      	b.n	800b8ac <__gethex+0xf8>
 800ba36:	1e71      	subs	r1, r6, #1
 800ba38:	4620      	mov	r0, r4
 800ba3a:	f000 fede 	bl	800c7fa <__any_on>
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	d1ed      	bne.n	800ba1e <__gethex+0x26a>
 800ba42:	9801      	ldr	r0, [sp, #4]
 800ba44:	4621      	mov	r1, r4
 800ba46:	f000 fa8f 	bl	800bf68 <_Bfree>
 800ba4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	6013      	str	r3, [r2, #0]
 800ba50:	2550      	movs	r5, #80	@ 0x50
 800ba52:	e72b      	b.n	800b8ac <__gethex+0xf8>
 800ba54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d1f3      	bne.n	800ba42 <__gethex+0x28e>
 800ba5a:	e7e0      	b.n	800ba1e <__gethex+0x26a>
 800ba5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d1dd      	bne.n	800ba1e <__gethex+0x26a>
 800ba62:	e7ee      	b.n	800ba42 <__gethex+0x28e>
 800ba64:	0800e008 	.word	0x0800e008
 800ba68:	0800e0c2 	.word	0x0800e0c2
 800ba6c:	0800e0d3 	.word	0x0800e0d3
 800ba70:	1e6f      	subs	r7, r5, #1
 800ba72:	f1b9 0f00 	cmp.w	r9, #0
 800ba76:	d130      	bne.n	800bada <__gethex+0x326>
 800ba78:	b127      	cbz	r7, 800ba84 <__gethex+0x2d0>
 800ba7a:	4639      	mov	r1, r7
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	f000 febc 	bl	800c7fa <__any_on>
 800ba82:	4681      	mov	r9, r0
 800ba84:	117a      	asrs	r2, r7, #5
 800ba86:	2301      	movs	r3, #1
 800ba88:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ba8c:	f007 071f 	and.w	r7, r7, #31
 800ba90:	40bb      	lsls	r3, r7
 800ba92:	4213      	tst	r3, r2
 800ba94:	4629      	mov	r1, r5
 800ba96:	4620      	mov	r0, r4
 800ba98:	bf18      	it	ne
 800ba9a:	f049 0902 	orrne.w	r9, r9, #2
 800ba9e:	f7ff fe21 	bl	800b6e4 <rshift>
 800baa2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800baa6:	1b76      	subs	r6, r6, r5
 800baa8:	2502      	movs	r5, #2
 800baaa:	f1b9 0f00 	cmp.w	r9, #0
 800baae:	d047      	beq.n	800bb40 <__gethex+0x38c>
 800bab0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d015      	beq.n	800bae4 <__gethex+0x330>
 800bab8:	2b03      	cmp	r3, #3
 800baba:	d017      	beq.n	800baec <__gethex+0x338>
 800babc:	2b01      	cmp	r3, #1
 800babe:	d109      	bne.n	800bad4 <__gethex+0x320>
 800bac0:	f019 0f02 	tst.w	r9, #2
 800bac4:	d006      	beq.n	800bad4 <__gethex+0x320>
 800bac6:	f8da 3000 	ldr.w	r3, [sl]
 800baca:	ea49 0903 	orr.w	r9, r9, r3
 800bace:	f019 0f01 	tst.w	r9, #1
 800bad2:	d10e      	bne.n	800baf2 <__gethex+0x33e>
 800bad4:	f045 0510 	orr.w	r5, r5, #16
 800bad8:	e032      	b.n	800bb40 <__gethex+0x38c>
 800bada:	f04f 0901 	mov.w	r9, #1
 800bade:	e7d1      	b.n	800ba84 <__gethex+0x2d0>
 800bae0:	2501      	movs	r5, #1
 800bae2:	e7e2      	b.n	800baaa <__gethex+0x2f6>
 800bae4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bae6:	f1c3 0301 	rsb	r3, r3, #1
 800baea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800baec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d0f0      	beq.n	800bad4 <__gethex+0x320>
 800baf2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800baf6:	f104 0314 	add.w	r3, r4, #20
 800bafa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bafe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb02:	f04f 0c00 	mov.w	ip, #0
 800bb06:	4618      	mov	r0, r3
 800bb08:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb0c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb10:	d01b      	beq.n	800bb4a <__gethex+0x396>
 800bb12:	3201      	adds	r2, #1
 800bb14:	6002      	str	r2, [r0, #0]
 800bb16:	2d02      	cmp	r5, #2
 800bb18:	f104 0314 	add.w	r3, r4, #20
 800bb1c:	d13c      	bne.n	800bb98 <__gethex+0x3e4>
 800bb1e:	f8d8 2000 	ldr.w	r2, [r8]
 800bb22:	3a01      	subs	r2, #1
 800bb24:	42b2      	cmp	r2, r6
 800bb26:	d109      	bne.n	800bb3c <__gethex+0x388>
 800bb28:	1171      	asrs	r1, r6, #5
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb30:	f006 061f 	and.w	r6, r6, #31
 800bb34:	fa02 f606 	lsl.w	r6, r2, r6
 800bb38:	421e      	tst	r6, r3
 800bb3a:	d13a      	bne.n	800bbb2 <__gethex+0x3fe>
 800bb3c:	f045 0520 	orr.w	r5, r5, #32
 800bb40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb42:	601c      	str	r4, [r3, #0]
 800bb44:	9b02      	ldr	r3, [sp, #8]
 800bb46:	601f      	str	r7, [r3, #0]
 800bb48:	e6b0      	b.n	800b8ac <__gethex+0xf8>
 800bb4a:	4299      	cmp	r1, r3
 800bb4c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bb50:	d8d9      	bhi.n	800bb06 <__gethex+0x352>
 800bb52:	68a3      	ldr	r3, [r4, #8]
 800bb54:	459b      	cmp	fp, r3
 800bb56:	db17      	blt.n	800bb88 <__gethex+0x3d4>
 800bb58:	6861      	ldr	r1, [r4, #4]
 800bb5a:	9801      	ldr	r0, [sp, #4]
 800bb5c:	3101      	adds	r1, #1
 800bb5e:	f000 f9c3 	bl	800bee8 <_Balloc>
 800bb62:	4681      	mov	r9, r0
 800bb64:	b918      	cbnz	r0, 800bb6e <__gethex+0x3ba>
 800bb66:	4b1a      	ldr	r3, [pc, #104]	@ (800bbd0 <__gethex+0x41c>)
 800bb68:	4602      	mov	r2, r0
 800bb6a:	2184      	movs	r1, #132	@ 0x84
 800bb6c:	e6c5      	b.n	800b8fa <__gethex+0x146>
 800bb6e:	6922      	ldr	r2, [r4, #16]
 800bb70:	3202      	adds	r2, #2
 800bb72:	f104 010c 	add.w	r1, r4, #12
 800bb76:	0092      	lsls	r2, r2, #2
 800bb78:	300c      	adds	r0, #12
 800bb7a:	f7fe fefa 	bl	800a972 <memcpy>
 800bb7e:	4621      	mov	r1, r4
 800bb80:	9801      	ldr	r0, [sp, #4]
 800bb82:	f000 f9f1 	bl	800bf68 <_Bfree>
 800bb86:	464c      	mov	r4, r9
 800bb88:	6923      	ldr	r3, [r4, #16]
 800bb8a:	1c5a      	adds	r2, r3, #1
 800bb8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb90:	6122      	str	r2, [r4, #16]
 800bb92:	2201      	movs	r2, #1
 800bb94:	615a      	str	r2, [r3, #20]
 800bb96:	e7be      	b.n	800bb16 <__gethex+0x362>
 800bb98:	6922      	ldr	r2, [r4, #16]
 800bb9a:	455a      	cmp	r2, fp
 800bb9c:	dd0b      	ble.n	800bbb6 <__gethex+0x402>
 800bb9e:	2101      	movs	r1, #1
 800bba0:	4620      	mov	r0, r4
 800bba2:	f7ff fd9f 	bl	800b6e4 <rshift>
 800bba6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbaa:	3701      	adds	r7, #1
 800bbac:	42bb      	cmp	r3, r7
 800bbae:	f6ff aee0 	blt.w	800b972 <__gethex+0x1be>
 800bbb2:	2501      	movs	r5, #1
 800bbb4:	e7c2      	b.n	800bb3c <__gethex+0x388>
 800bbb6:	f016 061f 	ands.w	r6, r6, #31
 800bbba:	d0fa      	beq.n	800bbb2 <__gethex+0x3fe>
 800bbbc:	4453      	add	r3, sl
 800bbbe:	f1c6 0620 	rsb	r6, r6, #32
 800bbc2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bbc6:	f000 fa81 	bl	800c0cc <__hi0bits>
 800bbca:	42b0      	cmp	r0, r6
 800bbcc:	dbe7      	blt.n	800bb9e <__gethex+0x3ea>
 800bbce:	e7f0      	b.n	800bbb2 <__gethex+0x3fe>
 800bbd0:	0800e0c2 	.word	0x0800e0c2

0800bbd4 <L_shift>:
 800bbd4:	f1c2 0208 	rsb	r2, r2, #8
 800bbd8:	0092      	lsls	r2, r2, #2
 800bbda:	b570      	push	{r4, r5, r6, lr}
 800bbdc:	f1c2 0620 	rsb	r6, r2, #32
 800bbe0:	6843      	ldr	r3, [r0, #4]
 800bbe2:	6804      	ldr	r4, [r0, #0]
 800bbe4:	fa03 f506 	lsl.w	r5, r3, r6
 800bbe8:	432c      	orrs	r4, r5
 800bbea:	40d3      	lsrs	r3, r2
 800bbec:	6004      	str	r4, [r0, #0]
 800bbee:	f840 3f04 	str.w	r3, [r0, #4]!
 800bbf2:	4288      	cmp	r0, r1
 800bbf4:	d3f4      	bcc.n	800bbe0 <L_shift+0xc>
 800bbf6:	bd70      	pop	{r4, r5, r6, pc}

0800bbf8 <__match>:
 800bbf8:	b530      	push	{r4, r5, lr}
 800bbfa:	6803      	ldr	r3, [r0, #0]
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc02:	b914      	cbnz	r4, 800bc0a <__match+0x12>
 800bc04:	6003      	str	r3, [r0, #0]
 800bc06:	2001      	movs	r0, #1
 800bc08:	bd30      	pop	{r4, r5, pc}
 800bc0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc0e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bc12:	2d19      	cmp	r5, #25
 800bc14:	bf98      	it	ls
 800bc16:	3220      	addls	r2, #32
 800bc18:	42a2      	cmp	r2, r4
 800bc1a:	d0f0      	beq.n	800bbfe <__match+0x6>
 800bc1c:	2000      	movs	r0, #0
 800bc1e:	e7f3      	b.n	800bc08 <__match+0x10>

0800bc20 <__hexnan>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	680b      	ldr	r3, [r1, #0]
 800bc26:	6801      	ldr	r1, [r0, #0]
 800bc28:	115e      	asrs	r6, r3, #5
 800bc2a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc2e:	f013 031f 	ands.w	r3, r3, #31
 800bc32:	b087      	sub	sp, #28
 800bc34:	bf18      	it	ne
 800bc36:	3604      	addne	r6, #4
 800bc38:	2500      	movs	r5, #0
 800bc3a:	1f37      	subs	r7, r6, #4
 800bc3c:	4682      	mov	sl, r0
 800bc3e:	4690      	mov	r8, r2
 800bc40:	9301      	str	r3, [sp, #4]
 800bc42:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc46:	46b9      	mov	r9, r7
 800bc48:	463c      	mov	r4, r7
 800bc4a:	9502      	str	r5, [sp, #8]
 800bc4c:	46ab      	mov	fp, r5
 800bc4e:	784a      	ldrb	r2, [r1, #1]
 800bc50:	1c4b      	adds	r3, r1, #1
 800bc52:	9303      	str	r3, [sp, #12]
 800bc54:	b342      	cbz	r2, 800bca8 <__hexnan+0x88>
 800bc56:	4610      	mov	r0, r2
 800bc58:	9105      	str	r1, [sp, #20]
 800bc5a:	9204      	str	r2, [sp, #16]
 800bc5c:	f7ff fd94 	bl	800b788 <__hexdig_fun>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d151      	bne.n	800bd08 <__hexnan+0xe8>
 800bc64:	9a04      	ldr	r2, [sp, #16]
 800bc66:	9905      	ldr	r1, [sp, #20]
 800bc68:	2a20      	cmp	r2, #32
 800bc6a:	d818      	bhi.n	800bc9e <__hexnan+0x7e>
 800bc6c:	9b02      	ldr	r3, [sp, #8]
 800bc6e:	459b      	cmp	fp, r3
 800bc70:	dd13      	ble.n	800bc9a <__hexnan+0x7a>
 800bc72:	454c      	cmp	r4, r9
 800bc74:	d206      	bcs.n	800bc84 <__hexnan+0x64>
 800bc76:	2d07      	cmp	r5, #7
 800bc78:	dc04      	bgt.n	800bc84 <__hexnan+0x64>
 800bc7a:	462a      	mov	r2, r5
 800bc7c:	4649      	mov	r1, r9
 800bc7e:	4620      	mov	r0, r4
 800bc80:	f7ff ffa8 	bl	800bbd4 <L_shift>
 800bc84:	4544      	cmp	r4, r8
 800bc86:	d952      	bls.n	800bd2e <__hexnan+0x10e>
 800bc88:	2300      	movs	r3, #0
 800bc8a:	f1a4 0904 	sub.w	r9, r4, #4
 800bc8e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc92:	f8cd b008 	str.w	fp, [sp, #8]
 800bc96:	464c      	mov	r4, r9
 800bc98:	461d      	mov	r5, r3
 800bc9a:	9903      	ldr	r1, [sp, #12]
 800bc9c:	e7d7      	b.n	800bc4e <__hexnan+0x2e>
 800bc9e:	2a29      	cmp	r2, #41	@ 0x29
 800bca0:	d157      	bne.n	800bd52 <__hexnan+0x132>
 800bca2:	3102      	adds	r1, #2
 800bca4:	f8ca 1000 	str.w	r1, [sl]
 800bca8:	f1bb 0f00 	cmp.w	fp, #0
 800bcac:	d051      	beq.n	800bd52 <__hexnan+0x132>
 800bcae:	454c      	cmp	r4, r9
 800bcb0:	d206      	bcs.n	800bcc0 <__hexnan+0xa0>
 800bcb2:	2d07      	cmp	r5, #7
 800bcb4:	dc04      	bgt.n	800bcc0 <__hexnan+0xa0>
 800bcb6:	462a      	mov	r2, r5
 800bcb8:	4649      	mov	r1, r9
 800bcba:	4620      	mov	r0, r4
 800bcbc:	f7ff ff8a 	bl	800bbd4 <L_shift>
 800bcc0:	4544      	cmp	r4, r8
 800bcc2:	d936      	bls.n	800bd32 <__hexnan+0x112>
 800bcc4:	f1a8 0204 	sub.w	r2, r8, #4
 800bcc8:	4623      	mov	r3, r4
 800bcca:	f853 1b04 	ldr.w	r1, [r3], #4
 800bcce:	f842 1f04 	str.w	r1, [r2, #4]!
 800bcd2:	429f      	cmp	r7, r3
 800bcd4:	d2f9      	bcs.n	800bcca <__hexnan+0xaa>
 800bcd6:	1b3b      	subs	r3, r7, r4
 800bcd8:	f023 0303 	bic.w	r3, r3, #3
 800bcdc:	3304      	adds	r3, #4
 800bcde:	3401      	adds	r4, #1
 800bce0:	3e03      	subs	r6, #3
 800bce2:	42b4      	cmp	r4, r6
 800bce4:	bf88      	it	hi
 800bce6:	2304      	movhi	r3, #4
 800bce8:	4443      	add	r3, r8
 800bcea:	2200      	movs	r2, #0
 800bcec:	f843 2b04 	str.w	r2, [r3], #4
 800bcf0:	429f      	cmp	r7, r3
 800bcf2:	d2fb      	bcs.n	800bcec <__hexnan+0xcc>
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	b91b      	cbnz	r3, 800bd00 <__hexnan+0xe0>
 800bcf8:	4547      	cmp	r7, r8
 800bcfa:	d128      	bne.n	800bd4e <__hexnan+0x12e>
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	603b      	str	r3, [r7, #0]
 800bd00:	2005      	movs	r0, #5
 800bd02:	b007      	add	sp, #28
 800bd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd08:	3501      	adds	r5, #1
 800bd0a:	2d08      	cmp	r5, #8
 800bd0c:	f10b 0b01 	add.w	fp, fp, #1
 800bd10:	dd06      	ble.n	800bd20 <__hexnan+0x100>
 800bd12:	4544      	cmp	r4, r8
 800bd14:	d9c1      	bls.n	800bc9a <__hexnan+0x7a>
 800bd16:	2300      	movs	r3, #0
 800bd18:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd1c:	2501      	movs	r5, #1
 800bd1e:	3c04      	subs	r4, #4
 800bd20:	6822      	ldr	r2, [r4, #0]
 800bd22:	f000 000f 	and.w	r0, r0, #15
 800bd26:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bd2a:	6020      	str	r0, [r4, #0]
 800bd2c:	e7b5      	b.n	800bc9a <__hexnan+0x7a>
 800bd2e:	2508      	movs	r5, #8
 800bd30:	e7b3      	b.n	800bc9a <__hexnan+0x7a>
 800bd32:	9b01      	ldr	r3, [sp, #4]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d0dd      	beq.n	800bcf4 <__hexnan+0xd4>
 800bd38:	f1c3 0320 	rsb	r3, r3, #32
 800bd3c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd40:	40da      	lsrs	r2, r3
 800bd42:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bd46:	4013      	ands	r3, r2
 800bd48:	f846 3c04 	str.w	r3, [r6, #-4]
 800bd4c:	e7d2      	b.n	800bcf4 <__hexnan+0xd4>
 800bd4e:	3f04      	subs	r7, #4
 800bd50:	e7d0      	b.n	800bcf4 <__hexnan+0xd4>
 800bd52:	2004      	movs	r0, #4
 800bd54:	e7d5      	b.n	800bd02 <__hexnan+0xe2>
	...

0800bd58 <malloc>:
 800bd58:	4b02      	ldr	r3, [pc, #8]	@ (800bd64 <malloc+0xc>)
 800bd5a:	4601      	mov	r1, r0
 800bd5c:	6818      	ldr	r0, [r3, #0]
 800bd5e:	f000 b825 	b.w	800bdac <_malloc_r>
 800bd62:	bf00      	nop
 800bd64:	20000184 	.word	0x20000184

0800bd68 <sbrk_aligned>:
 800bd68:	b570      	push	{r4, r5, r6, lr}
 800bd6a:	4e0f      	ldr	r6, [pc, #60]	@ (800bda8 <sbrk_aligned+0x40>)
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	6831      	ldr	r1, [r6, #0]
 800bd70:	4605      	mov	r5, r0
 800bd72:	b911      	cbnz	r1, 800bd7a <sbrk_aligned+0x12>
 800bd74:	f000 ffe0 	bl	800cd38 <_sbrk_r>
 800bd78:	6030      	str	r0, [r6, #0]
 800bd7a:	4621      	mov	r1, r4
 800bd7c:	4628      	mov	r0, r5
 800bd7e:	f000 ffdb 	bl	800cd38 <_sbrk_r>
 800bd82:	1c43      	adds	r3, r0, #1
 800bd84:	d103      	bne.n	800bd8e <sbrk_aligned+0x26>
 800bd86:	f04f 34ff 	mov.w	r4, #4294967295
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	bd70      	pop	{r4, r5, r6, pc}
 800bd8e:	1cc4      	adds	r4, r0, #3
 800bd90:	f024 0403 	bic.w	r4, r4, #3
 800bd94:	42a0      	cmp	r0, r4
 800bd96:	d0f8      	beq.n	800bd8a <sbrk_aligned+0x22>
 800bd98:	1a21      	subs	r1, r4, r0
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	f000 ffcc 	bl	800cd38 <_sbrk_r>
 800bda0:	3001      	adds	r0, #1
 800bda2:	d1f2      	bne.n	800bd8a <sbrk_aligned+0x22>
 800bda4:	e7ef      	b.n	800bd86 <sbrk_aligned+0x1e>
 800bda6:	bf00      	nop
 800bda8:	20000860 	.word	0x20000860

0800bdac <_malloc_r>:
 800bdac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdb0:	1ccd      	adds	r5, r1, #3
 800bdb2:	f025 0503 	bic.w	r5, r5, #3
 800bdb6:	3508      	adds	r5, #8
 800bdb8:	2d0c      	cmp	r5, #12
 800bdba:	bf38      	it	cc
 800bdbc:	250c      	movcc	r5, #12
 800bdbe:	2d00      	cmp	r5, #0
 800bdc0:	4606      	mov	r6, r0
 800bdc2:	db01      	blt.n	800bdc8 <_malloc_r+0x1c>
 800bdc4:	42a9      	cmp	r1, r5
 800bdc6:	d904      	bls.n	800bdd2 <_malloc_r+0x26>
 800bdc8:	230c      	movs	r3, #12
 800bdca:	6033      	str	r3, [r6, #0]
 800bdcc:	2000      	movs	r0, #0
 800bdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bea8 <_malloc_r+0xfc>
 800bdd6:	f000 f87b 	bl	800bed0 <__malloc_lock>
 800bdda:	f8d8 3000 	ldr.w	r3, [r8]
 800bdde:	461c      	mov	r4, r3
 800bde0:	bb44      	cbnz	r4, 800be34 <_malloc_r+0x88>
 800bde2:	4629      	mov	r1, r5
 800bde4:	4630      	mov	r0, r6
 800bde6:	f7ff ffbf 	bl	800bd68 <sbrk_aligned>
 800bdea:	1c43      	adds	r3, r0, #1
 800bdec:	4604      	mov	r4, r0
 800bdee:	d158      	bne.n	800bea2 <_malloc_r+0xf6>
 800bdf0:	f8d8 4000 	ldr.w	r4, [r8]
 800bdf4:	4627      	mov	r7, r4
 800bdf6:	2f00      	cmp	r7, #0
 800bdf8:	d143      	bne.n	800be82 <_malloc_r+0xd6>
 800bdfa:	2c00      	cmp	r4, #0
 800bdfc:	d04b      	beq.n	800be96 <_malloc_r+0xea>
 800bdfe:	6823      	ldr	r3, [r4, #0]
 800be00:	4639      	mov	r1, r7
 800be02:	4630      	mov	r0, r6
 800be04:	eb04 0903 	add.w	r9, r4, r3
 800be08:	f000 ff96 	bl	800cd38 <_sbrk_r>
 800be0c:	4581      	cmp	r9, r0
 800be0e:	d142      	bne.n	800be96 <_malloc_r+0xea>
 800be10:	6821      	ldr	r1, [r4, #0]
 800be12:	1a6d      	subs	r5, r5, r1
 800be14:	4629      	mov	r1, r5
 800be16:	4630      	mov	r0, r6
 800be18:	f7ff ffa6 	bl	800bd68 <sbrk_aligned>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d03a      	beq.n	800be96 <_malloc_r+0xea>
 800be20:	6823      	ldr	r3, [r4, #0]
 800be22:	442b      	add	r3, r5
 800be24:	6023      	str	r3, [r4, #0]
 800be26:	f8d8 3000 	ldr.w	r3, [r8]
 800be2a:	685a      	ldr	r2, [r3, #4]
 800be2c:	bb62      	cbnz	r2, 800be88 <_malloc_r+0xdc>
 800be2e:	f8c8 7000 	str.w	r7, [r8]
 800be32:	e00f      	b.n	800be54 <_malloc_r+0xa8>
 800be34:	6822      	ldr	r2, [r4, #0]
 800be36:	1b52      	subs	r2, r2, r5
 800be38:	d420      	bmi.n	800be7c <_malloc_r+0xd0>
 800be3a:	2a0b      	cmp	r2, #11
 800be3c:	d917      	bls.n	800be6e <_malloc_r+0xc2>
 800be3e:	1961      	adds	r1, r4, r5
 800be40:	42a3      	cmp	r3, r4
 800be42:	6025      	str	r5, [r4, #0]
 800be44:	bf18      	it	ne
 800be46:	6059      	strne	r1, [r3, #4]
 800be48:	6863      	ldr	r3, [r4, #4]
 800be4a:	bf08      	it	eq
 800be4c:	f8c8 1000 	streq.w	r1, [r8]
 800be50:	5162      	str	r2, [r4, r5]
 800be52:	604b      	str	r3, [r1, #4]
 800be54:	4630      	mov	r0, r6
 800be56:	f000 f841 	bl	800bedc <__malloc_unlock>
 800be5a:	f104 000b 	add.w	r0, r4, #11
 800be5e:	1d23      	adds	r3, r4, #4
 800be60:	f020 0007 	bic.w	r0, r0, #7
 800be64:	1ac2      	subs	r2, r0, r3
 800be66:	bf1c      	itt	ne
 800be68:	1a1b      	subne	r3, r3, r0
 800be6a:	50a3      	strne	r3, [r4, r2]
 800be6c:	e7af      	b.n	800bdce <_malloc_r+0x22>
 800be6e:	6862      	ldr	r2, [r4, #4]
 800be70:	42a3      	cmp	r3, r4
 800be72:	bf0c      	ite	eq
 800be74:	f8c8 2000 	streq.w	r2, [r8]
 800be78:	605a      	strne	r2, [r3, #4]
 800be7a:	e7eb      	b.n	800be54 <_malloc_r+0xa8>
 800be7c:	4623      	mov	r3, r4
 800be7e:	6864      	ldr	r4, [r4, #4]
 800be80:	e7ae      	b.n	800bde0 <_malloc_r+0x34>
 800be82:	463c      	mov	r4, r7
 800be84:	687f      	ldr	r7, [r7, #4]
 800be86:	e7b6      	b.n	800bdf6 <_malloc_r+0x4a>
 800be88:	461a      	mov	r2, r3
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	42a3      	cmp	r3, r4
 800be8e:	d1fb      	bne.n	800be88 <_malloc_r+0xdc>
 800be90:	2300      	movs	r3, #0
 800be92:	6053      	str	r3, [r2, #4]
 800be94:	e7de      	b.n	800be54 <_malloc_r+0xa8>
 800be96:	230c      	movs	r3, #12
 800be98:	6033      	str	r3, [r6, #0]
 800be9a:	4630      	mov	r0, r6
 800be9c:	f000 f81e 	bl	800bedc <__malloc_unlock>
 800bea0:	e794      	b.n	800bdcc <_malloc_r+0x20>
 800bea2:	6005      	str	r5, [r0, #0]
 800bea4:	e7d6      	b.n	800be54 <_malloc_r+0xa8>
 800bea6:	bf00      	nop
 800bea8:	20000864 	.word	0x20000864

0800beac <__ascii_mbtowc>:
 800beac:	b082      	sub	sp, #8
 800beae:	b901      	cbnz	r1, 800beb2 <__ascii_mbtowc+0x6>
 800beb0:	a901      	add	r1, sp, #4
 800beb2:	b142      	cbz	r2, 800bec6 <__ascii_mbtowc+0x1a>
 800beb4:	b14b      	cbz	r3, 800beca <__ascii_mbtowc+0x1e>
 800beb6:	7813      	ldrb	r3, [r2, #0]
 800beb8:	600b      	str	r3, [r1, #0]
 800beba:	7812      	ldrb	r2, [r2, #0]
 800bebc:	1e10      	subs	r0, r2, #0
 800bebe:	bf18      	it	ne
 800bec0:	2001      	movne	r0, #1
 800bec2:	b002      	add	sp, #8
 800bec4:	4770      	bx	lr
 800bec6:	4610      	mov	r0, r2
 800bec8:	e7fb      	b.n	800bec2 <__ascii_mbtowc+0x16>
 800beca:	f06f 0001 	mvn.w	r0, #1
 800bece:	e7f8      	b.n	800bec2 <__ascii_mbtowc+0x16>

0800bed0 <__malloc_lock>:
 800bed0:	4801      	ldr	r0, [pc, #4]	@ (800bed8 <__malloc_lock+0x8>)
 800bed2:	f7fe bd4c 	b.w	800a96e <__retarget_lock_acquire_recursive>
 800bed6:	bf00      	nop
 800bed8:	2000085c 	.word	0x2000085c

0800bedc <__malloc_unlock>:
 800bedc:	4801      	ldr	r0, [pc, #4]	@ (800bee4 <__malloc_unlock+0x8>)
 800bede:	f7fe bd47 	b.w	800a970 <__retarget_lock_release_recursive>
 800bee2:	bf00      	nop
 800bee4:	2000085c 	.word	0x2000085c

0800bee8 <_Balloc>:
 800bee8:	b570      	push	{r4, r5, r6, lr}
 800beea:	69c6      	ldr	r6, [r0, #28]
 800beec:	4604      	mov	r4, r0
 800beee:	460d      	mov	r5, r1
 800bef0:	b976      	cbnz	r6, 800bf10 <_Balloc+0x28>
 800bef2:	2010      	movs	r0, #16
 800bef4:	f7ff ff30 	bl	800bd58 <malloc>
 800bef8:	4602      	mov	r2, r0
 800befa:	61e0      	str	r0, [r4, #28]
 800befc:	b920      	cbnz	r0, 800bf08 <_Balloc+0x20>
 800befe:	4b18      	ldr	r3, [pc, #96]	@ (800bf60 <_Balloc+0x78>)
 800bf00:	4818      	ldr	r0, [pc, #96]	@ (800bf64 <_Balloc+0x7c>)
 800bf02:	216b      	movs	r1, #107	@ 0x6b
 800bf04:	f000 ff28 	bl	800cd58 <__assert_func>
 800bf08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf0c:	6006      	str	r6, [r0, #0]
 800bf0e:	60c6      	str	r6, [r0, #12]
 800bf10:	69e6      	ldr	r6, [r4, #28]
 800bf12:	68f3      	ldr	r3, [r6, #12]
 800bf14:	b183      	cbz	r3, 800bf38 <_Balloc+0x50>
 800bf16:	69e3      	ldr	r3, [r4, #28]
 800bf18:	68db      	ldr	r3, [r3, #12]
 800bf1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf1e:	b9b8      	cbnz	r0, 800bf50 <_Balloc+0x68>
 800bf20:	2101      	movs	r1, #1
 800bf22:	fa01 f605 	lsl.w	r6, r1, r5
 800bf26:	1d72      	adds	r2, r6, #5
 800bf28:	0092      	lsls	r2, r2, #2
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	f000 ff32 	bl	800cd94 <_calloc_r>
 800bf30:	b160      	cbz	r0, 800bf4c <_Balloc+0x64>
 800bf32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf36:	e00e      	b.n	800bf56 <_Balloc+0x6e>
 800bf38:	2221      	movs	r2, #33	@ 0x21
 800bf3a:	2104      	movs	r1, #4
 800bf3c:	4620      	mov	r0, r4
 800bf3e:	f000 ff29 	bl	800cd94 <_calloc_r>
 800bf42:	69e3      	ldr	r3, [r4, #28]
 800bf44:	60f0      	str	r0, [r6, #12]
 800bf46:	68db      	ldr	r3, [r3, #12]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d1e4      	bne.n	800bf16 <_Balloc+0x2e>
 800bf4c:	2000      	movs	r0, #0
 800bf4e:	bd70      	pop	{r4, r5, r6, pc}
 800bf50:	6802      	ldr	r2, [r0, #0]
 800bf52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf56:	2300      	movs	r3, #0
 800bf58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf5c:	e7f7      	b.n	800bf4e <_Balloc+0x66>
 800bf5e:	bf00      	nop
 800bf60:	0800e053 	.word	0x0800e053
 800bf64:	0800e133 	.word	0x0800e133

0800bf68 <_Bfree>:
 800bf68:	b570      	push	{r4, r5, r6, lr}
 800bf6a:	69c6      	ldr	r6, [r0, #28]
 800bf6c:	4605      	mov	r5, r0
 800bf6e:	460c      	mov	r4, r1
 800bf70:	b976      	cbnz	r6, 800bf90 <_Bfree+0x28>
 800bf72:	2010      	movs	r0, #16
 800bf74:	f7ff fef0 	bl	800bd58 <malloc>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	61e8      	str	r0, [r5, #28]
 800bf7c:	b920      	cbnz	r0, 800bf88 <_Bfree+0x20>
 800bf7e:	4b09      	ldr	r3, [pc, #36]	@ (800bfa4 <_Bfree+0x3c>)
 800bf80:	4809      	ldr	r0, [pc, #36]	@ (800bfa8 <_Bfree+0x40>)
 800bf82:	218f      	movs	r1, #143	@ 0x8f
 800bf84:	f000 fee8 	bl	800cd58 <__assert_func>
 800bf88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf8c:	6006      	str	r6, [r0, #0]
 800bf8e:	60c6      	str	r6, [r0, #12]
 800bf90:	b13c      	cbz	r4, 800bfa2 <_Bfree+0x3a>
 800bf92:	69eb      	ldr	r3, [r5, #28]
 800bf94:	6862      	ldr	r2, [r4, #4]
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf9c:	6021      	str	r1, [r4, #0]
 800bf9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bfa2:	bd70      	pop	{r4, r5, r6, pc}
 800bfa4:	0800e053 	.word	0x0800e053
 800bfa8:	0800e133 	.word	0x0800e133

0800bfac <__multadd>:
 800bfac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfb0:	690d      	ldr	r5, [r1, #16]
 800bfb2:	4607      	mov	r7, r0
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	461e      	mov	r6, r3
 800bfb8:	f101 0c14 	add.w	ip, r1, #20
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	f8dc 3000 	ldr.w	r3, [ip]
 800bfc2:	b299      	uxth	r1, r3
 800bfc4:	fb02 6101 	mla	r1, r2, r1, r6
 800bfc8:	0c1e      	lsrs	r6, r3, #16
 800bfca:	0c0b      	lsrs	r3, r1, #16
 800bfcc:	fb02 3306 	mla	r3, r2, r6, r3
 800bfd0:	b289      	uxth	r1, r1
 800bfd2:	3001      	adds	r0, #1
 800bfd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfd8:	4285      	cmp	r5, r0
 800bfda:	f84c 1b04 	str.w	r1, [ip], #4
 800bfde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfe2:	dcec      	bgt.n	800bfbe <__multadd+0x12>
 800bfe4:	b30e      	cbz	r6, 800c02a <__multadd+0x7e>
 800bfe6:	68a3      	ldr	r3, [r4, #8]
 800bfe8:	42ab      	cmp	r3, r5
 800bfea:	dc19      	bgt.n	800c020 <__multadd+0x74>
 800bfec:	6861      	ldr	r1, [r4, #4]
 800bfee:	4638      	mov	r0, r7
 800bff0:	3101      	adds	r1, #1
 800bff2:	f7ff ff79 	bl	800bee8 <_Balloc>
 800bff6:	4680      	mov	r8, r0
 800bff8:	b928      	cbnz	r0, 800c006 <__multadd+0x5a>
 800bffa:	4602      	mov	r2, r0
 800bffc:	4b0c      	ldr	r3, [pc, #48]	@ (800c030 <__multadd+0x84>)
 800bffe:	480d      	ldr	r0, [pc, #52]	@ (800c034 <__multadd+0x88>)
 800c000:	21ba      	movs	r1, #186	@ 0xba
 800c002:	f000 fea9 	bl	800cd58 <__assert_func>
 800c006:	6922      	ldr	r2, [r4, #16]
 800c008:	3202      	adds	r2, #2
 800c00a:	f104 010c 	add.w	r1, r4, #12
 800c00e:	0092      	lsls	r2, r2, #2
 800c010:	300c      	adds	r0, #12
 800c012:	f7fe fcae 	bl	800a972 <memcpy>
 800c016:	4621      	mov	r1, r4
 800c018:	4638      	mov	r0, r7
 800c01a:	f7ff ffa5 	bl	800bf68 <_Bfree>
 800c01e:	4644      	mov	r4, r8
 800c020:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c024:	3501      	adds	r5, #1
 800c026:	615e      	str	r6, [r3, #20]
 800c028:	6125      	str	r5, [r4, #16]
 800c02a:	4620      	mov	r0, r4
 800c02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c030:	0800e0c2 	.word	0x0800e0c2
 800c034:	0800e133 	.word	0x0800e133

0800c038 <__s2b>:
 800c038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c03c:	460c      	mov	r4, r1
 800c03e:	4615      	mov	r5, r2
 800c040:	461f      	mov	r7, r3
 800c042:	2209      	movs	r2, #9
 800c044:	3308      	adds	r3, #8
 800c046:	4606      	mov	r6, r0
 800c048:	fb93 f3f2 	sdiv	r3, r3, r2
 800c04c:	2100      	movs	r1, #0
 800c04e:	2201      	movs	r2, #1
 800c050:	429a      	cmp	r2, r3
 800c052:	db09      	blt.n	800c068 <__s2b+0x30>
 800c054:	4630      	mov	r0, r6
 800c056:	f7ff ff47 	bl	800bee8 <_Balloc>
 800c05a:	b940      	cbnz	r0, 800c06e <__s2b+0x36>
 800c05c:	4602      	mov	r2, r0
 800c05e:	4b19      	ldr	r3, [pc, #100]	@ (800c0c4 <__s2b+0x8c>)
 800c060:	4819      	ldr	r0, [pc, #100]	@ (800c0c8 <__s2b+0x90>)
 800c062:	21d3      	movs	r1, #211	@ 0xd3
 800c064:	f000 fe78 	bl	800cd58 <__assert_func>
 800c068:	0052      	lsls	r2, r2, #1
 800c06a:	3101      	adds	r1, #1
 800c06c:	e7f0      	b.n	800c050 <__s2b+0x18>
 800c06e:	9b08      	ldr	r3, [sp, #32]
 800c070:	6143      	str	r3, [r0, #20]
 800c072:	2d09      	cmp	r5, #9
 800c074:	f04f 0301 	mov.w	r3, #1
 800c078:	6103      	str	r3, [r0, #16]
 800c07a:	dd16      	ble.n	800c0aa <__s2b+0x72>
 800c07c:	f104 0909 	add.w	r9, r4, #9
 800c080:	46c8      	mov	r8, r9
 800c082:	442c      	add	r4, r5
 800c084:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c088:	4601      	mov	r1, r0
 800c08a:	3b30      	subs	r3, #48	@ 0x30
 800c08c:	220a      	movs	r2, #10
 800c08e:	4630      	mov	r0, r6
 800c090:	f7ff ff8c 	bl	800bfac <__multadd>
 800c094:	45a0      	cmp	r8, r4
 800c096:	d1f5      	bne.n	800c084 <__s2b+0x4c>
 800c098:	f1a5 0408 	sub.w	r4, r5, #8
 800c09c:	444c      	add	r4, r9
 800c09e:	1b2d      	subs	r5, r5, r4
 800c0a0:	1963      	adds	r3, r4, r5
 800c0a2:	42bb      	cmp	r3, r7
 800c0a4:	db04      	blt.n	800c0b0 <__s2b+0x78>
 800c0a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0aa:	340a      	adds	r4, #10
 800c0ac:	2509      	movs	r5, #9
 800c0ae:	e7f6      	b.n	800c09e <__s2b+0x66>
 800c0b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c0b4:	4601      	mov	r1, r0
 800c0b6:	3b30      	subs	r3, #48	@ 0x30
 800c0b8:	220a      	movs	r2, #10
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	f7ff ff76 	bl	800bfac <__multadd>
 800c0c0:	e7ee      	b.n	800c0a0 <__s2b+0x68>
 800c0c2:	bf00      	nop
 800c0c4:	0800e0c2 	.word	0x0800e0c2
 800c0c8:	0800e133 	.word	0x0800e133

0800c0cc <__hi0bits>:
 800c0cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	bf36      	itet	cc
 800c0d4:	0403      	lslcc	r3, r0, #16
 800c0d6:	2000      	movcs	r0, #0
 800c0d8:	2010      	movcc	r0, #16
 800c0da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0de:	bf3c      	itt	cc
 800c0e0:	021b      	lslcc	r3, r3, #8
 800c0e2:	3008      	addcc	r0, #8
 800c0e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c0e8:	bf3c      	itt	cc
 800c0ea:	011b      	lslcc	r3, r3, #4
 800c0ec:	3004      	addcc	r0, #4
 800c0ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0f2:	bf3c      	itt	cc
 800c0f4:	009b      	lslcc	r3, r3, #2
 800c0f6:	3002      	addcc	r0, #2
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	db05      	blt.n	800c108 <__hi0bits+0x3c>
 800c0fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c100:	f100 0001 	add.w	r0, r0, #1
 800c104:	bf08      	it	eq
 800c106:	2020      	moveq	r0, #32
 800c108:	4770      	bx	lr

0800c10a <__lo0bits>:
 800c10a:	6803      	ldr	r3, [r0, #0]
 800c10c:	4602      	mov	r2, r0
 800c10e:	f013 0007 	ands.w	r0, r3, #7
 800c112:	d00b      	beq.n	800c12c <__lo0bits+0x22>
 800c114:	07d9      	lsls	r1, r3, #31
 800c116:	d421      	bmi.n	800c15c <__lo0bits+0x52>
 800c118:	0798      	lsls	r0, r3, #30
 800c11a:	bf49      	itett	mi
 800c11c:	085b      	lsrmi	r3, r3, #1
 800c11e:	089b      	lsrpl	r3, r3, #2
 800c120:	2001      	movmi	r0, #1
 800c122:	6013      	strmi	r3, [r2, #0]
 800c124:	bf5c      	itt	pl
 800c126:	6013      	strpl	r3, [r2, #0]
 800c128:	2002      	movpl	r0, #2
 800c12a:	4770      	bx	lr
 800c12c:	b299      	uxth	r1, r3
 800c12e:	b909      	cbnz	r1, 800c134 <__lo0bits+0x2a>
 800c130:	0c1b      	lsrs	r3, r3, #16
 800c132:	2010      	movs	r0, #16
 800c134:	b2d9      	uxtb	r1, r3
 800c136:	b909      	cbnz	r1, 800c13c <__lo0bits+0x32>
 800c138:	3008      	adds	r0, #8
 800c13a:	0a1b      	lsrs	r3, r3, #8
 800c13c:	0719      	lsls	r1, r3, #28
 800c13e:	bf04      	itt	eq
 800c140:	091b      	lsreq	r3, r3, #4
 800c142:	3004      	addeq	r0, #4
 800c144:	0799      	lsls	r1, r3, #30
 800c146:	bf04      	itt	eq
 800c148:	089b      	lsreq	r3, r3, #2
 800c14a:	3002      	addeq	r0, #2
 800c14c:	07d9      	lsls	r1, r3, #31
 800c14e:	d403      	bmi.n	800c158 <__lo0bits+0x4e>
 800c150:	085b      	lsrs	r3, r3, #1
 800c152:	f100 0001 	add.w	r0, r0, #1
 800c156:	d003      	beq.n	800c160 <__lo0bits+0x56>
 800c158:	6013      	str	r3, [r2, #0]
 800c15a:	4770      	bx	lr
 800c15c:	2000      	movs	r0, #0
 800c15e:	4770      	bx	lr
 800c160:	2020      	movs	r0, #32
 800c162:	4770      	bx	lr

0800c164 <__i2b>:
 800c164:	b510      	push	{r4, lr}
 800c166:	460c      	mov	r4, r1
 800c168:	2101      	movs	r1, #1
 800c16a:	f7ff febd 	bl	800bee8 <_Balloc>
 800c16e:	4602      	mov	r2, r0
 800c170:	b928      	cbnz	r0, 800c17e <__i2b+0x1a>
 800c172:	4b05      	ldr	r3, [pc, #20]	@ (800c188 <__i2b+0x24>)
 800c174:	4805      	ldr	r0, [pc, #20]	@ (800c18c <__i2b+0x28>)
 800c176:	f240 1145 	movw	r1, #325	@ 0x145
 800c17a:	f000 fded 	bl	800cd58 <__assert_func>
 800c17e:	2301      	movs	r3, #1
 800c180:	6144      	str	r4, [r0, #20]
 800c182:	6103      	str	r3, [r0, #16]
 800c184:	bd10      	pop	{r4, pc}
 800c186:	bf00      	nop
 800c188:	0800e0c2 	.word	0x0800e0c2
 800c18c:	0800e133 	.word	0x0800e133

0800c190 <__multiply>:
 800c190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c194:	4617      	mov	r7, r2
 800c196:	690a      	ldr	r2, [r1, #16]
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	bfa8      	it	ge
 800c19e:	463b      	movge	r3, r7
 800c1a0:	4689      	mov	r9, r1
 800c1a2:	bfa4      	itt	ge
 800c1a4:	460f      	movge	r7, r1
 800c1a6:	4699      	movge	r9, r3
 800c1a8:	693d      	ldr	r5, [r7, #16]
 800c1aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	6879      	ldr	r1, [r7, #4]
 800c1b2:	eb05 060a 	add.w	r6, r5, sl
 800c1b6:	42b3      	cmp	r3, r6
 800c1b8:	b085      	sub	sp, #20
 800c1ba:	bfb8      	it	lt
 800c1bc:	3101      	addlt	r1, #1
 800c1be:	f7ff fe93 	bl	800bee8 <_Balloc>
 800c1c2:	b930      	cbnz	r0, 800c1d2 <__multiply+0x42>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	4b41      	ldr	r3, [pc, #260]	@ (800c2cc <__multiply+0x13c>)
 800c1c8:	4841      	ldr	r0, [pc, #260]	@ (800c2d0 <__multiply+0x140>)
 800c1ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c1ce:	f000 fdc3 	bl	800cd58 <__assert_func>
 800c1d2:	f100 0414 	add.w	r4, r0, #20
 800c1d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c1da:	4623      	mov	r3, r4
 800c1dc:	2200      	movs	r2, #0
 800c1de:	4573      	cmp	r3, lr
 800c1e0:	d320      	bcc.n	800c224 <__multiply+0x94>
 800c1e2:	f107 0814 	add.w	r8, r7, #20
 800c1e6:	f109 0114 	add.w	r1, r9, #20
 800c1ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c1ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c1f2:	9302      	str	r3, [sp, #8]
 800c1f4:	1beb      	subs	r3, r5, r7
 800c1f6:	3b15      	subs	r3, #21
 800c1f8:	f023 0303 	bic.w	r3, r3, #3
 800c1fc:	3304      	adds	r3, #4
 800c1fe:	3715      	adds	r7, #21
 800c200:	42bd      	cmp	r5, r7
 800c202:	bf38      	it	cc
 800c204:	2304      	movcc	r3, #4
 800c206:	9301      	str	r3, [sp, #4]
 800c208:	9b02      	ldr	r3, [sp, #8]
 800c20a:	9103      	str	r1, [sp, #12]
 800c20c:	428b      	cmp	r3, r1
 800c20e:	d80c      	bhi.n	800c22a <__multiply+0x9a>
 800c210:	2e00      	cmp	r6, #0
 800c212:	dd03      	ble.n	800c21c <__multiply+0x8c>
 800c214:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d055      	beq.n	800c2c8 <__multiply+0x138>
 800c21c:	6106      	str	r6, [r0, #16]
 800c21e:	b005      	add	sp, #20
 800c220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c224:	f843 2b04 	str.w	r2, [r3], #4
 800c228:	e7d9      	b.n	800c1de <__multiply+0x4e>
 800c22a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c22e:	f1ba 0f00 	cmp.w	sl, #0
 800c232:	d01f      	beq.n	800c274 <__multiply+0xe4>
 800c234:	46c4      	mov	ip, r8
 800c236:	46a1      	mov	r9, r4
 800c238:	2700      	movs	r7, #0
 800c23a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c23e:	f8d9 3000 	ldr.w	r3, [r9]
 800c242:	fa1f fb82 	uxth.w	fp, r2
 800c246:	b29b      	uxth	r3, r3
 800c248:	fb0a 330b 	mla	r3, sl, fp, r3
 800c24c:	443b      	add	r3, r7
 800c24e:	f8d9 7000 	ldr.w	r7, [r9]
 800c252:	0c12      	lsrs	r2, r2, #16
 800c254:	0c3f      	lsrs	r7, r7, #16
 800c256:	fb0a 7202 	mla	r2, sl, r2, r7
 800c25a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c25e:	b29b      	uxth	r3, r3
 800c260:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c264:	4565      	cmp	r5, ip
 800c266:	f849 3b04 	str.w	r3, [r9], #4
 800c26a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c26e:	d8e4      	bhi.n	800c23a <__multiply+0xaa>
 800c270:	9b01      	ldr	r3, [sp, #4]
 800c272:	50e7      	str	r7, [r4, r3]
 800c274:	9b03      	ldr	r3, [sp, #12]
 800c276:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c27a:	3104      	adds	r1, #4
 800c27c:	f1b9 0f00 	cmp.w	r9, #0
 800c280:	d020      	beq.n	800c2c4 <__multiply+0x134>
 800c282:	6823      	ldr	r3, [r4, #0]
 800c284:	4647      	mov	r7, r8
 800c286:	46a4      	mov	ip, r4
 800c288:	f04f 0a00 	mov.w	sl, #0
 800c28c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c290:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c294:	fb09 220b 	mla	r2, r9, fp, r2
 800c298:	4452      	add	r2, sl
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2a0:	f84c 3b04 	str.w	r3, [ip], #4
 800c2a4:	f857 3b04 	ldr.w	r3, [r7], #4
 800c2a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2ac:	f8bc 3000 	ldrh.w	r3, [ip]
 800c2b0:	fb09 330a 	mla	r3, r9, sl, r3
 800c2b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c2b8:	42bd      	cmp	r5, r7
 800c2ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2be:	d8e5      	bhi.n	800c28c <__multiply+0xfc>
 800c2c0:	9a01      	ldr	r2, [sp, #4]
 800c2c2:	50a3      	str	r3, [r4, r2]
 800c2c4:	3404      	adds	r4, #4
 800c2c6:	e79f      	b.n	800c208 <__multiply+0x78>
 800c2c8:	3e01      	subs	r6, #1
 800c2ca:	e7a1      	b.n	800c210 <__multiply+0x80>
 800c2cc:	0800e0c2 	.word	0x0800e0c2
 800c2d0:	0800e133 	.word	0x0800e133

0800c2d4 <__pow5mult>:
 800c2d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2d8:	4615      	mov	r5, r2
 800c2da:	f012 0203 	ands.w	r2, r2, #3
 800c2de:	4607      	mov	r7, r0
 800c2e0:	460e      	mov	r6, r1
 800c2e2:	d007      	beq.n	800c2f4 <__pow5mult+0x20>
 800c2e4:	4c25      	ldr	r4, [pc, #148]	@ (800c37c <__pow5mult+0xa8>)
 800c2e6:	3a01      	subs	r2, #1
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c2ee:	f7ff fe5d 	bl	800bfac <__multadd>
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	10ad      	asrs	r5, r5, #2
 800c2f6:	d03d      	beq.n	800c374 <__pow5mult+0xa0>
 800c2f8:	69fc      	ldr	r4, [r7, #28]
 800c2fa:	b97c      	cbnz	r4, 800c31c <__pow5mult+0x48>
 800c2fc:	2010      	movs	r0, #16
 800c2fe:	f7ff fd2b 	bl	800bd58 <malloc>
 800c302:	4602      	mov	r2, r0
 800c304:	61f8      	str	r0, [r7, #28]
 800c306:	b928      	cbnz	r0, 800c314 <__pow5mult+0x40>
 800c308:	4b1d      	ldr	r3, [pc, #116]	@ (800c380 <__pow5mult+0xac>)
 800c30a:	481e      	ldr	r0, [pc, #120]	@ (800c384 <__pow5mult+0xb0>)
 800c30c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c310:	f000 fd22 	bl	800cd58 <__assert_func>
 800c314:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c318:	6004      	str	r4, [r0, #0]
 800c31a:	60c4      	str	r4, [r0, #12]
 800c31c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c320:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c324:	b94c      	cbnz	r4, 800c33a <__pow5mult+0x66>
 800c326:	f240 2171 	movw	r1, #625	@ 0x271
 800c32a:	4638      	mov	r0, r7
 800c32c:	f7ff ff1a 	bl	800c164 <__i2b>
 800c330:	2300      	movs	r3, #0
 800c332:	f8c8 0008 	str.w	r0, [r8, #8]
 800c336:	4604      	mov	r4, r0
 800c338:	6003      	str	r3, [r0, #0]
 800c33a:	f04f 0900 	mov.w	r9, #0
 800c33e:	07eb      	lsls	r3, r5, #31
 800c340:	d50a      	bpl.n	800c358 <__pow5mult+0x84>
 800c342:	4631      	mov	r1, r6
 800c344:	4622      	mov	r2, r4
 800c346:	4638      	mov	r0, r7
 800c348:	f7ff ff22 	bl	800c190 <__multiply>
 800c34c:	4631      	mov	r1, r6
 800c34e:	4680      	mov	r8, r0
 800c350:	4638      	mov	r0, r7
 800c352:	f7ff fe09 	bl	800bf68 <_Bfree>
 800c356:	4646      	mov	r6, r8
 800c358:	106d      	asrs	r5, r5, #1
 800c35a:	d00b      	beq.n	800c374 <__pow5mult+0xa0>
 800c35c:	6820      	ldr	r0, [r4, #0]
 800c35e:	b938      	cbnz	r0, 800c370 <__pow5mult+0x9c>
 800c360:	4622      	mov	r2, r4
 800c362:	4621      	mov	r1, r4
 800c364:	4638      	mov	r0, r7
 800c366:	f7ff ff13 	bl	800c190 <__multiply>
 800c36a:	6020      	str	r0, [r4, #0]
 800c36c:	f8c0 9000 	str.w	r9, [r0]
 800c370:	4604      	mov	r4, r0
 800c372:	e7e4      	b.n	800c33e <__pow5mult+0x6a>
 800c374:	4630      	mov	r0, r6
 800c376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c37a:	bf00      	nop
 800c37c:	0800e334 	.word	0x0800e334
 800c380:	0800e053 	.word	0x0800e053
 800c384:	0800e133 	.word	0x0800e133

0800c388 <__lshift>:
 800c388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c38c:	460c      	mov	r4, r1
 800c38e:	6849      	ldr	r1, [r1, #4]
 800c390:	6923      	ldr	r3, [r4, #16]
 800c392:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c396:	68a3      	ldr	r3, [r4, #8]
 800c398:	4607      	mov	r7, r0
 800c39a:	4691      	mov	r9, r2
 800c39c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c3a0:	f108 0601 	add.w	r6, r8, #1
 800c3a4:	42b3      	cmp	r3, r6
 800c3a6:	db0b      	blt.n	800c3c0 <__lshift+0x38>
 800c3a8:	4638      	mov	r0, r7
 800c3aa:	f7ff fd9d 	bl	800bee8 <_Balloc>
 800c3ae:	4605      	mov	r5, r0
 800c3b0:	b948      	cbnz	r0, 800c3c6 <__lshift+0x3e>
 800c3b2:	4602      	mov	r2, r0
 800c3b4:	4b28      	ldr	r3, [pc, #160]	@ (800c458 <__lshift+0xd0>)
 800c3b6:	4829      	ldr	r0, [pc, #164]	@ (800c45c <__lshift+0xd4>)
 800c3b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c3bc:	f000 fccc 	bl	800cd58 <__assert_func>
 800c3c0:	3101      	adds	r1, #1
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	e7ee      	b.n	800c3a4 <__lshift+0x1c>
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	f100 0114 	add.w	r1, r0, #20
 800c3cc:	f100 0210 	add.w	r2, r0, #16
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	4553      	cmp	r3, sl
 800c3d4:	db33      	blt.n	800c43e <__lshift+0xb6>
 800c3d6:	6920      	ldr	r0, [r4, #16]
 800c3d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3dc:	f104 0314 	add.w	r3, r4, #20
 800c3e0:	f019 091f 	ands.w	r9, r9, #31
 800c3e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3ec:	d02b      	beq.n	800c446 <__lshift+0xbe>
 800c3ee:	f1c9 0e20 	rsb	lr, r9, #32
 800c3f2:	468a      	mov	sl, r1
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	6818      	ldr	r0, [r3, #0]
 800c3f8:	fa00 f009 	lsl.w	r0, r0, r9
 800c3fc:	4310      	orrs	r0, r2
 800c3fe:	f84a 0b04 	str.w	r0, [sl], #4
 800c402:	f853 2b04 	ldr.w	r2, [r3], #4
 800c406:	459c      	cmp	ip, r3
 800c408:	fa22 f20e 	lsr.w	r2, r2, lr
 800c40c:	d8f3      	bhi.n	800c3f6 <__lshift+0x6e>
 800c40e:	ebac 0304 	sub.w	r3, ip, r4
 800c412:	3b15      	subs	r3, #21
 800c414:	f023 0303 	bic.w	r3, r3, #3
 800c418:	3304      	adds	r3, #4
 800c41a:	f104 0015 	add.w	r0, r4, #21
 800c41e:	4560      	cmp	r0, ip
 800c420:	bf88      	it	hi
 800c422:	2304      	movhi	r3, #4
 800c424:	50ca      	str	r2, [r1, r3]
 800c426:	b10a      	cbz	r2, 800c42c <__lshift+0xa4>
 800c428:	f108 0602 	add.w	r6, r8, #2
 800c42c:	3e01      	subs	r6, #1
 800c42e:	4638      	mov	r0, r7
 800c430:	612e      	str	r6, [r5, #16]
 800c432:	4621      	mov	r1, r4
 800c434:	f7ff fd98 	bl	800bf68 <_Bfree>
 800c438:	4628      	mov	r0, r5
 800c43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c43e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c442:	3301      	adds	r3, #1
 800c444:	e7c5      	b.n	800c3d2 <__lshift+0x4a>
 800c446:	3904      	subs	r1, #4
 800c448:	f853 2b04 	ldr.w	r2, [r3], #4
 800c44c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c450:	459c      	cmp	ip, r3
 800c452:	d8f9      	bhi.n	800c448 <__lshift+0xc0>
 800c454:	e7ea      	b.n	800c42c <__lshift+0xa4>
 800c456:	bf00      	nop
 800c458:	0800e0c2 	.word	0x0800e0c2
 800c45c:	0800e133 	.word	0x0800e133

0800c460 <__mcmp>:
 800c460:	690a      	ldr	r2, [r1, #16]
 800c462:	4603      	mov	r3, r0
 800c464:	6900      	ldr	r0, [r0, #16]
 800c466:	1a80      	subs	r0, r0, r2
 800c468:	b530      	push	{r4, r5, lr}
 800c46a:	d10e      	bne.n	800c48a <__mcmp+0x2a>
 800c46c:	3314      	adds	r3, #20
 800c46e:	3114      	adds	r1, #20
 800c470:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c474:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c478:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c47c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c480:	4295      	cmp	r5, r2
 800c482:	d003      	beq.n	800c48c <__mcmp+0x2c>
 800c484:	d205      	bcs.n	800c492 <__mcmp+0x32>
 800c486:	f04f 30ff 	mov.w	r0, #4294967295
 800c48a:	bd30      	pop	{r4, r5, pc}
 800c48c:	42a3      	cmp	r3, r4
 800c48e:	d3f3      	bcc.n	800c478 <__mcmp+0x18>
 800c490:	e7fb      	b.n	800c48a <__mcmp+0x2a>
 800c492:	2001      	movs	r0, #1
 800c494:	e7f9      	b.n	800c48a <__mcmp+0x2a>
	...

0800c498 <__mdiff>:
 800c498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49c:	4689      	mov	r9, r1
 800c49e:	4606      	mov	r6, r0
 800c4a0:	4611      	mov	r1, r2
 800c4a2:	4648      	mov	r0, r9
 800c4a4:	4614      	mov	r4, r2
 800c4a6:	f7ff ffdb 	bl	800c460 <__mcmp>
 800c4aa:	1e05      	subs	r5, r0, #0
 800c4ac:	d112      	bne.n	800c4d4 <__mdiff+0x3c>
 800c4ae:	4629      	mov	r1, r5
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	f7ff fd19 	bl	800bee8 <_Balloc>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	b928      	cbnz	r0, 800c4c6 <__mdiff+0x2e>
 800c4ba:	4b3f      	ldr	r3, [pc, #252]	@ (800c5b8 <__mdiff+0x120>)
 800c4bc:	f240 2137 	movw	r1, #567	@ 0x237
 800c4c0:	483e      	ldr	r0, [pc, #248]	@ (800c5bc <__mdiff+0x124>)
 800c4c2:	f000 fc49 	bl	800cd58 <__assert_func>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4cc:	4610      	mov	r0, r2
 800c4ce:	b003      	add	sp, #12
 800c4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4d4:	bfbc      	itt	lt
 800c4d6:	464b      	movlt	r3, r9
 800c4d8:	46a1      	movlt	r9, r4
 800c4da:	4630      	mov	r0, r6
 800c4dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c4e0:	bfba      	itte	lt
 800c4e2:	461c      	movlt	r4, r3
 800c4e4:	2501      	movlt	r5, #1
 800c4e6:	2500      	movge	r5, #0
 800c4e8:	f7ff fcfe 	bl	800bee8 <_Balloc>
 800c4ec:	4602      	mov	r2, r0
 800c4ee:	b918      	cbnz	r0, 800c4f8 <__mdiff+0x60>
 800c4f0:	4b31      	ldr	r3, [pc, #196]	@ (800c5b8 <__mdiff+0x120>)
 800c4f2:	f240 2145 	movw	r1, #581	@ 0x245
 800c4f6:	e7e3      	b.n	800c4c0 <__mdiff+0x28>
 800c4f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c4fc:	6926      	ldr	r6, [r4, #16]
 800c4fe:	60c5      	str	r5, [r0, #12]
 800c500:	f109 0310 	add.w	r3, r9, #16
 800c504:	f109 0514 	add.w	r5, r9, #20
 800c508:	f104 0e14 	add.w	lr, r4, #20
 800c50c:	f100 0b14 	add.w	fp, r0, #20
 800c510:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c514:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c518:	9301      	str	r3, [sp, #4]
 800c51a:	46d9      	mov	r9, fp
 800c51c:	f04f 0c00 	mov.w	ip, #0
 800c520:	9b01      	ldr	r3, [sp, #4]
 800c522:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c526:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c52a:	9301      	str	r3, [sp, #4]
 800c52c:	fa1f f38a 	uxth.w	r3, sl
 800c530:	4619      	mov	r1, r3
 800c532:	b283      	uxth	r3, r0
 800c534:	1acb      	subs	r3, r1, r3
 800c536:	0c00      	lsrs	r0, r0, #16
 800c538:	4463      	add	r3, ip
 800c53a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c53e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c542:	b29b      	uxth	r3, r3
 800c544:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c548:	4576      	cmp	r6, lr
 800c54a:	f849 3b04 	str.w	r3, [r9], #4
 800c54e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c552:	d8e5      	bhi.n	800c520 <__mdiff+0x88>
 800c554:	1b33      	subs	r3, r6, r4
 800c556:	3b15      	subs	r3, #21
 800c558:	f023 0303 	bic.w	r3, r3, #3
 800c55c:	3415      	adds	r4, #21
 800c55e:	3304      	adds	r3, #4
 800c560:	42a6      	cmp	r6, r4
 800c562:	bf38      	it	cc
 800c564:	2304      	movcc	r3, #4
 800c566:	441d      	add	r5, r3
 800c568:	445b      	add	r3, fp
 800c56a:	461e      	mov	r6, r3
 800c56c:	462c      	mov	r4, r5
 800c56e:	4544      	cmp	r4, r8
 800c570:	d30e      	bcc.n	800c590 <__mdiff+0xf8>
 800c572:	f108 0103 	add.w	r1, r8, #3
 800c576:	1b49      	subs	r1, r1, r5
 800c578:	f021 0103 	bic.w	r1, r1, #3
 800c57c:	3d03      	subs	r5, #3
 800c57e:	45a8      	cmp	r8, r5
 800c580:	bf38      	it	cc
 800c582:	2100      	movcc	r1, #0
 800c584:	440b      	add	r3, r1
 800c586:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c58a:	b191      	cbz	r1, 800c5b2 <__mdiff+0x11a>
 800c58c:	6117      	str	r7, [r2, #16]
 800c58e:	e79d      	b.n	800c4cc <__mdiff+0x34>
 800c590:	f854 1b04 	ldr.w	r1, [r4], #4
 800c594:	46e6      	mov	lr, ip
 800c596:	0c08      	lsrs	r0, r1, #16
 800c598:	fa1c fc81 	uxtah	ip, ip, r1
 800c59c:	4471      	add	r1, lr
 800c59e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c5a2:	b289      	uxth	r1, r1
 800c5a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c5a8:	f846 1b04 	str.w	r1, [r6], #4
 800c5ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5b0:	e7dd      	b.n	800c56e <__mdiff+0xd6>
 800c5b2:	3f01      	subs	r7, #1
 800c5b4:	e7e7      	b.n	800c586 <__mdiff+0xee>
 800c5b6:	bf00      	nop
 800c5b8:	0800e0c2 	.word	0x0800e0c2
 800c5bc:	0800e133 	.word	0x0800e133

0800c5c0 <__ulp>:
 800c5c0:	b082      	sub	sp, #8
 800c5c2:	ed8d 0b00 	vstr	d0, [sp]
 800c5c6:	9a01      	ldr	r2, [sp, #4]
 800c5c8:	4b0f      	ldr	r3, [pc, #60]	@ (800c608 <__ulp+0x48>)
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	dc08      	bgt.n	800c5e6 <__ulp+0x26>
 800c5d4:	425b      	negs	r3, r3
 800c5d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c5da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c5de:	da04      	bge.n	800c5ea <__ulp+0x2a>
 800c5e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c5e4:	4113      	asrs	r3, r2
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	e008      	b.n	800c5fc <__ulp+0x3c>
 800c5ea:	f1a2 0314 	sub.w	r3, r2, #20
 800c5ee:	2b1e      	cmp	r3, #30
 800c5f0:	bfda      	itte	le
 800c5f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c5f6:	40da      	lsrle	r2, r3
 800c5f8:	2201      	movgt	r2, #1
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	4610      	mov	r0, r2
 800c600:	ec41 0b10 	vmov	d0, r0, r1
 800c604:	b002      	add	sp, #8
 800c606:	4770      	bx	lr
 800c608:	7ff00000 	.word	0x7ff00000

0800c60c <__b2d>:
 800c60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c610:	6906      	ldr	r6, [r0, #16]
 800c612:	f100 0814 	add.w	r8, r0, #20
 800c616:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c61a:	1f37      	subs	r7, r6, #4
 800c61c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c620:	4610      	mov	r0, r2
 800c622:	f7ff fd53 	bl	800c0cc <__hi0bits>
 800c626:	f1c0 0320 	rsb	r3, r0, #32
 800c62a:	280a      	cmp	r0, #10
 800c62c:	600b      	str	r3, [r1, #0]
 800c62e:	491b      	ldr	r1, [pc, #108]	@ (800c69c <__b2d+0x90>)
 800c630:	dc15      	bgt.n	800c65e <__b2d+0x52>
 800c632:	f1c0 0c0b 	rsb	ip, r0, #11
 800c636:	fa22 f30c 	lsr.w	r3, r2, ip
 800c63a:	45b8      	cmp	r8, r7
 800c63c:	ea43 0501 	orr.w	r5, r3, r1
 800c640:	bf34      	ite	cc
 800c642:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c646:	2300      	movcs	r3, #0
 800c648:	3015      	adds	r0, #21
 800c64a:	fa02 f000 	lsl.w	r0, r2, r0
 800c64e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c652:	4303      	orrs	r3, r0
 800c654:	461c      	mov	r4, r3
 800c656:	ec45 4b10 	vmov	d0, r4, r5
 800c65a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c65e:	45b8      	cmp	r8, r7
 800c660:	bf3a      	itte	cc
 800c662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c666:	f1a6 0708 	subcc.w	r7, r6, #8
 800c66a:	2300      	movcs	r3, #0
 800c66c:	380b      	subs	r0, #11
 800c66e:	d012      	beq.n	800c696 <__b2d+0x8a>
 800c670:	f1c0 0120 	rsb	r1, r0, #32
 800c674:	fa23 f401 	lsr.w	r4, r3, r1
 800c678:	4082      	lsls	r2, r0
 800c67a:	4322      	orrs	r2, r4
 800c67c:	4547      	cmp	r7, r8
 800c67e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c682:	bf8c      	ite	hi
 800c684:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c688:	2200      	movls	r2, #0
 800c68a:	4083      	lsls	r3, r0
 800c68c:	40ca      	lsrs	r2, r1
 800c68e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c692:	4313      	orrs	r3, r2
 800c694:	e7de      	b.n	800c654 <__b2d+0x48>
 800c696:	ea42 0501 	orr.w	r5, r2, r1
 800c69a:	e7db      	b.n	800c654 <__b2d+0x48>
 800c69c:	3ff00000 	.word	0x3ff00000

0800c6a0 <__d2b>:
 800c6a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6a4:	460f      	mov	r7, r1
 800c6a6:	2101      	movs	r1, #1
 800c6a8:	ec59 8b10 	vmov	r8, r9, d0
 800c6ac:	4616      	mov	r6, r2
 800c6ae:	f7ff fc1b 	bl	800bee8 <_Balloc>
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	b930      	cbnz	r0, 800c6c4 <__d2b+0x24>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	4b23      	ldr	r3, [pc, #140]	@ (800c748 <__d2b+0xa8>)
 800c6ba:	4824      	ldr	r0, [pc, #144]	@ (800c74c <__d2b+0xac>)
 800c6bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800c6c0:	f000 fb4a 	bl	800cd58 <__assert_func>
 800c6c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6cc:	b10d      	cbz	r5, 800c6d2 <__d2b+0x32>
 800c6ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6d2:	9301      	str	r3, [sp, #4]
 800c6d4:	f1b8 0300 	subs.w	r3, r8, #0
 800c6d8:	d023      	beq.n	800c722 <__d2b+0x82>
 800c6da:	4668      	mov	r0, sp
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	f7ff fd14 	bl	800c10a <__lo0bits>
 800c6e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6e6:	b1d0      	cbz	r0, 800c71e <__d2b+0x7e>
 800c6e8:	f1c0 0320 	rsb	r3, r0, #32
 800c6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800c6f0:	430b      	orrs	r3, r1
 800c6f2:	40c2      	lsrs	r2, r0
 800c6f4:	6163      	str	r3, [r4, #20]
 800c6f6:	9201      	str	r2, [sp, #4]
 800c6f8:	9b01      	ldr	r3, [sp, #4]
 800c6fa:	61a3      	str	r3, [r4, #24]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	bf0c      	ite	eq
 800c700:	2201      	moveq	r2, #1
 800c702:	2202      	movne	r2, #2
 800c704:	6122      	str	r2, [r4, #16]
 800c706:	b1a5      	cbz	r5, 800c732 <__d2b+0x92>
 800c708:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c70c:	4405      	add	r5, r0
 800c70e:	603d      	str	r5, [r7, #0]
 800c710:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c714:	6030      	str	r0, [r6, #0]
 800c716:	4620      	mov	r0, r4
 800c718:	b003      	add	sp, #12
 800c71a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c71e:	6161      	str	r1, [r4, #20]
 800c720:	e7ea      	b.n	800c6f8 <__d2b+0x58>
 800c722:	a801      	add	r0, sp, #4
 800c724:	f7ff fcf1 	bl	800c10a <__lo0bits>
 800c728:	9b01      	ldr	r3, [sp, #4]
 800c72a:	6163      	str	r3, [r4, #20]
 800c72c:	3020      	adds	r0, #32
 800c72e:	2201      	movs	r2, #1
 800c730:	e7e8      	b.n	800c704 <__d2b+0x64>
 800c732:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c736:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c73a:	6038      	str	r0, [r7, #0]
 800c73c:	6918      	ldr	r0, [r3, #16]
 800c73e:	f7ff fcc5 	bl	800c0cc <__hi0bits>
 800c742:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c746:	e7e5      	b.n	800c714 <__d2b+0x74>
 800c748:	0800e0c2 	.word	0x0800e0c2
 800c74c:	0800e133 	.word	0x0800e133

0800c750 <__ratio>:
 800c750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c754:	b085      	sub	sp, #20
 800c756:	e9cd 1000 	strd	r1, r0, [sp]
 800c75a:	a902      	add	r1, sp, #8
 800c75c:	f7ff ff56 	bl	800c60c <__b2d>
 800c760:	9800      	ldr	r0, [sp, #0]
 800c762:	a903      	add	r1, sp, #12
 800c764:	ec55 4b10 	vmov	r4, r5, d0
 800c768:	f7ff ff50 	bl	800c60c <__b2d>
 800c76c:	9b01      	ldr	r3, [sp, #4]
 800c76e:	6919      	ldr	r1, [r3, #16]
 800c770:	9b00      	ldr	r3, [sp, #0]
 800c772:	691b      	ldr	r3, [r3, #16]
 800c774:	1ac9      	subs	r1, r1, r3
 800c776:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c77a:	1a9b      	subs	r3, r3, r2
 800c77c:	ec5b ab10 	vmov	sl, fp, d0
 800c780:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c784:	2b00      	cmp	r3, #0
 800c786:	bfce      	itee	gt
 800c788:	462a      	movgt	r2, r5
 800c78a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c78e:	465a      	movle	r2, fp
 800c790:	462f      	mov	r7, r5
 800c792:	46d9      	mov	r9, fp
 800c794:	bfcc      	ite	gt
 800c796:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c79a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c79e:	464b      	mov	r3, r9
 800c7a0:	4652      	mov	r2, sl
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	4639      	mov	r1, r7
 800c7a6:	f7f4 f859 	bl	800085c <__aeabi_ddiv>
 800c7aa:	ec41 0b10 	vmov	d0, r0, r1
 800c7ae:	b005      	add	sp, #20
 800c7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c7b4 <__copybits>:
 800c7b4:	3901      	subs	r1, #1
 800c7b6:	b570      	push	{r4, r5, r6, lr}
 800c7b8:	1149      	asrs	r1, r1, #5
 800c7ba:	6914      	ldr	r4, [r2, #16]
 800c7bc:	3101      	adds	r1, #1
 800c7be:	f102 0314 	add.w	r3, r2, #20
 800c7c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c7ca:	1f05      	subs	r5, r0, #4
 800c7cc:	42a3      	cmp	r3, r4
 800c7ce:	d30c      	bcc.n	800c7ea <__copybits+0x36>
 800c7d0:	1aa3      	subs	r3, r4, r2
 800c7d2:	3b11      	subs	r3, #17
 800c7d4:	f023 0303 	bic.w	r3, r3, #3
 800c7d8:	3211      	adds	r2, #17
 800c7da:	42a2      	cmp	r2, r4
 800c7dc:	bf88      	it	hi
 800c7de:	2300      	movhi	r3, #0
 800c7e0:	4418      	add	r0, r3
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	4288      	cmp	r0, r1
 800c7e6:	d305      	bcc.n	800c7f4 <__copybits+0x40>
 800c7e8:	bd70      	pop	{r4, r5, r6, pc}
 800c7ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800c7ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800c7f2:	e7eb      	b.n	800c7cc <__copybits+0x18>
 800c7f4:	f840 3b04 	str.w	r3, [r0], #4
 800c7f8:	e7f4      	b.n	800c7e4 <__copybits+0x30>

0800c7fa <__any_on>:
 800c7fa:	f100 0214 	add.w	r2, r0, #20
 800c7fe:	6900      	ldr	r0, [r0, #16]
 800c800:	114b      	asrs	r3, r1, #5
 800c802:	4298      	cmp	r0, r3
 800c804:	b510      	push	{r4, lr}
 800c806:	db11      	blt.n	800c82c <__any_on+0x32>
 800c808:	dd0a      	ble.n	800c820 <__any_on+0x26>
 800c80a:	f011 011f 	ands.w	r1, r1, #31
 800c80e:	d007      	beq.n	800c820 <__any_on+0x26>
 800c810:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c814:	fa24 f001 	lsr.w	r0, r4, r1
 800c818:	fa00 f101 	lsl.w	r1, r0, r1
 800c81c:	428c      	cmp	r4, r1
 800c81e:	d10b      	bne.n	800c838 <__any_on+0x3e>
 800c820:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c824:	4293      	cmp	r3, r2
 800c826:	d803      	bhi.n	800c830 <__any_on+0x36>
 800c828:	2000      	movs	r0, #0
 800c82a:	bd10      	pop	{r4, pc}
 800c82c:	4603      	mov	r3, r0
 800c82e:	e7f7      	b.n	800c820 <__any_on+0x26>
 800c830:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c834:	2900      	cmp	r1, #0
 800c836:	d0f5      	beq.n	800c824 <__any_on+0x2a>
 800c838:	2001      	movs	r0, #1
 800c83a:	e7f6      	b.n	800c82a <__any_on+0x30>

0800c83c <__ascii_wctomb>:
 800c83c:	4603      	mov	r3, r0
 800c83e:	4608      	mov	r0, r1
 800c840:	b141      	cbz	r1, 800c854 <__ascii_wctomb+0x18>
 800c842:	2aff      	cmp	r2, #255	@ 0xff
 800c844:	d904      	bls.n	800c850 <__ascii_wctomb+0x14>
 800c846:	228a      	movs	r2, #138	@ 0x8a
 800c848:	601a      	str	r2, [r3, #0]
 800c84a:	f04f 30ff 	mov.w	r0, #4294967295
 800c84e:	4770      	bx	lr
 800c850:	700a      	strb	r2, [r1, #0]
 800c852:	2001      	movs	r0, #1
 800c854:	4770      	bx	lr

0800c856 <__sfputc_r>:
 800c856:	6893      	ldr	r3, [r2, #8]
 800c858:	3b01      	subs	r3, #1
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	b410      	push	{r4}
 800c85e:	6093      	str	r3, [r2, #8]
 800c860:	da08      	bge.n	800c874 <__sfputc_r+0x1e>
 800c862:	6994      	ldr	r4, [r2, #24]
 800c864:	42a3      	cmp	r3, r4
 800c866:	db01      	blt.n	800c86c <__sfputc_r+0x16>
 800c868:	290a      	cmp	r1, #10
 800c86a:	d103      	bne.n	800c874 <__sfputc_r+0x1e>
 800c86c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c870:	f7fd bf35 	b.w	800a6de <__swbuf_r>
 800c874:	6813      	ldr	r3, [r2, #0]
 800c876:	1c58      	adds	r0, r3, #1
 800c878:	6010      	str	r0, [r2, #0]
 800c87a:	7019      	strb	r1, [r3, #0]
 800c87c:	4608      	mov	r0, r1
 800c87e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c882:	4770      	bx	lr

0800c884 <__sfputs_r>:
 800c884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c886:	4606      	mov	r6, r0
 800c888:	460f      	mov	r7, r1
 800c88a:	4614      	mov	r4, r2
 800c88c:	18d5      	adds	r5, r2, r3
 800c88e:	42ac      	cmp	r4, r5
 800c890:	d101      	bne.n	800c896 <__sfputs_r+0x12>
 800c892:	2000      	movs	r0, #0
 800c894:	e007      	b.n	800c8a6 <__sfputs_r+0x22>
 800c896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c89a:	463a      	mov	r2, r7
 800c89c:	4630      	mov	r0, r6
 800c89e:	f7ff ffda 	bl	800c856 <__sfputc_r>
 800c8a2:	1c43      	adds	r3, r0, #1
 800c8a4:	d1f3      	bne.n	800c88e <__sfputs_r+0xa>
 800c8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c8a8 <_vfiprintf_r>:
 800c8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ac:	460d      	mov	r5, r1
 800c8ae:	b09d      	sub	sp, #116	@ 0x74
 800c8b0:	4614      	mov	r4, r2
 800c8b2:	4698      	mov	r8, r3
 800c8b4:	4606      	mov	r6, r0
 800c8b6:	b118      	cbz	r0, 800c8c0 <_vfiprintf_r+0x18>
 800c8b8:	6a03      	ldr	r3, [r0, #32]
 800c8ba:	b90b      	cbnz	r3, 800c8c0 <_vfiprintf_r+0x18>
 800c8bc:	f7fd fe26 	bl	800a50c <__sinit>
 800c8c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8c2:	07d9      	lsls	r1, r3, #31
 800c8c4:	d405      	bmi.n	800c8d2 <_vfiprintf_r+0x2a>
 800c8c6:	89ab      	ldrh	r3, [r5, #12]
 800c8c8:	059a      	lsls	r2, r3, #22
 800c8ca:	d402      	bmi.n	800c8d2 <_vfiprintf_r+0x2a>
 800c8cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8ce:	f7fe f84e 	bl	800a96e <__retarget_lock_acquire_recursive>
 800c8d2:	89ab      	ldrh	r3, [r5, #12]
 800c8d4:	071b      	lsls	r3, r3, #28
 800c8d6:	d501      	bpl.n	800c8dc <_vfiprintf_r+0x34>
 800c8d8:	692b      	ldr	r3, [r5, #16]
 800c8da:	b99b      	cbnz	r3, 800c904 <_vfiprintf_r+0x5c>
 800c8dc:	4629      	mov	r1, r5
 800c8de:	4630      	mov	r0, r6
 800c8e0:	f7fd ff3c 	bl	800a75c <__swsetup_r>
 800c8e4:	b170      	cbz	r0, 800c904 <_vfiprintf_r+0x5c>
 800c8e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8e8:	07dc      	lsls	r4, r3, #31
 800c8ea:	d504      	bpl.n	800c8f6 <_vfiprintf_r+0x4e>
 800c8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c8f0:	b01d      	add	sp, #116	@ 0x74
 800c8f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f6:	89ab      	ldrh	r3, [r5, #12]
 800c8f8:	0598      	lsls	r0, r3, #22
 800c8fa:	d4f7      	bmi.n	800c8ec <_vfiprintf_r+0x44>
 800c8fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8fe:	f7fe f837 	bl	800a970 <__retarget_lock_release_recursive>
 800c902:	e7f3      	b.n	800c8ec <_vfiprintf_r+0x44>
 800c904:	2300      	movs	r3, #0
 800c906:	9309      	str	r3, [sp, #36]	@ 0x24
 800c908:	2320      	movs	r3, #32
 800c90a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c90e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c912:	2330      	movs	r3, #48	@ 0x30
 800c914:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cac4 <_vfiprintf_r+0x21c>
 800c918:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c91c:	f04f 0901 	mov.w	r9, #1
 800c920:	4623      	mov	r3, r4
 800c922:	469a      	mov	sl, r3
 800c924:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c928:	b10a      	cbz	r2, 800c92e <_vfiprintf_r+0x86>
 800c92a:	2a25      	cmp	r2, #37	@ 0x25
 800c92c:	d1f9      	bne.n	800c922 <_vfiprintf_r+0x7a>
 800c92e:	ebba 0b04 	subs.w	fp, sl, r4
 800c932:	d00b      	beq.n	800c94c <_vfiprintf_r+0xa4>
 800c934:	465b      	mov	r3, fp
 800c936:	4622      	mov	r2, r4
 800c938:	4629      	mov	r1, r5
 800c93a:	4630      	mov	r0, r6
 800c93c:	f7ff ffa2 	bl	800c884 <__sfputs_r>
 800c940:	3001      	adds	r0, #1
 800c942:	f000 80a7 	beq.w	800ca94 <_vfiprintf_r+0x1ec>
 800c946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c948:	445a      	add	r2, fp
 800c94a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c94c:	f89a 3000 	ldrb.w	r3, [sl]
 800c950:	2b00      	cmp	r3, #0
 800c952:	f000 809f 	beq.w	800ca94 <_vfiprintf_r+0x1ec>
 800c956:	2300      	movs	r3, #0
 800c958:	f04f 32ff 	mov.w	r2, #4294967295
 800c95c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c960:	f10a 0a01 	add.w	sl, sl, #1
 800c964:	9304      	str	r3, [sp, #16]
 800c966:	9307      	str	r3, [sp, #28]
 800c968:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c96c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c96e:	4654      	mov	r4, sl
 800c970:	2205      	movs	r2, #5
 800c972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c976:	4853      	ldr	r0, [pc, #332]	@ (800cac4 <_vfiprintf_r+0x21c>)
 800c978:	f7f3 fc32 	bl	80001e0 <memchr>
 800c97c:	9a04      	ldr	r2, [sp, #16]
 800c97e:	b9d8      	cbnz	r0, 800c9b8 <_vfiprintf_r+0x110>
 800c980:	06d1      	lsls	r1, r2, #27
 800c982:	bf44      	itt	mi
 800c984:	2320      	movmi	r3, #32
 800c986:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c98a:	0713      	lsls	r3, r2, #28
 800c98c:	bf44      	itt	mi
 800c98e:	232b      	movmi	r3, #43	@ 0x2b
 800c990:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c994:	f89a 3000 	ldrb.w	r3, [sl]
 800c998:	2b2a      	cmp	r3, #42	@ 0x2a
 800c99a:	d015      	beq.n	800c9c8 <_vfiprintf_r+0x120>
 800c99c:	9a07      	ldr	r2, [sp, #28]
 800c99e:	4654      	mov	r4, sl
 800c9a0:	2000      	movs	r0, #0
 800c9a2:	f04f 0c0a 	mov.w	ip, #10
 800c9a6:	4621      	mov	r1, r4
 800c9a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9ac:	3b30      	subs	r3, #48	@ 0x30
 800c9ae:	2b09      	cmp	r3, #9
 800c9b0:	d94b      	bls.n	800ca4a <_vfiprintf_r+0x1a2>
 800c9b2:	b1b0      	cbz	r0, 800c9e2 <_vfiprintf_r+0x13a>
 800c9b4:	9207      	str	r2, [sp, #28]
 800c9b6:	e014      	b.n	800c9e2 <_vfiprintf_r+0x13a>
 800c9b8:	eba0 0308 	sub.w	r3, r0, r8
 800c9bc:	fa09 f303 	lsl.w	r3, r9, r3
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	9304      	str	r3, [sp, #16]
 800c9c4:	46a2      	mov	sl, r4
 800c9c6:	e7d2      	b.n	800c96e <_vfiprintf_r+0xc6>
 800c9c8:	9b03      	ldr	r3, [sp, #12]
 800c9ca:	1d19      	adds	r1, r3, #4
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	9103      	str	r1, [sp, #12]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	bfbb      	ittet	lt
 800c9d4:	425b      	neglt	r3, r3
 800c9d6:	f042 0202 	orrlt.w	r2, r2, #2
 800c9da:	9307      	strge	r3, [sp, #28]
 800c9dc:	9307      	strlt	r3, [sp, #28]
 800c9de:	bfb8      	it	lt
 800c9e0:	9204      	strlt	r2, [sp, #16]
 800c9e2:	7823      	ldrb	r3, [r4, #0]
 800c9e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9e6:	d10a      	bne.n	800c9fe <_vfiprintf_r+0x156>
 800c9e8:	7863      	ldrb	r3, [r4, #1]
 800c9ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9ec:	d132      	bne.n	800ca54 <_vfiprintf_r+0x1ac>
 800c9ee:	9b03      	ldr	r3, [sp, #12]
 800c9f0:	1d1a      	adds	r2, r3, #4
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	9203      	str	r2, [sp, #12]
 800c9f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c9fa:	3402      	adds	r4, #2
 800c9fc:	9305      	str	r3, [sp, #20]
 800c9fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cad4 <_vfiprintf_r+0x22c>
 800ca02:	7821      	ldrb	r1, [r4, #0]
 800ca04:	2203      	movs	r2, #3
 800ca06:	4650      	mov	r0, sl
 800ca08:	f7f3 fbea 	bl	80001e0 <memchr>
 800ca0c:	b138      	cbz	r0, 800ca1e <_vfiprintf_r+0x176>
 800ca0e:	9b04      	ldr	r3, [sp, #16]
 800ca10:	eba0 000a 	sub.w	r0, r0, sl
 800ca14:	2240      	movs	r2, #64	@ 0x40
 800ca16:	4082      	lsls	r2, r0
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	3401      	adds	r4, #1
 800ca1c:	9304      	str	r3, [sp, #16]
 800ca1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca22:	4829      	ldr	r0, [pc, #164]	@ (800cac8 <_vfiprintf_r+0x220>)
 800ca24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca28:	2206      	movs	r2, #6
 800ca2a:	f7f3 fbd9 	bl	80001e0 <memchr>
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	d03f      	beq.n	800cab2 <_vfiprintf_r+0x20a>
 800ca32:	4b26      	ldr	r3, [pc, #152]	@ (800cacc <_vfiprintf_r+0x224>)
 800ca34:	bb1b      	cbnz	r3, 800ca7e <_vfiprintf_r+0x1d6>
 800ca36:	9b03      	ldr	r3, [sp, #12]
 800ca38:	3307      	adds	r3, #7
 800ca3a:	f023 0307 	bic.w	r3, r3, #7
 800ca3e:	3308      	adds	r3, #8
 800ca40:	9303      	str	r3, [sp, #12]
 800ca42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca44:	443b      	add	r3, r7
 800ca46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca48:	e76a      	b.n	800c920 <_vfiprintf_r+0x78>
 800ca4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca4e:	460c      	mov	r4, r1
 800ca50:	2001      	movs	r0, #1
 800ca52:	e7a8      	b.n	800c9a6 <_vfiprintf_r+0xfe>
 800ca54:	2300      	movs	r3, #0
 800ca56:	3401      	adds	r4, #1
 800ca58:	9305      	str	r3, [sp, #20]
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	f04f 0c0a 	mov.w	ip, #10
 800ca60:	4620      	mov	r0, r4
 800ca62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca66:	3a30      	subs	r2, #48	@ 0x30
 800ca68:	2a09      	cmp	r2, #9
 800ca6a:	d903      	bls.n	800ca74 <_vfiprintf_r+0x1cc>
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d0c6      	beq.n	800c9fe <_vfiprintf_r+0x156>
 800ca70:	9105      	str	r1, [sp, #20]
 800ca72:	e7c4      	b.n	800c9fe <_vfiprintf_r+0x156>
 800ca74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca78:	4604      	mov	r4, r0
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	e7f0      	b.n	800ca60 <_vfiprintf_r+0x1b8>
 800ca7e:	ab03      	add	r3, sp, #12
 800ca80:	9300      	str	r3, [sp, #0]
 800ca82:	462a      	mov	r2, r5
 800ca84:	4b12      	ldr	r3, [pc, #72]	@ (800cad0 <_vfiprintf_r+0x228>)
 800ca86:	a904      	add	r1, sp, #16
 800ca88:	4630      	mov	r0, r6
 800ca8a:	f7fd f8fd 	bl	8009c88 <_printf_float>
 800ca8e:	4607      	mov	r7, r0
 800ca90:	1c78      	adds	r0, r7, #1
 800ca92:	d1d6      	bne.n	800ca42 <_vfiprintf_r+0x19a>
 800ca94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca96:	07d9      	lsls	r1, r3, #31
 800ca98:	d405      	bmi.n	800caa6 <_vfiprintf_r+0x1fe>
 800ca9a:	89ab      	ldrh	r3, [r5, #12]
 800ca9c:	059a      	lsls	r2, r3, #22
 800ca9e:	d402      	bmi.n	800caa6 <_vfiprintf_r+0x1fe>
 800caa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caa2:	f7fd ff65 	bl	800a970 <__retarget_lock_release_recursive>
 800caa6:	89ab      	ldrh	r3, [r5, #12]
 800caa8:	065b      	lsls	r3, r3, #25
 800caaa:	f53f af1f 	bmi.w	800c8ec <_vfiprintf_r+0x44>
 800caae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cab0:	e71e      	b.n	800c8f0 <_vfiprintf_r+0x48>
 800cab2:	ab03      	add	r3, sp, #12
 800cab4:	9300      	str	r3, [sp, #0]
 800cab6:	462a      	mov	r2, r5
 800cab8:	4b05      	ldr	r3, [pc, #20]	@ (800cad0 <_vfiprintf_r+0x228>)
 800caba:	a904      	add	r1, sp, #16
 800cabc:	4630      	mov	r0, r6
 800cabe:	f7fd fb7b 	bl	800a1b8 <_printf_i>
 800cac2:	e7e4      	b.n	800ca8e <_vfiprintf_r+0x1e6>
 800cac4:	0800e18c 	.word	0x0800e18c
 800cac8:	0800e196 	.word	0x0800e196
 800cacc:	08009c89 	.word	0x08009c89
 800cad0:	0800c885 	.word	0x0800c885
 800cad4:	0800e192 	.word	0x0800e192

0800cad8 <__sflush_r>:
 800cad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cadc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cae0:	0716      	lsls	r6, r2, #28
 800cae2:	4605      	mov	r5, r0
 800cae4:	460c      	mov	r4, r1
 800cae6:	d454      	bmi.n	800cb92 <__sflush_r+0xba>
 800cae8:	684b      	ldr	r3, [r1, #4]
 800caea:	2b00      	cmp	r3, #0
 800caec:	dc02      	bgt.n	800caf4 <__sflush_r+0x1c>
 800caee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	dd48      	ble.n	800cb86 <__sflush_r+0xae>
 800caf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800caf6:	2e00      	cmp	r6, #0
 800caf8:	d045      	beq.n	800cb86 <__sflush_r+0xae>
 800cafa:	2300      	movs	r3, #0
 800cafc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cb00:	682f      	ldr	r7, [r5, #0]
 800cb02:	6a21      	ldr	r1, [r4, #32]
 800cb04:	602b      	str	r3, [r5, #0]
 800cb06:	d030      	beq.n	800cb6a <__sflush_r+0x92>
 800cb08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cb0a:	89a3      	ldrh	r3, [r4, #12]
 800cb0c:	0759      	lsls	r1, r3, #29
 800cb0e:	d505      	bpl.n	800cb1c <__sflush_r+0x44>
 800cb10:	6863      	ldr	r3, [r4, #4]
 800cb12:	1ad2      	subs	r2, r2, r3
 800cb14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cb16:	b10b      	cbz	r3, 800cb1c <__sflush_r+0x44>
 800cb18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cb1a:	1ad2      	subs	r2, r2, r3
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cb20:	6a21      	ldr	r1, [r4, #32]
 800cb22:	4628      	mov	r0, r5
 800cb24:	47b0      	blx	r6
 800cb26:	1c43      	adds	r3, r0, #1
 800cb28:	89a3      	ldrh	r3, [r4, #12]
 800cb2a:	d106      	bne.n	800cb3a <__sflush_r+0x62>
 800cb2c:	6829      	ldr	r1, [r5, #0]
 800cb2e:	291d      	cmp	r1, #29
 800cb30:	d82b      	bhi.n	800cb8a <__sflush_r+0xb2>
 800cb32:	4a2a      	ldr	r2, [pc, #168]	@ (800cbdc <__sflush_r+0x104>)
 800cb34:	40ca      	lsrs	r2, r1
 800cb36:	07d6      	lsls	r6, r2, #31
 800cb38:	d527      	bpl.n	800cb8a <__sflush_r+0xb2>
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	6062      	str	r2, [r4, #4]
 800cb3e:	04d9      	lsls	r1, r3, #19
 800cb40:	6922      	ldr	r2, [r4, #16]
 800cb42:	6022      	str	r2, [r4, #0]
 800cb44:	d504      	bpl.n	800cb50 <__sflush_r+0x78>
 800cb46:	1c42      	adds	r2, r0, #1
 800cb48:	d101      	bne.n	800cb4e <__sflush_r+0x76>
 800cb4a:	682b      	ldr	r3, [r5, #0]
 800cb4c:	b903      	cbnz	r3, 800cb50 <__sflush_r+0x78>
 800cb4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cb50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb52:	602f      	str	r7, [r5, #0]
 800cb54:	b1b9      	cbz	r1, 800cb86 <__sflush_r+0xae>
 800cb56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb5a:	4299      	cmp	r1, r3
 800cb5c:	d002      	beq.n	800cb64 <__sflush_r+0x8c>
 800cb5e:	4628      	mov	r0, r5
 800cb60:	f7fe fd76 	bl	800b650 <_free_r>
 800cb64:	2300      	movs	r3, #0
 800cb66:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb68:	e00d      	b.n	800cb86 <__sflush_r+0xae>
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	4628      	mov	r0, r5
 800cb6e:	47b0      	blx	r6
 800cb70:	4602      	mov	r2, r0
 800cb72:	1c50      	adds	r0, r2, #1
 800cb74:	d1c9      	bne.n	800cb0a <__sflush_r+0x32>
 800cb76:	682b      	ldr	r3, [r5, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d0c6      	beq.n	800cb0a <__sflush_r+0x32>
 800cb7c:	2b1d      	cmp	r3, #29
 800cb7e:	d001      	beq.n	800cb84 <__sflush_r+0xac>
 800cb80:	2b16      	cmp	r3, #22
 800cb82:	d11e      	bne.n	800cbc2 <__sflush_r+0xea>
 800cb84:	602f      	str	r7, [r5, #0]
 800cb86:	2000      	movs	r0, #0
 800cb88:	e022      	b.n	800cbd0 <__sflush_r+0xf8>
 800cb8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb8e:	b21b      	sxth	r3, r3
 800cb90:	e01b      	b.n	800cbca <__sflush_r+0xf2>
 800cb92:	690f      	ldr	r7, [r1, #16]
 800cb94:	2f00      	cmp	r7, #0
 800cb96:	d0f6      	beq.n	800cb86 <__sflush_r+0xae>
 800cb98:	0793      	lsls	r3, r2, #30
 800cb9a:	680e      	ldr	r6, [r1, #0]
 800cb9c:	bf08      	it	eq
 800cb9e:	694b      	ldreq	r3, [r1, #20]
 800cba0:	600f      	str	r7, [r1, #0]
 800cba2:	bf18      	it	ne
 800cba4:	2300      	movne	r3, #0
 800cba6:	eba6 0807 	sub.w	r8, r6, r7
 800cbaa:	608b      	str	r3, [r1, #8]
 800cbac:	f1b8 0f00 	cmp.w	r8, #0
 800cbb0:	dde9      	ble.n	800cb86 <__sflush_r+0xae>
 800cbb2:	6a21      	ldr	r1, [r4, #32]
 800cbb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cbb6:	4643      	mov	r3, r8
 800cbb8:	463a      	mov	r2, r7
 800cbba:	4628      	mov	r0, r5
 800cbbc:	47b0      	blx	r6
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	dc08      	bgt.n	800cbd4 <__sflush_r+0xfc>
 800cbc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbca:	81a3      	strh	r3, [r4, #12]
 800cbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbd4:	4407      	add	r7, r0
 800cbd6:	eba8 0800 	sub.w	r8, r8, r0
 800cbda:	e7e7      	b.n	800cbac <__sflush_r+0xd4>
 800cbdc:	20400001 	.word	0x20400001

0800cbe0 <_fflush_r>:
 800cbe0:	b538      	push	{r3, r4, r5, lr}
 800cbe2:	690b      	ldr	r3, [r1, #16]
 800cbe4:	4605      	mov	r5, r0
 800cbe6:	460c      	mov	r4, r1
 800cbe8:	b913      	cbnz	r3, 800cbf0 <_fflush_r+0x10>
 800cbea:	2500      	movs	r5, #0
 800cbec:	4628      	mov	r0, r5
 800cbee:	bd38      	pop	{r3, r4, r5, pc}
 800cbf0:	b118      	cbz	r0, 800cbfa <_fflush_r+0x1a>
 800cbf2:	6a03      	ldr	r3, [r0, #32]
 800cbf4:	b90b      	cbnz	r3, 800cbfa <_fflush_r+0x1a>
 800cbf6:	f7fd fc89 	bl	800a50c <__sinit>
 800cbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d0f3      	beq.n	800cbea <_fflush_r+0xa>
 800cc02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cc04:	07d0      	lsls	r0, r2, #31
 800cc06:	d404      	bmi.n	800cc12 <_fflush_r+0x32>
 800cc08:	0599      	lsls	r1, r3, #22
 800cc0a:	d402      	bmi.n	800cc12 <_fflush_r+0x32>
 800cc0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc0e:	f7fd feae 	bl	800a96e <__retarget_lock_acquire_recursive>
 800cc12:	4628      	mov	r0, r5
 800cc14:	4621      	mov	r1, r4
 800cc16:	f7ff ff5f 	bl	800cad8 <__sflush_r>
 800cc1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc1c:	07da      	lsls	r2, r3, #31
 800cc1e:	4605      	mov	r5, r0
 800cc20:	d4e4      	bmi.n	800cbec <_fflush_r+0xc>
 800cc22:	89a3      	ldrh	r3, [r4, #12]
 800cc24:	059b      	lsls	r3, r3, #22
 800cc26:	d4e1      	bmi.n	800cbec <_fflush_r+0xc>
 800cc28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc2a:	f7fd fea1 	bl	800a970 <__retarget_lock_release_recursive>
 800cc2e:	e7dd      	b.n	800cbec <_fflush_r+0xc>

0800cc30 <__swhatbuf_r>:
 800cc30:	b570      	push	{r4, r5, r6, lr}
 800cc32:	460c      	mov	r4, r1
 800cc34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc38:	2900      	cmp	r1, #0
 800cc3a:	b096      	sub	sp, #88	@ 0x58
 800cc3c:	4615      	mov	r5, r2
 800cc3e:	461e      	mov	r6, r3
 800cc40:	da0d      	bge.n	800cc5e <__swhatbuf_r+0x2e>
 800cc42:	89a3      	ldrh	r3, [r4, #12]
 800cc44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc48:	f04f 0100 	mov.w	r1, #0
 800cc4c:	bf14      	ite	ne
 800cc4e:	2340      	movne	r3, #64	@ 0x40
 800cc50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc54:	2000      	movs	r0, #0
 800cc56:	6031      	str	r1, [r6, #0]
 800cc58:	602b      	str	r3, [r5, #0]
 800cc5a:	b016      	add	sp, #88	@ 0x58
 800cc5c:	bd70      	pop	{r4, r5, r6, pc}
 800cc5e:	466a      	mov	r2, sp
 800cc60:	f000 f848 	bl	800ccf4 <_fstat_r>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	dbec      	blt.n	800cc42 <__swhatbuf_r+0x12>
 800cc68:	9901      	ldr	r1, [sp, #4]
 800cc6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cc6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cc72:	4259      	negs	r1, r3
 800cc74:	4159      	adcs	r1, r3
 800cc76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc7a:	e7eb      	b.n	800cc54 <__swhatbuf_r+0x24>

0800cc7c <__smakebuf_r>:
 800cc7c:	898b      	ldrh	r3, [r1, #12]
 800cc7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc80:	079d      	lsls	r5, r3, #30
 800cc82:	4606      	mov	r6, r0
 800cc84:	460c      	mov	r4, r1
 800cc86:	d507      	bpl.n	800cc98 <__smakebuf_r+0x1c>
 800cc88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cc8c:	6023      	str	r3, [r4, #0]
 800cc8e:	6123      	str	r3, [r4, #16]
 800cc90:	2301      	movs	r3, #1
 800cc92:	6163      	str	r3, [r4, #20]
 800cc94:	b003      	add	sp, #12
 800cc96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc98:	ab01      	add	r3, sp, #4
 800cc9a:	466a      	mov	r2, sp
 800cc9c:	f7ff ffc8 	bl	800cc30 <__swhatbuf_r>
 800cca0:	9f00      	ldr	r7, [sp, #0]
 800cca2:	4605      	mov	r5, r0
 800cca4:	4639      	mov	r1, r7
 800cca6:	4630      	mov	r0, r6
 800cca8:	f7ff f880 	bl	800bdac <_malloc_r>
 800ccac:	b948      	cbnz	r0, 800ccc2 <__smakebuf_r+0x46>
 800ccae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb2:	059a      	lsls	r2, r3, #22
 800ccb4:	d4ee      	bmi.n	800cc94 <__smakebuf_r+0x18>
 800ccb6:	f023 0303 	bic.w	r3, r3, #3
 800ccba:	f043 0302 	orr.w	r3, r3, #2
 800ccbe:	81a3      	strh	r3, [r4, #12]
 800ccc0:	e7e2      	b.n	800cc88 <__smakebuf_r+0xc>
 800ccc2:	89a3      	ldrh	r3, [r4, #12]
 800ccc4:	6020      	str	r0, [r4, #0]
 800ccc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccca:	81a3      	strh	r3, [r4, #12]
 800cccc:	9b01      	ldr	r3, [sp, #4]
 800ccce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ccd2:	b15b      	cbz	r3, 800ccec <__smakebuf_r+0x70>
 800ccd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccd8:	4630      	mov	r0, r6
 800ccda:	f000 f81d 	bl	800cd18 <_isatty_r>
 800ccde:	b128      	cbz	r0, 800ccec <__smakebuf_r+0x70>
 800cce0:	89a3      	ldrh	r3, [r4, #12]
 800cce2:	f023 0303 	bic.w	r3, r3, #3
 800cce6:	f043 0301 	orr.w	r3, r3, #1
 800ccea:	81a3      	strh	r3, [r4, #12]
 800ccec:	89a3      	ldrh	r3, [r4, #12]
 800ccee:	431d      	orrs	r5, r3
 800ccf0:	81a5      	strh	r5, [r4, #12]
 800ccf2:	e7cf      	b.n	800cc94 <__smakebuf_r+0x18>

0800ccf4 <_fstat_r>:
 800ccf4:	b538      	push	{r3, r4, r5, lr}
 800ccf6:	4d07      	ldr	r5, [pc, #28]	@ (800cd14 <_fstat_r+0x20>)
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	4604      	mov	r4, r0
 800ccfc:	4608      	mov	r0, r1
 800ccfe:	4611      	mov	r1, r2
 800cd00:	602b      	str	r3, [r5, #0]
 800cd02:	f7f5 ffa3 	bl	8002c4c <_fstat>
 800cd06:	1c43      	adds	r3, r0, #1
 800cd08:	d102      	bne.n	800cd10 <_fstat_r+0x1c>
 800cd0a:	682b      	ldr	r3, [r5, #0]
 800cd0c:	b103      	cbz	r3, 800cd10 <_fstat_r+0x1c>
 800cd0e:	6023      	str	r3, [r4, #0]
 800cd10:	bd38      	pop	{r3, r4, r5, pc}
 800cd12:	bf00      	nop
 800cd14:	20000858 	.word	0x20000858

0800cd18 <_isatty_r>:
 800cd18:	b538      	push	{r3, r4, r5, lr}
 800cd1a:	4d06      	ldr	r5, [pc, #24]	@ (800cd34 <_isatty_r+0x1c>)
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	4604      	mov	r4, r0
 800cd20:	4608      	mov	r0, r1
 800cd22:	602b      	str	r3, [r5, #0]
 800cd24:	f7f5 ffa2 	bl	8002c6c <_isatty>
 800cd28:	1c43      	adds	r3, r0, #1
 800cd2a:	d102      	bne.n	800cd32 <_isatty_r+0x1a>
 800cd2c:	682b      	ldr	r3, [r5, #0]
 800cd2e:	b103      	cbz	r3, 800cd32 <_isatty_r+0x1a>
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	bd38      	pop	{r3, r4, r5, pc}
 800cd34:	20000858 	.word	0x20000858

0800cd38 <_sbrk_r>:
 800cd38:	b538      	push	{r3, r4, r5, lr}
 800cd3a:	4d06      	ldr	r5, [pc, #24]	@ (800cd54 <_sbrk_r+0x1c>)
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	4604      	mov	r4, r0
 800cd40:	4608      	mov	r0, r1
 800cd42:	602b      	str	r3, [r5, #0]
 800cd44:	f7f5 ffaa 	bl	8002c9c <_sbrk>
 800cd48:	1c43      	adds	r3, r0, #1
 800cd4a:	d102      	bne.n	800cd52 <_sbrk_r+0x1a>
 800cd4c:	682b      	ldr	r3, [r5, #0]
 800cd4e:	b103      	cbz	r3, 800cd52 <_sbrk_r+0x1a>
 800cd50:	6023      	str	r3, [r4, #0]
 800cd52:	bd38      	pop	{r3, r4, r5, pc}
 800cd54:	20000858 	.word	0x20000858

0800cd58 <__assert_func>:
 800cd58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd5a:	4614      	mov	r4, r2
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	4b09      	ldr	r3, [pc, #36]	@ (800cd84 <__assert_func+0x2c>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	4605      	mov	r5, r0
 800cd64:	68d8      	ldr	r0, [r3, #12]
 800cd66:	b14c      	cbz	r4, 800cd7c <__assert_func+0x24>
 800cd68:	4b07      	ldr	r3, [pc, #28]	@ (800cd88 <__assert_func+0x30>)
 800cd6a:	9100      	str	r1, [sp, #0]
 800cd6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd70:	4906      	ldr	r1, [pc, #24]	@ (800cd8c <__assert_func+0x34>)
 800cd72:	462b      	mov	r3, r5
 800cd74:	f000 f822 	bl	800cdbc <fiprintf>
 800cd78:	f000 f832 	bl	800cde0 <abort>
 800cd7c:	4b04      	ldr	r3, [pc, #16]	@ (800cd90 <__assert_func+0x38>)
 800cd7e:	461c      	mov	r4, r3
 800cd80:	e7f3      	b.n	800cd6a <__assert_func+0x12>
 800cd82:	bf00      	nop
 800cd84:	20000184 	.word	0x20000184
 800cd88:	0800e19d 	.word	0x0800e19d
 800cd8c:	0800e1aa 	.word	0x0800e1aa
 800cd90:	0800e1d8 	.word	0x0800e1d8

0800cd94 <_calloc_r>:
 800cd94:	b570      	push	{r4, r5, r6, lr}
 800cd96:	fba1 5402 	umull	r5, r4, r1, r2
 800cd9a:	b934      	cbnz	r4, 800cdaa <_calloc_r+0x16>
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	f7ff f805 	bl	800bdac <_malloc_r>
 800cda2:	4606      	mov	r6, r0
 800cda4:	b928      	cbnz	r0, 800cdb2 <_calloc_r+0x1e>
 800cda6:	4630      	mov	r0, r6
 800cda8:	bd70      	pop	{r4, r5, r6, pc}
 800cdaa:	220c      	movs	r2, #12
 800cdac:	6002      	str	r2, [r0, #0]
 800cdae:	2600      	movs	r6, #0
 800cdb0:	e7f9      	b.n	800cda6 <_calloc_r+0x12>
 800cdb2:	462a      	mov	r2, r5
 800cdb4:	4621      	mov	r1, r4
 800cdb6:	f7fd fd27 	bl	800a808 <memset>
 800cdba:	e7f4      	b.n	800cda6 <_calloc_r+0x12>

0800cdbc <fiprintf>:
 800cdbc:	b40e      	push	{r1, r2, r3}
 800cdbe:	b503      	push	{r0, r1, lr}
 800cdc0:	4601      	mov	r1, r0
 800cdc2:	ab03      	add	r3, sp, #12
 800cdc4:	4805      	ldr	r0, [pc, #20]	@ (800cddc <fiprintf+0x20>)
 800cdc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdca:	6800      	ldr	r0, [r0, #0]
 800cdcc:	9301      	str	r3, [sp, #4]
 800cdce:	f7ff fd6b 	bl	800c8a8 <_vfiprintf_r>
 800cdd2:	b002      	add	sp, #8
 800cdd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cdd8:	b003      	add	sp, #12
 800cdda:	4770      	bx	lr
 800cddc:	20000184 	.word	0x20000184

0800cde0 <abort>:
 800cde0:	b508      	push	{r3, lr}
 800cde2:	2006      	movs	r0, #6
 800cde4:	f000 f82c 	bl	800ce40 <raise>
 800cde8:	2001      	movs	r0, #1
 800cdea:	f7f5 fefb 	bl	8002be4 <_exit>

0800cdee <_raise_r>:
 800cdee:	291f      	cmp	r1, #31
 800cdf0:	b538      	push	{r3, r4, r5, lr}
 800cdf2:	4605      	mov	r5, r0
 800cdf4:	460c      	mov	r4, r1
 800cdf6:	d904      	bls.n	800ce02 <_raise_r+0x14>
 800cdf8:	2316      	movs	r3, #22
 800cdfa:	6003      	str	r3, [r0, #0]
 800cdfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ce00:	bd38      	pop	{r3, r4, r5, pc}
 800ce02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce04:	b112      	cbz	r2, 800ce0c <_raise_r+0x1e>
 800ce06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce0a:	b94b      	cbnz	r3, 800ce20 <_raise_r+0x32>
 800ce0c:	4628      	mov	r0, r5
 800ce0e:	f000 f831 	bl	800ce74 <_getpid_r>
 800ce12:	4622      	mov	r2, r4
 800ce14:	4601      	mov	r1, r0
 800ce16:	4628      	mov	r0, r5
 800ce18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce1c:	f000 b818 	b.w	800ce50 <_kill_r>
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d00a      	beq.n	800ce3a <_raise_r+0x4c>
 800ce24:	1c59      	adds	r1, r3, #1
 800ce26:	d103      	bne.n	800ce30 <_raise_r+0x42>
 800ce28:	2316      	movs	r3, #22
 800ce2a:	6003      	str	r3, [r0, #0]
 800ce2c:	2001      	movs	r0, #1
 800ce2e:	e7e7      	b.n	800ce00 <_raise_r+0x12>
 800ce30:	2100      	movs	r1, #0
 800ce32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce36:	4620      	mov	r0, r4
 800ce38:	4798      	blx	r3
 800ce3a:	2000      	movs	r0, #0
 800ce3c:	e7e0      	b.n	800ce00 <_raise_r+0x12>
	...

0800ce40 <raise>:
 800ce40:	4b02      	ldr	r3, [pc, #8]	@ (800ce4c <raise+0xc>)
 800ce42:	4601      	mov	r1, r0
 800ce44:	6818      	ldr	r0, [r3, #0]
 800ce46:	f7ff bfd2 	b.w	800cdee <_raise_r>
 800ce4a:	bf00      	nop
 800ce4c:	20000184 	.word	0x20000184

0800ce50 <_kill_r>:
 800ce50:	b538      	push	{r3, r4, r5, lr}
 800ce52:	4d07      	ldr	r5, [pc, #28]	@ (800ce70 <_kill_r+0x20>)
 800ce54:	2300      	movs	r3, #0
 800ce56:	4604      	mov	r4, r0
 800ce58:	4608      	mov	r0, r1
 800ce5a:	4611      	mov	r1, r2
 800ce5c:	602b      	str	r3, [r5, #0]
 800ce5e:	f7f5 feb1 	bl	8002bc4 <_kill>
 800ce62:	1c43      	adds	r3, r0, #1
 800ce64:	d102      	bne.n	800ce6c <_kill_r+0x1c>
 800ce66:	682b      	ldr	r3, [r5, #0]
 800ce68:	b103      	cbz	r3, 800ce6c <_kill_r+0x1c>
 800ce6a:	6023      	str	r3, [r4, #0]
 800ce6c:	bd38      	pop	{r3, r4, r5, pc}
 800ce6e:	bf00      	nop
 800ce70:	20000858 	.word	0x20000858

0800ce74 <_getpid_r>:
 800ce74:	f7f5 be9e 	b.w	8002bb4 <_getpid>

0800ce78 <atan2f>:
 800ce78:	f000 b94c 	b.w	800d114 <__ieee754_atan2f>

0800ce7c <sqrtf>:
 800ce7c:	b508      	push	{r3, lr}
 800ce7e:	ed2d 8b02 	vpush	{d8}
 800ce82:	eeb0 8a40 	vmov.f32	s16, s0
 800ce86:	f000 f8a1 	bl	800cfcc <__ieee754_sqrtf>
 800ce8a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ce8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce92:	d60c      	bvs.n	800ceae <sqrtf+0x32>
 800ce94:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ceb4 <sqrtf+0x38>
 800ce98:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ce9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cea0:	d505      	bpl.n	800ceae <sqrtf+0x32>
 800cea2:	f7fd fd39 	bl	800a918 <__errno>
 800cea6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ceaa:	2321      	movs	r3, #33	@ 0x21
 800ceac:	6003      	str	r3, [r0, #0]
 800ceae:	ecbd 8b02 	vpop	{d8}
 800ceb2:	bd08      	pop	{r3, pc}
 800ceb4:	00000000 	.word	0x00000000

0800ceb8 <cosf>:
 800ceb8:	ee10 3a10 	vmov	r3, s0
 800cebc:	b507      	push	{r0, r1, r2, lr}
 800cebe:	4a1e      	ldr	r2, [pc, #120]	@ (800cf38 <cosf+0x80>)
 800cec0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cec4:	4293      	cmp	r3, r2
 800cec6:	d806      	bhi.n	800ced6 <cosf+0x1e>
 800cec8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800cf3c <cosf+0x84>
 800cecc:	b003      	add	sp, #12
 800cece:	f85d eb04 	ldr.w	lr, [sp], #4
 800ced2:	f000 b87f 	b.w	800cfd4 <__kernel_cosf>
 800ced6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ceda:	d304      	bcc.n	800cee6 <cosf+0x2e>
 800cedc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cee0:	b003      	add	sp, #12
 800cee2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cee6:	4668      	mov	r0, sp
 800cee8:	f000 f9b4 	bl	800d254 <__ieee754_rem_pio2f>
 800ceec:	f000 0003 	and.w	r0, r0, #3
 800cef0:	2801      	cmp	r0, #1
 800cef2:	d009      	beq.n	800cf08 <cosf+0x50>
 800cef4:	2802      	cmp	r0, #2
 800cef6:	d010      	beq.n	800cf1a <cosf+0x62>
 800cef8:	b9b0      	cbnz	r0, 800cf28 <cosf+0x70>
 800cefa:	eddd 0a01 	vldr	s1, [sp, #4]
 800cefe:	ed9d 0a00 	vldr	s0, [sp]
 800cf02:	f000 f867 	bl	800cfd4 <__kernel_cosf>
 800cf06:	e7eb      	b.n	800cee0 <cosf+0x28>
 800cf08:	eddd 0a01 	vldr	s1, [sp, #4]
 800cf0c:	ed9d 0a00 	vldr	s0, [sp]
 800cf10:	f000 f8b8 	bl	800d084 <__kernel_sinf>
 800cf14:	eeb1 0a40 	vneg.f32	s0, s0
 800cf18:	e7e2      	b.n	800cee0 <cosf+0x28>
 800cf1a:	eddd 0a01 	vldr	s1, [sp, #4]
 800cf1e:	ed9d 0a00 	vldr	s0, [sp]
 800cf22:	f000 f857 	bl	800cfd4 <__kernel_cosf>
 800cf26:	e7f5      	b.n	800cf14 <cosf+0x5c>
 800cf28:	eddd 0a01 	vldr	s1, [sp, #4]
 800cf2c:	ed9d 0a00 	vldr	s0, [sp]
 800cf30:	2001      	movs	r0, #1
 800cf32:	f000 f8a7 	bl	800d084 <__kernel_sinf>
 800cf36:	e7d3      	b.n	800cee0 <cosf+0x28>
 800cf38:	3f490fd8 	.word	0x3f490fd8
 800cf3c:	00000000 	.word	0x00000000

0800cf40 <sinf>:
 800cf40:	ee10 3a10 	vmov	r3, s0
 800cf44:	b507      	push	{r0, r1, r2, lr}
 800cf46:	4a1f      	ldr	r2, [pc, #124]	@ (800cfc4 <sinf+0x84>)
 800cf48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d807      	bhi.n	800cf60 <sinf+0x20>
 800cf50:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800cfc8 <sinf+0x88>
 800cf54:	2000      	movs	r0, #0
 800cf56:	b003      	add	sp, #12
 800cf58:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf5c:	f000 b892 	b.w	800d084 <__kernel_sinf>
 800cf60:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cf64:	d304      	bcc.n	800cf70 <sinf+0x30>
 800cf66:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cf6a:	b003      	add	sp, #12
 800cf6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cf70:	4668      	mov	r0, sp
 800cf72:	f000 f96f 	bl	800d254 <__ieee754_rem_pio2f>
 800cf76:	f000 0003 	and.w	r0, r0, #3
 800cf7a:	2801      	cmp	r0, #1
 800cf7c:	d00a      	beq.n	800cf94 <sinf+0x54>
 800cf7e:	2802      	cmp	r0, #2
 800cf80:	d00f      	beq.n	800cfa2 <sinf+0x62>
 800cf82:	b9c0      	cbnz	r0, 800cfb6 <sinf+0x76>
 800cf84:	eddd 0a01 	vldr	s1, [sp, #4]
 800cf88:	ed9d 0a00 	vldr	s0, [sp]
 800cf8c:	2001      	movs	r0, #1
 800cf8e:	f000 f879 	bl	800d084 <__kernel_sinf>
 800cf92:	e7ea      	b.n	800cf6a <sinf+0x2a>
 800cf94:	eddd 0a01 	vldr	s1, [sp, #4]
 800cf98:	ed9d 0a00 	vldr	s0, [sp]
 800cf9c:	f000 f81a 	bl	800cfd4 <__kernel_cosf>
 800cfa0:	e7e3      	b.n	800cf6a <sinf+0x2a>
 800cfa2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cfa6:	ed9d 0a00 	vldr	s0, [sp]
 800cfaa:	2001      	movs	r0, #1
 800cfac:	f000 f86a 	bl	800d084 <__kernel_sinf>
 800cfb0:	eeb1 0a40 	vneg.f32	s0, s0
 800cfb4:	e7d9      	b.n	800cf6a <sinf+0x2a>
 800cfb6:	eddd 0a01 	vldr	s1, [sp, #4]
 800cfba:	ed9d 0a00 	vldr	s0, [sp]
 800cfbe:	f000 f809 	bl	800cfd4 <__kernel_cosf>
 800cfc2:	e7f5      	b.n	800cfb0 <sinf+0x70>
 800cfc4:	3f490fd8 	.word	0x3f490fd8
 800cfc8:	00000000 	.word	0x00000000

0800cfcc <__ieee754_sqrtf>:
 800cfcc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cfd0:	4770      	bx	lr
	...

0800cfd4 <__kernel_cosf>:
 800cfd4:	ee10 3a10 	vmov	r3, s0
 800cfd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cfdc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cfe0:	eef0 6a40 	vmov.f32	s13, s0
 800cfe4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cfe8:	d204      	bcs.n	800cff4 <__kernel_cosf+0x20>
 800cfea:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800cfee:	ee17 2a90 	vmov	r2, s15
 800cff2:	b342      	cbz	r2, 800d046 <__kernel_cosf+0x72>
 800cff4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cff8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800d064 <__kernel_cosf+0x90>
 800cffc:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800d068 <__kernel_cosf+0x94>
 800d000:	4a1a      	ldr	r2, [pc, #104]	@ (800d06c <__kernel_cosf+0x98>)
 800d002:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d006:	4293      	cmp	r3, r2
 800d008:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d070 <__kernel_cosf+0x9c>
 800d00c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d010:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800d074 <__kernel_cosf+0xa0>
 800d014:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d018:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800d078 <__kernel_cosf+0xa4>
 800d01c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d020:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800d07c <__kernel_cosf+0xa8>
 800d024:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d028:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800d02c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800d030:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d034:	eee7 0a06 	vfma.f32	s1, s14, s12
 800d038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d03c:	d804      	bhi.n	800d048 <__kernel_cosf+0x74>
 800d03e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d042:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d046:	4770      	bx	lr
 800d048:	4a0d      	ldr	r2, [pc, #52]	@ (800d080 <__kernel_cosf+0xac>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	bf9a      	itte	ls
 800d04e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800d052:	ee07 3a10 	vmovls	s14, r3
 800d056:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800d05a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d05e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d062:	e7ec      	b.n	800d03e <__kernel_cosf+0x6a>
 800d064:	ad47d74e 	.word	0xad47d74e
 800d068:	310f74f6 	.word	0x310f74f6
 800d06c:	3e999999 	.word	0x3e999999
 800d070:	b493f27c 	.word	0xb493f27c
 800d074:	37d00d01 	.word	0x37d00d01
 800d078:	bab60b61 	.word	0xbab60b61
 800d07c:	3d2aaaab 	.word	0x3d2aaaab
 800d080:	3f480000 	.word	0x3f480000

0800d084 <__kernel_sinf>:
 800d084:	ee10 3a10 	vmov	r3, s0
 800d088:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d08c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d090:	d204      	bcs.n	800d09c <__kernel_sinf+0x18>
 800d092:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d096:	ee17 3a90 	vmov	r3, s15
 800d09a:	b35b      	cbz	r3, 800d0f4 <__kernel_sinf+0x70>
 800d09c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d0a0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d0f8 <__kernel_sinf+0x74>
 800d0a4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800d0fc <__kernel_sinf+0x78>
 800d0a8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d0ac:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800d100 <__kernel_sinf+0x7c>
 800d0b0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d0b4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800d104 <__kernel_sinf+0x80>
 800d0b8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d0bc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800d108 <__kernel_sinf+0x84>
 800d0c0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d0c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d0c8:	b930      	cbnz	r0, 800d0d8 <__kernel_sinf+0x54>
 800d0ca:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800d10c <__kernel_sinf+0x88>
 800d0ce:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d0d2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d0d6:	4770      	bx	lr
 800d0d8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d0dc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800d0e0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d0e4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d0e8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800d110 <__kernel_sinf+0x8c>
 800d0ec:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d0f0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d0f4:	4770      	bx	lr
 800d0f6:	bf00      	nop
 800d0f8:	2f2ec9d3 	.word	0x2f2ec9d3
 800d0fc:	b2d72f34 	.word	0xb2d72f34
 800d100:	3638ef1b 	.word	0x3638ef1b
 800d104:	b9500d01 	.word	0xb9500d01
 800d108:	3c088889 	.word	0x3c088889
 800d10c:	be2aaaab 	.word	0xbe2aaaab
 800d110:	3e2aaaab 	.word	0x3e2aaaab

0800d114 <__ieee754_atan2f>:
 800d114:	ee10 2a90 	vmov	r2, s1
 800d118:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800d11c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d120:	b510      	push	{r4, lr}
 800d122:	eef0 7a40 	vmov.f32	s15, s0
 800d126:	d806      	bhi.n	800d136 <__ieee754_atan2f+0x22>
 800d128:	ee10 0a10 	vmov	r0, s0
 800d12c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800d130:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d134:	d904      	bls.n	800d140 <__ieee754_atan2f+0x2c>
 800d136:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d13a:	eeb0 0a67 	vmov.f32	s0, s15
 800d13e:	bd10      	pop	{r4, pc}
 800d140:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800d144:	d103      	bne.n	800d14e <__ieee754_atan2f+0x3a>
 800d146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d14a:	f000 b9b3 	b.w	800d4b4 <atanf>
 800d14e:	1794      	asrs	r4, r2, #30
 800d150:	f004 0402 	and.w	r4, r4, #2
 800d154:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d158:	b943      	cbnz	r3, 800d16c <__ieee754_atan2f+0x58>
 800d15a:	2c02      	cmp	r4, #2
 800d15c:	d05e      	beq.n	800d21c <__ieee754_atan2f+0x108>
 800d15e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d230 <__ieee754_atan2f+0x11c>
 800d162:	2c03      	cmp	r4, #3
 800d164:	bf08      	it	eq
 800d166:	eef0 7a47 	vmoveq.f32	s15, s14
 800d16a:	e7e6      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d16c:	b941      	cbnz	r1, 800d180 <__ieee754_atan2f+0x6c>
 800d16e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800d234 <__ieee754_atan2f+0x120>
 800d172:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d238 <__ieee754_atan2f+0x124>
 800d176:	2800      	cmp	r0, #0
 800d178:	bfa8      	it	ge
 800d17a:	eef0 7a47 	vmovge.f32	s15, s14
 800d17e:	e7dc      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d180:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d184:	d110      	bne.n	800d1a8 <__ieee754_atan2f+0x94>
 800d186:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d18a:	f104 34ff 	add.w	r4, r4, #4294967295
 800d18e:	d107      	bne.n	800d1a0 <__ieee754_atan2f+0x8c>
 800d190:	2c02      	cmp	r4, #2
 800d192:	d846      	bhi.n	800d222 <__ieee754_atan2f+0x10e>
 800d194:	4b29      	ldr	r3, [pc, #164]	@ (800d23c <__ieee754_atan2f+0x128>)
 800d196:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d19a:	edd3 7a00 	vldr	s15, [r3]
 800d19e:	e7cc      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d1a0:	2c02      	cmp	r4, #2
 800d1a2:	d841      	bhi.n	800d228 <__ieee754_atan2f+0x114>
 800d1a4:	4b26      	ldr	r3, [pc, #152]	@ (800d240 <__ieee754_atan2f+0x12c>)
 800d1a6:	e7f6      	b.n	800d196 <__ieee754_atan2f+0x82>
 800d1a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d1ac:	d0df      	beq.n	800d16e <__ieee754_atan2f+0x5a>
 800d1ae:	1a5b      	subs	r3, r3, r1
 800d1b0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800d1b4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d1b8:	da1a      	bge.n	800d1f0 <__ieee754_atan2f+0xdc>
 800d1ba:	2a00      	cmp	r2, #0
 800d1bc:	da01      	bge.n	800d1c2 <__ieee754_atan2f+0xae>
 800d1be:	313c      	adds	r1, #60	@ 0x3c
 800d1c0:	db19      	blt.n	800d1f6 <__ieee754_atan2f+0xe2>
 800d1c2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d1c6:	f000 fa49 	bl	800d65c <fabsf>
 800d1ca:	f000 f973 	bl	800d4b4 <atanf>
 800d1ce:	eef0 7a40 	vmov.f32	s15, s0
 800d1d2:	2c01      	cmp	r4, #1
 800d1d4:	d012      	beq.n	800d1fc <__ieee754_atan2f+0xe8>
 800d1d6:	2c02      	cmp	r4, #2
 800d1d8:	d017      	beq.n	800d20a <__ieee754_atan2f+0xf6>
 800d1da:	2c00      	cmp	r4, #0
 800d1dc:	d0ad      	beq.n	800d13a <__ieee754_atan2f+0x26>
 800d1de:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800d244 <__ieee754_atan2f+0x130>
 800d1e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d1e6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d248 <__ieee754_atan2f+0x134>
 800d1ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1ee:	e7a4      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d1f0:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800d238 <__ieee754_atan2f+0x124>
 800d1f4:	e7ed      	b.n	800d1d2 <__ieee754_atan2f+0xbe>
 800d1f6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d24c <__ieee754_atan2f+0x138>
 800d1fa:	e7ea      	b.n	800d1d2 <__ieee754_atan2f+0xbe>
 800d1fc:	ee17 3a90 	vmov	r3, s15
 800d200:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d204:	ee07 3a90 	vmov	s15, r3
 800d208:	e797      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d20a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800d244 <__ieee754_atan2f+0x130>
 800d20e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d212:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800d248 <__ieee754_atan2f+0x134>
 800d216:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d21a:	e78e      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d21c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800d248 <__ieee754_atan2f+0x134>
 800d220:	e78b      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d222:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800d250 <__ieee754_atan2f+0x13c>
 800d226:	e788      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d228:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800d24c <__ieee754_atan2f+0x138>
 800d22c:	e785      	b.n	800d13a <__ieee754_atan2f+0x26>
 800d22e:	bf00      	nop
 800d230:	c0490fdb 	.word	0xc0490fdb
 800d234:	bfc90fdb 	.word	0xbfc90fdb
 800d238:	3fc90fdb 	.word	0x3fc90fdb
 800d23c:	0800e43c 	.word	0x0800e43c
 800d240:	0800e430 	.word	0x0800e430
 800d244:	33bbbd2e 	.word	0x33bbbd2e
 800d248:	40490fdb 	.word	0x40490fdb
 800d24c:	00000000 	.word	0x00000000
 800d250:	3f490fdb 	.word	0x3f490fdb

0800d254 <__ieee754_rem_pio2f>:
 800d254:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d256:	ee10 6a10 	vmov	r6, s0
 800d25a:	4b88      	ldr	r3, [pc, #544]	@ (800d47c <__ieee754_rem_pio2f+0x228>)
 800d25c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800d260:	429d      	cmp	r5, r3
 800d262:	b087      	sub	sp, #28
 800d264:	4604      	mov	r4, r0
 800d266:	d805      	bhi.n	800d274 <__ieee754_rem_pio2f+0x20>
 800d268:	2300      	movs	r3, #0
 800d26a:	ed80 0a00 	vstr	s0, [r0]
 800d26e:	6043      	str	r3, [r0, #4]
 800d270:	2000      	movs	r0, #0
 800d272:	e022      	b.n	800d2ba <__ieee754_rem_pio2f+0x66>
 800d274:	4b82      	ldr	r3, [pc, #520]	@ (800d480 <__ieee754_rem_pio2f+0x22c>)
 800d276:	429d      	cmp	r5, r3
 800d278:	d83a      	bhi.n	800d2f0 <__ieee754_rem_pio2f+0x9c>
 800d27a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d27e:	2e00      	cmp	r6, #0
 800d280:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d484 <__ieee754_rem_pio2f+0x230>
 800d284:	4a80      	ldr	r2, [pc, #512]	@ (800d488 <__ieee754_rem_pio2f+0x234>)
 800d286:	f023 030f 	bic.w	r3, r3, #15
 800d28a:	dd18      	ble.n	800d2be <__ieee754_rem_pio2f+0x6a>
 800d28c:	4293      	cmp	r3, r2
 800d28e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d292:	bf09      	itett	eq
 800d294:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d48c <__ieee754_rem_pio2f+0x238>
 800d298:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d490 <__ieee754_rem_pio2f+0x23c>
 800d29c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d494 <__ieee754_rem_pio2f+0x240>
 800d2a0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d2a4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800d2a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2ac:	ed80 7a00 	vstr	s14, [r0]
 800d2b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d2b4:	edc0 7a01 	vstr	s15, [r0, #4]
 800d2b8:	2001      	movs	r0, #1
 800d2ba:	b007      	add	sp, #28
 800d2bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d2c4:	bf09      	itett	eq
 800d2c6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d48c <__ieee754_rem_pio2f+0x238>
 800d2ca:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d490 <__ieee754_rem_pio2f+0x23c>
 800d2ce:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d494 <__ieee754_rem_pio2f+0x240>
 800d2d2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d2d6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d2da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2de:	ed80 7a00 	vstr	s14, [r0]
 800d2e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2e6:	edc0 7a01 	vstr	s15, [r0, #4]
 800d2ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ee:	e7e4      	b.n	800d2ba <__ieee754_rem_pio2f+0x66>
 800d2f0:	4b69      	ldr	r3, [pc, #420]	@ (800d498 <__ieee754_rem_pio2f+0x244>)
 800d2f2:	429d      	cmp	r5, r3
 800d2f4:	d873      	bhi.n	800d3de <__ieee754_rem_pio2f+0x18a>
 800d2f6:	f000 f9b1 	bl	800d65c <fabsf>
 800d2fa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d49c <__ieee754_rem_pio2f+0x248>
 800d2fe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d302:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d306:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d30a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d30e:	ee17 0a90 	vmov	r0, s15
 800d312:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d484 <__ieee754_rem_pio2f+0x230>
 800d316:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d31a:	281f      	cmp	r0, #31
 800d31c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d490 <__ieee754_rem_pio2f+0x23c>
 800d320:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d324:	eeb1 6a47 	vneg.f32	s12, s14
 800d328:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d32c:	ee16 1a90 	vmov	r1, s13
 800d330:	dc09      	bgt.n	800d346 <__ieee754_rem_pio2f+0xf2>
 800d332:	4a5b      	ldr	r2, [pc, #364]	@ (800d4a0 <__ieee754_rem_pio2f+0x24c>)
 800d334:	1e47      	subs	r7, r0, #1
 800d336:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d33a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800d33e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d342:	4293      	cmp	r3, r2
 800d344:	d107      	bne.n	800d356 <__ieee754_rem_pio2f+0x102>
 800d346:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800d34a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800d34e:	2a08      	cmp	r2, #8
 800d350:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800d354:	dc14      	bgt.n	800d380 <__ieee754_rem_pio2f+0x12c>
 800d356:	6021      	str	r1, [r4, #0]
 800d358:	ed94 7a00 	vldr	s14, [r4]
 800d35c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d360:	2e00      	cmp	r6, #0
 800d362:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d366:	ed84 0a01 	vstr	s0, [r4, #4]
 800d36a:	daa6      	bge.n	800d2ba <__ieee754_rem_pio2f+0x66>
 800d36c:	eeb1 7a47 	vneg.f32	s14, s14
 800d370:	eeb1 0a40 	vneg.f32	s0, s0
 800d374:	ed84 7a00 	vstr	s14, [r4]
 800d378:	ed84 0a01 	vstr	s0, [r4, #4]
 800d37c:	4240      	negs	r0, r0
 800d37e:	e79c      	b.n	800d2ba <__ieee754_rem_pio2f+0x66>
 800d380:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d48c <__ieee754_rem_pio2f+0x238>
 800d384:	eef0 6a40 	vmov.f32	s13, s0
 800d388:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d38c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800d390:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d394:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d494 <__ieee754_rem_pio2f+0x240>
 800d398:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d39c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d3a0:	ee15 2a90 	vmov	r2, s11
 800d3a4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d3a8:	1a5b      	subs	r3, r3, r1
 800d3aa:	2b19      	cmp	r3, #25
 800d3ac:	dc04      	bgt.n	800d3b8 <__ieee754_rem_pio2f+0x164>
 800d3ae:	edc4 5a00 	vstr	s11, [r4]
 800d3b2:	eeb0 0a66 	vmov.f32	s0, s13
 800d3b6:	e7cf      	b.n	800d358 <__ieee754_rem_pio2f+0x104>
 800d3b8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d4a4 <__ieee754_rem_pio2f+0x250>
 800d3bc:	eeb0 0a66 	vmov.f32	s0, s13
 800d3c0:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d3c4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d3c8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d4a8 <__ieee754_rem_pio2f+0x254>
 800d3cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d3d0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d3d4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d3d8:	ed84 7a00 	vstr	s14, [r4]
 800d3dc:	e7bc      	b.n	800d358 <__ieee754_rem_pio2f+0x104>
 800d3de:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800d3e2:	d306      	bcc.n	800d3f2 <__ieee754_rem_pio2f+0x19e>
 800d3e4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d3e8:	edc0 7a01 	vstr	s15, [r0, #4]
 800d3ec:	edc0 7a00 	vstr	s15, [r0]
 800d3f0:	e73e      	b.n	800d270 <__ieee754_rem_pio2f+0x1c>
 800d3f2:	15ea      	asrs	r2, r5, #23
 800d3f4:	3a86      	subs	r2, #134	@ 0x86
 800d3f6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d3fa:	ee07 3a90 	vmov	s15, r3
 800d3fe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d402:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d4ac <__ieee754_rem_pio2f+0x258>
 800d406:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d40a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d40e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d412:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d416:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d41a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d41e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d422:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d426:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d42a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d432:	edcd 7a05 	vstr	s15, [sp, #20]
 800d436:	d11e      	bne.n	800d476 <__ieee754_rem_pio2f+0x222>
 800d438:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d440:	bf0c      	ite	eq
 800d442:	2301      	moveq	r3, #1
 800d444:	2302      	movne	r3, #2
 800d446:	491a      	ldr	r1, [pc, #104]	@ (800d4b0 <__ieee754_rem_pio2f+0x25c>)
 800d448:	9101      	str	r1, [sp, #4]
 800d44a:	2102      	movs	r1, #2
 800d44c:	9100      	str	r1, [sp, #0]
 800d44e:	a803      	add	r0, sp, #12
 800d450:	4621      	mov	r1, r4
 800d452:	f000 f90b 	bl	800d66c <__kernel_rem_pio2f>
 800d456:	2e00      	cmp	r6, #0
 800d458:	f6bf af2f 	bge.w	800d2ba <__ieee754_rem_pio2f+0x66>
 800d45c:	edd4 7a00 	vldr	s15, [r4]
 800d460:	eef1 7a67 	vneg.f32	s15, s15
 800d464:	edc4 7a00 	vstr	s15, [r4]
 800d468:	edd4 7a01 	vldr	s15, [r4, #4]
 800d46c:	eef1 7a67 	vneg.f32	s15, s15
 800d470:	edc4 7a01 	vstr	s15, [r4, #4]
 800d474:	e782      	b.n	800d37c <__ieee754_rem_pio2f+0x128>
 800d476:	2303      	movs	r3, #3
 800d478:	e7e5      	b.n	800d446 <__ieee754_rem_pio2f+0x1f2>
 800d47a:	bf00      	nop
 800d47c:	3f490fd8 	.word	0x3f490fd8
 800d480:	4016cbe3 	.word	0x4016cbe3
 800d484:	3fc90f80 	.word	0x3fc90f80
 800d488:	3fc90fd0 	.word	0x3fc90fd0
 800d48c:	37354400 	.word	0x37354400
 800d490:	37354443 	.word	0x37354443
 800d494:	2e85a308 	.word	0x2e85a308
 800d498:	43490f80 	.word	0x43490f80
 800d49c:	3f22f984 	.word	0x3f22f984
 800d4a0:	0800e448 	.word	0x0800e448
 800d4a4:	2e85a300 	.word	0x2e85a300
 800d4a8:	248d3132 	.word	0x248d3132
 800d4ac:	43800000 	.word	0x43800000
 800d4b0:	0800e4c8 	.word	0x0800e4c8

0800d4b4 <atanf>:
 800d4b4:	b538      	push	{r3, r4, r5, lr}
 800d4b6:	ee10 5a10 	vmov	r5, s0
 800d4ba:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d4be:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d4c2:	eef0 7a40 	vmov.f32	s15, s0
 800d4c6:	d310      	bcc.n	800d4ea <atanf+0x36>
 800d4c8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d4cc:	d904      	bls.n	800d4d8 <atanf+0x24>
 800d4ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d4d2:	eeb0 0a67 	vmov.f32	s0, s15
 800d4d6:	bd38      	pop	{r3, r4, r5, pc}
 800d4d8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d610 <atanf+0x15c>
 800d4dc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d614 <atanf+0x160>
 800d4e0:	2d00      	cmp	r5, #0
 800d4e2:	bfc8      	it	gt
 800d4e4:	eef0 7a47 	vmovgt.f32	s15, s14
 800d4e8:	e7f3      	b.n	800d4d2 <atanf+0x1e>
 800d4ea:	4b4b      	ldr	r3, [pc, #300]	@ (800d618 <atanf+0x164>)
 800d4ec:	429c      	cmp	r4, r3
 800d4ee:	d810      	bhi.n	800d512 <atanf+0x5e>
 800d4f0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d4f4:	d20a      	bcs.n	800d50c <atanf+0x58>
 800d4f6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d61c <atanf+0x168>
 800d4fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d4fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d502:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d50a:	dce2      	bgt.n	800d4d2 <atanf+0x1e>
 800d50c:	f04f 33ff 	mov.w	r3, #4294967295
 800d510:	e013      	b.n	800d53a <atanf+0x86>
 800d512:	f000 f8a3 	bl	800d65c <fabsf>
 800d516:	4b42      	ldr	r3, [pc, #264]	@ (800d620 <atanf+0x16c>)
 800d518:	429c      	cmp	r4, r3
 800d51a:	d84f      	bhi.n	800d5bc <atanf+0x108>
 800d51c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d520:	429c      	cmp	r4, r3
 800d522:	d841      	bhi.n	800d5a8 <atanf+0xf4>
 800d524:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d528:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d52c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d530:	2300      	movs	r3, #0
 800d532:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d536:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d53a:	1c5a      	adds	r2, r3, #1
 800d53c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d540:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d624 <atanf+0x170>
 800d544:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d628 <atanf+0x174>
 800d548:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d62c <atanf+0x178>
 800d54c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d550:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d554:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d630 <atanf+0x17c>
 800d558:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d55c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d634 <atanf+0x180>
 800d560:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d564:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d638 <atanf+0x184>
 800d568:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d56c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d63c <atanf+0x188>
 800d570:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d574:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d640 <atanf+0x18c>
 800d578:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d57c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d644 <atanf+0x190>
 800d580:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d584:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d648 <atanf+0x194>
 800d588:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d58c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d64c <atanf+0x198>
 800d590:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d594:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d598:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d59c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d5a0:	d121      	bne.n	800d5e6 <atanf+0x132>
 800d5a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5a6:	e794      	b.n	800d4d2 <atanf+0x1e>
 800d5a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d5ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d5b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d5ba:	e7be      	b.n	800d53a <atanf+0x86>
 800d5bc:	4b24      	ldr	r3, [pc, #144]	@ (800d650 <atanf+0x19c>)
 800d5be:	429c      	cmp	r4, r3
 800d5c0:	d80b      	bhi.n	800d5da <atanf+0x126>
 800d5c2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d5c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d5ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d5d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5d8:	e7af      	b.n	800d53a <atanf+0x86>
 800d5da:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d5de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d5e2:	2303      	movs	r3, #3
 800d5e4:	e7a9      	b.n	800d53a <atanf+0x86>
 800d5e6:	4a1b      	ldr	r2, [pc, #108]	@ (800d654 <atanf+0x1a0>)
 800d5e8:	491b      	ldr	r1, [pc, #108]	@ (800d658 <atanf+0x1a4>)
 800d5ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d5ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d5f2:	edd3 6a00 	vldr	s13, [r3]
 800d5f6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d5fa:	2d00      	cmp	r5, #0
 800d5fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d600:	edd2 7a00 	vldr	s15, [r2]
 800d604:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d608:	bfb8      	it	lt
 800d60a:	eef1 7a67 	vneglt.f32	s15, s15
 800d60e:	e760      	b.n	800d4d2 <atanf+0x1e>
 800d610:	bfc90fdb 	.word	0xbfc90fdb
 800d614:	3fc90fdb 	.word	0x3fc90fdb
 800d618:	3edfffff 	.word	0x3edfffff
 800d61c:	7149f2ca 	.word	0x7149f2ca
 800d620:	3f97ffff 	.word	0x3f97ffff
 800d624:	3c8569d7 	.word	0x3c8569d7
 800d628:	3d4bda59 	.word	0x3d4bda59
 800d62c:	bd6ef16b 	.word	0xbd6ef16b
 800d630:	3d886b35 	.word	0x3d886b35
 800d634:	3dba2e6e 	.word	0x3dba2e6e
 800d638:	3e124925 	.word	0x3e124925
 800d63c:	3eaaaaab 	.word	0x3eaaaaab
 800d640:	bd15a221 	.word	0xbd15a221
 800d644:	bd9d8795 	.word	0xbd9d8795
 800d648:	bde38e38 	.word	0xbde38e38
 800d64c:	be4ccccd 	.word	0xbe4ccccd
 800d650:	401bffff 	.word	0x401bffff
 800d654:	0800e7f0 	.word	0x0800e7f0
 800d658:	0800e7e0 	.word	0x0800e7e0

0800d65c <fabsf>:
 800d65c:	ee10 3a10 	vmov	r3, s0
 800d660:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d664:	ee00 3a10 	vmov	s0, r3
 800d668:	4770      	bx	lr
	...

0800d66c <__kernel_rem_pio2f>:
 800d66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d670:	ed2d 8b04 	vpush	{d8-d9}
 800d674:	b0d9      	sub	sp, #356	@ 0x164
 800d676:	4690      	mov	r8, r2
 800d678:	9001      	str	r0, [sp, #4]
 800d67a:	4ab6      	ldr	r2, [pc, #728]	@ (800d954 <__kernel_rem_pio2f+0x2e8>)
 800d67c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d67e:	f118 0f04 	cmn.w	r8, #4
 800d682:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d686:	460f      	mov	r7, r1
 800d688:	f103 3bff 	add.w	fp, r3, #4294967295
 800d68c:	db26      	blt.n	800d6dc <__kernel_rem_pio2f+0x70>
 800d68e:	f1b8 0203 	subs.w	r2, r8, #3
 800d692:	bf48      	it	mi
 800d694:	f108 0204 	addmi.w	r2, r8, #4
 800d698:	10d2      	asrs	r2, r2, #3
 800d69a:	1c55      	adds	r5, r2, #1
 800d69c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d69e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800d6a2:	00e8      	lsls	r0, r5, #3
 800d6a4:	eba2 060b 	sub.w	r6, r2, fp
 800d6a8:	9002      	str	r0, [sp, #8]
 800d6aa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800d6ae:	eb0a 0c0b 	add.w	ip, sl, fp
 800d6b2:	ac1c      	add	r4, sp, #112	@ 0x70
 800d6b4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800d6b8:	2000      	movs	r0, #0
 800d6ba:	4560      	cmp	r0, ip
 800d6bc:	dd10      	ble.n	800d6e0 <__kernel_rem_pio2f+0x74>
 800d6be:	a91c      	add	r1, sp, #112	@ 0x70
 800d6c0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800d6c4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800d6c8:	2600      	movs	r6, #0
 800d6ca:	4556      	cmp	r6, sl
 800d6cc:	dc24      	bgt.n	800d718 <__kernel_rem_pio2f+0xac>
 800d6ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d6d2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800d6d6:	4684      	mov	ip, r0
 800d6d8:	2400      	movs	r4, #0
 800d6da:	e016      	b.n	800d70a <__kernel_rem_pio2f+0x9e>
 800d6dc:	2200      	movs	r2, #0
 800d6de:	e7dc      	b.n	800d69a <__kernel_rem_pio2f+0x2e>
 800d6e0:	42c6      	cmn	r6, r0
 800d6e2:	bf5d      	ittte	pl
 800d6e4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800d6e8:	ee07 1a90 	vmovpl	s15, r1
 800d6ec:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d6f0:	eef0 7a47 	vmovmi.f32	s15, s14
 800d6f4:	ece4 7a01 	vstmia	r4!, {s15}
 800d6f8:	3001      	adds	r0, #1
 800d6fa:	e7de      	b.n	800d6ba <__kernel_rem_pio2f+0x4e>
 800d6fc:	ecfe 6a01 	vldmia	lr!, {s13}
 800d700:	ed3c 7a01 	vldmdb	ip!, {s14}
 800d704:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d708:	3401      	adds	r4, #1
 800d70a:	455c      	cmp	r4, fp
 800d70c:	ddf6      	ble.n	800d6fc <__kernel_rem_pio2f+0x90>
 800d70e:	ece9 7a01 	vstmia	r9!, {s15}
 800d712:	3601      	adds	r6, #1
 800d714:	3004      	adds	r0, #4
 800d716:	e7d8      	b.n	800d6ca <__kernel_rem_pio2f+0x5e>
 800d718:	a908      	add	r1, sp, #32
 800d71a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d71e:	9104      	str	r1, [sp, #16]
 800d720:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d722:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800d960 <__kernel_rem_pio2f+0x2f4>
 800d726:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800d95c <__kernel_rem_pio2f+0x2f0>
 800d72a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800d72e:	9203      	str	r2, [sp, #12]
 800d730:	4654      	mov	r4, sl
 800d732:	00a2      	lsls	r2, r4, #2
 800d734:	9205      	str	r2, [sp, #20]
 800d736:	aa58      	add	r2, sp, #352	@ 0x160
 800d738:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d73c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800d740:	a944      	add	r1, sp, #272	@ 0x110
 800d742:	aa08      	add	r2, sp, #32
 800d744:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800d748:	4694      	mov	ip, r2
 800d74a:	4626      	mov	r6, r4
 800d74c:	2e00      	cmp	r6, #0
 800d74e:	dc4c      	bgt.n	800d7ea <__kernel_rem_pio2f+0x17e>
 800d750:	4628      	mov	r0, r5
 800d752:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d756:	f000 f9f1 	bl	800db3c <scalbnf>
 800d75a:	eeb0 8a40 	vmov.f32	s16, s0
 800d75e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800d762:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d766:	f000 fa4f 	bl	800dc08 <floorf>
 800d76a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800d76e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d772:	2d00      	cmp	r5, #0
 800d774:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d778:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d77c:	ee17 9a90 	vmov	r9, s15
 800d780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d784:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d788:	dd41      	ble.n	800d80e <__kernel_rem_pio2f+0x1a2>
 800d78a:	f104 3cff 	add.w	ip, r4, #4294967295
 800d78e:	a908      	add	r1, sp, #32
 800d790:	f1c5 0e08 	rsb	lr, r5, #8
 800d794:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800d798:	fa46 f00e 	asr.w	r0, r6, lr
 800d79c:	4481      	add	r9, r0
 800d79e:	fa00 f00e 	lsl.w	r0, r0, lr
 800d7a2:	1a36      	subs	r6, r6, r0
 800d7a4:	f1c5 0007 	rsb	r0, r5, #7
 800d7a8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800d7ac:	4106      	asrs	r6, r0
 800d7ae:	2e00      	cmp	r6, #0
 800d7b0:	dd3c      	ble.n	800d82c <__kernel_rem_pio2f+0x1c0>
 800d7b2:	f04f 0e00 	mov.w	lr, #0
 800d7b6:	f109 0901 	add.w	r9, r9, #1
 800d7ba:	4670      	mov	r0, lr
 800d7bc:	4574      	cmp	r4, lr
 800d7be:	dc68      	bgt.n	800d892 <__kernel_rem_pio2f+0x226>
 800d7c0:	2d00      	cmp	r5, #0
 800d7c2:	dd03      	ble.n	800d7cc <__kernel_rem_pio2f+0x160>
 800d7c4:	2d01      	cmp	r5, #1
 800d7c6:	d074      	beq.n	800d8b2 <__kernel_rem_pio2f+0x246>
 800d7c8:	2d02      	cmp	r5, #2
 800d7ca:	d07d      	beq.n	800d8c8 <__kernel_rem_pio2f+0x25c>
 800d7cc:	2e02      	cmp	r6, #2
 800d7ce:	d12d      	bne.n	800d82c <__kernel_rem_pio2f+0x1c0>
 800d7d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d7d4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d7d8:	b340      	cbz	r0, 800d82c <__kernel_rem_pio2f+0x1c0>
 800d7da:	4628      	mov	r0, r5
 800d7dc:	9306      	str	r3, [sp, #24]
 800d7de:	f000 f9ad 	bl	800db3c <scalbnf>
 800d7e2:	9b06      	ldr	r3, [sp, #24]
 800d7e4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d7e8:	e020      	b.n	800d82c <__kernel_rem_pio2f+0x1c0>
 800d7ea:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d7ee:	3e01      	subs	r6, #1
 800d7f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d7f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d7f8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d7fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d800:	ecac 0a01 	vstmia	ip!, {s0}
 800d804:	ed30 0a01 	vldmdb	r0!, {s0}
 800d808:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d80c:	e79e      	b.n	800d74c <__kernel_rem_pio2f+0xe0>
 800d80e:	d105      	bne.n	800d81c <__kernel_rem_pio2f+0x1b0>
 800d810:	1e60      	subs	r0, r4, #1
 800d812:	a908      	add	r1, sp, #32
 800d814:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800d818:	11f6      	asrs	r6, r6, #7
 800d81a:	e7c8      	b.n	800d7ae <__kernel_rem_pio2f+0x142>
 800d81c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d820:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d828:	da31      	bge.n	800d88e <__kernel_rem_pio2f+0x222>
 800d82a:	2600      	movs	r6, #0
 800d82c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d834:	f040 8098 	bne.w	800d968 <__kernel_rem_pio2f+0x2fc>
 800d838:	1e60      	subs	r0, r4, #1
 800d83a:	2200      	movs	r2, #0
 800d83c:	4550      	cmp	r0, sl
 800d83e:	da4b      	bge.n	800d8d8 <__kernel_rem_pio2f+0x26c>
 800d840:	2a00      	cmp	r2, #0
 800d842:	d065      	beq.n	800d910 <__kernel_rem_pio2f+0x2a4>
 800d844:	3c01      	subs	r4, #1
 800d846:	ab08      	add	r3, sp, #32
 800d848:	3d08      	subs	r5, #8
 800d84a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d0f8      	beq.n	800d844 <__kernel_rem_pio2f+0x1d8>
 800d852:	4628      	mov	r0, r5
 800d854:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d858:	f000 f970 	bl	800db3c <scalbnf>
 800d85c:	1c63      	adds	r3, r4, #1
 800d85e:	aa44      	add	r2, sp, #272	@ 0x110
 800d860:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800d960 <__kernel_rem_pio2f+0x2f4>
 800d864:	0099      	lsls	r1, r3, #2
 800d866:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d86a:	4623      	mov	r3, r4
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	f280 80a9 	bge.w	800d9c4 <__kernel_rem_pio2f+0x358>
 800d872:	4623      	mov	r3, r4
 800d874:	2b00      	cmp	r3, #0
 800d876:	f2c0 80c7 	blt.w	800da08 <__kernel_rem_pio2f+0x39c>
 800d87a:	aa44      	add	r2, sp, #272	@ 0x110
 800d87c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d880:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800d958 <__kernel_rem_pio2f+0x2ec>
 800d884:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800d888:	2000      	movs	r0, #0
 800d88a:	1ae2      	subs	r2, r4, r3
 800d88c:	e0b1      	b.n	800d9f2 <__kernel_rem_pio2f+0x386>
 800d88e:	2602      	movs	r6, #2
 800d890:	e78f      	b.n	800d7b2 <__kernel_rem_pio2f+0x146>
 800d892:	f852 1b04 	ldr.w	r1, [r2], #4
 800d896:	b948      	cbnz	r0, 800d8ac <__kernel_rem_pio2f+0x240>
 800d898:	b121      	cbz	r1, 800d8a4 <__kernel_rem_pio2f+0x238>
 800d89a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800d89e:	f842 1c04 	str.w	r1, [r2, #-4]
 800d8a2:	2101      	movs	r1, #1
 800d8a4:	f10e 0e01 	add.w	lr, lr, #1
 800d8a8:	4608      	mov	r0, r1
 800d8aa:	e787      	b.n	800d7bc <__kernel_rem_pio2f+0x150>
 800d8ac:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800d8b0:	e7f5      	b.n	800d89e <__kernel_rem_pio2f+0x232>
 800d8b2:	f104 3cff 	add.w	ip, r4, #4294967295
 800d8b6:	aa08      	add	r2, sp, #32
 800d8b8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d8bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d8c0:	a908      	add	r1, sp, #32
 800d8c2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800d8c6:	e781      	b.n	800d7cc <__kernel_rem_pio2f+0x160>
 800d8c8:	f104 3cff 	add.w	ip, r4, #4294967295
 800d8cc:	aa08      	add	r2, sp, #32
 800d8ce:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d8d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800d8d6:	e7f3      	b.n	800d8c0 <__kernel_rem_pio2f+0x254>
 800d8d8:	a908      	add	r1, sp, #32
 800d8da:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d8de:	3801      	subs	r0, #1
 800d8e0:	430a      	orrs	r2, r1
 800d8e2:	e7ab      	b.n	800d83c <__kernel_rem_pio2f+0x1d0>
 800d8e4:	3201      	adds	r2, #1
 800d8e6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800d8ea:	2e00      	cmp	r6, #0
 800d8ec:	d0fa      	beq.n	800d8e4 <__kernel_rem_pio2f+0x278>
 800d8ee:	9905      	ldr	r1, [sp, #20]
 800d8f0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800d8f4:	eb0d 0001 	add.w	r0, sp, r1
 800d8f8:	18e6      	adds	r6, r4, r3
 800d8fa:	a91c      	add	r1, sp, #112	@ 0x70
 800d8fc:	f104 0c01 	add.w	ip, r4, #1
 800d900:	384c      	subs	r0, #76	@ 0x4c
 800d902:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800d906:	4422      	add	r2, r4
 800d908:	4562      	cmp	r2, ip
 800d90a:	da04      	bge.n	800d916 <__kernel_rem_pio2f+0x2aa>
 800d90c:	4614      	mov	r4, r2
 800d90e:	e710      	b.n	800d732 <__kernel_rem_pio2f+0xc6>
 800d910:	9804      	ldr	r0, [sp, #16]
 800d912:	2201      	movs	r2, #1
 800d914:	e7e7      	b.n	800d8e6 <__kernel_rem_pio2f+0x27a>
 800d916:	9903      	ldr	r1, [sp, #12]
 800d918:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d91c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800d920:	9105      	str	r1, [sp, #20]
 800d922:	ee07 1a90 	vmov	s15, r1
 800d926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d92a:	2400      	movs	r4, #0
 800d92c:	ece6 7a01 	vstmia	r6!, {s15}
 800d930:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800d934:	46b1      	mov	r9, r6
 800d936:	455c      	cmp	r4, fp
 800d938:	dd04      	ble.n	800d944 <__kernel_rem_pio2f+0x2d8>
 800d93a:	ece0 7a01 	vstmia	r0!, {s15}
 800d93e:	f10c 0c01 	add.w	ip, ip, #1
 800d942:	e7e1      	b.n	800d908 <__kernel_rem_pio2f+0x29c>
 800d944:	ecfe 6a01 	vldmia	lr!, {s13}
 800d948:	ed39 7a01 	vldmdb	r9!, {s14}
 800d94c:	3401      	adds	r4, #1
 800d94e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d952:	e7f0      	b.n	800d936 <__kernel_rem_pio2f+0x2ca>
 800d954:	0800e82c 	.word	0x0800e82c
 800d958:	0800e800 	.word	0x0800e800
 800d95c:	43800000 	.word	0x43800000
 800d960:	3b800000 	.word	0x3b800000
 800d964:	00000000 	.word	0x00000000
 800d968:	9b02      	ldr	r3, [sp, #8]
 800d96a:	eeb0 0a48 	vmov.f32	s0, s16
 800d96e:	eba3 0008 	sub.w	r0, r3, r8
 800d972:	f000 f8e3 	bl	800db3c <scalbnf>
 800d976:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800d95c <__kernel_rem_pio2f+0x2f0>
 800d97a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d982:	db19      	blt.n	800d9b8 <__kernel_rem_pio2f+0x34c>
 800d984:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800d960 <__kernel_rem_pio2f+0x2f4>
 800d988:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d98c:	aa08      	add	r2, sp, #32
 800d98e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d992:	3508      	adds	r5, #8
 800d994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d998:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d99c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d9a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d9a4:	ee10 3a10 	vmov	r3, s0
 800d9a8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d9ac:	ee17 3a90 	vmov	r3, s15
 800d9b0:	3401      	adds	r4, #1
 800d9b2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d9b6:	e74c      	b.n	800d852 <__kernel_rem_pio2f+0x1e6>
 800d9b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d9bc:	aa08      	add	r2, sp, #32
 800d9be:	ee10 3a10 	vmov	r3, s0
 800d9c2:	e7f6      	b.n	800d9b2 <__kernel_rem_pio2f+0x346>
 800d9c4:	a808      	add	r0, sp, #32
 800d9c6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d9ca:	9001      	str	r0, [sp, #4]
 800d9cc:	ee07 0a90 	vmov	s15, r0
 800d9d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d9d4:	3b01      	subs	r3, #1
 800d9d6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d9da:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d9de:	ed62 7a01 	vstmdb	r2!, {s15}
 800d9e2:	e743      	b.n	800d86c <__kernel_rem_pio2f+0x200>
 800d9e4:	ecfc 6a01 	vldmia	ip!, {s13}
 800d9e8:	ecb5 7a01 	vldmia	r5!, {s14}
 800d9ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d9f0:	3001      	adds	r0, #1
 800d9f2:	4550      	cmp	r0, sl
 800d9f4:	dc01      	bgt.n	800d9fa <__kernel_rem_pio2f+0x38e>
 800d9f6:	4290      	cmp	r0, r2
 800d9f8:	ddf4      	ble.n	800d9e4 <__kernel_rem_pio2f+0x378>
 800d9fa:	a858      	add	r0, sp, #352	@ 0x160
 800d9fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800da00:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800da04:	3b01      	subs	r3, #1
 800da06:	e735      	b.n	800d874 <__kernel_rem_pio2f+0x208>
 800da08:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800da0a:	2b02      	cmp	r3, #2
 800da0c:	dc09      	bgt.n	800da22 <__kernel_rem_pio2f+0x3b6>
 800da0e:	2b00      	cmp	r3, #0
 800da10:	dc27      	bgt.n	800da62 <__kernel_rem_pio2f+0x3f6>
 800da12:	d040      	beq.n	800da96 <__kernel_rem_pio2f+0x42a>
 800da14:	f009 0007 	and.w	r0, r9, #7
 800da18:	b059      	add	sp, #356	@ 0x164
 800da1a:	ecbd 8b04 	vpop	{d8-d9}
 800da1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da22:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800da24:	2b03      	cmp	r3, #3
 800da26:	d1f5      	bne.n	800da14 <__kernel_rem_pio2f+0x3a8>
 800da28:	aa30      	add	r2, sp, #192	@ 0xc0
 800da2a:	1f0b      	subs	r3, r1, #4
 800da2c:	4413      	add	r3, r2
 800da2e:	461a      	mov	r2, r3
 800da30:	4620      	mov	r0, r4
 800da32:	2800      	cmp	r0, #0
 800da34:	dc50      	bgt.n	800dad8 <__kernel_rem_pio2f+0x46c>
 800da36:	4622      	mov	r2, r4
 800da38:	2a01      	cmp	r2, #1
 800da3a:	dc5d      	bgt.n	800daf8 <__kernel_rem_pio2f+0x48c>
 800da3c:	ab30      	add	r3, sp, #192	@ 0xc0
 800da3e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800da42:	440b      	add	r3, r1
 800da44:	2c01      	cmp	r4, #1
 800da46:	dc67      	bgt.n	800db18 <__kernel_rem_pio2f+0x4ac>
 800da48:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800da4c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800da50:	2e00      	cmp	r6, #0
 800da52:	d167      	bne.n	800db24 <__kernel_rem_pio2f+0x4b8>
 800da54:	edc7 6a00 	vstr	s13, [r7]
 800da58:	ed87 7a01 	vstr	s14, [r7, #4]
 800da5c:	edc7 7a02 	vstr	s15, [r7, #8]
 800da60:	e7d8      	b.n	800da14 <__kernel_rem_pio2f+0x3a8>
 800da62:	ab30      	add	r3, sp, #192	@ 0xc0
 800da64:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800da68:	440b      	add	r3, r1
 800da6a:	4622      	mov	r2, r4
 800da6c:	2a00      	cmp	r2, #0
 800da6e:	da24      	bge.n	800daba <__kernel_rem_pio2f+0x44e>
 800da70:	b34e      	cbz	r6, 800dac6 <__kernel_rem_pio2f+0x45a>
 800da72:	eef1 7a47 	vneg.f32	s15, s14
 800da76:	edc7 7a00 	vstr	s15, [r7]
 800da7a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800da7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800da82:	aa31      	add	r2, sp, #196	@ 0xc4
 800da84:	2301      	movs	r3, #1
 800da86:	429c      	cmp	r4, r3
 800da88:	da20      	bge.n	800dacc <__kernel_rem_pio2f+0x460>
 800da8a:	b10e      	cbz	r6, 800da90 <__kernel_rem_pio2f+0x424>
 800da8c:	eef1 7a67 	vneg.f32	s15, s15
 800da90:	edc7 7a01 	vstr	s15, [r7, #4]
 800da94:	e7be      	b.n	800da14 <__kernel_rem_pio2f+0x3a8>
 800da96:	ab30      	add	r3, sp, #192	@ 0xc0
 800da98:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800d964 <__kernel_rem_pio2f+0x2f8>
 800da9c:	440b      	add	r3, r1
 800da9e:	2c00      	cmp	r4, #0
 800daa0:	da05      	bge.n	800daae <__kernel_rem_pio2f+0x442>
 800daa2:	b10e      	cbz	r6, 800daa8 <__kernel_rem_pio2f+0x43c>
 800daa4:	eef1 7a67 	vneg.f32	s15, s15
 800daa8:	edc7 7a00 	vstr	s15, [r7]
 800daac:	e7b2      	b.n	800da14 <__kernel_rem_pio2f+0x3a8>
 800daae:	ed33 7a01 	vldmdb	r3!, {s14}
 800dab2:	3c01      	subs	r4, #1
 800dab4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dab8:	e7f1      	b.n	800da9e <__kernel_rem_pio2f+0x432>
 800daba:	ed73 7a01 	vldmdb	r3!, {s15}
 800dabe:	3a01      	subs	r2, #1
 800dac0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dac4:	e7d2      	b.n	800da6c <__kernel_rem_pio2f+0x400>
 800dac6:	eef0 7a47 	vmov.f32	s15, s14
 800daca:	e7d4      	b.n	800da76 <__kernel_rem_pio2f+0x40a>
 800dacc:	ecb2 7a01 	vldmia	r2!, {s14}
 800dad0:	3301      	adds	r3, #1
 800dad2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dad6:	e7d6      	b.n	800da86 <__kernel_rem_pio2f+0x41a>
 800dad8:	ed72 7a01 	vldmdb	r2!, {s15}
 800dadc:	edd2 6a01 	vldr	s13, [r2, #4]
 800dae0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dae4:	3801      	subs	r0, #1
 800dae6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800daea:	ed82 7a00 	vstr	s14, [r2]
 800daee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800daf2:	edc2 7a01 	vstr	s15, [r2, #4]
 800daf6:	e79c      	b.n	800da32 <__kernel_rem_pio2f+0x3c6>
 800daf8:	ed73 7a01 	vldmdb	r3!, {s15}
 800dafc:	edd3 6a01 	vldr	s13, [r3, #4]
 800db00:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800db04:	3a01      	subs	r2, #1
 800db06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db0a:	ed83 7a00 	vstr	s14, [r3]
 800db0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db12:	edc3 7a01 	vstr	s15, [r3, #4]
 800db16:	e78f      	b.n	800da38 <__kernel_rem_pio2f+0x3cc>
 800db18:	ed33 7a01 	vldmdb	r3!, {s14}
 800db1c:	3c01      	subs	r4, #1
 800db1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db22:	e78f      	b.n	800da44 <__kernel_rem_pio2f+0x3d8>
 800db24:	eef1 6a66 	vneg.f32	s13, s13
 800db28:	eeb1 7a47 	vneg.f32	s14, s14
 800db2c:	edc7 6a00 	vstr	s13, [r7]
 800db30:	ed87 7a01 	vstr	s14, [r7, #4]
 800db34:	eef1 7a67 	vneg.f32	s15, s15
 800db38:	e790      	b.n	800da5c <__kernel_rem_pio2f+0x3f0>
 800db3a:	bf00      	nop

0800db3c <scalbnf>:
 800db3c:	ee10 3a10 	vmov	r3, s0
 800db40:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800db44:	d02b      	beq.n	800db9e <scalbnf+0x62>
 800db46:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800db4a:	d302      	bcc.n	800db52 <scalbnf+0x16>
 800db4c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800db50:	4770      	bx	lr
 800db52:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800db56:	d123      	bne.n	800dba0 <scalbnf+0x64>
 800db58:	4b24      	ldr	r3, [pc, #144]	@ (800dbec <scalbnf+0xb0>)
 800db5a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800dbf0 <scalbnf+0xb4>
 800db5e:	4298      	cmp	r0, r3
 800db60:	ee20 0a27 	vmul.f32	s0, s0, s15
 800db64:	db17      	blt.n	800db96 <scalbnf+0x5a>
 800db66:	ee10 3a10 	vmov	r3, s0
 800db6a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800db6e:	3a19      	subs	r2, #25
 800db70:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800db74:	4288      	cmp	r0, r1
 800db76:	dd15      	ble.n	800dba4 <scalbnf+0x68>
 800db78:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800dbf4 <scalbnf+0xb8>
 800db7c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800dbf8 <scalbnf+0xbc>
 800db80:	ee10 3a10 	vmov	r3, s0
 800db84:	eeb0 7a67 	vmov.f32	s14, s15
 800db88:	2b00      	cmp	r3, #0
 800db8a:	bfb8      	it	lt
 800db8c:	eef0 7a66 	vmovlt.f32	s15, s13
 800db90:	ee27 0a87 	vmul.f32	s0, s15, s14
 800db94:	4770      	bx	lr
 800db96:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800dbfc <scalbnf+0xc0>
 800db9a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800db9e:	4770      	bx	lr
 800dba0:	0dd2      	lsrs	r2, r2, #23
 800dba2:	e7e5      	b.n	800db70 <scalbnf+0x34>
 800dba4:	4410      	add	r0, r2
 800dba6:	28fe      	cmp	r0, #254	@ 0xfe
 800dba8:	dce6      	bgt.n	800db78 <scalbnf+0x3c>
 800dbaa:	2800      	cmp	r0, #0
 800dbac:	dd06      	ble.n	800dbbc <scalbnf+0x80>
 800dbae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dbb2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dbb6:	ee00 3a10 	vmov	s0, r3
 800dbba:	4770      	bx	lr
 800dbbc:	f110 0f16 	cmn.w	r0, #22
 800dbc0:	da09      	bge.n	800dbd6 <scalbnf+0x9a>
 800dbc2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800dbfc <scalbnf+0xc0>
 800dbc6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800dc00 <scalbnf+0xc4>
 800dbca:	ee10 3a10 	vmov	r3, s0
 800dbce:	eeb0 7a67 	vmov.f32	s14, s15
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	e7d9      	b.n	800db8a <scalbnf+0x4e>
 800dbd6:	3019      	adds	r0, #25
 800dbd8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dbdc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dbe0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800dc04 <scalbnf+0xc8>
 800dbe4:	ee07 3a90 	vmov	s15, r3
 800dbe8:	e7d7      	b.n	800db9a <scalbnf+0x5e>
 800dbea:	bf00      	nop
 800dbec:	ffff3cb0 	.word	0xffff3cb0
 800dbf0:	4c000000 	.word	0x4c000000
 800dbf4:	7149f2ca 	.word	0x7149f2ca
 800dbf8:	f149f2ca 	.word	0xf149f2ca
 800dbfc:	0da24260 	.word	0x0da24260
 800dc00:	8da24260 	.word	0x8da24260
 800dc04:	33000000 	.word	0x33000000

0800dc08 <floorf>:
 800dc08:	ee10 3a10 	vmov	r3, s0
 800dc0c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dc10:	3a7f      	subs	r2, #127	@ 0x7f
 800dc12:	2a16      	cmp	r2, #22
 800dc14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800dc18:	dc2b      	bgt.n	800dc72 <floorf+0x6a>
 800dc1a:	2a00      	cmp	r2, #0
 800dc1c:	da12      	bge.n	800dc44 <floorf+0x3c>
 800dc1e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800dc84 <floorf+0x7c>
 800dc22:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dc26:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dc2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc2e:	dd06      	ble.n	800dc3e <floorf+0x36>
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	da24      	bge.n	800dc7e <floorf+0x76>
 800dc34:	2900      	cmp	r1, #0
 800dc36:	4b14      	ldr	r3, [pc, #80]	@ (800dc88 <floorf+0x80>)
 800dc38:	bf08      	it	eq
 800dc3a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800dc3e:	ee00 3a10 	vmov	s0, r3
 800dc42:	4770      	bx	lr
 800dc44:	4911      	ldr	r1, [pc, #68]	@ (800dc8c <floorf+0x84>)
 800dc46:	4111      	asrs	r1, r2
 800dc48:	420b      	tst	r3, r1
 800dc4a:	d0fa      	beq.n	800dc42 <floorf+0x3a>
 800dc4c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800dc84 <floorf+0x7c>
 800dc50:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dc54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dc58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc5c:	ddef      	ble.n	800dc3e <floorf+0x36>
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	bfbe      	ittt	lt
 800dc62:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800dc66:	fa40 f202 	asrlt.w	r2, r0, r2
 800dc6a:	189b      	addlt	r3, r3, r2
 800dc6c:	ea23 0301 	bic.w	r3, r3, r1
 800dc70:	e7e5      	b.n	800dc3e <floorf+0x36>
 800dc72:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800dc76:	d3e4      	bcc.n	800dc42 <floorf+0x3a>
 800dc78:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dc7c:	4770      	bx	lr
 800dc7e:	2300      	movs	r3, #0
 800dc80:	e7dd      	b.n	800dc3e <floorf+0x36>
 800dc82:	bf00      	nop
 800dc84:	7149f2ca 	.word	0x7149f2ca
 800dc88:	bf800000 	.word	0xbf800000
 800dc8c:	007fffff 	.word	0x007fffff

0800dc90 <_init>:
 800dc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc92:	bf00      	nop
 800dc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc96:	bc08      	pop	{r3}
 800dc98:	469e      	mov	lr, r3
 800dc9a:	4770      	bx	lr

0800dc9c <_fini>:
 800dc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc9e:	bf00      	nop
 800dca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dca2:	bc08      	pop	{r3}
 800dca4:	469e      	mov	lr, r3
 800dca6:	4770      	bx	lr
