m255
K4
z2
Z0 !s12c _opt
Z1 !s99 mlopt
R0
R1
R0
R1
!s11f MIXED_VERSIONS
!s11e vcom 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/sim_inv
T_opt
!s110 1754771736
Vo5SOZTKf>1Oh[BR4>AL=13
04 13 4 work tb_matrix_inv fast 0
=4-4cedfbc5dde6-6897b117-182-40bc
R1
!s12f OEM25U3 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
Edivnrda_fsm
Z4 w1754771070
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z7 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 20
R2
Z10 8C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/divNRDA_FSM.vhd
Z11 FC:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/divNRDA_FSM.vhd
l0
L7 1
VeAJ^8J7PAN7KFRR:bX5]J0
!s100 c5?g7fhXf;A0B?lC6[:V31
Z12 OL;C;2024.2;79
32
Z13 !s110 1754771729
!i10b 1
Z14 !s108 1754771729.000000
Z15 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/divNRDA_FSM.vhd|
Z16 !s107 C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/divNRDA_FSM.vhd|
!i113 0
Z17 o-work work -2002 -explicit
Z18 tExplicit 1 CvgOpt 0
Abehavioral
R5
R6
R7
R8
R9
DEx4 work 11 divnrda_fsm 0 22 eAJ^8J7PAN7KFRR:bX5]J0
!i122 20
l33
L20 127
V_160``IiRSoZ4JM2GeYBI0
!s100 HWACzo52R`FOm[l6YGVZN0
R12
32
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
vmatrix_inv
2C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v
R13
!i10b 1
!s100 QVh[Ik:Kf?BnYQZoBMQb]2
I6fY<9EPoCn27fMke3f[:51
R2
w1754771724
8C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v
FC:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v
!i122 21
L0 1 178
Z19 VDg1SIo80bB@j0V0VzS_@n1
Z20 OL;L;2024.2;79
r1
!s85 0
31
R14
!s107 C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v|
!i113 0
Z21 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_matrix_inv
2C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v
R13
!i10b 1
!s100 lVMz=2dJZOKmeMJ4D`KT52
IGL6Ua[X8Zb6^Y4hl3R:_F3
R2
w1754771609
8C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v
FC:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v
!i122 22
L0 3 73
R19
R20
r1
!s85 0
31
R14
!s107 C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v|
!i113 0
R21
R3
