# Verilog-train
![E2](https://user-images.githubusercontent.com/93378241/190861948-fa9c84a1-ca39-4063-b723-ab903b105488.jpg)
