
*** Running vivado
    with args -log maquina_cafe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source maquina_cafe.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source maquina_cafe.tcl -notrace
Command: synth_design -top maquina_cafe -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 424.273 ; gain = 95.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_cafe' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'filtro' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:5' bound to instance 'I_filtro' of component 'filtro' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:54]
INFO: [Synth 8-638] synthesizing module 'filtro' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:13]
	Parameter n bound to: 4 - type: integer 
	Parameter tope bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_reloj' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:6' bound to instance 'I_clk' of component 'divisor_reloj' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_reloj' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
	Parameter tope bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_reloj' (1#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-638] synthesizing module 'antirrebote' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'antirrebote' (2#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:15]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'flanco' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'flanco' (3#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:13]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'filtro' (4#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:13]
INFO: [Synth 8-3491] module 'cafetera' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:5' bound to instance 'I_cafetera' of component 'cafetera' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:62]
INFO: [Synth 8-638] synthesizing module 'cafetera' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:23]
	Parameter t1 bound to: 10 - type: integer 
	Parameter t2 bound to: 10 - type: integer 
	Parameter t3 bound to: 15 - type: integer 
	Parameter t4 bound to: 10 - type: integer 
	Parameter t5 bound to: 20 - type: integer 
	Parameter t6 bound to: 25 - type: integer 
	Parameter t7 bound to: 5 - type: integer 
	Parameter t8 bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tipo_edulc_reg was removed.  [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element nivel_dulce_reg was removed.  [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cafetera' (5#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:23]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:5' bound to instance 'I_display' of component 'display' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:73]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'multip4a1' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:6' bound to instance 'I_multip4a1' of component 'multip4a1' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:57]
INFO: [Synth 8-638] synthesizing module 'multip4a1' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:18]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multip4a1' (6#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:18]
INFO: [Synth 8-3491] module 'decod2a4' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:6' bound to instance 'I_decod2a4' of component 'decod2a4' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:66]
INFO: [Synth 8-638] synthesizing module 'decod2a4' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:16]
	Parameter var bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'decod2a4' (7#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:16]
INFO: [Synth 8-3491] module 'state_change' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:6' bound to instance 'I_state_change' of component 'state_change' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:72]
INFO: [Synth 8-638] synthesizing module 'state_change' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'state_change' (8#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:11]
	Parameter tope bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_reloj' declared at 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:6' bound to instance 'I_divisor_reloj' of component 'divisor_reloj' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:77]
INFO: [Synth 8-638] synthesizing module 'divisor_reloj__parameterized1' [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
	Parameter tope bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_reloj__parameterized1' (8#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'maquina_cafe' (10#1) [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 480.027 ; gain = 151.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 480.027 ; gain = 151.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 480.027 ; gain = 151.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/maquina_cafe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/maquina_cafe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 826.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'cafetera'
WARNING: [Synth 8-6014] Unused sequential element estado_siguiente_reg was removed.  [C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:47]
INFO: [Synth 8-5544] ROM "tipo_cafe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "display4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "display4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "display4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tipo_cafe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "display4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "display4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "display4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              000 |                              000
                      e1 |                              001 |                              001
                      e2 |                              010 |                              010
                      e3 |                              011 |                              011
                      e4 |                              100 |                              100
                      e5 |                              101 |                              101
                      e6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'sequential' in module 'cafetera'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 5     
	   3 Input     26 Bit        Muxes := 2     
	   5 Input     26 Bit        Muxes := 3     
	   7 Input     26 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_reloj 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module antirrebote 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flanco 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cafetera 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 5     
	   3 Input     26 Bit        Muxes := 2     
	   5 Input     26 Bit        Muxes := 3     
	   7 Input     26 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
Module multip4a1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module decod2a4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module state_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module divisor_reloj__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "display4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "display4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_cafetera/led_reg[6] )
WARNING: [Synth 8-3332] Sequential element (I_cafetera/led_reg[6]) is unused and will be removed from module maquina_cafe.
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[24]' (FD) to 'i_4/I_filtro/I_clk/contador_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[23]' (FD) to 'i_4/I_filtro/I_clk/contador_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[25]' (FD) to 'i_4/I_filtro/I_clk/contador_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[22]' (FD) to 'i_4/I_filtro/I_clk/contador_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[20]' (FD) to 'i_4/I_filtro/I_clk/contador_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_4/I_filtro/I_clk/contador_reg[21]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[19]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[25]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[23]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[20]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[17]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[18]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[21]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_4/I_display/I_divisor_reloj/contador_reg[22]' (FD) to 'i_4/I_display/I_divisor_reloj/contador_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\I_display/I_divisor_reloj/contador_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 826.680 ; gain = 498.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     2|
|4     |LUT2   |    80|
|5     |LUT3   |    42|
|6     |LUT4   |    19|
|7     |LUT5   |    30|
|8     |LUT6   |    88|
|9     |FDRE   |   142|
|10    |IBUF   |     5|
|11    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              |   450|
|2     |  I_cafetera               |cafetera                      |   282|
|3     |  I_display                |display                       |    62|
|4     |    I_divisor_reloj        |divisor_reloj__parameterized1 |    44|
|5     |    I_multip4a1            |multip4a1                     |     8|
|6     |    I_state_change         |state_change                  |    10|
|7     |  I_filtro                 |filtro                        |    80|
|8     |    I_clk                  |divisor_reloj                 |    51|
|9     |    \fil[0].I_antirrebote  |antirrebote                   |     1|
|10    |    \fil[0].I_flanco       |flanco                        |    10|
|11    |    \fil[1].I_antirrebote  |antirrebote_0                 |     1|
|12    |    \fil[1].I_flanco       |flanco_1                      |     6|
|13    |    \fil[2].I_antirrebote  |antirrebote_2                 |     1|
|14    |    \fil[2].I_flanco       |flanco_3                      |     5|
|15    |    \fil[3].I_antirrebote  |antirrebote_4                 |     1|
|16    |    \fil[3].I_flanco       |flanco_5                      |     4|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 845.789 ; gain = 517.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 845.789 ; gain = 170.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 845.789 ; gain = 517.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 845.789 ; gain = 529.371
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mreye/Desktop/MaquinaCafe/MaquinaCafe.runs/synth_1/maquina_cafe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file maquina_cafe_utilization_synth.rpt -pb maquina_cafe_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 845.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 13 20:00:48 2019...
