// Seed: 1456270295
module module_0 (
    output wor  id_0,
    output tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input wor id_9,
    input tri id_10,
    output wand id_11,
    input tri0 id_12,
    input tri id_13
    , id_26,
    input wor id_14,
    input supply1 id_15
    , id_27,
    input supply0 id_16,
    input uwire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input tri id_21,
    input tri1 id_22,
    input tri id_23,
    output uwire id_24
);
  assign id_6 = 1;
  module_0(
      id_5, id_11
  );
endmodule
