

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Tue Sep  6 19:47:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.013 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        2|   644002|  40.000 ns|  12.880 ms|    2|  644002|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3  |        4|      803|  80.000 ns|  16.060 us|    4|  803|       no|
        |grp_reg_unsigned_short_s_fu_117                               |reg_unsigned_short_s                                |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_reg_unsigned_short_s_fu_123                               |reg_unsigned_short_s                                |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_3186_2  |        0|   644000|   2 ~ 805|          -|          -|  0 ~ 800|        no|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     63|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     37|    114|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     66|    -|
|Register         |        -|   -|     59|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     96|    243|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3  |        0|   0|  17|  114|    0|
    |grp_reg_unsigned_short_s_fu_117                               |reg_unsigned_short_s                                |        0|   0|  10|    0|    0|
    |grp_reg_unsigned_short_s_fu_123                               |reg_unsigned_short_s                                |        0|   0|  10|    0|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  37|  114|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_163_p2                                                                     |         +|   0|  0|  17|          10|           1|
    |sub_i_fu_143_p2                                                                   |         +|   0|  0|  18|          11|           2|
    |ap_block_state4_on_subcall_done                                                   |       and|   0|  0|   2|           1|           1|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp32180_i_fu_149_p2                                                              |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln3186_fu_158_p2                                                             |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1                                                                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  63|          44|          17|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |HwReg_height_blk_n  |   9|          2|    1|          2|
    |HwReg_width_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm           |  21|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |i_fu_74             |   9|          2|   10|         20|
    |out420_read         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  66|         15|   15|         33|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |cmp32180_i_reg_211                                                         |   1|   0|    1|          0|
    |cols_reg_201                                                               |  10|   0|   10|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_218                                                                |  10|   0|   10|          0|
    |i_fu_74                                                                    |  10|   0|   10|          0|
    |rows_reg_196                                                               |  10|   0|   10|          0|
    |sof_fu_78                                                                  |   1|   0|    1|          0|
    |sub_i_reg_206                                                              |  11|   0|   11|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  59|   0|   59|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|out420_dout                  |   in|   24|     ap_fifo|                   out420|       pointer|
|out420_num_data_valid        |   in|    2|     ap_fifo|                   out420|       pointer|
|out420_fifo_cap              |   in|    2|     ap_fifo|                   out420|       pointer|
|out420_empty_n               |   in|    1|     ap_fifo|                   out420|       pointer|
|out420_read                  |  out|    1|     ap_fifo|                   out420|       pointer|
|m_axis_video_TDATA           |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID          |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY          |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST           |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP           |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB           |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER           |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST           |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID             |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|HwReg_height_dout            |   in|   10|     ap_fifo|             HwReg_height|       pointer|
|HwReg_height_num_data_valid  |   in|    2|     ap_fifo|             HwReg_height|       pointer|
|HwReg_height_fifo_cap        |   in|    2|     ap_fifo|             HwReg_height|       pointer|
|HwReg_height_empty_n         |   in|    1|     ap_fifo|             HwReg_height|       pointer|
|HwReg_height_read            |  out|    1|     ap_fifo|             HwReg_height|       pointer|
|HwReg_width_dout             |   in|   10|     ap_fifo|              HwReg_width|       pointer|
|HwReg_width_num_data_valid   |   in|    2|     ap_fifo|              HwReg_width|       pointer|
|HwReg_width_fifo_cap         |   in|    2|     ap_fifo|              HwReg_width|       pointer|
|HwReg_width_empty_n          |   in|    1|     ap_fifo|              HwReg_width|       pointer|
|HwReg_width_read             |  out|    1|     ap_fifo|              HwReg_width|       pointer|
+-----------------------------+-----+-----+------------+-------------------------+--------------+

