Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Oct 22 14:30:20 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.761        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.761        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.431ns (42.282%)  route 3.319ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.136    uart/baudrate_gen/counter_reg[5]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.773    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.890    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.124    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.241    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.358 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.681 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.502    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.808 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.608    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.833    uart/baudrate_gen/clear
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.431ns (42.282%)  route 3.319ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.136    uart/baudrate_gen/counter_reg[5]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.773    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.890    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.124    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.241    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.358 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.681 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.502    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.808 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.608    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.833    uart/baudrate_gen/clear
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.431ns (42.282%)  route 3.319ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.136    uart/baudrate_gen/counter_reg[5]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.773    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.890    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.124    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.241    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.358 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.681 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.502    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.808 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.608    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.833    uart/baudrate_gen/clear
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.431ns (42.282%)  route 3.319ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.136    uart/baudrate_gen/counter_reg[5]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.773    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.890    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.124    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.241    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.358 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.681 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.502    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.808 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.608    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.833    uart/baudrate_gen/clear
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.506ns (44.528%)  route 3.122ns (55.472%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.711    uart/baudrate_gen/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.506ns (44.528%)  route 3.122ns (55.472%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.711    uart/baudrate_gen/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.506ns (44.528%)  route 3.122ns (55.472%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.711    uart/baudrate_gen/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.506ns (44.528%)  route 3.122ns (55.472%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.711    uart/baudrate_gen/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.506ns (44.579%)  route 3.115ns (55.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    10.705    uart/baudrate_gen/clear
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    uart/baudrate_gen/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.506ns (44.579%)  route 3.115ns (55.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.821     8.521    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.827 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     9.628    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.752 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    10.705    uart/baudrate_gen/clear
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    uart/baudrate_gen/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.704    uart/baudrate_gen/counter_reg[31]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[19]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[23]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    uart/baudrate_gen/clk
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrate_gen/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrate_gen/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrate_gen/clk
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[15]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrate_gen/clk
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrate_gen/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    uart/baudrate_gen/clk
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.755    uart/baudrate_gen/baud
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  uart/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart/baudrate_gen/baud_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    uart/baudrate_gen/clk
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    uart/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    uart/baudrate_gen/counter_reg[18]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  uart/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    uart/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   genblk1[0].fDiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   uart/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   uart/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 4.562ns (46.210%)  route 5.311ns (53.790%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           1.279     1.735    q7s/seg[6][2]
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.887 r  q7s/seg_OBUF[6]_inst_i_8/O
                         net (fo=14, routed)          1.209     3.096    q7s/segDecode/sel[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.326     3.422 r  q7s/segDecode/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.670     4.092    q7s/segDecode/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.216 r  q7s/segDecode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.153     6.369    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.873 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.873    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.589ns (46.565%)  route 5.267ns (53.435%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  q7s/ps_reg[1]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7s/ps_reg[1]/Q
                         net (fo=16, routed)          1.200     1.656    q7s/Q[1]
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.150     1.806 r  q7s/seg_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.039     2.845    q7s/segDecode/sel[3]
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.328     3.173 r  q7s/segDecode/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.670     3.843    q7s/segDecode/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.967 r  q7s/segDecode/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.358     6.325    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.856 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.856    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.812ns  (logic 4.569ns (46.561%)  route 5.244ns (53.439%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           1.279     1.735    q7s/seg[6][2]
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.887 r  q7s/seg_OBUF[6]_inst_i_8/O
                         net (fo=14, routed)          1.050     2.936    q7s/segDecode/sel[2]
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.326     3.262 r  q7s/segDecode/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.821     4.084    q7s/segDecode/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.208 r  q7s/segDecode/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.094     6.302    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.812 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.812    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 4.594ns (47.729%)  route 5.031ns (52.271%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           1.279     1.735    q7s/seg[6][2]
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.887 r  q7s/seg_OBUF[6]_inst_i_8/O
                         net (fo=14, routed)          1.335     3.222    q7s/segDecode/sel[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.326     3.548 r  q7s/segDecode/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.280     3.828    q7s/segDecode/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.952 r  q7s/segDecode/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.137     6.089    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.624 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.624    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 4.578ns (47.890%)  route 4.981ns (52.110%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  q7s/ps_reg[1]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7s/ps_reg[1]/Q
                         net (fo=16, routed)          1.200     1.656    q7s/Q[1]
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.150     1.806 r  q7s/seg_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.050     2.856    q7s/segDecode/sel[3]
    SLICE_X63Y35         LUT6 (Prop_lut6_I4_O)        0.328     3.184 r  q7s/segDecode/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.433     3.617    q7s/segDecode/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.741 r  q7s/segDecode/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.298     6.039    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.559 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.559    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.587ns (48.318%)  route 4.907ns (51.682%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  q7s/ps_reg[1]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7s/ps_reg[1]/Q
                         net (fo=16, routed)          1.050     1.506    q7s/Q[1]
    SLICE_X64Y35         LUT3 (Prop_lut3_I1_O)        0.150     1.656 r  q7s/seg_OBUF[6]_inst_i_10/O
                         net (fo=14, routed)          1.234     2.891    q7s/segDecode/sel[0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     3.219 r  q7s/segDecode/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.667     3.886    q7s/segDecode/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.010 r  q7s/segDecode/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.955     5.965    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.494 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.494    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.593ns (48.971%)  route 4.786ns (51.029%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           1.279     1.735    q7s/seg[6][2]
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.887 r  q7s/seg_OBUF[6]_inst_i_8/O
                         net (fo=14, routed)          0.736     2.623    q7s/segDecode/sel[2]
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.326     2.949 r  q7s/segDecode/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.667     3.616    q7s/segDecode/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.740 r  q7s/segDecode/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.104     5.844    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.379 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.379    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 4.036ns (43.902%)  route 5.157ns (56.098%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.157     5.675    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.193 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.193    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.103ns (57.103%)  route 3.082ns (42.897%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  q7s/ps_reg[1]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7s/ps_reg[1]/Q
                         net (fo=16, routed)          1.200     1.656    q7s/Q[1]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     1.780 r  q7s/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.882     3.662    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.185 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.185    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 4.313ns (61.130%)  route 2.742ns (38.870%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  q7s/ps_reg[0]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/ps_reg[0]/Q
                         net (fo=17, routed)          0.875     1.331    q7s/Q[0]
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.152     1.483 r  q7s/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.350    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.055 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.055    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    uart/transmitter/Q[5]
    SLICE_X62Y36         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.065     0.193    uart/transmitter/Q[4]
    SLICE_X62Y36         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=3, routed)           0.089     0.230    uart/received
    SLICE_X58Y37         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.120     0.261    uart/transmitter/Q[3]
    SLICE_X62Y36         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           0.121     0.262    uart/Q[4]
    SLICE_X63Y36         FDRE                                         r  uart/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.468%)  route 0.098ns (34.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[3]/C
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.098     0.239    uart/transmitter/count_reg[3]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  uart/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.284    uart/transmitter/p_0_in__1[7]
    SLICE_X60Y37         FDRE                                         r  uart/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.099     0.240    uart/receiver/count_reg[0]
    SLICE_X60Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.285 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.285    uart/receiver/p_0_in__0[5]
    SLICE_X60Y38         FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.581%)  route 0.155ns (52.419%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=4, routed)           0.155     0.296    uart/Q[5]
    SLICE_X63Y36         FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.631%)  route 0.168ns (54.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=9, routed)           0.168     0.309    uart/Q[6]
    SLICE_X63Y35         FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.976%)  route 0.173ns (55.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           0.173     0.314    uart/Q[2]
    SLICE_X63Y36         FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------





