#TODO for 21 mars

- [x] <del>test XML construction strill works</del>
- [x] <del>add pc node creation to xml graph manager </del>
- [x] <del>correct for missing wire_in</del>
- [x] <del>correct for uncorrect values on wires save</del>
- [ ] test PC file modifications and timestamp validations
- [ ] add file interaction on all register models
