
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.19

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.12    0.24    0.20    0.40 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2 (net)
                  0.24    0.00    0.40 ^ _137_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.07    0.05    0.44 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _001_ (net)
                  0.07    0.00    0.44 v y[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[4] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[4] (in)
                                         x[4] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     4    0.04    0.25    0.77    0.97 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.25    0.00    0.97 v _117_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     4    0.04    0.18    0.36    1.34 v _117_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _056_ (net)
                  0.18    0.00    1.34 v _119_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.74 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.19    0.00    1.74 v _162_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.24    0.18    1.92 ^ _162_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _098_ (net)
                  0.24    0.00    1.92 ^ _163_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.14    2.06 v _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.18    0.00    2.06 v _178_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.06    0.17    0.27    2.33 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _013_ (net)
                  0.17    0.00    2.33 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.25    2.58 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.41    0.00    2.58 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.19    0.09    2.68 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    2.68 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[4] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[4] (in)
                                         x[4] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     4    0.04    0.25    0.77    0.97 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.25    0.00    0.97 v _117_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     4    0.04    0.18    0.36    1.34 v _117_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _056_ (net)
                  0.18    0.00    1.34 v _119_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.74 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.19    0.00    1.74 v _162_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.24    0.18    1.92 ^ _162_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _098_ (net)
                  0.24    0.00    1.92 ^ _163_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.14    2.06 v _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.18    0.00    2.06 v _178_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.06    0.17    0.27    2.33 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _013_ (net)
                  0.17    0.00    2.33 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.25    2.58 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.41    0.00    2.58 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.19    0.09    2.68 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    2.68 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.133052110671997

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7618

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2715053856372833

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9301

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[8]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[8]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ y[8]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.37 ^ y[8]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.44 v _211_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.17    0.61 ^ _212_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    0.61 ^ y[8]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.61   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ y[8]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -0.61   data arrival time
---------------------------------------------------------
           9.24   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[7]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ y[7]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v y[7]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.46 ^ _203_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.52 v _204_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.52 v y[7]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ y[7]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.6757

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.1919

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
268.785738

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.74e-04   1.51e-05   5.34e-09   7.89e-04  46.4%
Combinational          4.89e-04   4.22e-04   2.96e-08   9.11e-04  53.6%
Clock                  0.00e+00   0.00e+00   5.32e-09   5.32e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-03   4.37e-04   4.03e-08   1.70e-03 100.0%
                          74.3%      25.7%       0.0%
