#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 17 20:38:17 2023
# Process ID: 31228
# Current directory: D:/three_verilog/Uart_ddr3_Hdmi/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5996 D:\three_verilog\Uart_ddr3_Hdmi\project_1\project_1.xpr
# Log file: D:/three_verilog/Uart_ddr3_Hdmi/project_1/vivado.log
# Journal file: D:/three_verilog/Uart_ddr3_Hdmi/project_1\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100MHz_100M/ext_reset_in]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {4} \
] [get_bd_cells axi_interconnect_0]
endgroup
validate_bd_design
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_nets rst_clk_100MHz_100M_peripheral_aresetn] [get_bd_cells rst_clk_100MHz_100M]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S02_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S03_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S01_ACLK]
validate_bd_design
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S00_ACLK]
validate_bd_design
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S03_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S02_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S01_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
validate_bd_design
export_ip_user_files -of_objects  [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_interconnect_0 D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci
file delete -force D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0
file delete -force d:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/ip/axi_interconnect_0
save_bd_design
startgroup
endgroup
generate_target all [get_files  D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 -jobs 20
wait_on_run design_1_xbar_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files -ipstatic_source_dir D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/questa} {riviera=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S01_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S02_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets S00_AXI_0_1] [get_bd_intf_nets S01_AXI_0_1] [get_bd_intf_nets S02_AXI_0_1]
delete_bd_objs [get_bd_intf_ports S00_AXI_0] [get_bd_intf_ports S01_AXI_0] [get_bd_intf_ports S02_AXI_0]
startgroup
make_bd_pins_external  [get_bd_cells axi_interconnect_0]
make_bd_intf_pins_external  [get_bd_cells axi_interconnect_0]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {0.5 -19 133} [get_bd_cells axi_interconnect_1]
endgroup
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awaddr]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awlen]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awsize]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awlock]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awprot]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awready]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wvalid]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wready]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wdata]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wstrb]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wlast]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awvalid]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awqos]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awcache]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awburst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_bresp] [get_bd_pins axi_interconnect_0/S00_AXI_bvalid] [get_bd_pins axi_interconnect_0/S00_AXI_bready]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_araddr] [get_bd_pins axi_interconnect_0/S00_AXI_arlen] [get_bd_pins axi_interconnect_0/S00_AXI_arsize] [get_bd_pins axi_interconnect_0/S00_AXI_arburst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_arqos] [get_bd_pins axi_interconnect_0/S00_AXI_arlock] [get_bd_pins axi_interconnect_0/S00_AXI_arvalid] [get_bd_pins axi_interconnect_0/S00_AXI_arready] [get_bd_pins axi_interconnect_0/S00_AXI_rvalid] [get_bd_pins axi_interconnect_0/S00_AXI_rdata] [get_bd_pins axi_interconnect_0/S00_AXI_rresp] [get_bd_pins axi_interconnect_0/S00_AXI_rlast] [get_bd_pins axi_interconnect_0/S00_AXI_arcache] [get_bd_pins axi_interconnect_0/S00_AXI_arprot] [get_bd_pins axi_interconnect_0/S00_AXI_rready]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -top
