// Seed: 1020172786
module module_0 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  wire [id_3 : -1] id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_3 = 32'd80,
    parameter id_4 = 32'd41,
    parameter id_6 = 32'd2
) (
    input wand _id_0
);
  integer [id_0 : 1] id_2;
  parameter id_3 = 1 - -1;
  wire _id_4;
  assign id_2 = id_3;
  logic [1 'd0 : id_3] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire _id_6;
  ;
  logic [1 : id_4] id_7;
  tri id_8 = id_3 && id_0;
  id_9 :
  assert property (@(posedge 1 or posedge id_5) id_5)
  else;
  assign id_9 = -1'b0;
  wire id_10;
  logic [~  id_6 : -1] id_11;
  logic id_12;
endmodule
