

================================================================
== Vitis HLS Report for 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI'
================================================================
* Date:           Fri Jul 18 13:04:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    27650|    27650|  0.277 ms|  0.277 ms|  27649|  27649|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |    27648|    27648|         3|          3|          4|  9216|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    182|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    125|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      83|    307|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_2_fu_178_p2                   |         +|   0|  0|  14|          14|           1|
    |add_ln26_fu_281_p2                     |         +|   0|  0|   6|           6|           1|
    |add_ln28_1_fu_240_p2                   |         +|   0|  0|  10|          10|           1|
    |add_ln28_fu_307_p2                     |         +|   0|  0|   6|           6|           1|
    |add_ln30_2_fu_226_p2                   |         +|   0|  0|   6|           4|           1|
    |add_ln30_fu_348_p2                     |         +|   0|  0|   3|           2|           1|
    |add_ln31_fu_426_p2                     |         +|   0|  0|   3|           2|           1|
    |add_ln34_1_fu_471_p2                   |         +|   0|  0|  14|          14|          14|
    |add_ln34_fu_420_p2                     |         +|   0|  0|  12|          12|          12|
    |sub_ln34_2_fu_462_p2                   |         -|   0|  0|  14|          14|          14|
    |sub_ln34_fu_410_p2                     |         -|   0|  0|  12|          12|          12|
    |and_ln26_1_fu_214_p2                   |       and|   0|  0|   1|           1|           1|
    |and_ln26_fu_330_p2                     |       and|   0|  0|   1|           1|           1|
    |icmp_ln31_mid211_fu_335_p2             |       and|   0|  0|   1|           1|           1|
    |icmp_ln26_fu_172_p2                    |      icmp|   0|  0|  14|          14|          14|
    |icmp_ln28_fu_196_p2                    |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln30_fu_208_p2                    |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln31_fu_294_p2                    |      icmp|   0|  0|   3|           2|           2|
    |empty_56_fu_354_p2                     |        or|   0|  0|   1|           1|           1|
    |empty_57_fu_359_p2                     |        or|   0|  0|   1|           1|           1|
    |empty_fu_220_p2                        |        or|   0|  0|   1|           1|           1|
    |not_exitcond_flatten_mid234_fu_325_p2  |        or|   0|  0|   1|           1|           1|
    |m_mid26_fu_313_p3                      |    select|   0|  0|   2|           1|           1|
    |n_mid2_fu_364_p3                       |    select|   0|  0|   2|           1|           1|
    |select_ln26_2_fu_300_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln26_fu_287_p3                  |    select|   0|  0|   6|           1|           1|
    |select_ln28_1_fu_246_p3                |    select|   0|  0|  10|           1|           1|
    |select_ln28_fu_341_p3                  |    select|   0|  0|   6|           1|           6|
    |select_ln30_2_fu_232_p3                |    select|   0|  0|   4|           1|           1|
    |select_ln30_fu_372_p3                  |    select|   0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_320_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln26_fu_202_p2                     |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 182|         143|         118|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten35_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |gmem4_blk_n_R                           |   9|          2|    1|          2|
    |ic_fu_90                                |   9|          2|    6|         12|
    |indvar_flatten12_fu_94                  |   9|          2|   10|         20|
    |indvar_flatten35_fu_102                 |   9|          2|   14|         28|
    |indvar_flatten_fu_86                    |   9|          2|    4|          8|
    |m_fu_82                                 |   9|          2|    2|          4|
    |n_fu_78                                 |   9|          2|    2|          4|
    |oc_fu_98                                |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 125|         28|   75|        152|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln34_reg_573         |  12|   0|   12|          0|
    |and_ln26_1_reg_557       |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |empty_reg_563            |   1|   0|    1|          0|
    |gmem4_addr_read_reg_579  |  16|   0|   16|          0|
    |ic_fu_90                 |   6|   0|    6|          0|
    |icmp_ln28_reg_539        |   1|   0|    1|          0|
    |icmp_ln30_reg_552        |   1|   0|    1|          0|
    |indvar_flatten12_fu_94   |  10|   0|   10|          0|
    |indvar_flatten35_fu_102  |  14|   0|   14|          0|
    |indvar_flatten_fu_86     |   4|   0|    4|          0|
    |m_fu_82                  |   2|   0|    2|          0|
    |n_fu_78                  |   2|   0|    2|          0|
    |n_mid2_reg_568           |   2|   0|    2|          0|
    |oc_fu_98                 |   6|   0|    6|          0|
    |xor_ln26_reg_547         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI|  return value|
|m_axi_gmem4_0_AWVALID   |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWREADY   |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWADDR    |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWID      |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWLEN     |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWSIZE    |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWBURST   |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWLOCK    |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWCACHE   |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWPROT    |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWQOS     |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWREGION  |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWUSER    |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WVALID    |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WREADY    |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WDATA     |  out|   16|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WSTRB     |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WLAST     |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WID       |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WUSER     |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARVALID   |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARREADY   |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARADDR    |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARID      |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARLEN     |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARSIZE    |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARBURST   |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARLOCK    |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARCACHE   |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARPROT    |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARQOS     |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARREGION  |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARUSER    |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RVALID    |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RREADY    |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RDATA     |   in|   16|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RLAST     |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RID       |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RFIFONUM  |   in|   11|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RUSER     |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RRESP     |   in|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BVALID    |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BREADY    |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BRESP     |   in|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BID       |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BUSER     |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|sext_ln26               |   in|   31|     ap_none|                                                                         sext_ln26|        scalar|
|local_weights_address0  |  out|   14|   ap_memory|                                                                     local_weights|         array|
|local_weights_ce0       |  out|    1|   ap_memory|                                                                     local_weights|         array|
|local_weights_we0       |  out|    1|   ap_memory|                                                                     local_weights|         array|
|local_weights_d0        |  out|   16|   ap_memory|                                                                     local_weights|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [cnn_layer.cpp:31]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_layer.cpp:30]   --->   Operation 7 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:28]   --->   Operation 9 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:26]   --->   Operation 11 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln26"   --->   Operation 13 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i31 %sext_ln26_read"   --->   Operation 14 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten35"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 0, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 17 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln28 = store i6 0, i6 %ic" [cnn_layer.cpp:28]   --->   Operation 19 'store' 'store_ln28' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 0, i2 %m" [cnn_layer.cpp:30]   --->   Operation 21 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 0, i2 %n" [cnn_layer.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i14 %indvar_flatten35" [cnn_layer.cpp:26]   --->   Operation 24 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.52ns)   --->   "%icmp_ln26 = icmp_eq  i14 %indvar_flatten35_load, i14 9216" [cnn_layer.cpp:26]   --->   Operation 25 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.52ns)   --->   "%add_ln26_2 = add i14 %indvar_flatten35_load, i14 1" [cnn_layer.cpp:26]   --->   Operation 26 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc34, void %for.inc47.lr.ph.exitStub" [cnn_layer.cpp:26]   --->   Operation 27 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [cnn_layer.cpp:28]   --->   Operation 29 'load' 'indvar_flatten12_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i16 %gmem4, i32 %sext_ln26_cast" [cnn_layer.cpp:26]   --->   Operation 30 'getelementptr' 'gmem4_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.41ns)   --->   "%icmp_ln28 = icmp_eq  i10 %indvar_flatten12_load, i10 288" [cnn_layer.cpp:28]   --->   Operation 31 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%xor_ln26 = xor i1 %icmp_ln28, i1 1" [cnn_layer.cpp:26]   --->   Operation 32 'xor' 'xor_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln30 = icmp_eq  i4 %indvar_flatten_load, i4 9" [cnn_layer.cpp:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%and_ln26_1 = and i1 %icmp_ln30, i1 %xor_ln26" [cnn_layer.cpp:26]   --->   Operation 34 'and' 'and_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%empty = or i1 %and_ln26_1, i1 %icmp_ln28" [cnn_layer.cpp:26]   --->   Operation 35 'or' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%add_ln30_2 = add i4 %indvar_flatten_load, i4 1" [cnn_layer.cpp:30]   --->   Operation 36 'add' 'add_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "%select_ln30_2 = select i1 %empty, i4 1, i4 %add_ln30_2" [cnn_layer.cpp:30]   --->   Operation 37 'select' 'select_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.41ns)   --->   "%add_ln28_1 = add i10 %indvar_flatten12_load, i10 1" [cnn_layer.cpp:28]   --->   Operation 38 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln28_1 = select i1 %icmp_ln28, i10 1, i10 %add_ln28_1" [cnn_layer.cpp:28]   --->   Operation 39 'select' 'select_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln26 = store i14 %add_ln26_2, i14 %indvar_flatten35" [cnn_layer.cpp:26]   --->   Operation 40 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln28 = store i10 %select_ln28_1, i10 %indvar_flatten12" [cnn_layer.cpp:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln30 = store i4 %select_ln30_2, i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 42 'store' 'store_ln30' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 89 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%n_load = load i2 %n" [cnn_layer.cpp:31]   --->   Operation 43 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%m_load = load i2 %m"   --->   Operation 44 'load' 'm_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [cnn_layer.cpp:26]   --->   Operation 45 'load' 'ic_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%oc_load = load i6 %oc" [cnn_layer.cpp:26]   --->   Operation 46 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.28ns)   --->   "%add_ln26 = add i6 %oc_load, i6 1" [cnn_layer.cpp:26]   --->   Operation 47 'add' 'add_ln26' <Predicate = (icmp_ln28)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i6 0, i6 %ic_load" [cnn_layer.cpp:26]   --->   Operation 48 'select' 'select_ln26' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln31 = icmp_eq  i2 %n_load, i2 3" [cnn_layer.cpp:31]   --->   Operation 49 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%select_ln26_2 = select i1 %icmp_ln28, i6 %add_ln26, i6 %oc_load" [cnn_layer.cpp:26]   --->   Operation 50 'select' 'select_ln26_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.28ns)   --->   "%add_ln28 = add i6 %select_ln26, i6 1" [cnn_layer.cpp:28]   --->   Operation 51 'add' 'add_ln28' <Predicate = (and_ln26_1)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.81ns)   --->   "%m_mid26 = select i1 %empty, i2 0, i2 %m_load" [cnn_layer.cpp:26]   --->   Operation 52 'select' 'm_mid26' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%exitcond_flatten_not = xor i1 %icmp_ln30, i1 1" [cnn_layer.cpp:30]   --->   Operation 53 'xor' 'exitcond_flatten_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%not_exitcond_flatten_mid234 = or i1 %icmp_ln28, i1 %exitcond_flatten_not" [cnn_layer.cpp:28]   --->   Operation 54 'or' 'not_exitcond_flatten_mid234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%and_ln26 = and i1 %not_exitcond_flatten_mid234, i1 %xor_ln26" [cnn_layer.cpp:26]   --->   Operation 55 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln31_mid211 = and i1 %and_ln26, i1 %icmp_ln31" [cnn_layer.cpp:26]   --->   Operation 56 'and' 'icmp_ln31_mid211' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%select_ln28 = select i1 %and_ln26_1, i6 %add_ln28, i6 %select_ln26" [cnn_layer.cpp:28]   --->   Operation 57 'select' 'select_ln28' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.63ns)   --->   "%add_ln30 = add i2 %m_mid26, i2 1" [cnn_layer.cpp:30]   --->   Operation 58 'add' 'add_ln30' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_56 = or i1 %icmp_ln31_mid211, i1 %and_ln26_1" [cnn_layer.cpp:26]   --->   Operation 59 'or' 'empty_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_57 = or i1 %empty_56, i1 %icmp_ln28" [cnn_layer.cpp:26]   --->   Operation 60 'or' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.81ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %empty_57, i2 0, i2 %n_load" [cnn_layer.cpp:26]   --->   Operation 61 'select' 'n_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.81ns)   --->   "%select_ln30 = select i1 %icmp_ln31_mid211, i2 %add_ln30, i2 %m_mid26" [cnn_layer.cpp:30]   --->   Operation 62 'select' 'select_ln30' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i6 %select_ln26_2" [cnn_layer.cpp:34]   --->   Operation 63 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i6 %select_ln28" [cnn_layer.cpp:34]   --->   Operation 64 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln34, i5 %trunc_ln34_2" [cnn_layer.cpp:34]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %tmp_s" [cnn_layer.cpp:34]   --->   Operation 66 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %trunc_ln34, i5 %trunc_ln34_2, i2 0" [cnn_layer.cpp:34]   --->   Operation 67 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i12 %p_shl2, i12 %zext_ln34" [cnn_layer.cpp:34]   --->   Operation 68 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i2 %select_ln30" [cnn_layer.cpp:34]   --->   Operation 69 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i12 %sub_ln34, i12 %zext_ln34_5" [cnn_layer.cpp:34]   --->   Operation 70 'add' 'add_ln34' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (7.30ns)   --->   "%gmem4_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem4_addr" [cnn_layer.cpp:34]   --->   Operation 71 'read' 'gmem4_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [1/1] (0.63ns)   --->   "%add_ln31 = add i2 %n_mid2, i2 1" [cnn_layer.cpp:31]   --->   Operation 72 'add' 'add_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 %select_ln26_2, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln28 = store i6 %select_ln28, i6 %ic" [cnn_layer.cpp:28]   --->   Operation 74 'store' 'store_ln28' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 %select_ln30, i2 %m" [cnn_layer.cpp:30]   --->   Operation 75 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %n" [cnn_layer.cpp:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i12 %add_ln34" [cnn_layer.cpp:34]   --->   Operation 79 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln34, i2 0" [cnn_layer.cpp:34]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_2 = sub i14 %p_shl, i14 %zext_ln34_6" [cnn_layer.cpp:34]   --->   Operation 81 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:32]   --->   Operation 82 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i2 %n_mid2" [cnn_layer.cpp:34]   --->   Operation 83 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i14 %sub_ln34_2, i14 %zext_ln34_7" [cnn_layer.cpp:34]   --->   Operation 84 'add' 'add_ln34_1' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i14 %add_ln34_1" [cnn_layer.cpp:34]   --->   Operation 85 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i16 %local_weights, i32 0, i32 %zext_ln34_8" [cnn_layer.cpp:34]   --->   Operation 86 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln34 = store i16 %gmem4_addr_read, i14 %local_weights_addr" [cnn_layer.cpp:34]   --->   Operation 87 'store' 'store_ln34' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [cnn_layer.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                           (alloca           ) [ 0110]
m                           (alloca           ) [ 0110]
indvar_flatten              (alloca           ) [ 0100]
ic                          (alloca           ) [ 0110]
indvar_flatten12            (alloca           ) [ 0100]
oc                          (alloca           ) [ 0110]
indvar_flatten35            (alloca           ) [ 0100]
sext_ln26_read              (read             ) [ 0000]
sext_ln26_cast              (sext             ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
store_ln0                   (store            ) [ 0000]
store_ln26                  (store            ) [ 0000]
store_ln0                   (store            ) [ 0000]
store_ln28                  (store            ) [ 0000]
store_ln0                   (store            ) [ 0000]
store_ln30                  (store            ) [ 0000]
store_ln31                  (store            ) [ 0000]
br_ln0                      (br               ) [ 0000]
indvar_flatten35_load       (load             ) [ 0000]
icmp_ln26                   (icmp             ) [ 0100]
add_ln26_2                  (add              ) [ 0000]
br_ln26                     (br               ) [ 0000]
indvar_flatten_load         (load             ) [ 0000]
indvar_flatten12_load       (load             ) [ 0000]
gmem4_addr                  (getelementptr    ) [ 0010]
icmp_ln28                   (icmp             ) [ 0010]
xor_ln26                    (xor              ) [ 0010]
icmp_ln30                   (icmp             ) [ 0010]
and_ln26_1                  (and              ) [ 0010]
empty                       (or               ) [ 0010]
add_ln30_2                  (add              ) [ 0000]
select_ln30_2               (select           ) [ 0000]
add_ln28_1                  (add              ) [ 0000]
select_ln28_1               (select           ) [ 0000]
store_ln26                  (store            ) [ 0000]
store_ln28                  (store            ) [ 0000]
store_ln30                  (store            ) [ 0000]
n_load                      (load             ) [ 0000]
m_load                      (load             ) [ 0000]
ic_load                     (load             ) [ 0000]
oc_load                     (load             ) [ 0000]
add_ln26                    (add              ) [ 0000]
select_ln26                 (select           ) [ 0000]
icmp_ln31                   (icmp             ) [ 0000]
select_ln26_2               (select           ) [ 0000]
add_ln28                    (add              ) [ 0000]
m_mid26                     (select           ) [ 0000]
exitcond_flatten_not        (xor              ) [ 0000]
not_exitcond_flatten_mid234 (or               ) [ 0000]
and_ln26                    (and              ) [ 0000]
icmp_ln31_mid211            (and              ) [ 0000]
select_ln28                 (select           ) [ 0000]
add_ln30                    (add              ) [ 0000]
empty_56                    (or               ) [ 0000]
empty_57                    (or               ) [ 0000]
n_mid2                      (select           ) [ 0001]
select_ln30                 (select           ) [ 0000]
trunc_ln34                  (trunc            ) [ 0000]
trunc_ln34_2                (trunc            ) [ 0000]
tmp_s                       (bitconcatenate   ) [ 0000]
zext_ln34                   (zext             ) [ 0000]
p_shl2                      (bitconcatenate   ) [ 0000]
sub_ln34                    (sub              ) [ 0000]
zext_ln34_5                 (zext             ) [ 0000]
add_ln34                    (add              ) [ 0001]
gmem4_addr_read             (read             ) [ 0001]
add_ln31                    (add              ) [ 0000]
store_ln26                  (store            ) [ 0000]
store_ln28                  (store            ) [ 0000]
store_ln30                  (store            ) [ 0000]
store_ln31                  (store            ) [ 0000]
specloopname_ln0            (specloopname     ) [ 0000]
speclooptripcount_ln0       (speclooptripcount) [ 0000]
zext_ln34_6                 (zext             ) [ 0000]
p_shl                       (bitconcatenate   ) [ 0000]
sub_ln34_2                  (sub              ) [ 0000]
specpipeline_ln32           (specpipeline     ) [ 0000]
zext_ln34_7                 (zext             ) [ 0000]
add_ln34_1                  (add              ) [ 0000]
zext_ln34_8                 (zext             ) [ 0000]
local_weights_addr          (getelementptr    ) [ 0000]
store_ln34                  (store            ) [ 0000]
br_ln31                     (br               ) [ 0000]
ret_ln0                     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="n_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="m_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ic_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten12_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="oc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten35_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten35/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln26_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln26_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="local_weights_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln34_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="1"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="gmem4_addr_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="1"/>
<pin id="128" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln26_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="14" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln26_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln28_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln30_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln31_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten35_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten35_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln26_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln26_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten12_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gmem4_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln28_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln26_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln30_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln26_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln30_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln30_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln28_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln28_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln26_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln28_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln30_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="n_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="m_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ic_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="oc_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln26_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln26_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln31_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln26_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln28_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="m_mid26_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="0" index="2" bw="2" slack="0"/>
<pin id="317" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid26/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond_flatten_not_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_not/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="not_exitcond_flatten_mid234_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_mid234/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln26_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln31_mid211_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln31_mid211/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln28_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln30_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_56_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_56/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="empty_57_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="1"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_57/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="n_mid2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="0" index="2" bw="2" slack="0"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln30_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="0" index="2" bw="2" slack="0"/>
<pin id="376" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln34_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln34_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln34_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_shl2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sub_ln34_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln34_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln34_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln31_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln26_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="1"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln28_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="1"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln30_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="1"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln31_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="1"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln34_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="1"/>
<pin id="454" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_shl_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="0" index="1" bw="12" slack="1"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln34_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_2/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln34_7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln34_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln34_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="n_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="489" class="1005" name="m_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="496" class="1005" name="indvar_flatten_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="503" class="1005" name="ic_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar_flatten12_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="oc_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten35_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="0"/>
<pin id="526" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten35 "/>
</bind>
</comp>

<comp id="534" class="1005" name="gmem4_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="1"/>
<pin id="536" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln28_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="547" class="1005" name="xor_ln26_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln30_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="557" class="1005" name="and_ln26_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln26_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="empty_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="568" class="1005" name="n_mid2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="1"/>
<pin id="570" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln34_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="1"/>
<pin id="575" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="579" class="1005" name="gmem4_addr_read_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="106" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="130" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="184" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="196" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="184" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="187" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="196" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="178" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="246" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="232" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="275" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="269" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="281" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="278" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="287" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="272" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="294" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="307" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="287" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="313" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="269" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="335" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="348" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="313" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="300" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="341" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="380" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="380" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="384" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="396" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="372" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="410" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="364" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="300" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="341" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="372" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="426" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="460"><net_src comp="72" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="452" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="485"><net_src comp="78" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="492"><net_src comp="82" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="499"><net_src comp="86" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="506"><net_src comp="90" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="513"><net_src comp="94" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="520"><net_src comp="98" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="527"><net_src comp="102" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="537"><net_src comp="190" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="542"><net_src comp="196" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="550"><net_src comp="202" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="555"><net_src comp="208" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="560"><net_src comp="214" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="566"><net_src comp="220" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="571"><net_src comp="364" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="576"><net_src comp="420" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="582"><net_src comp="125" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem4 | {}
	Port: local_weights | {3 }
 - Input state : 
	Port: load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI : gmem4 | {2 }
	Port: load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI : sext_ln26 | {1 }
	Port: load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI : local_weights | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln0 : 1
		store_ln28 : 1
		store_ln0 : 1
		store_ln30 : 1
		store_ln31 : 1
		indvar_flatten35_load : 1
		icmp_ln26 : 2
		add_ln26_2 : 2
		br_ln26 : 3
		indvar_flatten_load : 1
		indvar_flatten12_load : 1
		gmem4_addr : 1
		icmp_ln28 : 2
		xor_ln26 : 3
		icmp_ln30 : 2
		and_ln26_1 : 3
		empty : 3
		add_ln30_2 : 2
		select_ln30_2 : 3
		add_ln28_1 : 2
		select_ln28_1 : 3
		store_ln26 : 3
		store_ln28 : 4
		store_ln30 : 4
	State 2
		add_ln26 : 1
		select_ln26 : 1
		icmp_ln31 : 1
		select_ln26_2 : 2
		add_ln28 : 2
		m_mid26 : 1
		select_ln28 : 3
		add_ln30 : 2
		trunc_ln34 : 3
		trunc_ln34_2 : 4
		tmp_s : 5
		zext_ln34 : 6
		p_shl2 : 5
		sub_ln34 : 7
		zext_ln34_5 : 1
		add_ln34 : 8
		add_ln31 : 1
		store_ln26 : 3
		store_ln28 : 4
		store_ln30 : 1
		store_ln31 : 2
	State 3
		sub_ln34_2 : 1
		add_ln34_1 : 2
		zext_ln34_8 : 3
		local_weights_addr : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          add_ln26_2_fu_178         |    0    |    14   |
|          |          add_ln30_2_fu_226         |    0    |    6    |
|          |          add_ln28_1_fu_240         |    0    |    10   |
|          |           add_ln26_fu_281          |    0    |    6    |
|    add   |           add_ln28_fu_307          |    0    |    6    |
|          |           add_ln30_fu_348          |    0    |    3    |
|          |           add_ln34_fu_420          |    0    |    12   |
|          |           add_ln31_fu_426          |    0    |    3    |
|          |          add_ln34_1_fu_471         |    0    |    14   |
|----------|------------------------------------|---------|---------|
|          |        select_ln30_2_fu_232        |    0    |    4    |
|          |        select_ln28_1_fu_246        |    0    |    10   |
|          |         select_ln26_fu_287         |    0    |    6    |
|  select  |        select_ln26_2_fu_300        |    0    |    6    |
|          |           m_mid26_fu_313           |    0    |    2    |
|          |         select_ln28_fu_341         |    0    |    6    |
|          |            n_mid2_fu_364           |    0    |    2    |
|          |         select_ln30_fu_372         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln26_fu_172          |    0    |    14   |
|   icmp   |          icmp_ln28_fu_196          |    0    |    10   |
|          |          icmp_ln30_fu_208          |    0    |    6    |
|          |          icmp_ln31_fu_294          |    0    |    3    |
|----------|------------------------------------|---------|---------|
|    sub   |           sub_ln34_fu_410          |    0    |    12   |
|          |          sub_ln34_2_fu_462         |    0    |    14   |
|----------|------------------------------------|---------|---------|
|          |            empty_fu_220            |    0    |    1    |
|    or    | not_exitcond_flatten_mid234_fu_325 |    0    |    1    |
|          |           empty_56_fu_354          |    0    |    1    |
|          |           empty_57_fu_359          |    0    |    1    |
|----------|------------------------------------|---------|---------|
|          |          and_ln26_1_fu_214         |    0    |    1    |
|    and   |           and_ln26_fu_330          |    0    |    1    |
|          |       icmp_ln31_mid211_fu_335      |    0    |    1    |
|----------|------------------------------------|---------|---------|
|    xor   |           xor_ln26_fu_202          |    0    |    1    |
|          |     exitcond_flatten_not_fu_320    |    0    |    1    |
|----------|------------------------------------|---------|---------|
|   read   |     sext_ln26_read_read_fu_106     |    0    |    0    |
|          |     gmem4_addr_read_read_fu_125    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |        sext_ln26_cast_fu_130       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |          trunc_ln34_fu_380         |    0    |    0    |
|          |         trunc_ln34_2_fu_384        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_s_fu_388            |    0    |    0    |
|bitconcatenate|            p_shl2_fu_400           |    0    |    0    |
|          |            p_shl_fu_455            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln34_fu_396          |    0    |    0    |
|          |         zext_ln34_5_fu_416         |    0    |    0    |
|   zext   |         zext_ln34_6_fu_452         |    0    |    0    |
|          |         zext_ln34_7_fu_468         |    0    |    0    |
|          |         zext_ln34_8_fu_477         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   180   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln34_reg_573    |   12   |
|   and_ln26_1_reg_557   |    1   |
|      empty_reg_563     |    1   |
| gmem4_addr_read_reg_579|   16   |
|   gmem4_addr_reg_534   |   16   |
|       ic_reg_503       |    6   |
|    icmp_ln28_reg_539   |    1   |
|    icmp_ln30_reg_552   |    1   |
|indvar_flatten12_reg_510|   10   |
|indvar_flatten35_reg_524|   14   |
| indvar_flatten_reg_496 |    4   |
|        m_reg_489       |    2   |
|     n_mid2_reg_568     |    2   |
|        n_reg_482       |    2   |
|       oc_reg_517       |    6   |
|    xor_ln26_reg_547    |    1   |
+------------------------+--------+
|          Total         |   95   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   180  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   180  |
+-----------+--------+--------+
