TRACE::2020-05-27.21:41:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:19::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:19::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:19::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-27.21:41:20::SCWPlatform::Opened new HwDB with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-27.21:41:20::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq"
		}]
}
TRACE::2020-05-27.21:41:20::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-27.21:41:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-27.21:41:20::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-27.21:41:20::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:20::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:20::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:20::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-05-27.21:41:20::SCWPlatform::Generating the sources  .
TRACE::2020-05-27.21:41:20::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-27.21:41:20::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:20::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:20::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:20::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:20::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-27.21:41:20::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::mss does not exists at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::Creating sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::Writing mss at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:20::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-27.21:41:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:41:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:41:20::SCWBDomain::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-27.21:41:24::SCWPlatform::Generating sources Done.
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-05-27.21:41:24::SCWMssOS::Could not open the swdb for /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-05-27.21:41:24::SCWMssOS::Could not open the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-05-27.21:41:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:41:24::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-27.21:41:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:24::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:41:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-27.21:41:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-27.21:41:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::mss does not exists at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Creating sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Writing mss at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:41:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:41:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:41:24::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-27.21:41:24::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:41:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:41:24::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:41:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:41:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:41:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:41:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-27.21:41:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:41:24::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:41:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:41:24::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:41:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:41:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:41:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:41:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:41:24::SCWMssOS::Could not open the swdb for /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-27.21:41:24::SCWMssOS::Could not open the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-27.21:41:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:41:24::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:41:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:24::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:41:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:41:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:41:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-27.21:41:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:41:24::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:41:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:41:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-27.21:41:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-27.21:41:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:41:24::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:41:24::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:41:24::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:41:24::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:41:24::SCWSystem::dir created 
TRACE::2020-05-27.21:41:24::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:41:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:41:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:41:24::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:41:24::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper_0
TRACE::2020-05-27.21:41:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:41:24::SCWPlatform::Clearing the existing platform
TRACE::2020-05-27.21:41:24::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-27.21:41:24::SCWBDomain::clearing the fsbl build
TRACE::2020-05-27.21:41:24::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:24::SCWSystem::Clearing the domains completed.
TRACE::2020-05-27.21:41:24::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform location is /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Removing the HwDB with name /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened new HwDB with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWReader::Active system found as  dual_arm_zynq
TRACE::2020-05-27.21:41:25::SCWReader::Handling sysconfig dual_arm_zynq
TRACE::2020-05-27.21:41:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-27.21:41:25::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-27.21:41:25::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-27.21:41:25::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-27.21:41:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:25::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:25::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:25::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-27.21:41:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-27.21:41:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:25::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWReader::No isolation master present  
TRACE::2020-05-27.21:41:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-27.21:41:25::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-27.21:41:25::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:25::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:25::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:25::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:25::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:25::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:25::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:41:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:26::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-27.21:41:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWReader::No isolation master present  
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::In reload Mss file.
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:41:26::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-27.21:41:26::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-27.21:41:26::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:41:26::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:41:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:26::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::In reload Mss file.
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:41:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:26::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:26::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-05-27.21:41:44::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:41:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:41:44::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:41:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:41:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:41:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:41:44::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-27.21:41:44::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:44::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:44::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:44::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:44::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:44::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:44::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:44::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:44::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:44::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:44::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:41:44::SCWBDomain::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-27.21:41:44::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:41:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:41:44::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl ; bash -c "make  " 
TRACE::2020-05-27.21:41:44::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-27.21:41:44::SCWBDomain::make[1]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:44::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:44::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:41:44::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:41:44::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-27.21:41:44::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-27.21:41:44::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[3]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[3]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:44::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:44::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-27.21:41:44::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-27.21:41:44::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-27.21:41:44::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-27.21:41:44::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/ttcps_v3_10/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:44::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-05-27.21:41:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:44::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:44::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/wdtps_v3_2/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-27.21:41:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-27.21:41:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:45::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-27.21:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:45::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-05-27.21:41:45::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:46::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:46::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Compiling ddrps

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:46::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-27.21:41:46::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-27.21:41:46::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:46::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Compiling cpu_cortexa9

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:46::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-27.21:41:46::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-27.21:41:46::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:46::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:46::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-05-27.21:41:46::SCWBDomain::Compiling standalone

TRACE::2020-05-27.21:41:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:47::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-05-27.21:41:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:47::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:47::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-05-27.21:41:47::SCWBDomain::Compiling dmaps

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:48::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-05-27.21:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:48::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:48::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:41:48::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:41:48::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:48::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:48::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-27.21:41:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-27.21:41:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:48::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Compiling sdps

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:48::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:48::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:48::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-05-27.21:41:48::SCWBDomain::Compiling ttcps

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:49::SCWBDomain::libsrc/ttcps_v3_10/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:41:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:49::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Compiling scugic

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:49::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:41:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:49::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Compiling qspips

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:49::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:41:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:49::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-05-27.21:41:49::SCWBDomain::Compiling xadcps

TRACE::2020-05-27.21:41:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:50::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-05-27.21:41:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:41:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:50::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:50::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-05-27.21:41:50::SCWBDomain::Compiling wdtps

TRACE::2020-05-27.21:41:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:50::SCWBDomain::libsrc/wdtps_v3_2/src'

TRACE::2020-05-27.21:41:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:41:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:50::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:50::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-05-27.21:41:50::SCWBDomain::Compiling gpiops

TRACE::2020-05-27.21:41:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:51::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-05-27.21:41:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:41:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:51::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:51::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-05-27.21:41:51::SCWBDomain::Compiling iicps

TRACE::2020-05-27.21:41:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:51::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-05-27.21:41:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:41:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:51::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:51::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-05-27.21:41:51::SCWBDomain::Compiling devcfg

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:52::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:41:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:52::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Compiling scuwdt

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:52::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:41:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:52::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Compiling uartps

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:52::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:41:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:52::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:52::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-05-27.21:41:52::SCWBDomain::Compiling usbps

TRACE::2020-05-27.21:41:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:53::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-05-27.21:41:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:41:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:53::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:53::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-27.21:41:53::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-05-27.21:41:53::SCWBDomain::Compiling scutimer

TRACE::2020-05-27.21:41:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:53::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-05-27.21:41:53::SCWBDomain::Finished building libraries

TRACE::2020-05-27.21:41:53::SCWBDomain::make[1]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-27.21:41:53::SCWBDomain::9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-27.21:41:53::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-27.21:41:53::SCWBDomain::9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-27.21:41:53::SCWBDomain::9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-27.21:41:53::SCWBDomain::0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-27.21:41:53::SCWBDomain::9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-27.21:41:53::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-27.21:41:53::SCWBDomain::0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-27.21:41:53::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-27.21:41:53::SCWBDomain::0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-27.21:41:53::SCWBDomain::include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-27.21:41:53::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-27.21:41:53::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  nand.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor
TRACE::2020-05-27.21:41:53::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-05-27.21:41:53::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2020-05-27.21:41:53::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-sect
TRACE::2020-05-27.21:41:53::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-27.21:41:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:41:53::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:41:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:41:53::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:41:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:41:53::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:41:53::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:41:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:41:53::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:53::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:53::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:53::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:41:53::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:41:53::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:41:53::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:41:53::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:41:53::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:41:53::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:41:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:41:53::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:41:53::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:41:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:41:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:41:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-27.21:41:53::SCWMssOS::doing bsp build ... 
TRACE::2020-05-27.21:41:53::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:53::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:41:53::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:41:53::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-27.21:41:53::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-27.21:41:53::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:53::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-27.21:41:53::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-27.21:41:53::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-27.21:41:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-27.21:41:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:53::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:41:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:41:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:41:53::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:41:53::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-27.21:41:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-27.21:41:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Compiling ddrps

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-27.21:41:53::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-27.21:41:53::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-05-27.21:41:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-27.21:41:53::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-27.21:41:53::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:53::SCWMssOS::Compiling standalone

TRACE::2020-05-27.21:41:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:41:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:55::SCWMssOS::Compiling dmaps

TRACE::2020-05-27.21:41:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:41:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:41:55::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:41:55::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:55::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-27.21:41:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:41:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-27.21:41:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-27.21:41:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:55::SCWMssOS::Compiling sdps

TRACE::2020-05-27.21:41:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:56::SCWMssOS::Compiling ttcps

TRACE::2020-05-27.21:41:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:56::SCWMssOS::Compiling scugic

TRACE::2020-05-27.21:41:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:56::SCWMssOS::Compiling qspips

TRACE::2020-05-27.21:41:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:57::SCWMssOS::Compiling xadcps

TRACE::2020-05-27.21:41:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:41:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:41:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:57::SCWMssOS::Compiling wdtps

TRACE::2020-05-27.21:41:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:41:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:58::SCWMssOS::Compiling gpiops

TRACE::2020-05-27.21:41:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:41:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:58::SCWMssOS::Compiling iicps

TRACE::2020-05-27.21:41:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:59::SCWMssOS::Compiling devcfg

TRACE::2020-05-27.21:41:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:59::SCWMssOS::Compiling scuwdt

TRACE::2020-05-27.21:41:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:41:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:41:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:41:59::SCWMssOS::Compiling uartps

TRACE::2020-05-27.21:42:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:42:00::SCWMssOS::Compiling usbps

TRACE::2020-05-27.21:42:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:42:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:42:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:42:00::SCWMssOS::Compiling scutimer

TRACE::2020-05-27.21:42:00::SCWMssOS::Finished building libraries

TRACE::2020-05-27.21:42:00::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:42:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:42:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:42:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:42:00::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:42:00::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:42:00::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:42:00::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:42:00::SCWSystem::dir created 
TRACE::2020-05-27.21:42:00::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:42:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:42:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:42:00::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:42:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:42:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:42:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:42:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:42:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:42:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:42:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:42:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:42:00::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:42:00::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:42:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:42:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:42:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:42:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:42:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:42:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-27.21:48:14::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-27.21:48:14::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::mss does not exists at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Creating sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Writing mss at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:48:14::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:48:14::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:48:14::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-27.21:48:14::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:48:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:48:14::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:48:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:48:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:48:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:48:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-27.21:48:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:48:14::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:48:14::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-27.21:48:14::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:48:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:48:14::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:48:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:48:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:48:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:48:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:48:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:48:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:48:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-27.21:48:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:48:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:48:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:48:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:48:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:48:14::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-27.21:48:14::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:48:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:48:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-27.21:48:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:48:14::SCWMssOS::Could not open the swdb for /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
KEYINFO::2020-05-27.21:48:14::SCWMssOS::Could not open the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss is not found

TRACE::2020-05-27.21:48:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:48:14::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-27.21:48:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:48:14::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:48:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:48:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:48:14::SCWDomain::Skipping the build for domain :  ps7_cortex9_1
TRACE::2020-05-27.21:48:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:48:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:48:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:48:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:48:14::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-27.21:48:14::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:48:14::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:48:14::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:48:14::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:48:14::SCWSystem::dir created 
TRACE::2020-05-27.21:48:14::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:48:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:48:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:48:14::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:48:14::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:15::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:15::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:15::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::In reload Mss file.
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:15::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:15::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:48:15::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-27.21:48:15::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-27.21:48:15::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:48:15::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-27.21:48:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:48:15::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:15::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:15::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:15::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:15::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:15::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:15::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
LOG::2020-05-27.21:48:27::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:48:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:48:27::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:48:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:48:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:48:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:48:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-27.21:48:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:48:27::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:48:27::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-27.21:48:27::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:48:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:48:27::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:48:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:48:27::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:48:27::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:48:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:48:27::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:27::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:27::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:27::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:27::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:27::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:48:27::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:48:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:48:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-27.21:48:27::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:48:27::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:48:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:48:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:48:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:48:27::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-27.21:48:27::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:48:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:48:27::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-27.21:48:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:48:27::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:27::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:27::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:27::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:27::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:27::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:27::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-27.21:48:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:48:27::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:48:27::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:48:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:48:27::SCWDomain::Building the domain :  ps7_cortex9_1
TRACE::2020-05-27.21:48:27::SCWMssOS::doing bsp build ... 
TRACE::2020-05-27.21:48:27::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp ; bash -c "make  " 
TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:48:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:48:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:48:27::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:48:27::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-27.21:48:27::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-27.21:48:27::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:48:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:48:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-27.21:48:27::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-27.21:48:27::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-27.21:48:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-27.21:48:27::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:48:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:48:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-27.21:48:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-27.21:48:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:48:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:48:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-27.21:48:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-27.21:48:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:48:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:48:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Compiling ddrps

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-27.21:48:27::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-27.21:48:27::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-05-27.21:48:27::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_1/src

TRACE::2020-05-27.21:48:27::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-27.21:48:27::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-27.21:48:27::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:27::SCWMssOS::Compiling standalone

TRACE::2020-05-27.21:48:29::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-05-27.21:48:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:48:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:48:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:29::SCWMssOS::Compiling dmaps

TRACE::2020-05-27.21:48:29::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-27.21:48:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-27.21:48:29::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-27.21:48:29::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:29::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-27.21:48:29::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-05-27.21:48:29::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-27.21:48:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-27.21:48:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:29::SCWMssOS::Compiling sdps

TRACE::2020-05-27.21:48:30::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-05-27.21:48:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:30::SCWMssOS::Compiling ttcps

TRACE::2020-05-27.21:48:30::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-05-27.21:48:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:30::SCWMssOS::Compiling scugic

TRACE::2020-05-27.21:48:31::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-05-27.21:48:31::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:31::SCWMssOS::Compiling qspips

TRACE::2020-05-27.21:48:31::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-05-27.21:48:31::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:31::SCWMssOS::Compiling xadcps

TRACE::2020-05-27.21:48:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/wdtps_v3_2/src

TRACE::2020-05-27.21:48:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:48:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:48:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:32::SCWMssOS::Compiling wdtps

TRACE::2020-05-27.21:48:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-05-27.21:48:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:32::SCWMssOS::Compiling gpiops

TRACE::2020-05-27.21:48:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/iicps_v3_10/src

TRACE::2020-05-27.21:48:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:32::SCWMssOS::Compiling iicps

TRACE::2020-05-27.21:48:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-05-27.21:48:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:33::SCWMssOS::Compiling devcfg

TRACE::2020-05-27.21:48:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-05-27.21:48:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:33::SCWMssOS::Compiling scuwdt

TRACE::2020-05-27.21:48:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-05-27.21:48:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-27.21:48:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-27.21:48:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:33::SCWMssOS::Compiling uartps

TRACE::2020-05-27.21:48:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-05-27.21:48:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-27.21:48:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-27.21:48:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:34::SCWMssOS::Compiling usbps

TRACE::2020-05-27.21:48:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-05-27.21:48:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-27.21:48:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-27.21:48:34::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-27.21:48:34::SCWMssOS::Compiling scutimer

TRACE::2020-05-27.21:48:34::SCWMssOS::Finished building libraries

TRACE::2020-05-27.21:48:34::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:48:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:48:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:48:34::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-27.21:48:34::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:48:34::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:48:34::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:48:34::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:48:34::SCWSystem::dir created 
TRACE::2020-05-27.21:48:34::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:48:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:48:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:48:34::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:34::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:34::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:34::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:34::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:34::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:34::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:34::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:34::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:34::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:48:34::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:34::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:34::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:34::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:48:34::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:48:34::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:48:34::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:48:34::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:48:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:48:34::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:17::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortex9_1",
					"domainDesc":	"",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:31::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:31::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:31::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:31::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:31::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:31::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:31::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:31::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:31::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:31::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:31::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:31::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortex9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-27.21:49:36::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:49:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:49:36::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:49:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:49:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:49:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:49:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-27.21:49:36::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:49:36::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:49:36::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-27.21:49:36::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:49:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:49:36::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:49:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:49:36::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:49:36::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:49:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:49:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:49:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:49:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-27.21:49:36::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:49:36::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:49:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:49:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:49:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:49:36::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-27.21:49:36::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:49:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:49:36::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-27.21:49:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:49:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:49:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:49:36::SCWDomain::Skipping the build for domain :  ps7_cortex9_1
TRACE::2020-05-27.21:49:36::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:49:36::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:49:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:49:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:49:36::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-27.21:49:36::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:49:36::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:49:36::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:49:36::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:49:36::SCWSystem::dir created 
TRACE::2020-05-27.21:49:36::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:49:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:49:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:49:36::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortex9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:49:36::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:49:36::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:49:36::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:49:36::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:49:36::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:49:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:49:36::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:00::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-27.21:50:14::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-27.21:50:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-27.21:50:14::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-27.21:50:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-27.21:50:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-27.21:50:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-27.21:50:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-27.21:50:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-27.21:50:14::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:50:14::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-27.21:50:14::SCWSystem::Not a boot domain 
LOG::2020-05-27.21:50:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-27.21:50:14::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:50:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:50:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-27.21:50:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-27.21:50:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-27.21:50:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:50:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:50:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-27.21:50:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:50:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:50:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:50:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:50:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-27.21:50:14::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-27.21:50:14::SCWDomain::Generating domain artifcats
TRACE::2020-05-27.21:50:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-27.21:50:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-27.21:50:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-27.21:50:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-27.21:50:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-27.21:50:14::SCWDomain::Skipping the build for domain :  ps7_cortex9_1
TRACE::2020-05-27.21:50:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-27.21:50:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-27.21:50:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-27.21:50:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-27.21:50:14::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-27.21:50:14::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-27.21:50:14::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-27.21:50:14::SCWPlatform::Started preparing the platform 
TRACE::2020-05-27.21:50:14::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-27.21:50:14::SCWSystem::dir created 
TRACE::2020-05-27.21:50:14::SCWSystem::Writing the bif 
TRACE::2020-05-27.21:50:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-27.21:50:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-27.21:50:14::SCWPlatform::Completed generating the platform
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-27.21:50:14::SCWPlatform::updated the xpfm file.
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:50:14::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:50:14::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:50:14::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:50:14::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:50:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:50:14::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:53:56::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:53:56::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:53:56::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:53:56::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:53:56::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:53:56::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:53:56::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:53:56::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:53:56::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:53:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:53:56::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::In reload Mss file.
TRACE::2020-05-27.21:54:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:54:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:54:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:54:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:54:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:54:01::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-27.21:54:01::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-27.21:54:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:54:01::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:54:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:54:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:54:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:54:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:54:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:54:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:54:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:01::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-27.21:54:04::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:04::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:04::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:04::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:54:04::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:04::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:54:04::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:54:04::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:54:04::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:54:04::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::In reload Mss file.
TRACE::2020-05-27.21:54:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:54:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:54:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:54:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:54:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-27.21:54:09::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-27.21:54:09::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-27.21:54:09::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-27.21:54:09::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_0
TRACE::2020-05-27.21:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-27.21:54:09::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-27.21:54:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-27.21:54:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-27.21:54:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper_1
TRACE::2020-05-27.21:54:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper_1
TRACE::2020-05-27.21:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-27.21:54:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-27.21:54:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-27.21:54:09::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:14::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:14::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:14::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:16::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:16::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:16::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened new HwDB with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWReader::Active system found as  dual_arm_zynq
TRACE::2020-05-29.11:51:17::SCWReader::Handling sysconfig dual_arm_zynq
TRACE::2020-05-29.11:51:17::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-29.11:51:17::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-29.11:51:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWReader::No isolation master present  
TRACE::2020-05-29.11:51:17::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-29.11:51:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWReader::No isolation master present  
TRACE::2020-05-29.11:51:17::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.11:51:17::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.11:51:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWReader::No isolation master present  
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-29.11:51:17::SCWMssOS::Writing the mss file completed /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-29.11:51:17::SCWMssOS::Writing the mss file completed /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:17::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:17::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:17::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:17::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:17::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:17::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:17::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-29.11:51:18::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-29.11:51:18::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-29.11:51:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-29.11:51:18::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:18::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:18::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:18::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:18::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:18::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:18::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:18::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:18::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:18::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:18::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:18::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
LOG::2020-05-29.11:51:24::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-29.11:51:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-29.11:51:24::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-29.11:51:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-29.11:51:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-29.11:51:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-29.11:51:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-29.11:51:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-29.11:51:24::SCWSystem::Not a boot domain 
LOG::2020-05-29.11:51:24::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-29.11:51:24::SCWSystem::Not a boot domain 
LOG::2020-05-29.11:51:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-29.11:51:24::SCWDomain::Generating domain artifcats
TRACE::2020-05-29.11:51:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-29.11:51:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-29.11:51:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-29.11:51:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-29.11:51:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-29.11:51:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-29.11:51:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-29.11:51:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-29.11:51:24::SCWMssOS::Copying to export directory.
TRACE::2020-05-29.11:51:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-29.11:51:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-29.11:51:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-29.11:51:24::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-29.11:51:24::SCWDomain::Generating domain artifcats
TRACE::2020-05-29.11:51:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-29.11:51:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-29.11:51:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.11:51:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.11:51:24::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-29.11:51:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-29.11:51:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-29.11:51:24::SCWDomain::Skipping the build for domain :  ps7_cortex9_1
TRACE::2020-05-29.11:51:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-29.11:51:24::SCWMssOS::Copying to export directory.
TRACE::2020-05-29.11:51:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-29.11:51:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-29.11:51:24::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-29.11:51:24::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-29.11:51:24::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-29.11:51:24::SCWPlatform::Started preparing the platform 
TRACE::2020-05-29.11:51:24::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-29.11:51:24::SCWSystem::dir created 
TRACE::2020-05-29.11:51:24::SCWSystem::Writing the bif 
TRACE::2020-05-29.11:51:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-29.11:51:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-29.11:51:24::SCWPlatform::Completed generating the platform
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-29.11:51:24::SCWPlatform::updated the xpfm file.
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.11:51:24::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.11:51:24::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.11:51:24::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.11:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.11:51:24::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.11:51:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.11:51:24::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:08::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:08::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:08::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:08::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:08::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:08::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:08::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:08::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:08::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.13:46:08::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:16::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:16::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-29.13:46:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-29.13:46:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-29.13:46:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-29.13:46:16::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-29.13:46:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.13:46:16::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:16::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:16::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.13:46:16::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:16::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:16::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.13:46:16::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:16::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:16::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:16::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:16::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.13:46:16::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:16::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.13:46:20::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:20::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:20::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:20::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:20::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:20::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:20::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:20::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:20::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:20::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||

TRACE::2020-05-29.13:46:20::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.13:46:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||

KEYINFO::2020-05-29.13:46:26::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-29.13:46:26::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-29.13:46:26::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-29.13:46:26::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-29.13:46:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.13:46:26::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:26::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:26::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:26::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:26::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:26::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||

TRACE::2020-05-29.13:46:26::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:26::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.13:46:28::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:28::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:28::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:28::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:28::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:28::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:28::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:28::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:28::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||

TRACE::2020-05-29.13:46:28::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.13:46:32::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:32::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:32::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:32::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:32::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||

KEYINFO::2020-05-29.13:46:32::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-29.13:46:32::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-29.13:46:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-29.13:46:32::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system
TRACE::2020-05-29.13:46:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.13:46:32::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:46:32::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:46:32::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:46:32::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.13:46:32::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.13:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.13:46:32::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system||

TRACE::2020-05-29.13:46:32::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:46:32::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.13:59:58::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:59:58::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:59:58::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:59:59::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.13:59:59::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.13:59:59::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.13:59:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened new HwDB with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWReader::Active system found as  dual_arm_zynq
TRACE::2020-05-29.14:00:00::SCWReader::Handling sysconfig dual_arm_zynq
TRACE::2020-05-29.14:00:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-29.14:00:00::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-29.14:00:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:00::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-29.14:00:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.14:00:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWReader::No isolation master present  
TRACE::2020-05-29.14:00:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-29.14:00:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:00::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.14:00:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWReader::No isolation master present  
TRACE::2020-05-29.14:00:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-29.14:00:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:00::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:00::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:00::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:00::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:00::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:00::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.14:00:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-29.14:00:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWReader::No isolation master present  
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-29.14:00:01::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-29.14:00:01::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-29.14:00:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-29.14:00:01::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.14:00:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.14:00:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::In reload Mss file.
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.14:00:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:00:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:01::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:01::SCWMssOS::Removing the swdes entry for  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:00:23::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl ; bash -c "make  clean" 
TRACE::2020-05-29.14:00:23::SCWBDomain::rm -rf  pcap.o  ps7_init.o  nand.o  main.o  qspi.o  rsa.o  nor.o  fsbl_hooks.o  md5.o  image_mover.o  sd.o  fsbl_handoff.o  zyn
TRACE::2020-05-29.14:00:23::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-29.14:00:23::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-29.14:00:23::SCWMssOS::cleaning the bsp 
TRACE::2020-05-29.14:00:23::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-29.14:00:23::SCWMssOS::cleaning the bsp 
TRACE::2020-05-29.14:00:23::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp ; bash -c "make  clean " 
TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:23::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:24::SCWMssOS::rm -f ps7_cortexa9_1/lib/libxil.a

TRACE::2020-05-29.14:00:33::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl ; bash -c "make  clean" 
TRACE::2020-05-29.14:00:33::SCWBDomain::rm -rf  pcap.o  ps7_init.o  nand.o  main.o  qspi.o  rsa.o  nor.o  fsbl_hooks.o  md5.o  image_mover.o  sd.o  fsbl_handoff.o  zyn
TRACE::2020-05-29.14:00:33::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-29.14:00:33::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-29.14:00:33::SCWMssOS::cleaning the bsp 
TRACE::2020-05-29.14:00:33::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-05-29.14:00:33::SCWMssOS::cleaning the bsp 
TRACE::2020-05-29.14:00:33::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp ; bash -c "make  clean " 
TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-05-29.14:00:33::SCWMssOS::rm -f ps7_cortexa9_1/lib/libxil.a

LOG::2020-05-29.14:00:45::SCWPlatform::Started generating the artifacts platform dual_arm_zynq
TRACE::2020-05-29.14:00:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-29.14:00:45::SCWPlatform::Started generating the artifacts for system configuration dual_arm_zynq
LOG::2020-05-29.14:00:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-29.14:00:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-29.14:00:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-29.14:00:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-29.14:00:45::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:45::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:45::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:45::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:45::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:45::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:45::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:45::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:45::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:45::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:00:45::SCWBDomain::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-29.14:00:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-29.14:00:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-29.14:00:45::SCWBDomain::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl ; bash -c "make  " 
TRACE::2020-05-29.14:00:45::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-29.14:00:45::SCWBDomain::make[1]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:00:45::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:00:45::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-29.14:00:45::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-29.14:00:45::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[3]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[3]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-29.14:00:45::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-29.14:00:45::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-29.14:00:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-29.14:00:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/ttcps_v3_10/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/wdtps_v3_2/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-29.14:00:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-29.14:00:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:45::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-29.14:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:45::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:45::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-05-29.14:00:45::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:47::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:00:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:47::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Compiling ddrps

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:47::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:00:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-29.14:00:47::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-29.14:00:47::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:47::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Compiling cpu_cortexa9

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:47::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:00:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-29.14:00:47::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-29.14:00:47::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:47::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:47::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-05-29.14:00:47::SCWBDomain::Compiling standalone

TRACE::2020-05-29.14:00:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:48::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-05-29.14:00:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:00:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:48::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:48::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2020-05-29.14:00:48::SCWBDomain::Compiling dmaps

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:49::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-05-29.14:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:49::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:49::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:00:49::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:00:49::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:49::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:49::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-29.14:00:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-29.14:00:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:49::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Compiling sdps

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:49::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:49::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Compiling ttcps

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:49::SCWBDomain::libsrc/ttcps_v3_10/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:49::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:49::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-05-29.14:00:49::SCWBDomain::Compiling scugic

TRACE::2020-05-29.14:00:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:50::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-05-29.14:00:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:00:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:50::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:50::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2020-05-29.14:00:50::SCWBDomain::Compiling qspips

TRACE::2020-05-29.14:00:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:50::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-05-29.14:00:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:00:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:50::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:50::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2020-05-29.14:00:50::SCWBDomain::Compiling xadcps

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:51::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:00:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:51::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Compiling wdtps

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:51::SCWBDomain::libsrc/wdtps_v3_2/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:00:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:51::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Compiling gpiops

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:51::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:00:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:51::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:51::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-05-29.14:00:51::SCWBDomain::Compiling iicps

TRACE::2020-05-29.14:00:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:52::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-05-29.14:00:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:00:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:52::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:52::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2020-05-29.14:00:52::SCWBDomain::Compiling devcfg

TRACE::2020-05-29.14:00:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:52::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-05-29.14:00:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:00:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:52::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:52::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2020-05-29.14:00:52::SCWBDomain::Compiling scuwdt

TRACE::2020-05-29.14:00:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:53::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-05-29.14:00:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:00:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:53::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:53::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-05-29.14:00:53::SCWBDomain::Compiling uartps

TRACE::2020-05-29.14:00:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:53::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-05-29.14:00:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:00:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:53::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:53::SCWBDomain::/libsrc/usbps_v2_4/src'

TRACE::2020-05-29.14:00:53::SCWBDomain::Compiling usbps

TRACE::2020-05-29.14:00:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:54::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-05-29.14:00:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:00:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:54::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWBDomain::make[2]: Entering directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-05-29.14:00:54::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2020-05-29.14:00:54::SCWBDomain::Compiling scutimer

TRACE::2020-05-29.14:00:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:54::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-05-29.14:00:54::SCWBDomain::Finished building libraries

TRACE::2020-05-29.14:00:54::SCWBDomain::make[1]: Leaving directory '/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-29.14:00:54::SCWBDomain::9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-29.14:00:54::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-29.14:00:54::SCWBDomain::9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-29.14:00:54::SCWBDomain::9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-29.14:00:54::SCWBDomain::9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-29.14:00:54::SCWBDomain::0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-29.14:00:54::SCWBDomain::0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-29.14:00:54::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-29.14:00:54::SCWBDomain::0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-29.14:00:54::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-29.14:00:54::SCWBDomain::include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-29.14:00:54::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-29.14:00:54::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  nand.o  main.o  qspi.o  rsa.o  nor.o  fsbl_hooks.o  md5.o  image_mover
TRACE::2020-05-29.14:00:54::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-05-29.14:00:54::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2020-05-29.14:00:54::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-sect
TRACE::2020-05-29.14:00:54::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-29.14:00:54::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-29.14:00:54::SCWSystem::Not a boot domain 
LOG::2020-05-29.14:00:54::SCWSystem::Checking the domain ps7_cortex9_1
LOG::2020-05-29.14:00:54::SCWSystem::Not a boot domain 
LOG::2020-05-29.14:00:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-29.14:00:54::SCWDomain::Generating domain artifcats
TRACE::2020-05-29.14:00:54::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-29.14:00:54::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/qemu/
TRACE::2020-05-29.14:00:54::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/standalone_domain/qemu/
TRACE::2020-05-29.14:00:54::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-29.14:00:54::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:54::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:54::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:54::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:00:54::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:00:54::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:00:54::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:00:54::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:00:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:00:54::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:00:54::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:54::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-29.14:00:54::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:00:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-29.14:00:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-29.14:00:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-29.14:00:54::SCWMssOS::doing bsp build ... 
TRACE::2020-05-29.14:00:54::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:00:54::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:00:54::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-29.14:00:54::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-29.14:00:54::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-29.14:00:54::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-29.14:00:54::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-29.14:00:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-29.14:00:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:00:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:00:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:00:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:00:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-29.14:00:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-29.14:00:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Compiling ddrps

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-29.14:00:54::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-29.14:00:54::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-05-29.14:00:54::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-29.14:00:54::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-29.14:00:54::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:54::SCWMssOS::Compiling standalone

TRACE::2020-05-29.14:00:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:00:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:56::SCWMssOS::Compiling dmaps

TRACE::2020-05-29.14:00:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:00:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:00:56::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:00:56::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:56::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-29.14:00:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:00:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-29.14:00:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-29.14:00:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:56::SCWMssOS::Compiling sdps

TRACE::2020-05-29.14:00:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:57::SCWMssOS::Compiling ttcps

TRACE::2020-05-29.14:00:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:57::SCWMssOS::Compiling scugic

TRACE::2020-05-29.14:00:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:57::SCWMssOS::Compiling qspips

TRACE::2020-05-29.14:00:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:00:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:58::SCWMssOS::Compiling xadcps

TRACE::2020-05-29.14:00:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:00:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:00:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:00:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:58::SCWMssOS::Compiling wdtps

TRACE::2020-05-29.14:00:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:00:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:59::SCWMssOS::Compiling gpiops

TRACE::2020-05-29.14:00:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:00:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:00:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:00:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:00:59::SCWMssOS::Compiling iicps

TRACE::2020-05-29.14:01:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:00::SCWMssOS::Compiling devcfg

TRACE::2020-05-29.14:01:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:00::SCWMssOS::Compiling scuwdt

TRACE::2020-05-29.14:01:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:00::SCWMssOS::Compiling uartps

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:01:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:01:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Compiling usbps

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Compiling scutimer

TRACE::2020-05-29.14:01:01::SCWMssOS::Finished building libraries

TRACE::2020-05-29.14:01:01::SCWMssOS::Copying to export directory.
TRACE::2020-05-29.14:01:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-29.14:01:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-29.14:01:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-29.14:01:01::SCWSystem::Started Processing the domain ps7_cortex9_1
TRACE::2020-05-29.14:01:01::SCWDomain::Generating domain artifcats
TRACE::2020-05-29.14:01:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-29.14:01:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/export/dual_arm_zynq/sw/dual_arm_zynq/ps7_cortex9_1/qemu/
TRACE::2020-05-29.14:01:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-29.14:01:01::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:01::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:01::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:01::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:01::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:01::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:01::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:01::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:01::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:01::SCWMssOS::No sw design opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::mss exists loading the mss file  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::Opened the sw design from mss  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::Adding the swdes entry /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss with des name system_1
TRACE::2020-05-29.14:01:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-29.14:01:01::SCWMssOS::Opened the sw design.  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::Completed writing the mss file at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp
TRACE::2020-05-29.14:01:01::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-29.14:01:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-29.14:01:01::SCWDomain::Building the domain as part of full build :  ps7_cortex9_1
TRACE::2020-05-29.14:01:01::SCWMssOS::doing bsp build ... 
TRACE::2020-05-29.14:01:01::SCWMssOS::System Command Ran  cd  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp ; bash -c "make  " 
TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:01:01::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:01:01::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-05-29.14:01:01::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-05-29.14:01:01::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-05-29.14:01:01::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-05-29.14:01:01::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-29.14:01:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-29.14:01:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:01::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:01:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-29.14:01:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-29.14:01:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:02::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-29.14:01:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-29.14:01:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:01:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:01:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Compiling ddrps

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-05-29.14:01:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-05-29.14:01:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-05-29.14:01:02::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_1/src

TRACE::2020-05-29.14:01:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-05-29.14:01:02::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-05-29.14:01:02::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:02::SCWMssOS::Compiling standalone

TRACE::2020-05-29.14:01:03::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-05-29.14:01:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:01:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:01:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:03::SCWMssOS::Compiling dmaps

TRACE::2020-05-29.14:01:04::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-29.14:01:04::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-05-29.14:01:04::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-29.14:01:04::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:04::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-29.14:01:04::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-05-29.14:01:04::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-29.14:01:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-29.14:01:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:04::SCWMssOS::Compiling sdps

TRACE::2020-05-29.14:01:04::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-05-29.14:01:04::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:04::SCWMssOS::Compiling ttcps

TRACE::2020-05-29.14:01:05::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-05-29.14:01:05::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:05::SCWMssOS::Compiling scugic

TRACE::2020-05-29.14:01:05::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-05-29.14:01:05::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:05::SCWMssOS::Compiling qspips

TRACE::2020-05-29.14:01:06::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-05-29.14:01:06::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:06::SCWMssOS::Compiling xadcps

TRACE::2020-05-29.14:01:06::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/wdtps_v3_2/src

TRACE::2020-05-29.14:01:06::SCWMssOS::make -C ps7_cortexa9_1/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:01:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:01:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:06::SCWMssOS::Compiling wdtps

TRACE::2020-05-29.14:01:06::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-05-29.14:01:06::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:06::SCWMssOS::Compiling gpiops

TRACE::2020-05-29.14:01:07::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/iicps_v3_10/src

TRACE::2020-05-29.14:01:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:07::SCWMssOS::Compiling iicps

TRACE::2020-05-29.14:01:07::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-05-29.14:01:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:07::SCWMssOS::Compiling devcfg

TRACE::2020-05-29.14:01:08::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-05-29.14:01:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:08::SCWMssOS::Compiling scuwdt

TRACE::2020-05-29.14:01:08::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-05-29.14:01:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-29.14:01:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-29.14:01:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:08::SCWMssOS::Compiling uartps

TRACE::2020-05-29.14:01:08::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-05-29.14:01:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-29.14:01:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-29.14:01:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:08::SCWMssOS::Compiling usbps

TRACE::2020-05-29.14:01:09::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-05-29.14:01:09::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-29.14:01:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-29.14:01:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-29.14:01:09::SCWMssOS::Compiling scutimer

TRACE::2020-05-29.14:01:09::SCWMssOS::Finished building libraries

TRACE::2020-05-29.14:01:09::SCWMssOS::Copying to export directory.
TRACE::2020-05-29.14:01:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-29.14:01:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-29.14:01:09::SCWSystem::Completed Processing the domain ps7_cortex9_1
LOG::2020-05-29.14:01:09::SCWSystem::Completed Processing the sysconfig dual_arm_zynq
LOG::2020-05-29.14:01:09::SCWPlatform::Completed generating the artifacts for system configuration dual_arm_zynq
TRACE::2020-05-29.14:01:09::SCWPlatform::Started preparing the platform 
TRACE::2020-05-29.14:01:09::SCWSystem::Writing the bif file for system config dual_arm_zynq
TRACE::2020-05-29.14:01:09::SCWSystem::dir created 
TRACE::2020-05-29.14:01:09::SCWSystem::Writing the bif 
TRACE::2020-05-29.14:01:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-29.14:01:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-29.14:01:09::SCWPlatform::Completed generating the platform
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWWriter::formatted JSON is {
	"platformName":	"dual_arm_zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"dual_arm_zynq",
	"platHandOff":	"/home/parallels/dual_arm_zynq/zb_simple_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zb_simple_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"dual_arm_zynq",
	"systems":	[{
			"systemName":	"dual_arm_zynq",
			"systemDesc":	"dual_arm_zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"dual_arm_zynq",
			"sysActiveDom":	"ps7_cortex9_1",
			"sysDefaultDom":	"ps7_cortex9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"66efeb321dae0ab3c57c9187ba3c2ed6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5504ab7cafeb8d4261a3b62013e4d363",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"ps7_cortex9_1",
					"domainDispName":	"standalone on ps7_cortexa9_1",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1d54c1c45410867fb1a2ed075faf6afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-29.14:01:09::SCWPlatform::updated the xpfm file.
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to open the hw design at /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA given /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA absoulate path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform::DSA directory /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw
TRACE::2020-05-29.14:01:09::SCWPlatform:: Platform Path /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/hw/zb_simple_wrapper.xsa
TRACE::2020-05-29.14:01:09::SCWPlatform:: Unique name xilinx:te0726_m::0.0
TRACE::2020-05-29.14:01:09::SCWPlatform::Trying to set the existing hwdb with name zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Opened existing hwdb zb_simple_wrapper
TRACE::2020-05-29.14:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-29.14:01:09::SCWMssOS::Checking the sw design at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
TRACE::2020-05-29.14:01:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss|system_1||
/home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-29.14:01:09::SCWMssOS::Sw design exists and opened at  /home/parallels/dual_arm_zynq/vitis_workspace/dual_arm_zynq/ps7_cortexa9_1/ps7_cortex9_1/bsp/system.mss
