<profile>

<section name = "Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'" level="0">
<item name = "Date">Wed Nov  1 04:14:27 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3540, 3540, 35.400 us, 35.400 us, 3540, 3540, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3">3538, 3538, 12, 1, 1, 3528, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 729, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 29, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 275, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_4ns_6ns_9_1_1_U246">mul_4ns_6ns_9_1_1, 0, 0, 0, 23, 0</column>
<column name="mul_5ns_19ns_23_1_1_U247">mul_5ns_19ns_23_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U248">ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_1_fu_431_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln106_2_fu_255_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln106_fu_397_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln107_1_fu_270_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln107_fu_546_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln108_fu_806_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln111_1_fu_693_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln111_fu_703_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln115_1_fu_770_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln115_2_fu_780_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln115_fu_765_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln55_2_fu_463_p2">+, 0, 0, 16, 9, 3</column>
<column name="add_ln55_3_fu_610_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln55_fu_330_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_fu_311_p2">+, 0, 0, 17, 10, 10</column>
<column name="p_mid123_fu_450_p2">+, 0, 0, 16, 9, 3</column>
<column name="p_mid1_fu_591_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp_fu_301_p2">+, 0, 0, 13, 6, 3</column>
<column name="tmp_mid1_fu_581_p2">+, 0, 0, 13, 6, 3</column>
<column name="sub_ln115_1_fu_516_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln115_2_fu_665_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln115_fu_385_p2">-, 0, 0, 27, 20, 20</column>
<column name="and_ln106_fu_540_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln106_fu_249_p2">icmp, 0, 0, 19, 12, 11</column>
<column name="icmp_ln107_fu_264_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln108_fu_534_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln55_1_fu_717_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln55_2_fu_604_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln55_fu_324_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln107_fu_552_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln54_1_fu_731_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln54_2_fu_631_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln54_fu_351_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln106_1_fu_410_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln106_2_fu_522_p3">select, 0, 0, 19, 1, 20</column>
<column name="select_ln106_fu_403_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln107_1_fu_565_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln107_2_fu_671_p3">select, 0, 0, 19, 1, 20</column>
<column name="select_ln107_3_fu_276_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln107_fu_557_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln54_3_fu_476_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln54_4_fu_484_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln54_5_fu_623_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln54_6_fu_637_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln54_7_fu_737_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln54_8_fu_745_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln54_fu_343_p3">select, 0, 0, 8, 1, 1</column>
<column name="yClamped_fu_357_p3">select, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln106_fu_529_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten63_load">9, 2, 12, 24</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="bx_fu_130">9, 2, 5, 10</column>
<column name="by_fu_134">9, 2, 5, 10</column>
<column name="indvar_flatten63_fu_146">9, 2, 12, 24</column>
<column name="indvar_flatten_fu_138">9, 2, 10, 20</column>
<column name="nin_fu_142">9, 2, 4, 8</column>
<column name="output_r_blk_n_AR">9, 2, 1, 2</column>
<column name="output_r_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln115_4_reg_950">12, 0, 12, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bx_fu_130">5, 0, 5, 0</column>
<column name="by_fu_134">5, 0, 5, 0</column>
<column name="icmp_ln106_reg_921">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_925">1, 0, 1, 0</column>
<column name="indvar_flatten63_fu_146">12, 0, 12, 0</column>
<column name="indvar_flatten_fu_138">10, 0, 10, 0</column>
<column name="nin_fu_142">4, 0, 4, 0</column>
<column name="output_r_addr_read_reg_955">32, 0, 32, 0</column>
<column name="output_r_addr_reg_939">64, 0, 64, 0</column>
<column name="select_ln107_reg_934">5, 0, 5, 0</column>
<column name="select_ln107_reg_934_pp0_iter2_reg">5, 0, 5, 0</column>
<column name="zext_ln31_cast1_reg_905">8, 0, 10, 2</column>
<column name="zext_ln31_cast_reg_916">8, 0, 9, 1</column>
<column name="zext_ln55_cast2_reg_899">8, 0, 10, 2</column>
<column name="zext_ln55_cast_reg_911">8, 0, 9, 1</column>
<column name="add_ln115_4_reg_950">64, 32, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, return value</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RFIFONUM">in, 9, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
<column name="zext_ln31">in, 8, ap_none, zext_ln31, scalar</column>
<column name="zext_ln55">in, 8, ap_none, zext_ln55, scalar</column>
<column name="shl_ln2">in, 5, ap_none, shl_ln2, scalar</column>
<column name="select_ln31">in, 4, ap_none, select_ln31, scalar</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="input_fm_buffer_address0">out, 12, ap_memory, input_fm_buffer, array</column>
<column name="input_fm_buffer_ce0">out, 1, ap_memory, input_fm_buffer, array</column>
<column name="input_fm_buffer_we0">out, 1, ap_memory, input_fm_buffer, array</column>
<column name="input_fm_buffer_d0">out, 32, ap_memory, input_fm_buffer, array</column>
</table>
</item>
</section>
</profile>
