{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486494029798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486494029798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 12:00:29 2017 " "Processing started: Tue Feb 07 12:00:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486494029798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494029798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494029798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486494030168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486494030168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-wrapper_arch " "Found design unit 1: wrapper-wrapper_arch" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/wrapper.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041733 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494041733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit_cla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit_cla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbit_cla-eightbit_cla_arch " "Found design unit 1: eightbit_cla-eightbit_cla_arch" {  } { { "eightbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/eightbit_cla.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041745 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbit_cla " "Found entity 1: eightbit_cla" {  } { { "eightbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/eightbit_cla.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494041745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_cla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbit_cla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbit_cla-fourbit_cla_arch " "Found design unit 1: fourbit_cla-fourbit_cla_arch" {  } { { "fourbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/fourbit_cla.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041764 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbit_cla " "Found entity 1: fourbit_cla" {  } { { "fourbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/fourbit_cla.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494041764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_bottom_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_bottom_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_bottom_adder-cla_bottom_adder_arch " "Found design unit 1: cla_bottom_adder-cla_bottom_adder_arch" {  } { { "cla_bottom_adder.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/cla_bottom_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041766 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_bottom_adder " "Found entity 1: cla_bottom_adder" {  } { { "cla_bottom_adder.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/cla_bottom_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486494041766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494041766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486494041827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit_cla eightbit_cla:A1 " "Elaborating entity \"eightbit_cla\" for hierarchy \"eightbit_cla:A1\"" {  } { { "wrapper.vhd" "A1" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/wrapper.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486494041856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_cla eightbit_cla:A1\|fourbit_cla:A0 " "Elaborating entity \"fourbit_cla\" for hierarchy \"eightbit_cla:A1\|fourbit_cla:A0\"" {  } { { "eightbit_cla.vhd" "A0" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/eightbit_cla.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486494041866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C4 fourbit_cla.vhd(24) " "Verilog HDL or VHDL warning at fourbit_cla.vhd(24): object \"C4\" assigned a value but never read" {  } { { "fourbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/fourbit_cla.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1486494041902 "|wrapper|eightbit_cla:A1|fourbit_cla:A0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cd fourbit_cla.vhd(25) " "Verilog HDL or VHDL warning at fourbit_cla.vhd(25): object \"Cd\" assigned a value but never read" {  } { { "fourbit_cla.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/fourbit_cla.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1486494041902 "|wrapper|eightbit_cla:A1|fourbit_cla:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_bottom_adder eightbit_cla:A1\|fourbit_cla:A0\|cla_bottom_adder:A0 " "Elaborating entity \"cla_bottom_adder\" for hierarchy \"eightbit_cla:A1\|fourbit_cla:A0\|cla_bottom_adder:A0\"" {  } { { "fourbit_cla.vhd" "A0" { Text "C:/Users/s96s544/Desktop/EELE466-master/EELE466-master/lab_2/fourbit_cla.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486494041902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1486494042609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486494042986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486494042986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486494043038 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486494043038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1486494043038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486494043038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486494043058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 12:00:43 2017 " "Processing ended: Tue Feb 07 12:00:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486494043058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486494043058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486494043058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486494043058 ""}
