{
  "id": "EUVD-2021-6571",
  "enisaUuid": "9b47039f-6437-32a5-bee7-429c8b22495a",
  "description": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.",
  "datePublished": "Aug 13, 2021, 3:40:51 PM",
  "dateUpdated": "Aug 3, 2024, 3:55:18 PM",
  "baseScore": 9.8,
  "baseScoreVersion": "3.1",
  "baseScoreVector": "CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:H/A:H",
  "references": [
    "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
  ],
  "aliases": [
    "CVE-2021-1104",
    "GSD-2021-1104"
  ],
  "assigner": "nvidia",
  "epss": 0.57,
  "enisaIdProduct": [
    {
      "id": "b06eae69-bc3e-39a4-a8c2-af4fc934661a",
      "product": {
        "name": "Machine Trap Base Address (MTVEC) Register"
      },
      "product_version": "All versions"
    }
  ],
  "enisaIdVendor": [
    {
      "id": "3d8a89a3-307d-3b59-b716-8e85c16b7970",
      "vendor": {
        "name": "RISCV.org"
      }
    }
  ],
  "cve": "CVE-2021-1104"
}