{
  "creator": "Yosys 0.8+510 (git sha1 36120fcc, clang 6.0.0-1ubuntu2 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1100"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1101"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1102"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:932"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:945"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:944"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:943"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:933"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:934"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:936"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:937"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:938"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:939"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:940"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:941"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:977"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1008"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1009"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1007"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:987"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:985"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:984"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:982"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:981"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:996"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:995"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:994"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:993"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:990"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:989"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1006"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1005"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1004"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1003"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1002"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1000"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:999"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:979"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:980"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:997"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1010"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:998"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1106"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1109"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1115"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1116"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1113"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1114"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1110"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1108"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1111"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1112"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1107"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1117"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1118"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1175"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1178"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1185"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1184"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1183"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1179"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1177"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1180"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1181"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1176"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1087"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1086"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1085"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1076"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1075"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1080"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1079"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1078"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1077"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1089"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1091"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1092"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1093"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1094"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:952"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:954"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:953"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1248"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1250"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1246"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1246"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1248"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1250"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1249"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1247"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1247"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1245"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1245"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1248"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1250"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:960"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:961"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:967"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:964"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:968"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:965"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:962"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1020"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1064"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1063"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1062"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1061"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1068"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1067"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1066"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1065"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1057"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1058"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1031"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1030"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1028"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1027"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1025"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1021"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1039"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1038"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1037"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1034"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1033"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1032"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1045"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1044"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1022"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1023"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1042"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1059"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1060"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1043"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1041"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1054"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:888"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "nmigen.hierarchy": "top",
        "top": 1,
        "generator": "nMigen"
      },
      "ports": {
        "clk16_0__io": {
          "direction": "inout",
          "bits": [ 2 ]
        }
      },
      "cells": {
        "$1": {
          "hide_name": 1,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS33",
            "PIN_TYPE": 1
          },
          "attributes": {
          },
          "port_directions": {
            "D_IN_0": "output",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 3 ],
            "PACKAGE_PIN": [ 2 ]
          }
        }
      },
      "netnames": {
        "clk16_0__i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98",
            "unused_bits": "0"
          }
        },
        "clk16_0__io": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
          }
        },
        "cpu.clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "bonel.py:15",
            "unused_bits": "0"
          }
        },
        "cpu.core.alu.c_sel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:55"
          }
        },
        "cpu.core.alu.s_a": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:51"
          }
        },
        "cpu.core.alu.s_b": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:52"
          }
        },
        "cpu.core.alu.s_m1n0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:68"
          }
        },
        "cpu.core.alu.s_m2n0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:66"
          }
        },
        "cpu.core.alu.s_m2n1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:67"
          }
        },
        "cpu.core.alu.s_m3n0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:64"
          }
        },
        "cpu.core.alu.s_m3n1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:65"
          }
        },
        "cpu.core.alu.s_o": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:53"
          }
        },
        "cpu.core.alu_c_sel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:55"
          }
        },
        "cpu.core.alu_s_a": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:51"
          }
        },
        "cpu.core.alu_s_b": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:52"
          }
        },
        "cpu.core.alu_s_o": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:53"
          }
        },
        "cpu.core.c_flags": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:205"
          }
        },
        "cpu.core.clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "bonel.py:15",
            "unused_bits": "0"
          }
        },
        "cpu.core.fi_flags": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:18"
          }
        },
        "cpu.core.fi_insn": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:16"
          }
        },
        "cpu.core.fi_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:15"
          }
        },
        "cpu.core.fi_stb": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:13"
          }
        },
        "cpu.core.formal.ext_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:31"
          }
        },
        "cpu.core.formal.ext_r_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:33"
          }
        },
        "cpu.core.formal.ext_r_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:32"
          }
        },
        "cpu.core.formal.ext_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:35"
          }
        },
        "cpu.core.formal.ext_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:34"
          }
        },
        "cpu.core.formal.fi_ext_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:25"
          }
        },
        "cpu.core.formal.fi_ext_r_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:26"
          }
        },
        "cpu.core.formal.fi_ext_r_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:27"
          }
        },
        "cpu.core.formal.fi_ext_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:28"
          }
        },
        "cpu.core.formal.fi_ext_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:29"
          }
        },
        "cpu.core.formal.fi_mem_w_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:20"
          }
        },
        "cpu.core.formal.fi_mem_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:21"
          }
        },
        "cpu.core.formal.fi_mem_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:22"
          }
        },
        "cpu.core.formal.memory_w_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
          }
        },
        "cpu.core.formal.memory_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
          }
        },
        "cpu.core.formal.memory_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
          }
        },
        "cpu.core.formal_ext_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:31"
          }
        },
        "cpu.core.formal_ext_r_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:33"
          }
        },
        "cpu.core.formal_ext_r_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:32"
          }
        },
        "cpu.core.formal_ext_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:35"
          }
        },
        "cpu.core.formal_ext_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:34"
          }
        },
        "cpu.core.fsm_state": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/dsl.py:247"
          }
        },
        "cpu.core.halted": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:124"
          }
        },
        "cpu.core.i_clsA": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:182"
          }
        },
        "cpu.core.i_clsC": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:186"
          }
        },
        "cpu.core.i_clsI": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:185"
          }
        },
        "cpu.core.i_clsM": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:184"
          }
        },
        "cpu.core.i_clsS": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:183"
          }
        },
        "cpu.core.i_code1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:173"
          }
        },
        "cpu.core.i_code2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:174"
          }
        },
        "cpu.core.i_code3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:175"
          }
        },
        "cpu.core.i_code5": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:176"
          }
        },
        "cpu.core.i_cond": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:180"
          }
        },
        "cpu.core.i_ext": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:178"
          }
        },
        "cpu.core.i_flag": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:179"
          }
        },
        "cpu.core.i_imm11": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:169"
          }
        },
        "cpu.core.i_imm5": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:167"
          }
        },
        "cpu.core.i_imm8": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:168"
          }
        },
        "cpu.core.i_regX": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:170"
          }
        },
        "cpu.core.i_regY": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:171"
          }
        },
        "cpu.core.i_regZ": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:172"
          }
        },
        "cpu.core.i_shift": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:166"
          }
        },
        "cpu.core.i_store": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:177"
          }
        },
        "cpu.core.i_type1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:164"
          }
        },
        "cpu.core.i_type2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:165"
          }
        },
        "cpu.core.memory_r_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
          }
        },
        "cpu.core.memory_r_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
          }
        },
        "cpu.core.memory_r_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:85"
          }
        },
        "cpu.core.memory_w_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
          }
        },
        "cpu.core.memory_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
          }
        },
        "cpu.core.memory_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
          }
        },
        "cpu.core.r_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:156"
          }
        },
        "cpu.core.r_c": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:147"
          }
        },
        "cpu.core.r_insn": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:142"
          }
        },
        "cpu.core.r_opA": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:150"
          }
        },
        "cpu.core.r_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:143"
          }
        },
        "cpu.core.r_s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:146"
          }
        },
        "cpu.core.r_shift": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:152"
          }
        },
        "cpu.core.r_v": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:148"
          }
        },
        "cpu.core.r_win": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:144"
          }
        },
        "cpu.core.r_z": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:145"
          }
        },
        "cpu.core.rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "bonel.py:14"
          }
        },
        "cpu.core.s_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:155"
          }
        },
        "cpu.core.s_c": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:201"
          }
        },
        "cpu.core.s_cmp": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:204"
          }
        },
        "cpu.core.s_cond": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:188"
          }
        },
        "cpu.core.s_insn": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:158"
          }
        },
        "cpu.core.s_opB": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:151"
          }
        },
        "cpu.core.s_res": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:153"
          }
        },
        "cpu.core.s_s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:200"
          }
        },
        "cpu.core.s_sub": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:203"
          }
        },
        "cpu.core.s_v": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:202"
          }
        },
        "cpu.core.s_z": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:199"
          }
        },
        "cpu.core.sru.c_dir": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:93"
          }
        },
        "cpu.core.sru.c_ld": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:92"
          }
        },
        "cpu.core.sru.clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "bonel.py:15",
            "unused_bits": "0"
          }
        },
        "cpu.core.sru.r_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:90"
          }
        },
        "cpu.core.sru.rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "bonel.py:14"
          }
        },
        "cpu.core.sru.s_c": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:89"
          }
        },
        "cpu.core.sru.s_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:88"
          }
        },
        "cpu.core.sru.s_l": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "cpu.core.sru.s_m1n0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:102"
          }
        },
        "cpu.core.sru.s_m2n0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:101"
          }
        },
        "cpu.core.sru.s_r": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "cpu.core.sru_c_dir": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:93"
          }
        },
        "cpu.core.sru_c_ld": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:92"
          }
        },
        "cpu.core.sru_r_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "cpu.core.sru_s_c": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:89"
          }
        },
        "cpu.core.sru_s_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:88"
          }
        },
        "cpu.mem_rdport_memory_r_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
          }
        },
        "cpu.mem_rdport_memory_r_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
          }
        },
        "cpu.mem_rdport_memory_r_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:85"
          }
        },
        "cpu.mem_rdport_memory_w_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
          }
        },
        "cpu.mem_rdport_memory_w_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
          }
        },
        "cpu.mem_rdport_memory_w_en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
          }
        },
        "cpu_clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "bonel.py:15",
            "unused_bits": "0"
          }
        }
      }
    }
  }
}
