\subsection{europa Architecture Reference}
\label{classddr2__full__mem__model__ram__module_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=177pt]{dc/dc6/classddr2__full__mem__model__ram__module_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+92}{\bfseries  ( {\bfseries {\bfseries {\bf wrclock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rdaddress}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf mem\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{33554431} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf internal\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+92@{P\+R\+O\+C\+E\+S\+S\+\_\+92}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+92@{P\+R\+O\+C\+E\+S\+S\+\_\+92}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+92wrclock,rdaddress}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+92(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf wrclock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rdaddress}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__full__mem__model__ram__module_1_1europa_a5fdda9a7d721e30aaad8fbffeb9b3193}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!internal\+\_\+q@{internal\+\_\+q}}
\index{internal\+\_\+q@{internal\+\_\+q}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{internal\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__full__mem__model__ram__module_1_1europa_a360eb1a08c60081135b01d3ebb974fb2}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!mem\+\_\+array@{mem\+\_\+array}}
\index{mem\+\_\+array@{mem\+\_\+array}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{mem\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{33554431} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__full__mem__model__ram__module_1_1europa_a24098e3eb14617ff52ef440710b02e1a}


Definition at line {\bf 44} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!read\+\_\+address@{read\+\_\+address}}
\index{read\+\_\+address@{read\+\_\+address}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{read\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__full__mem__model__ram__module_1_1europa_ac05c190aa4d8192d70c01367f7656446}


Definition at line {\bf 45} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}\end{DoxyCompactItemize}
