<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture"><meta name="DC.contributor" content="Quang Nguyen" scheme="inventor"><meta name="DC.contributor" content="Icomm Technologies, Inc." scheme="assignee"><meta name="DC.date" content="2002-12-30" scheme="dateSubmitted"><meta name="DC.description" content="A baseband processor is provided having Turbo Codes Decoders with Diversity processing for computing signals from separate antennas. The invention decodes multipath signals that have arrived at the terminal via different routes after being reflected from buildings, trees or hills. The Turbo Codes Decoder with Diversity processing increases the signal to noise ratio (SNR) more than 6 dB which enables the 3rd Generation Wireless system to deliver data rates from up to 2 Mbit/s. The invention provides several improved Turbo Codes Decoder methods and devices that provide a more suitable, practical and simpler method for implementation a Turbo Codes Decoder in ASIC or DSP codes. A plurality of parallel Turbo Codes Decoder blocks are provided to compute soft-decoded data RXDa, RXDb from two different receiver path. Several pipelined Log-MAP decoders are used for iterative decoding of received data. A Sliding Window of Block N data is used on the inputted data for pipeline operations. In a pipeline mode, a first decoder A decodes block N data from a first source, while a second decoder B decodes block N data from a second source during the same clock cycle. Pipelined Log-MAP decoders provide high speed data throughput and one output per clock cycle."><meta name="DC.date" content="2004-9-28" scheme="issued"><meta name="DC.relation" content="US:6304995" scheme="references"><meta name="DC.relation" content="US:6484283" scheme="references"><meta name="DC.relation" content="US:6510536" scheme="references"><meta name="citation_reference" content="Abeta et al., Performance of very low rate channel coding in W-CDMA reverse link, 2002, IEEE, p. 1-5.*"><meta name="citation_reference" content="Dr. Woodard, Implementation of high rate Turbo decoders for third generation mobile communications, 1999, Institute of Electrical Engineers, p. 12/1-12/6."><meta name="citation_reference" content="Fanucci et al., VLSI design of a high speed Turbo Decoder for 3rd generation satellite communication, 2002, IEEE, p. 509-512.*"><meta name="citation_reference" content="Xu et al., Implementation of a new structure of Turbo decoder with 384Kbps in 3G, Feb. 5, 2001, ASIC &amp; system state key Lab, p. 1-7.*"><meta name="citation_patent_number" content="US:6799295"><meta name="citation_patent_application_number" content="US:10/248,245"><link rel="canonical" href="http://www.google.com/patents/US6799295"/><meta property="og:url" content="http://www.google.com/patents/US6799295"/><meta name="title" content="Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture"/><meta name="description" content="A baseband processor is provided having Turbo Codes Decoders with Diversity processing for computing signals from separate antennas. The invention decodes multipath signals that have arrived at the terminal via different routes after being reflected from buildings, trees or hills. The Turbo Codes Decoder with Diversity processing increases the signal to noise ratio (SNR) more than 6 dB which enables the 3rd Generation Wireless system to deliver data rates from up to 2 Mbit/s. The invention provides several improved Turbo Codes Decoder methods and devices that provide a more suitable, practical and simpler method for implementation a Turbo Codes Decoder in ASIC or DSP codes. A plurality of parallel Turbo Codes Decoder blocks are provided to compute soft-decoded data RXDa, RXDb from two different receiver path. Several pipelined Log-MAP decoders are used for iterative decoding of received data. A Sliding Window of Block N data is used on the inputted data for pipeline operations. In a pipeline mode, a first decoder A decodes block N data from a first source, while a second decoder B decodes block N data from a second source during the same clock cycle. Pipelined Log-MAP decoders provide high speed data throughput and one output per clock cycle."/><meta property="og:title" content="Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("jaPtU_T4Jo-BoQSJ8IHYAg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NZL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("jaPtU_T4Jo-BoQSJ8IHYAg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NZL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6799295?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6799295"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=YKtoBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6799295&amp;usg=AFQjCNGex1FAGJzr2vLpHPvJQl6QhefnQA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6799295.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6799295.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20030084398"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6799295"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6799295" style="display:none"><span itemprop="description">A baseband processor is provided having Turbo Codes Decoders with Diversity processing for computing signals from separate antennas. The invention decodes multipath signals that have arrived at the terminal via different routes after being reflected from buildings, trees or hills. The Turbo Codes Decoder...</span><span itemprop="url">http://www.google.com/patents/US6799295?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture" title="Patent US6799295 - High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6799295 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/248,245</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 28, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 30, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 2, 2001</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20030084398">US20030084398</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2004062111A1">WO2004062111A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2004062111A9">WO2004062111A9</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10248245, </span><span class="patent-bibdata-value">248245, </span><span class="patent-bibdata-value">US 6799295 B2, </span><span class="patent-bibdata-value">US 6799295B2, </span><span class="patent-bibdata-value">US-B2-6799295, </span><span class="patent-bibdata-value">US6799295 B2, </span><span class="patent-bibdata-value">US6799295B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Quang+Nguyen%22">Quang Nguyen</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Icomm+Technologies,+Inc.%22">Icomm Technologies, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6799295.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6799295.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6799295.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (9),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (32),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6799295&usg=AFQjCNEWl28pycmU6XOT3Ybn_-Y3hajhXA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6799295&usg=AFQjCNEYmVDz0D8w-et8mHyVW1dzHrhoPQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6799295B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFExfTeG_iuzANpT-wVSdszv7v7Qg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55319407" lang="EN" load-source="patent-office">High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture</invention-title></span><br><span class="patent-number">US 6799295 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50727183" lang="EN" load-source="patent-office"> <div class="abstract">A baseband processor is provided having Turbo Codes Decoders with Diversity processing for computing signals from separate antennas. The invention decodes multipath signals that have arrived at the terminal via different routes after being reflected from buildings, trees or hills. The Turbo Codes Decoder with Diversity processing increases the signal to noise ratio (SNR) more than 6 dB which enables the 3<sup>rd </sup>Generation Wireless system to deliver data rates from up to 2 Mbit/s. The invention provides several improved Turbo Codes Decoder methods and devices that provide a more suitable, practical and simpler method for implementation a Turbo Codes Decoder in ASIC or DSP codes. A plurality of parallel Turbo Codes Decoder blocks are provided to compute soft-decoded data RXDa, RXDb from two different receiver path. Several pipelined Log-MAP decoders are used for iterative decoding of received data. A Sliding Window of Block N data is used on the inputted data for pipeline operations. In a pipeline mode, a first decoder A decodes block N data from a first source, while a second decoder B decodes block N data from a second source during the same clock cycle. Pipelined Log-MAP decoders provide high speed data throughput and one output per clock cycle.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(23)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00020.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00020.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00021.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00021.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6799295B2/US06799295-20040928-D00022.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6799295B2/US06799295-20040928-D00022.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(31)</span></span></div><div class="patent-text"><div mxw-id="PCLM8739648" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim: </claim-statement> <div class="claim"> <div num="1" id="US-6799295-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A baseband processing system for iteratively decoding data received on multiple data paths, the baseband processing system comprising:</div>
      <div class="claim-text">at least one decoder adapted to receive the data received on one or more of the multiple data paths, wherein each decoder comprises: </div>
      <div class="claim-text">at least two soft decision decoders adapted to receive data associated with corresponding data paths, wherein the at least two soft decision decoders are serially coupled and have at least a first soft decision decoder and a last soft decision decoder, wherein the last soft decision decoder is adapted to output data for the serially coupled series of soft decision decoders; </div>
      <div class="claim-text">at least one memory module that is electrically coupled to an output of a corresponding soft decision decoder, wherein the output of the memory module associated with the last soft decision decoder is fed back as an input to the first soft decision decoder of each of the at least one decoders. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6799295-B2-CLM-00002" class="claim">
      <div class="claim-text">2. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, further comprising:</div>
      <div class="claim-text">a control logic state machine that is adapted to control an operation of the at least one decoder when data is received at corresponding ones of the multiple data paths. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6799295-B2-CLM-00003" class="claim">
      <div class="claim-text">3. The system according to claims <b>2</b>, further comprising:</div>
      <div class="claim-text">an adder that sums an output from each of the at least one decoders; and </div>
      <div class="claim-text">a hard decoder that receives an output from the adder and provides a hard decoded output for the baseband processing system. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6799295-B2-CLM-00004" class="claim">
      <div class="claim-text">4. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the at least one decoder is a Turbo Code Decoder.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6799295-B2-CLM-00005" class="claim">
      <div class="claim-text">5. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, further comprising at least two decoders configured in a parallel arrangement.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6799295-B2-CLM-00006" class="claim">
      <div class="claim-text">6. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the soft decision decoder uses a logarithm maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6799295-B2-CLM-00007" class="claim">
      <div class="claim-text">7. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the soft decision decoder uses a Soft-input Soft-output method maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6799295-B2-CLM-00008" class="claim">
      <div class="claim-text">8. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the soft decision decoder uses a logarithm approximation algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6799295-B2-CLM-00009" class="claim">
      <div class="claim-text">9. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the at least one memory module comprises a dual-port random access memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6799295-B2-CLM-00010" class="claim">
      <div class="claim-text">10. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the at least one memory module comprises an interleaver memory having an interleaver that generates a write address sequence for a memory core in a write mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6799295-B2-CLM-00011" class="claim">
      <div class="claim-text">11. The system according to <claim-ref idref="US-6799295-B2-CLM-00001">claim 1</claim-ref>, wherein the at least one memory module comprises an interleaver memory having an interleaver that generates a memory core having normal sequences in a read mode.</div>
    </div>
    </div> <div class="claim"> <div num="12" id="US-6799295-B2-CLM-00012" class="claim">
      <div class="claim-text">12. A method of iteratively decoding data received on multiple data paths using at least one decoder adapted to receive the data received on one or more of the multiple data paths, wherein each decoder comprises at least two soft decision decoders adapted to receive data associated with corresponding data paths, wherein the at least two soft decision decoders are serially coupled and have at least a first soft decision decoder and a last soft decision decoder, wherein the last soft decision decoder is adapted to output data for the serially coupled series of soft decision decoders, the method comprising:</div>
      <div class="claim-text">receiving first soft decision data at a first decoder; </div>
      <div class="claim-text">receiving second soft decision data at a second decoder; </div>
      <div class="claim-text">utilizing a sliding window having a predetermined block size to process data received at the first decoder and data received at the second decoder; </div>
      <div class="claim-text">providing the corresponding data processed by the sliding window at the first decoder to the associated at least two serially coupled soft decision decoders; </div>
      <div class="claim-text">providing the corresponding data processed by the sliding window at the second decoder to the associated at least two serially coupled soft decision decoders; </div>
      <div class="claim-text">performing, for a predetermined number of times, iterative decoding at the first and second decoders, wherein an output from the last soft decision decoder is fed back as an input to the first soft decision decoder of each of the first and second decoders. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6799295-B2-CLM-00013" class="claim">
      <div class="claim-text">13. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, further comprising controlling an operation of the first and second decoders when data is received at corresponding ones of the multiple data paths.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6799295-B2-CLM-00014" class="claim">
      <div class="claim-text">14. The method according to <claim-ref idref="US-6799295-B2-CLM-00013">claim 13</claim-ref>, further comprising:</div>
      <div class="claim-text">adding an output from each of the first and second decoders; and </div>
      <div class="claim-text">providing hard decoded output data from the added data after performing the iterative decoding for the predetermined number of times. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6799295-B2-CLM-00015" class="claim">
      <div class="claim-text">15. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein the at least two serially coupled soft decision decoders associated with the first and second decoders perform processing using a logarithm maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6799295-B2-CLM-00016" class="claim">
      <div class="claim-text">16. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein the at least two serially coupled soft decision decoders associated with the first and second decoders perform processing using a Soft-input Soft-output method maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6799295-B2-CLM-00017" class="claim">
      <div class="claim-text">17. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein the at least two serially coupled soft decision decoders associated with the first and second decoders perform processing using a logarithm approximation algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6799295-B2-CLM-00018" class="claim">
      <div class="claim-text">18. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein utilizing the sliding window having the predetermined block size enables the data to be processed in a pipeline scheme.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6799295-B2-CLM-00019" class="claim">
      <div class="claim-text">19. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein utilizing the sliding window having the predetermined block size enables the data to be processed in a continuous wraparound scheme for pipeline operations.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6799295-B2-CLM-00020" class="claim">
      <div class="claim-text">20. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein the output of the last soft decision decoder is fed back to the first soft decision decoder for each of the first and second decoders in a pipeline mode to produce soft decoded data at each clock cycle.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6799295-B2-CLM-00021" class="claim">
      <div class="claim-text">21. The method according to <claim-ref idref="US-6799295-B2-CLM-00012">claim 12</claim-ref>, wherein the at least two serially coupled soft decision decoders associated with each of the first and second decoders execute operations at a same time in a pipelined mode with a predefined delay latency.</div>
    </div>
    </div> <div class="claim"> <div num="22" id="US-6799295-B2-CLM-00022" class="claim">
      <div class="claim-text">22. A soft decision decoder comprising:</div>
      <div class="claim-text">a branch metric module that is adapted to receive soft input data and is configured to compute branch metric values for each branch in a Trellis; </div>
      <div class="claim-text">a branch metric memory module that is coupled to the branch metric module and is adapted to store data associated at least with the branch metric values; </div>
      <div class="claim-text">a state metric module that is coupled to the branch metric memory module and is configured to compute state metric values for each state in the Trellis using the computed branch metric values; </div>
      <div class="claim-text">an add-compare-select circuit that is coupled to the state metric module and is configured to compute state metric values at each node in the Trellis; </div>
      <div class="claim-text">a state metric memory module that is coupled to the state metric module and is adapted to store data associated at least with the state metric values; </div>
      <div class="claim-text">a computation module that is coupled to at least the branch metric memory module and the state metric memory module, wherein the computation module is configured to compute a soft decision output based at least on the branch metric values and the state metric values; and </div>
      <div class="claim-text">a control logic state machine module that is adapted to control operations of at least one of the branch metric module, the branch metric memory module, the state metric module, the add-compare-select circuit, the state metric memory module, and the computation module. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6799295-B2-CLM-00023" class="claim">
      <div class="claim-text">23. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the computation module is implemented with a logarithm maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6799295-B2-CLM-00024" class="claim">
      <div class="claim-text">24. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the computation module is implemented with a Soft-input Soft-output method maximum a posteriori probability algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6799295-B2-CLM-00025" class="claim">
      <div class="claim-text">25. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the computation module is implemented with a logarithm approximation algorithm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6799295-B2-CLM-00026" class="claim">
      <div class="claim-text">26. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the state metric module computes state metric values based on forward recursion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6799295-B2-CLM-00027" class="claim">
      <div class="claim-text">27. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the state metric module computes state metric values based on backward recursion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6799295-B2-CLM-00028" class="claim">
      <div class="claim-text">28. The soft decision decoder according to <claim-ref idref="US-6799295-B2-CLM-00022">claim 22</claim-ref>, wherein the an add-compare-select circuit comprises:</div>
      <div class="claim-text">a first adder for computing the sum of a first state metric value and a first branch metric value; </div>
      <div class="claim-text">a second adder for computing the sum of a second state metric value and a second branch metric value; </div>
      <div class="claim-text">a comparator for comparing the results of the first adder and the results of the second adder; and </div>
      <div class="claim-text">a multiplexer for selecting a larger sum for a predetermined state. </div>
    </div>
    </div> <div class="claim"> <div num="29" id="US-6799295-B2-CLM-00029" class="claim">
      <div class="claim-text">29. A soft decision decoder comprising:</div>
      <div class="claim-text">branch metric means for receiving soft input data and computing branch metric values for each branch in a Trellis; </div>
      <div class="claim-text">branch metric memory means for storing data associated at least with the branch metric values; </div>
      <div class="claim-text">state metric means for computing state metric values for each state in the Trellis using the computed branch metric values; </div>
      <div class="claim-text">add-compare-select means for computing state metric values at each node in the Trellis; </div>
      <div class="claim-text">state metric memory means for storing data associated at least with the state metric values; </div>
      <div class="claim-text">computation means for computing a soft decision output based at least on the branch metric values and the state metric values; and </div>
      <div class="claim-text">control logic state machine means for controlling operations of at least one of the branch metric means, the branch metric memory means, the state metric means, the add-compare-select means, the state metric memory means, and the computation means. </div>
    </div>
    </div> <div class="claim"> <div num="30" id="US-6799295-B2-CLM-00030" class="claim">
      <div class="claim-text">30. A method of implementing a soft decision decoder for decoding a plurality of data sequences, comprising:</div>
      <div class="claim-text">receiving soft decision data; </div>
      <div class="claim-text">utilizing a sliding window of a predetermined block size to process the soft decision data; </div>
      <div class="claim-text">computing a branch metric for each data element of the soft decision data associated with the predetermined block size, wherein the branch metric is computed for branches entering each state in the Trellis; </div>
      <div class="claim-text">computing a forward recursion state metric for each data element of the soft decision data associated with the predetermined block size, wherein the state metric is computed for each state in the Trellis; </div>
      <div class="claim-text">computing a backward recursion state metric for each data element of the son decision data associated with the predetermined block size, wherein the state metric is computed for each state in the Trellis; </div>
      <div class="claim-text">computing logarithm maximum a posteriori probability values based on at least the branch metric, the forward recursion state metric, and the backward recursion state metric for each data element of the soft decision data associated with the predetermined block size; and </div>
      <div class="claim-text">providing soft-decisions based on the logarithm maximum a posteriori probability values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6799295-B2-CLM-00031" class="claim">
      <div class="claim-text">31. The method according to <claim-ref idref="US-6799295-B2-CLM-00030">claim 30</claim-ref>, wherein computing the branch metric for each data element comprises calculating a Euclidean distance for each branch.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54303818" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS REFERENCE TO RELATED APPLICATIONS</heading> <p>This application is a continuation-in-part of patent application Ser. No. 10/065408 filed Oct. 15, 2002, which is a continuation-in-part of patent application Ser. No. 09/681093 filed Jan. 2, 2001.</p>
    <heading>BACKGROUND OF INVENTION</heading> <p>1. Field of the Invention</p>
    <p>This invention relates to Wireless Baseband Processors and Forward Error-Correction (FEC) Codes for 3<sup>rd </sup>Generation (3G) Wireless Mobile Communications More particularly, the invention relates to a very high speed Turbo Codes Decoder using diversity processing and pipelined Max Log-MAP decoders for 3G Code Division Multiple Access (CDMA) 2000 and 3G Wideband Code Division Multiple Access (WCDMA).</p>
    <p>2. Description of Prior Art</p>
    <p>Diversity processing computes signals from two separate antennas using so-called multipath signals that arrive at the terminal via different routes after being reflected from buildings, trees or hills. Diversity processing can increase the signal to noise ratio (SNR) more than 6 dB, which enables 3G systems to deliver data rates up to 2 Mbit/s.</p>
    <p>Turbo Codes decoding is based upon the classic forward error correction concepts that include the use of recursive systematic constituent (RSC) Encoders and Interleayers to reduce E<sub>b</sub>/N<sub>0 </sub>for power-limited wireless applications such as digital 3G Wireless Mobile Communications.</p>
    <p>A Turbo Codes Decoder is an important baseband processor of the digital wireless communication Receiver, which was used to reconstruct the corrupted and noisy received data and to improve BER (10<sup>6</sup>) throughput. FIG. 1 shows an example of a diversity processing 3G Receiver with a Turbo Codes Decoder <b>13</b> which decodes data RXDa and RXDb from Demodulators <b>11</b> and Soft Decoders <b>12</b>, and sends decoded data to the Media Access Control (MAC) layer <b>14</b>. The data from the two received data paths pass through two diversity antennas, two Demodulators <b>11</b>, and two Soft Decoders <b>12</b> to produce soft decoded data RXDa and RXDb for the Turbo Codes Decoder <b>13</b>.</p>
    <p>A widely used Forward Error Correction (FEC) scheme is the Viterbi Algorithm Decoder in both wired and wireless applications. A drawback of the Viterbi Algorithm Decoder is that it requires a long wait for decisions until the whole sequence has been received. A delay of six times the memory processing speed of the received data is required for decoding. One of the more effective FEC schemes, with higher complexity, uses a maximum a posteriori (MAP) algorithm to decode received messages. The MAP algorithm is computationally complex, requiring many multiplications and additions per bit to compute the posteriori probability. A major difficulty with the use of the MAP algorithm has been the implementation in semiconductor ASIC devices. The complexity of the multiplications and additions slow down the decoding process and reduce the throughput data rates. Furthermore, even under the best conditions, multiplication operations in the MAP algorithmrequires implementation using large circuits in the ASIC. The result is costly design and low performance in bit rates throughput.</p>
    <p>Recently, the 3<sup>rd </sup>Generation Partnership Project (3GPP) organization introduced a new class of error correction codes using parallel concatenated codes (PCCC) that include the use of the classic recursive systematic constituent (RSC) Encoders and Interleavers as shown in FIG. <b>3</b>. An example of the 3GPP Turbo Codes PCCC with 8-states and rate  is shown in FIG. <b>3</b>. Data enters the two systematic encoders <b>31</b> <b>33</b> separated by an interleaver <b>32</b>. An output codeword consists of the source data bit followed by the output bits of the two encoders.</p>
    <p>Other prior work relating to error correction codes was performed by Berrou et al., describing parallel concatenated codes which are complex encoding structures that are not suitable for portable wireless device. Another patent U.S. Pat. No. 6,023,783 to Divsalar et al. describes an improved encoding method over Berrou et al., using mathematical concepts of parallel concatenated codes. However, patents by Berrou et al., Divsalar et al., and others only describe the concept of parallel concatenated codes using mathematical equations which are good for research in deep space communications and other government projects, but are not feasible, economical, and suitable for consumer portable wireless devices. In these prior systems, the encoding of data is simple and can be easily implemented with a few xor and flip-flop logic gates. But decoding the Turbo Codes is much more difficult to implement in ASIC or software. The prior art describes briefly the implementation of the Turbo Codes Decoder which are mostly for deep space communications and requires much more hardware, power consumption and costs.</p>
    <p>Another prior art example of a 16-state Superorthogonal Turbo Codes (SOTC) is shown in FIG. <b>2</b>. It is identical to the previous 3GPP Turbo Codes PCCC except a Walsh Code Generator substitutes for the XOR binary adder. Data enters the two systematic encoders <b>21</b>, <b>23</b> separated by an interleaver <b>22</b>. An output codeword consists of the two Walsh Codes output from the two encoders.</p>
    <p>All the prior art Turbo Codes fail to provide simple and suitable methods and architectures for a Turbo Codes Decoder as it is required and desired for 3G cellular phones and 3G personal communication devices, including the features of high speed data throughput, low power consumption, lower costs, limited bandwidth, and limited power transmitter in noisy environments.</p>
    <heading>SUMMARY OF INVENTION</heading> <p>The present invention is directed to Turbo Code Decoders using diversity processing to implement a more efficient, practical and suitable architecture and method to achieve the requirements for 3G wireless systems, including the features of higher speed data throughput, lower power consumptions, lower costs, and suitable for implementation in ASIC or DSP codes. The present invention encompasses several improved and simplified Turbo Codes Decoder methods and devices to deliver higher speed and lower power consumption, especially for 3G applications. Diversity processing can increase the signal to noise ratio (SNR) more than 6 dB, which enables 3G systems to deliver data rates up to 2 Mbit/s. As shown in FIG. 4, an exemplary embodiment of the Turbo Codes Decoder utilizes two parallel Turbo Codes Decoders for diversity processing. Each Turbo Codes Decoder has serially concatenated Soft-input Soft-output logarithm maximum a posteriori (SISO Log-MAP) Decoders. The two decoders function in a pipelined scheme with delay latency N. While the first decoder is decoding data stored in the second-decoder-Memory, the second decoder performs decoding for data stored in the first-decoder-Memory, which produces a decoded output every clock cycle. As shown in FIG. 6, the Turbo Codes Decoder utilizes a Sliding Window of Block N on the input buffer memory to decode data per block N, which improves processing efficiency. Accordingly, several objects and advantages of the Turbo Codes Decoder are:</p>
    <p>To implement diversity processing to increase the signal to noise ratio (SNR).</p>
    <p>To deliver higher speed throughput and be suitable for implementation in application specific integrated circuit (ASIC) designs or digital signal processor (DSP) codes.</p>
    <p>To utilize SISO Log-MAP decoders for faster decoding and simplified implementation in ASIC circuits and DSP codes with the use of binary adders for computation.</p>
    <p>To perform re-iterative decoding of data back-and-forth between the two Log-MAP decoders in a pipelined scheme until a decision is made. In such pipelined scheme, decoded output data is produced each clock cycle.</p>
    <p>To utilize a Sliding Window of Block N on the input buffer memory to decode data per block N for improved pipeline processing efficiency</p>
    <p>To provide higher performance in term of symbol error probability and low BER (10<sup>6</sup>) for 3G applications such as 3G W-CDMA, and 3G CDMA2000 operating at very high bit-rate up to 100 Mbps, in a low power, noisy environment.</p>
    <p>To utilize a simplified and improved SISO Log-MAP decoder architecture, including a branch-metric (BM) calculations module, a recursive state-metric (SM) forward/backward calculations module, an Add-Compare-Select (ACS) circuit, a Log-MAP posteriori probability calculations module, and an output decision module.</p>
    <p>To reduce complexity of multiplier circuits in MAP algorithm by performing the entire MAP algorithm in Log Max approximation using binary adder circuits, which are more suitable for ASIC and DSP codes implementation, while still maintaining a high level of performance output.</p>
    <p>To design an improve Log-MAP Decoder using high level design language (HDL) such as Verilog, system-C and VHDL, which can be synthesized into custom ASIC and Field Programmable Gate Array (FPGA) devices.</p>
    <p>To implement an improve Log-MAP Decoder in DSP (digital signal processor) using optimized high level language C, C++, or assembly language.</p>
    <p>Still further objects and advantages will become apparent to one skill in the art from a consideration of the ensuing descriptions and accompanying drawings.</p>
    <heading>BRIEF DESCRIPTION OF DRAWINGS</heading> <p>FIG. 1 illustrates a conventional 3G Receiver Functional Block Diagram which uses Turbo Codes Decoder for error-correction.</p>
    <p>FIG. 2 illustrates an example of a conventional 16-states Superorthogonal Turbo Code (SOTC) Encoder with Walsh code generator.</p>
    <p>FIG. 3 illustrates a block diagram of a conventional 8-states 3GPP Parallel Concatenated Convolutional Codes.</p>
    <p>FIG. 4 illustrates the Turbo Codes Decoder System Block Diagram showing Log-MAP Decoders, Interleavers, Memory Buffers, and control logics.</p>
    <p>FIG. 5 illustrates a Turbo Codes Decoder State Diagram.</p>
    <p>FIG. 6 illustrates the Block N Sliding Window Diagram.</p>
    <p>FIG. 7 illustrates a block diagram of the SISO Log-MAP Decoder showing Branch Metric module, State Metric module, Log-MAP module, and State and Branch Memory modules.</p>
    <p>FIG. 8<i>a </i>illustrates the 8-States Trellis Diagram of a SISO Log-MAP Decoder using the 3GPP 8-state PCCC Turbo codes.</p>
    <p>FIG. 8<i>b </i>illustrates the 16-States Trellis Diagram of a SISO Log-MAP Decoder using the superorthogonal Turbo codes (SOTC).</p>
    <p>FIG. 9 illustrates a block diagram of the BRANCH METRIC COMPUTING module.</p>
    <p>FIG. 10<i>a </i>illustrates a block diagram of the Log-MAP computing for u=0.</p>
    <p>FIG. 10<i>b </i>illustrates a block diagram of the Log-MAP computing for u=1.</p>
    <p>FIG. 11 illustrates a block diagram of the Log-MAP Compare &amp; Select 1 maximum logic for each state.</p>
    <p>FIG. 12 illustrates a block diagram of the Soft Decode module.</p>
    <p>FIG. 13 illustrates a block diagram of the Computation of Forward Recursion of State Metric module (FACS).</p>
    <p>FIG. 14 illustrates a block diagram of the Computation of Backward Recursion of State Metric module (BACS).</p>
    <p>FIG. 15 illustrates State Metric Forward computing of Trellis state transitions.</p>
    <p>FIG. 16 illustrates State Metric Backward computing of Trellis state transitions.</p>
    <p>FIG. 17 illustrates a block diagram of the State Machine operations of Log-MAP Decoder.</p>
    <p>FIG. 18 illustrates a block diagram of the BM dual-port Memory Module.</p>
    <p>FIG. 19 illustrates a block diagram of the SM dual-port Memory Module.</p>
    <p>FIG. 20 illustrates a block diagram of the De-Interleaver dual-port RAM Memory Memory Module for interleaved input R<b>2</b>.</p>
    <p>FIG. 21 illustrates a block diagram of the dual RAM Memory Module for input R<b>0</b>,R<b>1</b>.</p>
    <p>FIG. 22 illustrates a flow chart of an exemplary state machine operation.</p>
    <p>FIG. 23 illustrates a block diagram of the Iterative decoding feedback control.</p>
    <p>FIG. 24 illustrates a block diagram of the intrinsic feedback Adder of the Turbo Codes Decoder.</p>
    <heading>DETAILED DESCRIPTION</heading> <heading>Turbo Codes Decoder</heading> <p>An illustration of a 3GPP 8-state Parallel Concatenated Convolutional Code (PCCC), with coding rate , constraint length K=4 is illustrated in FIG. <b>3</b>. An implementation using SISO Log-MAP Decoders is illustrated in FIG. <b>4</b>.</p>
    <p>In accordance with an exemplary embodiment, a diversity processing Turbo Codes Decoder includes two parallel blocks <b>40</b> <i>a</i>, <b>40</b> <i>b </i>of Turbo Codes Decoders for each path of received data RXDa and RXDb. Each identical Turbo Codes Decoder block <b>40</b> <i>a</i>, <b>40</b> <i>b </i>has concatenated max Log-MAP SISO Decoders A <b>42</b> and B <b>44</b> connected in a feedback loop with Interleaver Memory <b>43</b> and Interleaver Memory <b>45</b>. The Soft output of Turbo Codes Decoder block <b>40</b> <i>a </i>is fed-back into the input of Turbo Codes Decoder block <b>40</b> <i>b</i>. Conversely, the Soft output of Turbo Codes Decoder block <b>40</b> <i>b </i>is fed-back into the input of Turbo Codes Decoder block <b>40</b> <i>a</i>. The sum of the two outputs Z<b>1</b>, Z<b>3</b> of the Turbo Codes Decoder block <b>40</b> <i>a</i>, <b>40</b> <i>b </i>is fed into the Hard-Decoder to generate output Y data.</p>
    <p>Signals Ra<b>2</b>, Ra<b>1</b>, Ra<b>0</b> are received soft decision signals of data path A from the system receiver. Signals XO<b>1</b> and XO<b>2</b> are output soft decision signals of the Log-MAP Decoders A <b>42</b> and B <b>44</b>, respectively, which are stored in the Interleaver Memory <b>43</b> and Memory <b>45</b> module. Signals Z<b>2</b> and Z<b>1</b> are the output of the Interleaver Memory <b>43</b> and Interleaver Memory <b>45</b>. Z<b>2</b> is fed into Log-MAP decoder B <b>44</b> and Z<b>1</b> is looped back into Log-MAP decoder A <b>42</b> through Adder <b>231</b>.</p>
    <p>Signals Rb<b>2</b>, Rb<b>1</b>, Rb<b>0</b> are received soft decision signals of data path B from the system receiver. Signals XO<b>1</b> and XO<b>2</b> are output soft decision of the Log-MAP Decoders A <b>42</b> and B <b>44</b>, respectively, which are stored in the Interleaver Memory <b>43</b> and Memory <b>45</b> module. Signals Z<b>4</b> and Z<b>3</b> are the output of the Interleaver Memory <b>43</b> and Interleaver Memory <b>45</b>. Z<b>4</b> is fed into Log-MAP decoder B <b>44</b> and Z<b>3</b> is looped back into Log-MAP decoder A <b>42</b> through Adder <b>231</b>.</p>
    <p>In accordance with the invention, signal Z<b>3</b> is fed back into Log-MAP decoder A <b>42</b> of block <b>40</b> <i>a </i>through Adder <b>231</b>, and Signal Z<b>1</b> is fed back into Log-MAP decoder A <b>42</b> of block <b>40</b> <i>b </i>through Adder <b>231</b> for diversity processing.</p>
    <p>Each Interleaver Memory <b>43</b>, <b>45</b>, shown in FIG. 20, includes one interleaver <b>201</b> and a dual-port RAM memory <b>202</b>. Input Memory blocks <b>41</b>, <b>48</b>, <b>49</b>, shown in FIG. 21, include dual-port RAM memory <b>211</b>. Control logic module (CLSM) <b>47</b> consists of various state-machines, which control all the operations of the Turbo Codes Decoder. The hard-decoder module <b>46</b> outputs the final decoded data.</p>
    <p>More particularly, as illustrated in FIG. 3, Ra<b>0</b>, Rb<b>0</b> are data bits corresponding to the transmit data bit u, Ra<b>1</b>, Rb<b>1</b> are the first parity bits corresponding to the output bit of the first RSC encoder, and Ra<b>2</b>, Rb<b>2</b> are interleaved second parity bits corresponding to the output bit of the second RSC encoder.</p>
    <p>In accordance with the invention, corresponding ones of data bits Ra<b>0</b>, Rb<b>0</b> are added to the feedback signals Z<b>1</b> and Z<b>3</b>, then fed into the decoder A. Corresponding ones of data bits Ra<b>1</b>, Rb<b>1</b> are also fed into decoder A for decoding the first stage of decoding output X<b>01</b>. Z<b>2</b> and corresponding ones of Ra<b>2</b>, Rb<b>2</b> are fed into decoder B for decoding the second stage of decoding output X<b>02</b>.</p>
    <p>In accordance with the invention, as shown in FIG. 6, the Turbo Codes Decoder utilizes a Sliding Window of Block N <b>61</b> on the input buffers <b>62</b> to decode one block N data at a time, the next block N of data is decoded after the previous block N is done in a circular wrap-around scheme for pipeline operations. In another embodiment, the Sliding Window of Block N is used on the input buffer Memory so that each block N data is decoded at a time one block after another in a pipeline scheme.</p>
    <p>In accordance with the invention, the Turbo Codes Decoder decodes an 8-state Parallel Concatenated Convolutional Code (PCCC), and also decodes a 16-states Superorthogonal Turbo Codes SOTC with different code rates. The Turbo Codes Decoder also decodes a higher n-state Parallel Concatenated Convolutional Code (PCCC)</p>
    <p>As illustrated in FIG. 4, the Turbo Codes Decoder functions effectively as follows:</p>
    <p>Received soft decision data (RXDa[2:0]) is stored in three input buffers Memorys <b>48</b>, <b>49</b>, <b>41</b> to produce data bits Ra<b>0</b>, Ra<b>1</b>, and Ra<b>2</b> that correspond to data words. Each output data word Ra<b>0</b>, Ra<b>1</b>, Ra<b>2</b> contains a number of binary bits.</p>
    <p>Received soft decision data (RXDb[2:0]) is stored in three input buffers Memorys <b>48</b>, <b>49</b>, <b>41</b> to produce Rb<b>0</b>, Rb<b>1</b>, and Rb<b>2</b> that correspond to data words. Each output data word Rb<b>0</b>, Rb<b>1</b>, Rb<b>2</b> contains a number of binary bits.</p>
    <p>A Sliding Window of Block N is imposed onto each input memory to produce corresponding ones of Ra<b>0</b>, Rb<b>0</b>, Ra<b>1</b>, Rb<b>1</b>, Ra<b>2</b>, and Rb<b>2</b> output data words.</p>
    <p>In accordance with the method of the invention, when an inpuot data block of size N is ready, the Turbo Decoder starts the Log-MAP Decoder A, in block <b>40</b> <i>a</i>, to decode the N input data based on the soft-values of Ra<b>0</b>, Z<b>1</b>, Z<b>3</b> and Ra<b>1</b>, then stores the outputs in the Interleaver Memory A.</p>
    <p>The Turbo Decoder also starts the Log-MAP Decoder B, in block <b>40</b> <i>a</i>, to decode the N input data based on the soft-values of Ra<b>2</b> and Z<b>2</b>, in pipelined mode with a delay latency of N, then stores the output in the Interleaver Memory.</p>
    <p>When an input data block of size N is ready, the Turbo Decoder starts the Log-MAP Decoder A, in block <b>40</b> <i>b</i>, to decode the N input data based on the soft-values of Rb<b>0</b>, Z<b>1</b>, Z<b>3</b> and Rb<b>1</b>, then stores the outputs in the Interleaver Memory A.</p>
    <p>The Turbo Decoder also starts the Log-MAP Decoder B, in block <b>40</b> <i>b</i>, to decode the N input data based on the soft-values of Rb<b>2</b> and Z<b>4</b>, in pipelined mode with a delay latency of N, then store the outputs in the Interleaver Memory.</p>
    <p>The Turbo Decoder performs iterative decoding for L number of times (L=1,2, . . . , M). The Log-MAP Decoder A receives the sum of (Z<b>1</b> and Z<b>3</b> and corresponding ones of Ra<b>0</b>, Rb<b>0</b> as inputs. The Log-MAP Decoder A also receives corresponding ones of Ra<b>1</b>, Rb<b>1</b> as inputs. The Log-MAP Decoder B receives the data Z<b>2</b> and R<b>2</b> as inputs.</p>
    <p>When the iterative decoding sequences is complete, the Turbo Decoder starts the hard-decision operations to compute and produce soft-decision outputs.</p>
    <heading>Sisco Log-map Decoder</heading> <p>As shown in FIG. 7, SISO Log-MAP Decoders <b>42</b>, <b>44</b> include a Branch Metric (BM) computation module <b>71</b>, a State Metric (SM) computation module <b>72</b>, a Log-MAP computation module <b>73</b>, a BM Memory module <b>74</b>, a SM Memory module <b>75</b>, and a Control Logic State Machine module <b>76</b>. Soft-value inputs enter the Branch Metric (BM) computation module <b>71</b>, where Euclidean distance is calculated for each branch, the output branch metrics are stored in the BM Memory module <b>74</b>. The State Metric (SM) computation module <b>72</b> reads branch metrics from the BM Memory <b>74</b> and computes the state metric for each state, the output state-metrics are stored in the SM Memory module <b>75</b>. The Log-MAP computation module <b>73</b> reads both branch-metrics and state-metrics from BM memory <b>74</b> and SM memory <b>75</b> modules to compute the Log Maximum a Posteriori probability and produce soft-decision output. The Control Logic State-machine module <b>76</b> provides the overall operations of the decoding process.</p>
    <p>As shown in FIG. 7 which is one example of 3GPP Turbo Codes Decoder, the Log-MAP Decoder <b>42</b> <b>44</b> functions effectively as follows:</p>
    <p>The Log-MAP Decoder <b>42</b>, <b>44</b> reads each soft-values (SD) data pair input, then computes branch-metric (BM) values for all paths in the Turbo Codes Trellis <b>80</b> as shown in FIG. 8<i>a </i>(and Trellis <b>85</b> in FIG. 8<i>b</i>). The computed BM data is stored into BM Memory <b>74</b>. The process of computing BM values is repeated for each input data until all N samples are calculated and stored in BM Memory <b>74</b>.</p>
    <p>The Log-MAP Decoder <b>42</b> <b>44</b> reads BM values from BM Memory <b>74</b> and SM values from SM Memory <b>75</b>, and computes the forward state-metric (SM) for all states in the Trellis <b>80</b> as shown in FIG. 8<i>a </i>(and Trellis <b>85</b> in FIG. 8<i>b</i>). The computed forward SM data is stored into SM Memory <b>75</b>. The process of computing forward SM values is repeated for each input data until all N samples are calculated and stored in SM Memory <b>75</b>.</p>
    <p>The Log-MAP Decoder <b>42</b> <b>44</b> reads BM values from BM Memory <b>74</b> and SM values from SM Memory <b>75</b>, and computes the backward state-metric (SM) for all states in the Trellis <b>80</b> as shown in FIG. 8<i>a </i>(and Trellis <b>85</b> in FIG. 8<i>b</i>). The computed backward SM data is stored into the SM Memory <b>75</b>. The process of computing backward SM values is repeated for each input data until all N samples are calculated and stored in SM Memory <b>75</b>.</p>
    <p>The Log-MAP Decoder <b>42</b> <b>44</b> then computes Log-MAP posteriori probability for u=0 and u=1 using the BM values and SM values from BM Memory <b>74</b> and SM Memory <b>75</b>. The process of computing Log-MAP posteriori probability is repeated for each input data until all N samples are calculated. The Log-MAP Decoder then decodes data by making soft decision based on the posteriori probability for each stage and produces soft-decision output, until all N inputs are decoded.</p>
    <heading>Branch Metric Computation Module</heading> <p>The Branch Metric (BM) computation module <b>71</b> computes the Euclidean distance for each branch in the 8-states Trellis <b>80</b> as shown in the FIG. 8<i>a </i>based on the following equations:</p>
    <p>Local Euclidean distances values=SD<b>0</b>*G<b>0</b>+SD<b>1</b>*G<b>1</b> </p>
    <p>where SD<b>0</b> and SD<b>1</b> are soft-value input data and G<b>0</b> and G<b>1</b> are the expected input for each path in the Trellis <b>80</b>. G<b>0</b> and G<b>1</b> are coded as signed antipodal values, meaning that 0 corresponds to +1 and 1 corresponds to 1. Therefore, the local Euclidean distances for each path in the Trellis <b>80</b> are computed by the following equations:</p>
    <p>M<b>1</b>=SD<b>0</b>+SD<b>1</b> </p>
    <p>M<b>2</b>=M<b>1</b> </p>
    <p>M<b>3</b>=M<b>2</b> </p>
    <p>M<b>4</b>=M<b>1</b> </p>
    <p>M<b>5</b>=SD<b>0</b>+SD<b>1</b> </p>
    <p>M<b>6</b>=M<b>5</b> </p>
    <p>M<b>7</b>=M<b>6</b> </p>
    <p>M<b>8</b>=M<b>5</b> </p>
    <p>M<b>9</b>=M<b>6</b> </p>
    <p>M<b>10</b>=M<b>5</b> </p>
    <p>M<b>11</b>=M<b>5</b> </p>
    <p>M<b>12</b>=M<b>6</b> </p>
    <p>M<b>13</b>=M<b>2</b> </p>
    <p>M<b>14</b>=M<b>1</b> </p>
    <p>M<b>15</b>=M<b>1</b> </p>
    <p>M<b>16</b>=M<b>2</b> </p>
    <p>As shown in the exemplary embodiment of FIG. 9, the Branch Metric Computing module includes one L-bit Adder <b>91</b>, one L-bit Subtracter <b>92</b>, and a 2complemeter <b>93</b>. The Euclidean distances is computed for path M<b>1</b> and M<b>5</b>. Path M<b>2</b> is 2complement of path M<b>1</b>. Path M<b>6</b> is 2complement of M<b>5</b>. Path M<b>3</b> is the same path M<b>2</b>, path M<b>4</b> is the same as path M<b>1</b>, path M<b>7</b> is the same as path M<b>6</b>, path M<b>8</b> is the same as path M<b>5</b>, path M<b>9</b> is the same as path M<b>6</b>, path M<b>10</b> is the same as path M<b>5</b>, path M<b>11</b> is the same as path M<b>5</b>, path M<b>12</b> is the same as path M<b>6</b>, path M<b>13</b> is the same as path M<b>2</b>, path M<b>14</b> is the same as path M<b>1</b>, path M<b>15</b> is the same as path M<b>1</b>, and path M<b>16</b> is the same as path M<b>2</b>.</p>
    <heading>State Metric Computing Module</heading> <p>The State Metric Computing module <b>72</b> calculates the probability A(k) of each state transition in forward recursion and the probability B(k) in backward recursion. FIG. 13 shows the implementation of state-metric in forward recursion with Add-Compare-Select (ACS) logic. FIG. 14 shows the implementation of state-metric in backward recursion with Add-Compare-Select (ACS) logic. The calculations are performed at each node in the Turbo Codes Trellis <b>80</b> (FIG. 8<i>a</i>) in both forward and backward recursion. FIG. 15 shows the forward state transitions in the Turbo Codes Trellis <b>80</b> (FIG. 8<i>a</i>). FIG. 16 shows the backward state transitions in the Turbo Codes Trellis <b>80</b> (FIG. 8<i>a</i>). Each node in the Trellis <b>80</b> as shown in FIG. 8<i>a </i>has two entering paths: one-path <b>84</b> and zero-path <b>83</b>, from the two nodes in the previous stage.</p>
    <p>In an exemplary embodiment, the ACS logic includes an Adder <b>132</b>, an Adder <b>134</b>, a Comparator <b>131</b>, and a Multiplexer <b>133</b>. In the forward recursion, the Adder <b>132</b> computes the sum of the branch metric and state metric in the one-path <b>84</b> from the state s(k1) of previous stage (k1). The Adder <b>134</b> computes the sum of the branch metric and state metric in the zero-path <b>83</b> from the state (k1) of previous stage (k1). The Comparator <b>131</b> compares the two sums and the Multiplexer <b>133</b> selects the larger sum for the state s(k) of current stage (k). In the backward recursion, the Adder <b>142</b> computes the sum of the branch metric and state metric in the one-path <b>84</b> from the state s(j+1) of previous stage (J+1). The Adder <b>144</b> computes the sum of the branch metric and state metric in the zero-path <b>83</b> from the state s(j+1) of previous stage (J+1). The Comparator <b>141</b> compares the two sums and the Multiplexer <b>143</b> selects the larger sum for the state s(j) of current stage (j).</p>
    <p>The Equations for the ACS are shown below:</p>
    <p>A(k)=MAX [(bm<b>0</b>+sm<b>0</b>(k1)), (bm<b>1</b>+sm<b>1</b>(k1)]</p>
    <p>B(j)=MAX [(bm<b>0</b>+sm<b>0</b>(j+1)), (bm<b>1</b>+sm<b>1</b>(j+1)]</p>
    <p>Time (k1 ) is the previous stage of (k) in forward recursion as shown in FIG. 15, and time (j+1) is the previous stage of (j) in backward recursion as shown in FIG. <b>16</b>.</p>
    <heading>Log-MAP Computing Module</heading> <p>The Log-MAP computing module calculates the posteriori probability for u=0 and u=1, for each path entering each state in the Turbo Codes Trellis <b>80</b> corresponding to u=0 and u=1 or referred as zero-path <b>83</b> and one-path <b>84</b>. The accumulated probabilities are compared and the u with larger probability is selected. The soft-decisions are made based on the final probability selected for each bit. FIG. 10<i>a </i>shows the implementation for calculating the posteriori probability for u=0. FIG. 10<i>b </i>shows the implementation for calculating the posteriori probability for u=1. FIG. 11 shows the implementation of compare-and-select for the u with larger probability. FIG. 12 shows the implementation of the soft-decode compare logic to produce output bits based on the posteriori probability of u=0 and u=1. The equations for calculating the accumulated probabilities for each state and compare-and-select are shown below:</p>
    <p>sum_s<b>00</b>=sm<b>0</b> <i>i</i>+bm<b>1</b>+sm<b>0</b> <i>j </i> </p>
    <p>sum_s<b>01</b>=sm<b>3</b> <i>i</i>+bm<b>7</b>+sm<b>1</b> <i>j </i> </p>
    <p>sum_s<b>02</b>=sm<b>4</b> <i>i</i>+bm<b>9</b>+sm<b>2</b> <i>j </i> </p>
    <p>sum_s<b>03</b>=sm<b>7</b> <i>i</i>+bm<b>15</b>+sm<b>3</b> <i>j </i> </p>
    <p>sum_s<b>04</b>=sm<b>1</b> <i>i</i>+bm<b>4</b>+sm<b>4</b> <i>j </i> </p>
    <p>sum_s<b>05</b>=sm<b>2</b> <i>i</i>+bm<b>6</b>+sm<b>5</b> <i>j </i> </p>
    <p>sum_s<b>06</b>=sm<b>5</b> <i>i</i>+bm<b>12</b>+sm<b>6</b> <i>j </i> </p>
    <p>sum_s<b>07</b>=sm<b>6</b> <i>i</i>+bm<b>14</b>+sm<b>7</b> <i>j </i> </p>
    <p>sum_s<b>10</b>=sm<b>1</b> <i>i</i>+bm<b>3</b>+sm<b>0</b> <i>j </i> </p>
    <p>sum_s<b>11</b>=sm<b>2</b> <i>i</i>+bm<b>5</b>+sm<b>1</b> <i>j </i> </p>
    <p>sum_s<b>12</b>=sm<b>5</b> <i>i</i>+bm<b>11</b>+sm<b>2</b> <i>j </i> </p>
    <p>sum_s<b>13</b>=sm<b>6</b> <i>i</i>+bm<b>13</b>+sm<b>3</b> <i>j </i> </p>
    <p>sum_s<b>14</b>=sm<b>0</b> <i>i</i>+bm<b>2</b>+sm<b>4</b> <i>j </i> </p>
    <p>sum_s<b>15</b>=sm<b>3</b> <i>i</i>+bm<b>8</b>+sm<b>5</b> <i>j </i> </p>
    <p>sum_s<b>16</b>=sm<b>4</b> <i>i</i>+bm<b>10</b>+sm<b>6</b> <i>j </i> </p>
    <p>sum_s<b>17</b>=sm<b>7</b> <i>i</i>+bm<b>16</b>+sm<b>7</b> <i>j </i> </p>
    <p>s<b>00</b>sum=MAX[sum_s<b>00</b>, <b>0</b>]</p>
    <p>s<b>01</b>sum=MAX[sum_s<b>01</b>, s<b>00</b>sum]</p>
    <p>s<b>02</b>sum=MAX[sum_s<b>02</b>, s<b>01</b> sum]</p>
    <p>s<b>03</b>sum=MAX[sum_s<b>03</b>, s<b>02</b>sum]</p>
    <p>s<b>04</b>sum=MAX[sum_s<b>04</b>, s<b>03</b>sum]</p>
    <p>s<b>05</b>sum=MAX[sum_s<b>05</b>, s<b>04</b>sum]</p>
    <p>s<b>06</b>sum=MAX[sum_s<b>06</b>, s<b>05</b>sum]</p>
    <p>s<b>07</b>sum=MAX[sum_s<b>07</b>, s<b>06</b>sum]</p>
    <p>s<b>10</b>sum=MAX[sum_s<b>10</b>, <b>0</b>]</p>
    <p>s<b>11</b>sum=MAX[sum_s<b>11</b>, s<b>10</b>sum]</p>
    <p>s<b>12</b>sum=MAX[sum_s<b>12</b>, s<b>11</b>sum]</p>
    <p>s<b>13</b>sum=MAX[sum_s<b>13</b>, s<b>12</b>sum]</p>
    <p>s<b>14</b>sum=MAX[sum_s<b>14</b>, s<b>13</b>sum]</p>
    <p>s<b>15</b>sum=MAX[sum_s<b>15</b>, s<b>14</b>sum]</p>
    <p>s<b>16</b>sum=MAX[sum_s<b>16</b>, s<b>15</b>sum]</p>
    <p>s<b>17</b>sum=MAX[sum_s<b>17</b>, s<b>16</b>sum]</p>
    <heading>Control LogicsState Machine (CLSM) Module</heading> <p>As shown in FIG. 7, the Control Logic module controls the overall operations of the Log-MAP Decoder. The control logic state machine <b>171</b>, referred as CLSM, is shown in FIG. <b>17</b>. The CLSM module <b>171</b> (FIG. 17) operates effectively as follows. Initially, the CLSM module <b>171</b> operates in IDLE state <b>172</b>. When the decoder is enabled, the CLSM module <b>171</b> transitions to CALC-BM state <b>173</b>, where the Branch Metric (BM) module starts operations and monitors for completion. When Branch Metric calculations are completed, referred to as bm-done, the CLSM transitions to CALC-FWD-SM state <b>174</b>, where the State Metric module (SM) begins forward recursion operations. When the forward SM state metric calculations are completed, referred to as fwd-sm-done, the CLSM transitions to CALC-BWD-SM state <b>175</b>, where the State Metric module (SM ) begins backward recursion operations. When backward SM state metric calculations are completed, referred to as bwd-sm-done, the CLSM transitions to CALC-Log-MAP state <b>176</b>, where the Log-MAP computation module begins calculating the maximum a posteriori (MAP) probability to produce soft decode output. When Log-MAP calculations are completed, referred to as log-map-done, the CLSM module <b>171</b> transitions back to IDLE state <b>172</b>.</p>
    <heading>BM Memory and SM Memory</heading> <p>The Branch-Metric Memory <b>74</b> and the State-Metric Memory <b>75</b> are shown in FIG. 7 as the data storage components for BM module <b>71</b> and SM module <b>72</b>. The Branch Metric Memory module is a dual-port RAM that contains M- bits of N memory locations as shown in FIG. <b>18</b>. The State Metric Memory module is a dual-port RAM that contains K-bits of N memory locations as shown in FIG. <b>19</b>. Data can be written into one port while reading at the other port.</p>
    <heading>Interleaver Memory</heading> <p>As shown in FIG. 4, the Interleaver Memory A <b>43</b> stores data for the first decoder A <b>42</b> and Interleaver Memory B <b>45</b> stores data for the second decoder B <b>44</b>. In iterative pipelined decoding, the decoder A <b>42</b> reads data from Interleaver Memory B <b>45</b> and writes results data into Interleaver Memory B <b>43</b>, the decoder B <b>44</b> reads data from Interleaver Memory A <b>43</b> and write results into Interleaver Memory B <b>45</b>.</p>
    <p>As shown in FIG. 20, the De-Interleaver memory <b>41</b> includes a De-Interleaver module <b>201</b> and a dual-port RAM <b>202</b>, which contains M-bits of N memory locations. The Interleaver is a Turbo code internal interleaver as defined by 3 GPP standard ETSI TS 125 222 V3.2.1 (2000-05), or other source. The Interleaver permutes the address input port A for all write operations into dual-port RAM module. Reading data from output port B are done with normal address input.</p>
    <p>As shown in FIG. 21, the Interleaver Memory <b>43</b> <b>45</b> comprises of a dual-port RAM <b>211</b>, which contains M-bits of N memory locations.</p>
    <p>The input buffer Interleaver Memory module uses an interleaver to generate the writeaddress sequences of the Memory core in write-mode. In read-mode, the memory core readaddress are normal sequences.</p>
    <heading>Turbo Codes Decoder Control LogicsState Machine (TDCLSM</heading> <p>As shown in FIG. 4, the Turbo Decoder Control Logics module <b>47</b>, referred to as TDCLSM, controls the overall operations of the Turbo Codes Decoder. Log-MAP A <b>42</b> starts the operations of data in Memory B <b>45</b>. At the same time, Log-MAP B starts the operations in Memory A <b>43</b>. When Log-MAP A <b>42</b> and Log-MAP B <b>44</b> finish with block N of data, the TDCLSM <b>47</b> starts the iterative decoding for L number of times. When the iterative decoding sequences are completed, the TDCLSM <b>47</b> transitions to HARD-DEC to generate the harddecode outputs. Then the TDCLSM <b>47</b> transitions to start decoding another block of data.</p>
    <heading>Iterative Decoding and Diversity Processing</heading> <p>Turbo Codes decoder performs iterative decoding and diversity processing by feeding back the output Z<b>1</b>, Z<b>3</b> of the second Log-MAP decoder B into the corresponding first Log-MAP decoder A before making decision for hard-decoding output. As shown in FIG. 23, the Counter <b>233</b> counts the preset number L times.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6304995">US6304995</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td ">Trw Inc.</td><td class="patent-data-table-td ">Pipelined architecture to decode parallel and serial concatenated codes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6484283">US6484283</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 1998</td><td class="patent-data-table-td patent-date-value">Nov 19, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for encoding and decoding a turbo code in an integrated modem system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6510536">US6510536</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 1, 1999</td><td class="patent-data-table-td patent-date-value">Jan 21, 2003</td><td class="patent-data-table-td ">Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry Through The Communications Research Centre</td><td class="patent-data-table-td ">Reduced-complexity max-log-APP decoders and related turbo decoders</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Abeta et al., Performance of very low rate channel coding in W-CDMA reverse link, 2002, IEEE, p. 1-5.*</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dr. Woodard, Implementation of high rate Turbo decoders for third generation mobile communications, 1999, Institute of Electrical Engineers, p. 12/1-12/6.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Fanucci et al., VLSI design of a high speed Turbo Decoder for 3rd generation satellite communication, 2002, IEEE, p. 509-512.*</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Xu et al., Implementation of a new structure of Turbo decoder with 384Kbps in 3G, Feb. 5, 2001, ASIC &amp; system state key Lab, p. 1-7.*</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7418052">US7418052</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 30, 2004</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Interdigital Technology Corporation</td><td class="patent-data-table-td ">Iterative turbo decision feedback receiver</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7743287">US7743287</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 2007</td><td class="patent-data-table-td patent-date-value">Jun 22, 2010</td><td class="patent-data-table-td ">Trellisware Technologies, Inc.</td><td class="patent-data-table-td ">Using SAM in error correcting code encoder and decoder implementations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7761772">US7761772</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 2007</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Trellisware Technologies, Inc.</td><td class="patent-data-table-td ">Using no-refresh DRAM in error correcting code encoder and decoder implementations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7908545">US7908545</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Interdigital Technology Corporation</td><td class="patent-data-table-td ">Pipeline architecture for maximum a posteriori (MAP) decoders</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8020078">US8020078</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2007</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Qualcomm Incorporated</td><td class="patent-data-table-td ">Methods and apparatus for reducing error floors in message passing decoders</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8316285">US8316285</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 2011</td><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td ">Interdigital Technology Corporation</td><td class="patent-data-table-td ">Pipeline architecture for maximum a posteriori (MAP) decoders</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8549376">US8549376</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 2007</td><td class="patent-data-table-td patent-date-value">Oct 1, 2013</td><td class="patent-data-table-td ">Rockwell Collins, Inc.</td><td class="patent-data-table-td ">Vector turbo codes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1821415A1?cl=en">EP1821415A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 2006</td><td class="patent-data-table-td patent-date-value">Aug 22, 2007</td><td class="patent-data-table-td ">Telefonaktiebolaget L M Ericsson (Publ)</td><td class="patent-data-table-td ">Hybrid decoding using multiple turbo decoders in parallel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007093314A1?cl=en">WO2007093314A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 2007</td><td class="patent-data-table-td patent-date-value">Aug 23, 2007</td><td class="patent-data-table-td ">Ericsson Telefon Ab L M</td><td class="patent-data-table-td ">Hybrid decoding using multiple turbo decoders in parallel</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S794000">714/794</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S755000">714/755</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0001000000">H04L1/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03M0013290000">H03M13/29</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/005">H04L1/005</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/6563">H03M13/6563</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/0055">H04L1/0055</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/0054">H04L1/0054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/3961">H03M13/3961</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/0052">H04L1/0052</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/0066">H04L1/0066</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/3927">H03M13/3927</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/3905">H03M13/3905</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L1/0071">H04L1/0071</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/2987">H03M13/2987</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/6306">H03M13/6306</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/3922">H03M13/3922</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=YKtoBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M13/2771">H03M13/2771</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03M13/65M</span>, <span class="nested-value">H03M13/39M</span>, <span class="nested-value">H03M13/63A</span>, <span class="nested-value">H03M13/29T4M</span>, <span class="nested-value">H03M13/27T</span>, <span class="nested-value">H04L1/00B5L</span>, <span class="nested-value">H04L1/00B5H</span>, <span class="nested-value">H04L1/00B5M</span>, <span class="nested-value">H03M13/39A5</span>, <span class="nested-value">H03M13/39A6</span>, <span class="nested-value">H04L1/00B5E5</span>, <span class="nested-value">H03M13/39A</span>, <span class="nested-value">H04L1/00B7V</span>, <span class="nested-value">H04L1/00B7K3</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 11, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 30 AND 31 ARE CANCELLED. CLAIMS 22 AND 29 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS23-28, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 32-41 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 1-21 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 3, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 3, 2008</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 7, 2008</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060825</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3RudLcsTgxcRlprhZCI6UdksHoKA\u0026id=YKtoBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3Ph50a8FDbQKmZP0ZpF5CfmABCzw\u0026id=YKtoBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2PQqyP3ldFNPhB7a5nQ4bY7nVL7g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/High_speed_turbo_codes_decoder_for_3G_us.pdf?id=YKtoBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1MTNqQkomYjyB1MJ3M-8lCk6GQnQ"},"sample_url":"http://www.google.com/patents/reader?id=YKtoBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>