#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e306470fb90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e306471e420 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x5e306472db60 .functor NOT 1, L_0x5e30647506e0, C4<0>, C4<0>, C4<0>;
L_0x5e3064750440 .functor XOR 4, L_0x5e30647502e0, L_0x5e30647503a0, C4<0000>, C4<0000>;
L_0x5e30647505d0 .functor XOR 4, L_0x5e3064750440, L_0x5e3064750500, C4<0000>, C4<0000>;
v0x5e306474de80_0 .net *"_ivl_10", 3 0, L_0x5e3064750500;  1 drivers
v0x5e306474df80_0 .net *"_ivl_12", 3 0, L_0x5e30647505d0;  1 drivers
v0x5e306474e060_0 .net *"_ivl_2", 3 0, L_0x5e3064750240;  1 drivers
v0x5e306474e120_0 .net *"_ivl_4", 3 0, L_0x5e30647502e0;  1 drivers
v0x5e306474e200_0 .net *"_ivl_6", 3 0, L_0x5e30647503a0;  1 drivers
v0x5e306474e330_0 .net *"_ivl_8", 3 0, L_0x5e3064750440;  1 drivers
v0x5e306474e410_0 .net "c", 0 0, v0x5e306474c340_0;  1 drivers
v0x5e306474e4b0_0 .var "clk", 0 0;
v0x5e306474e550_0 .net "d", 0 0, v0x5e306474c480_0;  1 drivers
v0x5e306474e5f0_0 .net "mux_in_dut", 3 0, L_0x5e306474ff50;  1 drivers
v0x5e306474e690_0 .net "mux_in_ref", 3 0, L_0x5e306474ee20;  1 drivers
v0x5e306474e730_0 .var/2u "stats1", 159 0;
v0x5e306474e7f0_0 .var/2u "strobe", 0 0;
v0x5e306474e8b0_0 .net "tb_match", 0 0, L_0x5e30647506e0;  1 drivers
v0x5e306474e970_0 .net "tb_mismatch", 0 0, L_0x5e306472db60;  1 drivers
v0x5e306474ea30_0 .net "wavedrom_enable", 0 0, v0x5e306474c520_0;  1 drivers
v0x5e306474ead0_0 .net "wavedrom_title", 511 0, v0x5e306474c5c0_0;  1 drivers
L_0x5e3064750240 .concat [ 4 0 0 0], L_0x5e306474ee20;
L_0x5e30647502e0 .concat [ 4 0 0 0], L_0x5e306474ee20;
L_0x5e30647503a0 .concat [ 4 0 0 0], L_0x5e306474ff50;
L_0x5e3064750500 .concat [ 4 0 0 0], L_0x5e306474ee20;
L_0x5e30647506e0 .cmp/eeq 4, L_0x5e3064750240, L_0x5e30647505d0;
S_0x5e306471e5b0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x5e306471e420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5e306470b2f0 .functor OR 1, v0x5e306474c340_0, v0x5e306474c480_0, C4<0>, C4<0>;
L_0x5e306470b5a0 .functor NOT 1, v0x5e306474c480_0, C4<0>, C4<0>, C4<0>;
L_0x5e306470b8a0 .functor AND 1, v0x5e306474c340_0, v0x5e306474c480_0, C4<1>, C4<1>;
v0x5e3064712e30_0 .net *"_ivl_10", 0 0, L_0x5e306470b5a0;  1 drivers
v0x5e3064712940_0 .net *"_ivl_15", 0 0, L_0x5e306470b8a0;  1 drivers
v0x5e306470b3b0_0 .net *"_ivl_2", 0 0, L_0x5e306470b2f0;  1 drivers
L_0x779058682018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e306470b6c0_0 .net/2s *"_ivl_6", 0 0, L_0x779058682018;  1 drivers
v0x5e306470ba00_0 .net "c", 0 0, v0x5e306474c340_0;  alias, 1 drivers
v0x5e306470bd40_0 .net "d", 0 0, v0x5e306474c480_0;  alias, 1 drivers
v0x5e306474ba20_0 .net "mux_in", 3 0, L_0x5e306474ee20;  alias, 1 drivers
L_0x5e306474ee20 .concat8 [ 1 1 1 1], L_0x5e306470b2f0, L_0x779058682018, L_0x5e306470b5a0, L_0x5e306470b8a0;
S_0x5e306474bb80 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x5e306471e420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5e306474c340_0 .var "c", 0 0;
v0x5e306474c3e0_0 .net "clk", 0 0, v0x5e306474e4b0_0;  1 drivers
v0x5e306474c480_0 .var "d", 0 0;
v0x5e306474c520_0 .var "wavedrom_enable", 0 0;
v0x5e306474c5c0_0 .var "wavedrom_title", 511 0;
E_0x5e306471ce90/0 .event negedge, v0x5e306474c3e0_0;
E_0x5e306471ce90/1 .event posedge, v0x5e306474c3e0_0;
E_0x5e306471ce90 .event/or E_0x5e306471ce90/0, E_0x5e306471ce90/1;
E_0x5e306471d120 .event negedge, v0x5e306474c3e0_0;
E_0x5e306471d530 .event posedge, v0x5e306474c3e0_0;
S_0x5e306474be40 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5e306474bb80;
 .timescale -12 -12;
v0x5e306474c040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5e306474c140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5e306474bb80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5e306474c770 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x5e306471e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5e306470bbe0 .functor NOT 1, v0x5e306474c340_0, C4<0>, C4<0>, C4<0>;
L_0x5e30647233f0 .functor NOT 1, v0x5e306474c480_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474efd0 .functor AND 1, L_0x5e306470bbe0, L_0x5e30647233f0, C4<1>, C4<1>;
L_0x5e306474f0e0 .functor NOT 1, v0x5e306474c480_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474f290 .functor AND 1, v0x5e306474c340_0, L_0x5e306474f0e0, C4<1>, C4<1>;
L_0x5e306474f350 .functor AND 1, v0x5e306474c340_0, v0x5e306474c480_0, C4<1>, C4<1>;
L_0x5e306474f510 .functor NOT 1, v0x5e306474c340_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474f580 .functor AND 1, L_0x5e306474f510, v0x5e306474c480_0, C4<1>, C4<1>;
L_0x5e306474f690 .functor NOT 1, v0x5e306474c340_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474f700 .functor NOT 1, v0x5e306474c480_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474f800 .functor AND 1, L_0x5e306474f690, L_0x5e306474f700, C4<1>, C4<1>;
L_0x5e306474f8f0 .functor NOT 1, v0x5e306474c480_0, C4<0>, C4<0>, C4<0>;
L_0x5e306474f9d0 .functor AND 1, v0x5e306474c340_0, L_0x5e306474f8f0, C4<1>, C4<1>;
L_0x5e306474fa90 .functor AND 1, v0x5e306474c340_0, v0x5e306474c480_0, C4<1>, C4<1>;
L_0x5e306474f960 .functor AND 1, v0x5e306474c340_0, v0x5e306474c480_0, C4<1>, C4<1>;
L_0x5e306474fbb0 .functor BUFZ 1, L_0x5e306474efd0, C4<0>, C4<0>, C4<0>;
L_0x5e306474fd30 .functor BUFZ 1, L_0x5e306474f290, C4<0>, C4<0>, C4<0>;
L_0x5e306474fdf0 .functor BUFZ 1, L_0x5e306474f350, C4<0>, C4<0>, C4<0>;
L_0x5e3064750130 .functor BUFZ 1, L_0x5e306474f580, C4<0>, C4<0>, C4<0>;
v0x5e306474c9a0_0 .net *"_ivl_0", 0 0, L_0x5e306470bbe0;  1 drivers
v0x5e306474caa0_0 .net *"_ivl_12", 0 0, L_0x5e306474f510;  1 drivers
v0x5e306474cb80_0 .net *"_ivl_16", 0 0, L_0x5e306474f690;  1 drivers
v0x5e306474cc40_0 .net *"_ivl_18", 0 0, L_0x5e306474f700;  1 drivers
v0x5e306474cd20_0 .net *"_ivl_2", 0 0, L_0x5e30647233f0;  1 drivers
v0x5e306474ce50_0 .net *"_ivl_22", 0 0, L_0x5e306474f8f0;  1 drivers
v0x5e306474cf30_0 .net *"_ivl_33", 0 0, L_0x5e306474fbb0;  1 drivers
v0x5e306474d010_0 .net *"_ivl_37", 0 0, L_0x5e306474fd30;  1 drivers
v0x5e306474d0f0_0 .net *"_ivl_41", 0 0, L_0x5e306474fdf0;  1 drivers
v0x5e306474d1d0_0 .net *"_ivl_46", 0 0, L_0x5e3064750130;  1 drivers
v0x5e306474d2b0_0 .net *"_ivl_6", 0 0, L_0x5e306474f0e0;  1 drivers
v0x5e306474d390_0 .net "c", 0 0, v0x5e306474c340_0;  alias, 1 drivers
v0x5e306474d430_0 .net "d", 0 0, v0x5e306474c480_0;  alias, 1 drivers
v0x5e306474d520_0 .net "m0", 0 0, L_0x5e306474efd0;  1 drivers
v0x5e306474d5e0_0 .net "m1", 0 0, L_0x5e306474f290;  1 drivers
v0x5e306474d6a0_0 .net "m2", 0 0, L_0x5e306474f350;  1 drivers
v0x5e306474d760_0 .net "m3", 0 0, L_0x5e306474f580;  1 drivers
v0x5e306474d820_0 .net "m4", 0 0, L_0x5e306474f800;  1 drivers
v0x5e306474d8e0_0 .net "m5", 0 0, L_0x5e306474f9d0;  1 drivers
v0x5e306474d9a0_0 .net "m6", 0 0, L_0x5e306474fa90;  1 drivers
v0x5e306474da60_0 .net "m7", 0 0, L_0x5e306474f960;  1 drivers
v0x5e306474db20_0 .net "mux_in", 3 0, L_0x5e306474ff50;  alias, 1 drivers
L_0x5e306474ff50 .concat8 [ 1 1 1 1], L_0x5e306474fbb0, L_0x5e306474fd30, L_0x5e306474fdf0, L_0x5e3064750130;
S_0x5e306474dc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x5e306471e420;
 .timescale -12 -12;
E_0x5e3064704820 .event anyedge, v0x5e306474e7f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5e306474e7f0_0;
    %nor/r;
    %assign/vec4 v0x5e306474e7f0_0, 0;
    %wait E_0x5e3064704820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e306474bb80;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %wait E_0x5e306471d120;
    %wait E_0x5e306471d530;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %wait E_0x5e306471d530;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %wait E_0x5e306471d530;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %wait E_0x5e306471d530;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %wait E_0x5e306471d120;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5e306474c140;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e306471ce90;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x5e306474c480_0, 0;
    %assign/vec4 v0x5e306474c340_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5e306471e420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e306474e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e306474e7f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5e306471e420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e306474e4b0_0;
    %inv;
    %store/vec4 v0x5e306474e4b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e306471e420;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5e306474c3e0_0, v0x5e306474e970_0, v0x5e306474e410_0, v0x5e306474e550_0, v0x5e306474e690_0, v0x5e306474e5f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e306471e420;
T_7 ;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5e306471e420;
T_8 ;
    %wait E_0x5e306471ce90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e306474e730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e306474e730_0, 4, 32;
    %load/vec4 v0x5e306474e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e306474e730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e306474e730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e306474e730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5e306474e690_0;
    %load/vec4 v0x5e306474e690_0;
    %load/vec4 v0x5e306474e5f0_0;
    %xor;
    %load/vec4 v0x5e306474e690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e306474e730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5e306474e730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e306474e730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q3/iter0/response4/top_module.sv";
