\hypertarget{union__hw__enet__atinc}{}\section{\+\_\+hw\+\_\+enet\+\_\+atinc Union Reference}
\label{union__hw__enet__atinc}\index{\+\_\+hw\+\_\+enet\+\_\+atinc@{\+\_\+hw\+\_\+enet\+\_\+atinc}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+I\+NC -\/ Time-\/\+Stamping Clock Period Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__atinc_aeedb817f305bffbc72ba86245876cf79}{}\label{union__hw__enet__atinc_aeedb817f305bffbc72ba86245876cf79}

\item 
struct \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__atinc_a6b8102af143a5ca792eb928cd3753f8f}{}\label{union__hw__enet__atinc_a6b8102af143a5ca792eb928cd3753f8f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+I\+NC -\/ Time-\/\+Stamping Clock Period Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
