

================================================================
== Vitis HLS Report for 'sha256Digest_256_s'
================================================================
* Date:           Wed Jun  7 23:11:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  4.826 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_DIGEST_MAIN   |        ?|        ?|        72|          -|          -|     ?|        no|
        | + LOOP_SHA256_DIGEST_NBLK  |       70|       70|        70|          -|          -|     1|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_3_loc = alloca i64 1"   --->   Operation 6 'alloca' 'a_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_3_loc = alloca i64 1"   --->   Operation 7 'alloca' 'b_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_3_loc = alloca i64 1"   --->   Operation 8 'alloca' 'c_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'd_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'e_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'f_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'g_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'h_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 22 'read' 'end_flag' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln632 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 23 'br' 'br_ln632' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%end_flag_1 = phi i1 %end_flag, void %entry, i1 %end_flag_2, void %for.inc123.loopexit"   --->   Operation 24 'phi' 'end_flag_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln632 = br i1 %end_flag_1, void %LOOP_SHA256_DIGEST_NBLK, void %for.end129" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 25 'br' 'br_ln632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln632 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 26 'specloopname' 'specloopname_ln632' <Predicate = (!end_flag_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%blk_num = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:634]   --->   Operation 27 'read' 'blk_num' <Predicate = (!end_flag_1)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%br_ln663 = br void %LOOP_SHA256_UPDATE_64_ROUNDS" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 28 'br' 'br_ln663' <Predicate = (!end_flag_1)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln734 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_hash_strm, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:734]   --->   Operation 29 'write' 'write_ln734' <Predicate = (end_flag_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln736 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:736]   --->   Operation 30 'ret' 'ret_ln736' <Predicate = (end_flag_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%h = phi i32 1541459225, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln695, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 31 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%g = phi i32 528734635, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln694, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:694]   --->   Operation 32 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%f = phi i32 2600822924, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln693, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:693]   --->   Operation 33 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%e = phi i32 1359893119, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln692, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:692]   --->   Operation 34 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%d = phi i32 2773480762, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln691, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:691]   --->   Operation 35 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = phi i32 1013904242, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln690, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:690]   --->   Operation 36 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b = phi i32 3144134277, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln689, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:689]   --->   Operation 37 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%a = phi i32 1779033703, void %LOOP_SHA256_DIGEST_NBLK, i32 %add_ln688, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:688]   --->   Operation 38 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%n = phi i64 0, void %LOOP_SHA256_DIGEST_NBLK, i64 %n_1, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1"   --->   Operation 39 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.08ns)   --->   "%icmp_ln663 = icmp_eq  i64 %n, i64 %blk_num" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 40 'icmp' 'icmp_ln663' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.08ns)   --->   "%n_1 = add i64 %n, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 41 'add' 'n_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln663 = br i1 %icmp_ln663, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1, void %for.inc123.loopexit" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 42 'br' 'br_ln663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.42ns)   --->   "%call_ln695 = call void @sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS, i32 %h, i32 %g, i32 %f, i32 %e, i32 %d, i32 %c, i32 %b, i32 %a, i32 %w_strm, i32 %h_1_loc, i32 %g_3_loc, i32 %f_3_loc, i32 %e_3_loc, i32 %d_1_loc, i32 %c_3_loc, i32 %b_3_loc, i32 %a_3_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 44 'call' 'call_ln695' <Predicate = (!icmp_ln663)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%t0 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 45 'partselect' 't0' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t3 = trunc i32 %a" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 46 'trunc' 't3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t0_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 47 'partselect' 't0_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%t3_1 = trunc i32 %b" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 48 'trunc' 't3_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%t0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 49 'partselect' 't0_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%t3_2 = trunc i32 %c" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 50 'trunc' 't3_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%t0_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 51 'partselect' 't0_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%t3_3 = trunc i32 %d" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 52 'trunc' 't3_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%t0_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 53 'partselect' 't0_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%t3_4 = trunc i32 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 54 'trunc' 't3_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t0_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 55 'partselect' 't0_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%t3_5 = trunc i32 %f" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 56 'trunc' 't3_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%t0_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 57 'partselect' 't0_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%t3_6 = trunc i32 %g" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 58 'trunc' 't3_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%t0_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 24, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:722]   --->   Operation 59 'partselect' 't0_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%t3_7 = trunc i32 %h" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:725]   --->   Operation 60 'trunc' 't3_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 61 'partselect' 'tmp' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 65 'partselect' 'tmp_4' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 66 'partselect' 'tmp_5' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 68 'partselect' 'tmp_7' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 69 'partselect' 'tmp_8' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 71 'partselect' 'tmp_s' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 72 'partselect' 'tmp_10' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 73 'partselect' 'tmp_11' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 74 'partselect' 'tmp_12' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 8, i32 15" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 75 'partselect' 'tmp_13' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 16, i32 23" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 76 'partselect' 'tmp_14' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%w256 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %t3_7, i8 %tmp, i8 %tmp_1, i8 %t0_7, i8 %t3_6, i8 %tmp_2, i8 %tmp_3, i8 %t0_6, i8 %t3_5, i8 %tmp_4, i8 %tmp_5, i8 %t0_5, i8 %t3_4, i8 %tmp_6, i8 %tmp_7, i8 %t0_4, i8 %t3_3, i8 %tmp_8, i8 %tmp_9, i8 %t0_3, i8 %t3_2, i8 %tmp_s, i8 %tmp_10, i8 %t0_2, i8 %t3_1, i8 %tmp_11, i8 %tmp_12, i8 %t0_1, i8 %t3, i8 %tmp_13, i8 %tmp_14, i8 %t0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:728]   --->   Operation 77 'bitconcatenate' 'w256' <Predicate = (icmp_ln663)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.83ns)   --->   "%write_ln730 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %hash_strm, i256 %w256" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:730]   --->   Operation 78 'write' 'write_ln730' <Predicate = (icmp_ln663)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_3 : Operation 79 [1/1] (1.83ns)   --->   "%write_ln732 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_hash_strm, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:732]   --->   Operation 79 'write' 'write_ln732' <Predicate = (icmp_ln663)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (1.63ns)   --->   "%end_flag_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 80 'read' 'end_flag_2' <Predicate = (icmp_ln663)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln632 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632]   --->   Operation 81 'br' 'br_ln632' <Predicate = (icmp_ln663)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln695 = call void @sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS, i32 %h, i32 %g, i32 %f, i32 %e, i32 %d, i32 %c, i32 %b, i32 %a, i32 %w_strm, i32 %h_1_loc, i32 %g_3_loc, i32 %f_3_loc, i32 %e_3_loc, i32 %d_1_loc, i32 %c_3_loc, i32 %b_3_loc, i32 %a_3_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 82 'call' 'call_ln695' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.01>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln664 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:664]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln663 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 84 'specloopname' 'specloopname_ln663' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 85 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%h_1_loc_load = load i32 %h_1_loc"   --->   Operation 86 'load' 'h_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%g_3_loc_load = load i32 %g_3_loc"   --->   Operation 87 'load' 'g_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%f_3_loc_load = load i32 %f_3_loc"   --->   Operation 88 'load' 'f_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%e_3_loc_load = load i32 %e_3_loc"   --->   Operation 89 'load' 'e_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%d_1_loc_load = load i32 %d_1_loc"   --->   Operation 90 'load' 'd_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%c_3_loc_load = load i32 %c_3_loc"   --->   Operation 91 'load' 'c_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%b_3_loc_load = load i32 %b_3_loc"   --->   Operation 92 'load' 'b_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%a_3_loc_load = load i32 %a_3_loc"   --->   Operation 93 'load' 'a_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln688 = add i32 %a_3_loc_load, i32 %a" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:688]   --->   Operation 94 'add' 'add_ln688' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.01ns)   --->   "%add_ln689 = add i32 %b_3_loc_load, i32 %b" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:689]   --->   Operation 95 'add' 'add_ln689' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln690 = add i32 %c_3_loc_load, i32 %c" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:690]   --->   Operation 96 'add' 'add_ln690' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.01ns)   --->   "%add_ln691 = add i32 %d_1_loc_load, i32 %d" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:691]   --->   Operation 97 'add' 'add_ln691' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln692 = add i32 %e_3_loc_load, i32 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:692]   --->   Operation 98 'add' 'add_ln692' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.01ns)   --->   "%add_ln693 = add i32 %f_3_loc_load, i32 %f" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:693]   --->   Operation 99 'add' 'add_ln693' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln694 = add i32 %g_3_loc_load, i32 %g" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:694]   --->   Operation 100 'add' 'add_ln694' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln695 = add i32 %h_1_loc_load, i32 %h" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695]   --->   Operation 101 'add' 'add_ln695' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%speclatency_ln665 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 65, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:665]   --->   Operation 102 'speclatency' 'speclatency_ln665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:696]   --->   Operation 103 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln663 = br void %LOOP_SHA256_UPDATE_64_ROUNDS" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663]   --->   Operation 104 'br' 'br_ln663' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.636ns
The critical path consists of the following:
	fifo read operation ('end_flag', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632) on port 'end_nblk_strm2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632) [22]  (1.636 ns)

 <State 2>: 1.838ns
The critical path consists of the following:
	fifo write operation ('write_ln734', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:734) on port 'end_hash_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:734) [108]  (1.838 ns)

 <State 3>: 2.923ns
The critical path consists of the following:
	'phi' operation ('h', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695) with incoming values : ('add_ln695', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:695) [32]  (0.000 ns)
	fifo write operation ('write_ln730', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:730) on port 'hash_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:730) [103]  (1.838 ns)
	blocking operation 1.085 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.016ns
The critical path consists of the following:
	'load' operation ('a_3_loc_load') on local variable 'a_3_loc' [57]  (0.000 ns)
	'add' operation ('add_ln688', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:688) [58]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
