vlib work
vcom -f compile_vhdl.f
# QuestaSim-64 vcom 10.2c Compiler 2013.07 Jul 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity one_mul
# -- Compiling architecture behav of one_mul
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity multiplier_tb
# -- Compiling architecture behav of multiplier_tb
# -- Compiling entity p_mul
# -- Compiling architecture behav of p_mul
vsim -vopt work.multiplier_tb
# vsim -vopt work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.multiplier_tb(behav)#1
add wave sim:/multiplier_tb/pm/*
run
run
run
run
run
run
run
run
run
run
run
quit -sim
transcript file ""
