# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000256 512 0.64 660 80896 4.2864 2.19395 47.9988 65.461 120.114 120.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000256 512 0.64 660 79488 4.3168 2.18877 56.9076 65.1371 128.721 128.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000256 512 0.64 660 80640 4.28477 2.20022 60.5646 65.526 132.748 132.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000256 512 0.64 660 79872 4.27309 2.18317 55.2635 65.192 127.089 127.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000256 512 0.64 660 78400 4.32086 2.17498 55.0118 64.6788 126.36 126.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000256 512 0.64 660 78848 4.32458 2.18317 56.6255 65.1606 128.469 128.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000256 512 0.64 660 78720 4.29974 2.17293 57.3328 64.6379 128.612 128.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000256 512 0.64 660 79872 4.25946 2.16986 56.7578 64.8767 128.243 128.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000256 512 0.64 660 76800 4.30829 2.1511 54.1892 64.1765 124.997 125.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000256 512 0.64 660 76800 4.39085 2.1751 59.1553 64.6932 130.589 130.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000256 512 0.64 660 77824 4.18906 2.12534 67.7803 63.5238 137.79 137.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000256 512 0.64 660 80384 4.28717 2.19341 47.9044 65.4399 119.997 120.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000256 512 0.64 660 80000 4.34502 2.19686 48.3421 65.4445 120.505 120.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000256 512 0.64 660 80640 4.30944 2.20035 48.9047 65.6174 121.205 121.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000256 512 0.64 660 79744 4.30138 2.18317 48.7983 65.1677 120.629 120.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000256 512 0.64 660 79872 4.33664 2.19386 50.6822 65.5231 122.911 123.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000256 512 0.64 660 79488 4.31811 2.1849 57.6252 65.1301 129.434 129.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000256 512 0.64 660 79360 4.33978 2.19546 56.5964 65.4528 128.759 128.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000256 512 0.64 660 79872 4.27149 2.1807 60.5762 65.1927 132.389 132.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000256 512 0.64 660 78400 4.31853 2.1728 60.4326 64.634 131.728 131.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000256 512 0.64 660 78848 4.32442 2.18282 59.8989 65.1406 131.72 131.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000256 512 0.64 660 78720 4.29158 2.17066 59.6269 64.6993 130.961 131.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000256 512 0.64 660 77824 4.34326 2.17165 56.1344 64.8025 127.623 127.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000256 512 0.64 660 76800 4.30682 2.14554 61.0702 64.1828 131.882 132.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000256 512 0.64 660 76800 4.38656 2.16957 65.1945 64.6747 136.601 136.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000256 512 0.64 660 73728 4.35558 2.12342 57.3558 63.5191 127.523 127.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000256 512 0.64 660 79872 4.32122 2.19568 45.3848 65.4374 117.518 117.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000256 512 0.64 660 80000 4.33802 2.1975 51.3284 65.4908 123.529 123.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000256 512 0.64 660 79872 4.33174 2.20166 48.3104 65.6338 120.654 120.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000256 512 0.64 660 79744 4.30723 2.18374 49.1512 65.1678 120.981 121.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000256 512 0.64 660 79872 4.33309 2.19872 48.6706 65.524 120.893 121.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000256 512 0.64 660 79488 4.32029 2.18931 61.68 65.1193 133.483 133.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000256 512 0.64 660 78336 4.34368 2.18362 43.2997 65.162 115.165 115.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000256 512 0.64 660 79360 4.3408 2.19546 61.0323 65.5199 133.259 133.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000256 512 0.64 660 79360 4.34493 2.19901 42.5247 65.5337 114.779 114.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000256 512 0.64 660 78336 4.33379 2.18077 55.576 65.1822 127.45 127.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000256 512 0.64 660 76800 4.30851 2.1463 38.9364 64.2361 109.798 109.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000256 512 0.64 660 78400 4.32182 2.17338 57.0585 64.6833 128.409 128.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000256 512 0.64 660 76800 4.38605 2.16829 40.0572 64.7415 111.528 111.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000256 512 0.64 660 78848 4.32422 2.18122 71.7354 65.2059 143.623 143.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000256 512 0.64 660 78848 4.33158 2.18522 46.8139 65.2128 118.723 118.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000256 512 0.64 660 78720 4.29901 2.16614 70.0398 64.6903 141.368 141.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000256 512 0.64 660 76800 4.36138 2.16736 46.4442 64.7799 117.925 118.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000256 512 0.64 660 77824 4.34528 2.17062 67.2019 64.8195 138.707 138.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000256 512 0.64 660 73728 4.35654 2.12582 43.4936 63.5802 113.725 113.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000256 512 0.64 660 76800 4.308 2.14902 58.997 64.2282 129.853 129.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000256 512 0.64 660 73728 4.2127 2.08304 39.4322 62.3001 108.196 108.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000256 512 0.64 660 76800 4.3895 2.17158 61.7052 64.6923 133.133 133.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000256 512 0.64 660 76800 4.37939 2.17194 45.4547 64.8926 117.072 117.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000256 512 0.64 672 79872 4.31344 2.18611 46.0085 65.4949 118.178 118.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000256 512 0.64 672 80000 4.33971 2.1975 48.6917 65.4997 120.907 121.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000256 512 0.64 672 79872 4.3312 2.19981 48.1899 65.6256 120.521 120.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000256 512 0.64 672 78336 4.34547 2.18221 31.635 65.1178 103.456 103.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000256 512 0.64 672 78848 4.35002 2.19098 54.3733 65.1134 126.204 126.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000256 512 0.64 672 78848 4.32064 2.18102 35.9499 65.2122 107.837 107.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000256 512 0.64 672 79872 4.3359 2.19475 53.0626 65.4708 125.238 125.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000256 512 0.64 672 77824 4.34093 2.16896 34.4656 64.8191 105.971 106.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000256 512 0.64 672 79488 4.31885 2.18317 59.5631 65.136 131.376 131.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000256 512 0.64 672 78336 4.35459 2.18602 42.4178 65.1546 114.285 114.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000256 512 0.64 672 79360 4.33424 2.19248 57.2579 65.5284 129.488 129.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000256 512 0.64 672 79360 4.34752 2.19475 40.8903 65.5378 113.142 113.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000256 512 0.64 672 78336 4.34272 2.18112 69.8268 65.1462 141.671 141.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000256 512 0.64 672 76800 4.30816 2.1481 44.6376 64.2235 115.494 115.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000256 512 0.64 672 78400 4.31501 2.17245 70.1341 64.6307 141.425 141.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000256 512 0.64 672 76800 4.38624 2.16883 46.2828 64.7488 117.758 117.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000256 512 0.64 672 78848 4.32419 2.18102 67.146 65.2135 139.036 139.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000256 512 0.64 672 78848 4.33344 2.18474 45.1676 65.2775 117.133 117.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000256 512 0.64 672 78720 4.30112 2.16973 63.3511 64.6369 134.636 134.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000256 512 0.64 672 76800 4.3568 2.16646 43.4066 64.7202 114.823 114.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000256 512 0.64 672 77824 4.34672 2.17629 61.2384 64.875 132.814 132.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000256 512 0.64 672 73728 4.35923 2.12378 40.7435 63.5267 110.929 111.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000256 512 0.64 675 80384 4.2959 2.19478 52.3247 65.4959 124.485 124.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000256 512 0.64 675 80000 4.34067 2.20534 47.2856 65.5112 119.515 119.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000256 512 0.64 675 79360 4.34339 2.19549 30.8558 65.539 103.109 103.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000256 512 0.64 675 80640 4.31834 2.2055 51.0988 65.6853 123.485 123.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000256 512 0.64 675 79872 4.27939 2.18515 33.7528 65.1288 105.521 105.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000256 512 0.64 675 79744 4.30723 2.18432 53.2078 65.0948 124.967 125.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000256 512 0.64 675 78848 4.32851 2.18346 34.9675 65.2037 106.854 106.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000256 512 0.64 675 79872 4.33818 2.19341 54.622 65.5205 126.848 126.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000256 512 0.64 675 77824 4.33584 2.17088 35.7791 64.8167 107.276 107.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000256 512 0.64 675 79488 4.31875 2.1952 61.3851 65.1738 133.244 133.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000256 512 0.64 675 78336 4.34554 2.18352 43.0424 65.234 114.984 115.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000256 512 0.64 675 79360 4.34186 2.19418 58.1872 65.5204 130.419 130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000256 512 0.64 675 79360 4.3409 2.20019 41.4465 65.722 113.884 114.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000256 512 0.64 675 79872 4.27382 2.18086 70.911 65.1425 142.679 142.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000256 512 0.64 675 76800 4.30909 2.1464 45.0992 64.1836 115.908 116.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000256 512 0.64 675 78400 4.31613 2.17146 70.184 64.6406 141.487 141.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000256 512 0.64 675 76800 4.39018 2.17088 47.1946 64.7424 118.669 118.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000256 512 0.64 675 78848 4.32637 2.18112 65.5486 65.145 137.37 137.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000256 512 0.64 675 78848 4.32957 2.1831 44.5973 65.2225 116.503 116.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000256 512 0.64 675 78720 4.2953 2.16774 63.5721 64.6386 134.851 134.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000256 512 0.64 675 76800 4.36013 2.16883 43.5017 64.7325 114.935 115.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000256 512 0.64 675 77824 4.34378 2.1728 63.5418 64.8642 135.097 135.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000256 512 0.64 675 73728 4.35197 2.1295 41.2304 63.53 111.416 111.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000256 512 0.64 672 79872 4.32237 2.1921 45.6067 65.4992 117.801 117.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000256 512 0.64 672 79872 4.34192 2.19344 30.0133 65.4696 102.196 102.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000256 512 0.64 672 80000 4.33795 2.19491 47.073 65.5056 119.284 119.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000256 512 0.64 672 79360 4.33661 2.19706 31.1707 65.5341 103.411 103.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000256 512 0.64 672 79872 4.33094 2.20086 52.0452 65.6221 124.374 124.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000256 512 0.64 672 78336 4.32742 2.18266 32.1783 65.1386 103.998 104.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000256 512 0.64 672 78848 4.34998 2.18298 48.6684 65.1668 120.541 120.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000256 512 0.64 672 78848 4.32528 2.18512 31.9667 65.1489 103.803 103.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000256 512 0.64 672 77952 4.37622 2.1887 26.7378 65.2497 98.7221 98.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000256 512 0.64 672 79872 4.33405 2.19514 50.4171 65.4608 122.582 122.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000256 512 0.64 672 77824 4.33344 2.17293 32.7674 64.8281 104.275 104.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000256 512 0.64 672 76800 4.31325 2.14835 27.3811 64.1733 98.1875 98.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000256 512 0.64 672 79488 4.32266 2.18925 70.977 65.1262 142.788 142.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000256 512 0.64 672 78336 4.35085 2.18726 45.4105 65.2305 117.353 117.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000256 512 0.64 672 79488 4.33648 2.18739 38.9526 65.2187 110.873 111.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000256 512 0.64 672 79360 4.3335 2.19546 67.3157 65.5292 139.549 139.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000256 512 0.64 672 79360 4.34826 2.19709 46.612 65.573 118.907 119.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000256 512 0.64 672 76800 4.3536 2.16883 36.2208 64.7761 107.696 107.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000256 512 0.64 672 78336 4.33933 2.18086 59.9991 65.1877 131.881 132.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000256 512 0.64 672 76800 4.31037 2.1504 41.5075 64.2272 112.372 112.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000256 512 0.64 672 78336 4.3624 2.18627 37.892 65.5085 110.13 110.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000256 512 0.64 672 78400 4.31987 2.17341 63.1922 65.2462 135.11 135.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000256 512 0.64 672 76800 4.3929 2.16906 42.7349 64.7536 114.226 114.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000256 512 0.64 672 76800 4.40502 2.17808 37.5064 64.7601 109.024 109.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000256 512 0.64 672 78848 4.32522 2.17958 59.6354 65.1972 131.514 131.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000256 512 0.64 672 78848 4.33642 2.18112 42.7657 65.2227 114.686 114.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000256 512 0.64 672 75264 4.49078 2.18538 35.2615 65.2853 107.393 107.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000256 512 0.64 672 78720 4.29338 2.17482 61.2325 64.6923 132.565 132.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000256 512 0.64 672 76800 4.35949 2.16653 41.9989 64.7725 113.471 113.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000256 512 0.64 672 74880 4.18246 2.08896 35.353 62.2253 104.023 104.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000256 512 0.64 672 77824 4.34605 2.17491 58.7141 64.8182 130.224 130.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000256 512 0.64 672 73728 4.35738 2.12394 41.3609 63.5825 111.596 111.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000256 512 0.64 672 73728 4.22474 2.08282 34.9926 62.2896 103.761 103.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000256 512 0.64 680 79360 4.33158 2.19766 47.0236 65.4504 119.179 119.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000256 512 0.64 680 78848 4.38387 2.19402 31.1848 65.4623 103.394 103.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000256 512 0.64 680 79360 4.35514 2.19722 52.2531 65.5 124.478 124.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000256 512 0.64 680 79360 4.34685 2.19482 34.8508 65.5335 107.098 107.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000256 512 0.64 680 76800 4.37638 2.16778 28.3994 64.6498 99.7634 99.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000256 512 0.64 680 79872 4.33642 2.20138 49.9079 65.6842 122.3 122.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000256 512 0.64 680 78336 4.34323 2.1825 32.1106 65.1267 103.933 104.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000256 512 0.64 680 78336 4.34842 2.18333 26.926 65.1695 98.7955 98.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000256 512 0.64 680 78848 4.35171 2.18317 65.9375 65.1627 137.804 137.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000256 512 0.64 680 78848 4.32685 2.18026 42.9405 65.1478 114.773 114.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000256 512 0.64 680 77952 4.39776 2.18566 36.0725 65.2482 108.077 108.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000256 512 0.64 680 78848 4.37853 2.19546 62.7065 65.4616 134.921 135.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000256 512 0.64 680 77824 4.34723 2.17021 40.5903 64.8188 112.095 112.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000256 512 0.64 680 76800 4.30944 2.14592 32.7483 64.1653 103.54 103.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000256 512 0.64 680 78336 4.36771 2.18317 63.5748 65.1208 135.421 135.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000256 512 0.64 680 78336 4.34784 2.18317 44.6101 65.2302 116.54 116.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000256 512 0.64 680 76032 4.48365 2.18522 38.2884 65.2663 110.396 110.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000256 512 0.64 680 78336 4.3479 2.18634 35.0843 65.2804 107.077 107.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000256 512 0.64 680 79360 4.33478 2.19626 63.5148 65.4829 135.702 135.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000256 512 0.64 680 79360 4.34208 2.1935 44.0024 65.5384 116.252 116.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000256 512 0.64 680 76800 4.36285 2.16883 37.6752 64.772 109.155 109.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000256 512 0.64 680 76800 4.48723 2.19955 34.2819 65.6899 106.829 106.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000256 512 0.64 680 78336 4.34051 2.18112 60.4304 65.1841 132.309 132.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000256 512 0.64 680 76800 4.31245 2.1504 41.4322 64.1869 112.257 112.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000256 512 0.64 680 78336 4.36506 2.18931 36.2849 65.3209 108.334 108.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000256 512 0.64 680 73728 4.22067 2.08288 31.9455 62.2489 100.673 100.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000256 512 0.64 680 76800 4.38723 2.17264 59.9666 64.6081 131.311 131.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000256 512 0.64 680 76800 4.3889 2.17293 44.2207 64.7038 115.659 115.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000256 512 0.64 680 76800 4.40221 2.17533 37.2822 64.8255 108.86 108.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000256 512 0.64 680 76800 4.37245 2.17254 35.122 64.8742 106.718 106.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000256 512 0.64 672 78336 4.37571 2.19136 51.6018 65.4931 123.838 123.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000256 512 0.64 672 77824 4.42371 2.19398 32.4739 65.4614 104.731 104.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000256 512 0.64 672 76800 4.38934 2.18112 26.6274 65.183 98.5534 98.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000256 512 0.64 672 78080 4.41962 2.19914 48.8593 65.4444 121.096 121.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000256 512 0.64 672 78080 4.39398 2.19341 32.0578 65.4816 104.294 104.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000256 512 0.64 672 76800 4.37901 2.17075 26.6105 64.6457 97.9791 98.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000256 512 0.64 672 78336 4.39603 2.20378 63.9575 65.6166 136.343 136.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000256 512 0.64 672 76800 4.40426 2.17907 40.8078 65.124 112.691 112.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000256 512 0.64 672 76032 4.43875 2.18726 34.1833 65.2308 106.212 106.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000256 512 0.64 672 73728 4.42832 2.14803 28.2468 64.7885 99.7838 99.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000256 512 0.64 672 77952 4.38403 2.18374 61.0098 65.1186 132.872 133.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000256 512 0.64 672 77056 4.39507 2.18112 39.8163 65.1552 111.716 111.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000256 512 0.64 672 77952 4.37766 2.18669 33.1837 65.1982 105.122 105.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000256 512 0.64 672 75264 4.48982 2.17994 29.0348 65.277 101.155 101.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000256 512 0.64 672 77824 4.41584 2.19526 58.4754 65.4607 130.722 130.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000256 512 0.64 672 75776 4.43277 2.17661 38.1832 64.8686 109.838 109.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000256 512 0.64 672 73728 4.44077 2.14851 31.0222 64.1836 101.965 102.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000256 512 0.64 672 73728 4.34794 2.12605 27.9743 63.539 98.1609 98.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000256 512 0.64 672 77184 4.41155 2.1871 60.0563 65.1719 131.995 132.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000256 512 0.64 672 76032 4.44861 2.18234 41.9052 65.1677 113.879 114.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000256 512 0.64 672 76032 4.47574 2.18726 35.9777 65.2207 108.032 108.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000256 512 0.64 672 73728 4.54758 2.18413 33.4057 65.2773 105.589 105.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000256 512 0.64 672 78080 4.39427 2.19632 60.3081 65.5264 132.598 132.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000256 512 0.64 672 76800 4.45414 2.19498 41.7979 65.5792 114.204 114.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000256 512 0.64 672 76800 4.35994 2.17066 36.3162 64.7253 107.747 107.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000256 512 0.64 672 76800 4.49539 2.1975 33.8624 65.6421 106.372 106.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000256 512 0.64 700 79360 4.3383 2.19136 54.3349 65.4271 126.467 126.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000256 512 0.64 700 78848 4.38653 2.19171 36.0554 65.525 108.333 108.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000256 512 0.64 700 78336 4.34691 2.18198 30.0316 65.1245 101.859 101.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000256 512 0.64 700 79360 4.36749 2.19542 51.2616 65.4483 123.447 123.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000256 512 0.64 700 79360 4.33443 2.19738 33.8073 65.5334 106.049 106.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000256 512 0.64 700 76800 4.37725 2.16883 27.6718 64.6924 99.09 99.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000256 512 0.64 700 79360 4.35933 2.19546 25.3887 65.5202 97.6413 97.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000256 512 0.64 700 79104 4.37293 2.2016 66.1117 65.6302 138.496 138.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000256 512 0.64 700 78336 4.33587 2.18112 42.2821 65.1252 114.095 114.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000256 512 0.64 700 78336 4.34112 2.18442 35.3088 65.2287 107.235 107.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000256 512 0.64 700 76800 4.31043 2.14614 30.6692 64.2228 101.521 101.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000256 512 0.64 700 78848 4.35194 2.18317 62.7006 65.1661 134.576 134.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000256 512 0.64 700 78848 4.32576 2.18003 41.8063 65.1613 113.649 113.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000256 512 0.64 700 77952 4.3959 2.18774 34.0894 65.2366 106.084 106.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000256 512 0.64 700 78848 4.32106 2.18726 30.7596 65.2262 102.668 102.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000256 512 0.64 700 78848 4.3799 2.19533 61.11 65.474 133.333 133.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000256 512 0.64 700 77824 4.34979 2.17088 40.894 64.7999 112.391 112.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000256 512 0.64 700 76800 4.31155 2.14646 34.8909 64.231 105.754 105.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000256 512 0.64 700 73728 4.36525 2.12646 29.6617 63.5288 99.8586 99.9854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000256 512 0.64 700 78336 4.36685 2.18931 65.8264 65.1811 137.738 137.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000256 512 0.64 700 78336 4.35411 2.18317 46.2299 65.1709 118.108 118.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000256 512 0.64 700 76032 4.48352 2.18931 38.89 65.2143 110.951 111.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000256 512 0.64 700 78336 4.36 2.18522 37.027 65.329 109.079 109.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000256 512 0.64 700 69120 4.41453 2.08707 31.5249 62.3332 100.536 100.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000256 512 0.64 700 79360 4.33638 2.19702 64.133 65.47 136.31 136.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000256 512 0.64 700 79360 4.33782 2.19683 46.0685 65.5821 118.358 118.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000256 512 0.64 700 76800 4.36093 2.16659 38.0883 64.7194 109.508 109.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000256 512 0.64 700 76800 4.49923 2.1999 35.8261 65.6157 108.315 108.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000256 512 0.64 700 76800 4.37773 2.17088 35.9878 64.8318 107.54 107.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000256 512 0.64 660 78848 4.35206 2.19434 49.1559 65.4879 121.362 121.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000256 512 0.64 660 78848 4.3727 2.19107 32.1646 65.4541 104.358 104.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000256 512 0.64 660 78336 4.34726 2.17936 26.9643 65.2021 98.8655 98.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000256 512 0.64 660 77824 4.35011 2.17328 23.5818 64.8798 95.1547 95.2895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000256 512 0.64 660 78720 4.39312 2.1975 62.8769 65.4468 135.088 135.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000256 512 0.64 660 78080 4.38528 2.19296 40.8203 65.4741 113.047 113.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000256 512 0.64 660 76800 4.37635 2.17027 34.0627 64.7002 105.479 105.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000256 512 0.64 660 76800 4.45226 2.19533 29.2967 65.5233 101.638 101.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000256 512 0.64 660 79104 4.36816 2.20493 60.6554 65.6683 133.073 133.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000256 512 0.64 660 78336 4.34589 2.17907 39.704 65.1918 111.593 111.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000256 512 0.64 660 78336 4.36768 2.18522 32.5925 65.1733 104.489 104.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000256 512 0.64 660 76800 4.31386 2.14499 28.9117 64.2348 99.7832 99.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000256 512 0.64 660 76800 4.3441 2.16518 25.8411 64.7247 97.2478 97.3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000256 512 0.64 660 77952 4.38746 2.18122 56.7751 65.1834 128.699 128.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000256 512 0.64 660 77056 4.38669 2.18307 37.444 65.2092 109.402 109.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000256 512 0.64 660 77952 4.39869 2.18726 32.5457 65.239 104.549 104.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000256 512 0.64 660 75264 4.47075 2.18346 27.4191 65.216 99.462 99.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000256 512 0.64 660 71680 4.42704 2.12765 23.7424 63.5162 93.9864 94.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000256 512 0.64 660 78848 4.38454 2.19296 55.6126 65.465 127.831 127.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000256 512 0.64 660 77824 4.34048 2.17206 37.9048 64.8145 109.405 109.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000256 512 0.64 660 76800 4.31184 2.14621 32.1363 64.1827 102.95 103.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000256 512 0.64 660 73728 4.36688 2.12906 27.8519 63.5284 98.0534 98.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000256 512 0.64 660 76800 4.47994 2.1975 26.2893 65.6395 98.783 98.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000256 512 0.64 704 79872 4.31987 2.19258 49.2632 65.4895 121.439 121.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000256 512 0.64 704 79872 4.33498 2.19203 32.5286 65.5156 104.743 104.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000256 512 0.64 704 78336 4.34112 2.18323 26.7338 65.2032 98.6326 98.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000256 512 0.64 704 77824 4.3481 2.17174 23.5138 64.818 95.0293 95.1615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000256 512 0.64 704 80000 4.34547 2.19619 62.8312 65.432 134.981 135.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000256 512 0.64 704 79360 4.3417 2.19389 40.9989 65.5349 113.239 113.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000256 512 0.64 704 78720 4.28877 2.16899 33.3615 64.688 104.683 104.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000256 512 0.64 704 79360 4.3505 2.19584 29.9782 65.5192 102.221 102.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000256 512 0.64 704 76800 4.39088 2.16883 26.1826 64.7389 97.6586 97.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000256 512 0.64 704 79872 4.33366 2.20579 59.8144 65.632 132.159 132.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000256 512 0.64 704 78336 4.33926 2.18112 38.718 65.1369 110.551 110.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000256 512 0.64 704 78336 4.34854 2.18317 31.9771 65.1585 103.843 103.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000256 512 0.64 704 76800 4.31565 2.14938 28.2601 64.1756 99.0813 99.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000256 512 0.64 704 76800 4.34598 2.16704 24.4748 64.7716 95.9387 96.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000256 512 0.64 704 78848 4.35165 2.18218 56.1493 65.1112 127.964 128.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000256 512 0.64 704 78848 4.3263 2.18112 37.3003 65.2038 109.187 109.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000256 512 0.64 704 77952 4.38554 2.18976 31.4253 65.2485 103.422 103.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000256 512 0.64 704 78848 4.33891 2.17907 27.992 65.2251 99.9024 100.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000256 512 0.64 704 76160 4.2759 2.12806 24.305 63.519 94.4033 94.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000256 512 0.64 704 79872 4.34122 2.19546 56.2045 65.4609 128.377 128.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000256 512 0.64 704 77824 4.34662 2.17021 37.7425 64.8785 109.312 109.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000256 512 0.64 704 76800 4.31757 2.14797 31.2129 64.2287 102.083 102.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000256 512 0.64 704 73728 4.3408 2.12563 27.2411 63.5791 97.4601 97.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000256 512 0.64 704 76800 4.47075 2.19955 26.4784 65.6962 99.0193 99.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000256 512 0.64 704 73728 4.21117 2.08214 24.7087 62.2443 93.4155 93.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1260 0.000256 512 0.64 768 76032 4.49379 2.20541 51.0641 65.6563 123.593 123.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000256 512 0.64 768 75776 4.48685 2.19341 56.4569 65.497 128.806 128.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000256 512 0.64 768 75776 4.51088 2.19226 39.0569 65.5004 111.434 111.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000256 512 0.64 768 75264 4.47565 2.18419 32.4667 65.1984 104.498 104.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000256 512 0.64 768 73728 4.52099 2.17456 28.1103 64.8243 99.8043 99.9363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000256 512 0.64 768 74240 4.54339 2.19875 25.606 65.525 98.0489 98.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000256 512 0.64 768 73728 4.42099 2.14672 24.3099 64.2188 95.2699 95.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000256 512 0.64 768 75264 4.47066 2.1817 23.0327 65.2141 95.0753 95.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000256 512 0.64 768 69632 4.51002 2.12592 20.3428 63.5779 90.7304 90.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1260 0.000256 512 0.64 660 75264 4.48691 2.18342 19.4205 65.2217 91.4905 91.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1260 0.000256 512 0.64 704 78848 4.32176 2.18112 20.2714 65.2715 92.2199 92.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1260 0.000256 512 0.64 700 76160 4.26675 2.12426 20.6797 63.521 90.7667 90.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1260 0.000256 512 0.64 672 71680 4.43622 2.12582 18.5785 63.508 88.8185 88.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1260 0.000256 512 0.64 672 77824 4.34419 2.17056 21.8999 64.8159 93.403 93.5322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000256 512 0.64 672 69120 4.37104 2.08486 28.419 62.291 97.3427 97.4724
