<stg><name>aqed_out</name>


<trans_list>

<trans id="99" from="1" to="5">
<condition id="29">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="0"/>
</and_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="1" to="2">
<condition id="31">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %acc_out_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %acc_out_offset)

]]></Node>
<StgValue><ssdm name="acc_out_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
:1  %acc_out_offset_cast1 = zext i3 %acc_out_offset_read to i64

]]></Node>
<StgValue><ssdm name="acc_out_offset_cast1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bmc_in_addr = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %acc_out_offset_cast1

]]></Node>
<StgValue><ssdm name="bmc_in_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1">
<![CDATA[
:3  %state_orig_issued_lo = load i1* @state_orig_issued, align 2

]]></Node>
<StgValue><ssdm name="state_orig_issued_lo"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16">
<![CDATA[
:4  %state_out_count_load = load i16* @state_out_count, align 2

]]></Node>
<StgValue><ssdm name="state_out_count_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %state_orig_issued_lo, label %._crit_edge, label %._crit_edge1.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.critedge:0  store i1 false, i1* @state_orig_done, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.critedge:1  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:0  %state_orig_in_load = load i16* @state_orig_in, align 8

]]></Node>
<StgValue><ssdm name="state_orig_in_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %ult = icmp ult i16 %state_out_count_load, %state_orig_in_load

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %rev = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:3  store i1 %rev, i1* @state_orig_done, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:4  %tmp_s = icmp eq i16 %state_out_count_load, %state_orig_in_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %tmp_s, label %1, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  store i3 %acc_out_offset_read, i3* @state_acc_out1_index, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge2:0  %state_dup_in_load = load i16* @state_dup_in, align 2

]]></Node>
<StgValue><ssdm name="state_dup_in_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge2:1  %state_qed_done_load = load i1* @state_qed_done, align 1

]]></Node>
<StgValue><ssdm name="state_qed_done_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:2  br i1 %state_orig_issued_lo, label %2, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1">
<![CDATA[
:0  %state_dup_issued_loa = load i1* @state_dup_issued, align 1

]]></Node>
<StgValue><ssdm name="state_dup_issued_loa"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_5 = icmp eq i16 %state_out_count_load, %state_dup_in_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = and i1 %state_dup_issued_loa, %tmp_5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_not = xor i1 %or_cond, true

]]></Node>
<StgValue><ssdm name="or_cond_not"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %brmerge = or i1 %state_qed_done_load, %or_cond_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %brmerge, label %._crit_edge3, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:23  %bmc_in_load = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:24  %sum = add i3 %acc_out_offset_read, 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:25  %sum_cast = zext i3 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %bmc_in_addr_1 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %bmc_in_load_1 = load i16* %bmc_in_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:23  %bmc_in_load = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %bmc_in_load_1 = load i16* %bmc_in_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:28  %sum2 = add i3 %acc_out_offset_read, 2

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:29  %sum2_cast = zext i3 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %bmc_in_addr_2 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:31  %bmc_in_load_2 = load i16* %bmc_in_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32  %sum4 = add i3 %acc_out_offset_read, 3

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:33  %sum4_cast = zext i3 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %bmc_in_addr_3 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:35  %bmc_in_load_3 = load i16* %bmc_in_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:0  %state_acc_out1_index_1 = load i3* @state_acc_out1_index, align 1

]]></Node>
<StgValue><ssdm name="state_acc_out1_index_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:1  %load_index_cast = zext i3 %state_acc_out1_index_1 to i4

]]></Node>
<StgValue><ssdm name="load_index_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:2  %gepindex2_cast = zext i3 %state_acc_out1_index_1 to i64

]]></Node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %bmc_in_addr_4 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %gepindex2_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:4  %bmc_in_load_4 = load i16* %bmc_in_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %mem_index_gep1 = add i4 %load_index_cast, 1

]]></Node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mem_index_gep1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:7  %gepindex = select i1 %tmp, i4 7, i4 %mem_index_gep1

]]></Node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:8  %gepindex239_cast = zext i4 %gepindex to i64

]]></Node>
<StgValue><ssdm name="gepindex239_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %bmc_in_addr_5 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %gepindex239_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:10  %bmc_in_load_5 = load i16* %bmc_in_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:31  %bmc_in_load_2 = load i16* %bmc_in_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:35  %bmc_in_load_3 = load i16* %bmc_in_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:4  %bmc_in_load_4 = load i16* %bmc_in_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:10  %bmc_in_load_5 = load i16* %bmc_in_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %mem_index_gep2 = add i4 %load_index_cast, 2

]]></Node>
<StgValue><ssdm name="mem_index_gep2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mem_index_gep2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:13  %gepindex1 = select i1 %tmp_4, i4 7, i4 %mem_index_gep2

]]></Node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:14  %gepindex248_cast = zext i4 %gepindex1 to i64

]]></Node>
<StgValue><ssdm name="gepindex248_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %bmc_in_addr_6 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %gepindex248_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:16  %bmc_in_load_6 = load i16* %bmc_in_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:17  %mem_index_gep3 = add i4 %load_index_cast, 3

]]></Node>
<StgValue><ssdm name="mem_index_gep3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mem_index_gep3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:19  %gepindex2 = select i1 %tmp_10, i4 7, i4 %mem_index_gep3

]]></Node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:20  %gepindex257_cast = zext i4 %gepindex2 to i64

]]></Node>
<StgValue><ssdm name="gepindex257_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %bmc_in_addr_7 = getelementptr [8 x i16]* @bmc_in, i64 0, i64 %gepindex257_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:22  %bmc_in_load_7 = load i16* %bmc_in_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:36  %tmp_6 = icmp eq i16 %bmc_in_load_4, %bmc_in_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37  %tmp_7 = icmp eq i16 %bmc_in_load_5, %bmc_in_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:16  %bmc_in_load_6 = load i16* %bmc_in_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_6"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:22  %bmc_in_load_7 = load i16* %bmc_in_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:38  %tmp_8 = icmp eq i16 %bmc_in_load_6, %bmc_in_load_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:39  %tmp_9 = icmp eq i16 %bmc_in_load_7, %bmc_in_load_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %tmp1 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %tmp2 = and i1 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %tmp_1 = and i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  store i1 %tmp_1, i1* @state_qed_check, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="state_orig_issued_lo" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:44  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge3:2  %tmp_2 = icmp ugt i16 %state_out_count_load, %state_dup_in_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge3:5  %tmp_3 = add i16 %state_out_count_load, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge3:6  store i16 %tmp_3, i16* @state_out_count, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge3:0  %state_qed_done_flag = phi i1 [ true, %_ifconv ], [ false, %2 ], [ false, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="state_qed_done_flag"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge3:1  %state_qed_done_loc = phi i1 [ true, %_ifconv ], [ %state_qed_done_load, %2 ], [ %state_qed_done_load, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="state_qed_done_loc"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge3:3  %p_state_qed_done_flag = or i1 %tmp_2, %state_qed_done_flag

]]></Node>
<StgValue><ssdm name="p_state_qed_done_flag"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge3:4  %o2_qed_done = or i1 %tmp_2, %state_qed_done_loc

]]></Node>
<StgValue><ssdm name="o2_qed_done"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge3:7  %o2_qed_check = load i1* @state_qed_check, align 1

]]></Node>
<StgValue><ssdm name="o2_qed_check"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
._crit_edge3:8  %newret = insertvalue { i1, i1 } undef, i1 %o2_qed_done, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
._crit_edge3:9  %newret2 = insertvalue { i1, i1 } %newret, i1 %o2_qed_check, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:10  br i1 %p_state_qed_done_flag, label %mergeST, label %._crit_edge10.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="p_state_qed_done_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 true, i1* @state_qed_done, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="p_state_qed_done_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge10.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2">
<![CDATA[
._crit_edge10.new:0  ret { i1, i1 } %newret2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
