Analysis & Synthesis report for PND_top
Sat Oct 21 17:54:48 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod0
 10. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod1
 11. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod2
 12. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod3
 13. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod4
 14. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod5
 15. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod6
 16. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod7
 17. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod8
 18. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod9
 19. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod10
 20. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod11
 21. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod12
 22. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod13
 23. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod14
 24. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod15
 25. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod16
 26. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod17
 27. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod18
 28. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod19
 29. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod20
 30. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod21
 31. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod22
 32. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod23
 33. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod24
 34. Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod25
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 21 17:54:48 2017       ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                   ; PND_top                                     ;
; Top-level Entity Name           ; PND_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 186                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; PND_top            ; PND_top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; PND_top.vhd                      ; yes             ; User VHDL File               ; D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd                     ;         ;
; src/PND_TrialDivision.vhd        ; yes             ; User VHDL File               ; D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc      ;         ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Quartus Projects/Prime_Number_Detection/db/lpm_divide_uio.tdf           ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Quartus Projects/Prime_Number_Detection/db/abs_divider_4dg.tdf          ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Quartus Projects/Prime_Number_Detection/db/alt_u_div_o2f.tdf            ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Quartus Projects/Prime_Number_Detection/db/lpm_abs_4p9.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3093        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 5909        ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 276         ;
;     -- 5 input functions                    ; 810         ;
;     -- 4 input functions                    ; 1515        ;
;     -- <=3 input functions                  ; 3308        ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 186         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[3]~input ;
; Maximum fan-out                             ; 94          ;
; Total fan-out                               ; 19613       ;
; Average fan-out                             ; 3.08        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name       ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |PND_top                                 ; 5909 (0)            ; 0 (0)                     ; 0                 ; 0          ; 186  ; 0            ; |PND_top                                                                                                                             ; PND_top           ; work         ;
;    |PND_TrialDivision:primeTester1|      ; 5909 (137)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1                                                                                              ; PND_TrialDivision ; work         ;
;       |lpm_divide:Mod0|                  ; 192 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod0                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 192 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 192 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 192 (192)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod10|                 ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod10                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod10|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod10|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod10|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod11|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod11                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod11|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod11|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod11|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod12|                 ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod12                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod12|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod12|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 267 (267)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod12|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod13|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod13                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod13|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod13|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod13|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod14|                 ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod14                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod14|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod14|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 218 (218)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod14|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod15|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod15                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod15|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod15|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod15|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod16|                 ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod16                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod16|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod16|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 218 (218)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod16|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod17|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod17                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod17|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod17|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod17|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod18|                 ; 135 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod18                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 135 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod18|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 135 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod18|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 135 (135)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod18|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod19|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod19                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod19|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod19|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod19|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod1|                  ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod1                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod1|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 208 (208)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod20|                 ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod20                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod20|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod20|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 267 (267)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod20|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod21|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod21                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod21|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod21|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod21|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod22|                 ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod22                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod22|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod22|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod22|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod23|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod23                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod23|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod23|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod23|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod24|                 ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod24                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod24|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 218 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod24|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 218 (218)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod24|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod25|                 ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod25                                                                             ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod25|lpm_divide_uio:auto_generated                                               ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 245 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod25|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                       ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod25|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod2|                  ; 186 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod2                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 186 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod2|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 186 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 186 (186)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod3|                  ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod3                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod3|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod3|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 208 (208)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod3|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod4|                  ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod4                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod4|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod4|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod4|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod5|                  ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod5                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod5|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod5|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod5|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod6|                  ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod6                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod6|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod6|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod6|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod7|                  ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod7                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod7|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod7|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod7|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod8|                  ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod8                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod8|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod8|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod8|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
;       |lpm_divide:Mod9|                  ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod9                                                                              ; lpm_divide        ; work         ;
;          |lpm_divide_uio:auto_generated| ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod9|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio    ; work         ;
;             |abs_divider_4dg:divider|    ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod9|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg   ; work         ;
;                |alt_u_div_o2f:divider|   ; 200 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PND_top|PND_TrialDivision:primeTester1|lpm_divide:Mod9|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f     ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod10 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod12 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod13 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod14 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod15 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod16 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod17 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod18 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod19 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod20 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod21 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod22 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod23 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod24 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PND_TrialDivision:primeTester1|lpm_divide:Mod25 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 77                          ;
; arriav_lcell_comb     ; 5910                        ;
;     arith             ; 3109                        ;
;         0 data inputs ; 532                         ;
;         1 data inputs ; 1153                        ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 155                         ;
;         4 data inputs ; 1009                        ;
;     normal            ; 2729                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 956                         ;
;         3 data inputs ; 180                         ;
;         4 data inputs ; 506                         ;
;         5 data inputs ; 810                         ;
;         6 data inputs ; 276                         ;
;     shared            ; 72                          ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 34                          ;
; boundary_port         ; 186                         ;
;                       ;                             ;
; Max LUT depth         ; 31.30                       ;
; Average LUT depth     ; 27.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat Oct 21 17:54:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Number_Detection -c PND_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v
    Info (12023): Found entity 1: DE0_CV_golden_top File: D:/Quartus Projects/Prime_Number_Detection/DE0_CV_golden_top.v Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file pnd_top.vhd
    Info (12022): Found design unit 1: PND_top-overall File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 72
    Info (12023): Found entity 1: PND_top File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/pnd_trialdivision.vhd
    Info (12022): Found design unit 1: PND_TrialDivision-internal File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 16
    Info (12023): Found entity 1: PND_TrialDivision File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 7
Info (12127): Elaborating entity "PND_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(26): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(27): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(28): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(29): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(30): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(31): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(34): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(35): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(36): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(37): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(38): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(39): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(41): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(42): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(43): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(44): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(57): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(63): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 63
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(64): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(65): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 65
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(66): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 66
Warning (10541): VHDL Signal Declaration warning at PND_top.vhd(67): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 67
Warning (10873): Using initial value X (don't care) for net "LEDR[9..1]" at PND_top.vhd(23) File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
Info (12128): Elaborating entity "PND_TrialDivision" for hierarchy "PND_TrialDivision:primeTester1" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 95
Warning (10492): VHDL Process Statement warning at PND_TrialDivision.vhd(52): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 52
Info (278001): Inferred 26 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod0" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod1" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod2" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod3" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod4" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod5" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod6" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod7" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod8" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod9" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod10" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod11" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod12" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod13" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod14" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod15" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod16" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod17" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod18" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod19" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod20" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod21" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod22" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod23" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod24" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PND_TrialDivision:primeTester1|Mod25" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod0" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod0" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: D:/Quartus Projects/Prime_Number_Detection/db/lpm_divide_uio.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Quartus Projects/Prime_Number_Detection/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/Quartus Projects/Prime_Number_Detection/db/alt_u_div_o2f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/Quartus Projects/Prime_Number_Detection/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod1" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod1" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod2" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod2" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod3" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod3" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod4" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod4" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod5" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod5" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod6" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod6" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod7" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod7" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod8" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod8" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod9" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod9" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod10" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod10" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod11" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod11" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod12" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod12" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod13" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod13" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod14" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod14" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod15" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod15" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod16" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod16" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod17" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod17" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod18" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod18" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod19" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod19" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod20" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod20" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod21" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod21" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod22" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod22" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod23" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod23" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod24" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod24" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "PND_TrialDivision:primeTester1|lpm_divide:Mod25" File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
Info (12133): Instantiated megafunction "PND_TrialDivision:primeTester1|lpm_divide:Mod25" with the following parameter: File: D:/Quartus Projects/Prime_Number_Detection/src/PND_TrialDivision.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 40
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 48
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 51
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 52
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 53
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 54
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 58
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 59
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 59
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 59
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 23
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 26
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 27
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 28
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 29
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 30
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 31
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 34
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 35
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 35
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 36
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 37
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 38
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 39
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 41
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 42
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 43
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 44
    Warning (13410): Pin "SD_CLK" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 57
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 63
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 63
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 63
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 63
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 64
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 64
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 64
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 64
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 65
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 66
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 66
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 66
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 66
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 67
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 8
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 11
    Warning (15610): No output dependent on input pin "RESET_N" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Quartus Projects/Prime_Number_Detection/PND_top.vhd Line: 17
Info (21057): Implemented 6095 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 77 bidirectional pins
    Info (21061): Implemented 5909 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings
    Info: Peak virtual memory: 896 megabytes
    Info: Processing ended: Sat Oct 21 17:54:48 2017
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:52


