	component nios_ADC is
		port (
			adc0_sclk         : out std_logic;                                       -- sclk
			adc0_cs_n         : out std_logic;                                       -- cs_n
			adc0_dout         : in  std_logic                    := 'X';             -- dout
			adc0_din          : out std_logic;                                       -- din
			clk_clk           : in  std_logic                    := 'X';             -- clk
			key_export        : in  std_logic_vector(2 downto 0) := (others => 'X'); -- export
			ledr_export       : out std_logic_vector(9 downto 0);                    -- export
			reset_reset_n     : in  std_logic                    := 'X';             -- reset_n
			signal_out_export : out std_logic                                        -- export
		);
	end component nios_ADC;

