#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 27 17:35:42 2025
# Process ID: 173376
# Log file: /home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.runs/synth_1/Top_Wrapper.vds
# Journal file: /home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_Wrapper.tcl -notrace
Command: synth_design -top Top_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -3588 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 930.543 ; gain = 160.559 ; free physical = 2050 ; free virtual = 25787
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Wrapper' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/Top_Wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'LEDs_speed' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:3]
	Parameter Speed_Max bound to: 2'b00 
	Parameter Speed_Min bound to: 1'b0 
	Parameter Value_Max bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'Generic_counter' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 26 - type: integer 
	Parameter Counter_Max bound to: 250000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter' (1#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter1' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:24]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized0' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 2 - type: integer 
	Parameter Counter_Max bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized0' (1#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter2' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:33]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized1' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 2 - type: integer 
	Parameter Counter_Max bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized1' (1#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter3' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:42]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized2' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 2 - type: integer 
	Parameter Counter_Max bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized2' (1#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter4' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:51]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized3' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 2 - type: integer 
	Parameter Counter_Max bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized3' (1#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter5' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:60]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Multiplexer.v:3]
INFO: [Synth 8-226] default block is never used [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Multiplexer.v:9]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (2#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Multiplexer.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'Out' does not match port width (5) of module 'Multiplexer' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:100]
WARNING: [Synth 8-567] referenced signal 'Increase' should be on the sensitivity list [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:67]
WARNING: [Synth 8-567] referenced signal 'Speed' should be on the sensitivity list [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:67]
WARNING: [Synth 8-567] referenced signal 'Decrease' should be on the sensitivity list [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:67]
INFO: [Synth 8-256] done synthesizing module 'LEDs_speed' (3#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/LEDs_speed.v:3]
INFO: [Synth 8-638] synthesizing module 'Q1_Wrapper' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/Q1_Wrapper.v:23]
	Parameter MAX bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized4' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 26 - type: integer 
	Parameter Counter_Max bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized4' (3#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'Clk_Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/Q1_Wrapper.v:42]
INFO: [Synth 8-638] synthesizing module 'Seg7Control' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Seg7.v:3]
INFO: [Synth 8-226] default block is never used [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Seg7.v:13]
INFO: [Synth 8-226] default block is never used [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Seg7.v:23]
INFO: [Synth 8-256] done synthesizing module 'Seg7Control' (4#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Seg7.v:3]
INFO: [Synth 8-256] done synthesizing module 'Q1_Wrapper' (5#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/Q1_Wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Wrapper2' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/sources_1/imports/new/VGA_Wrapper2.v:3]
INFO: [Synth 8-638] synthesizing module 'Clock_Control' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Clock_Control.v:3]
INFO: [Synth 8-256] done synthesizing module 'Clock_Control' (6#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Clock_Control.v:3]
INFO: [Synth 8-638] synthesizing module 'Frame_gen' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/sources_1/new/Frame_gen.v:3]
	Parameter MAX_X bound to: 10'b1000110000 
	Parameter Width bound to: 7'b1010000 
	Parameter Background bound to: 12'b111111111111 
	Parameter Shape bound to: 12'b111111110000 
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized5' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 17 - type: integer 
	Parameter Counter_Max bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized5' (6#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
WARNING: [Synth 8-350] instance 'SecClock' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/sources_1/new/Frame_gen.v:24]
INFO: [Synth 8-256] done synthesizing module 'Frame_gen' (7#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/sources_1/new/Frame_gen.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_Display2' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/VGA_Display2.v:3]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized6' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 10 - type: integer 
	Parameter Counter_Max bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized6' (7#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized7' [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
	Parameter Counter_Width bound to: 10 - type: integer 
	Parameter Counter_Max bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized7' (7#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/Generic_counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'VGA_Display2' (8#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/Important SRC Files/VGA_Display2.v:3]
INFO: [Synth 8-256] done synthesizing module 'VGA_Wrapper2' (9#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/imports/sources_1/imports/new/VGA_Wrapper2.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top_Wrapper' (10#1) [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/sources_1/new/Top_Wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 953.793 ; gain = 183.809 ; free physical = 2026 ; free virtual = 25763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 953.793 ; gain = 183.809 ; free physical = 2025 ; free virtual = 25762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/constrs_1/new/XDCFile.xdc]
Finished Parsing XDC File [/home/s2475012/Desktop/Digital-Lab-W7Exam/Digital-Lab-W7Exam.srcs/constrs_1/new/XDCFile.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1281.871 ; gain = 0.000 ; free physical = 1863 ; free virtual = 25600
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1854 ; free virtual = 25592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1854 ; free virtual = 25592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1854 ; free virtual = 25592
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Count_Value" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count_Value" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count_Value" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count_Value" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Count_Value" won't be mapped to RAM because address size (26) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "Trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Count_Value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count_Value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Count_Value" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1846 ; free virtual = 25584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Generic_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Generic_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Generic_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Generic_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module LEDs_speed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Generic_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Seg7Control 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module Q1_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Frame_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module Generic_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Generic_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_Display2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1846 ; free virtual = 25584
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Q1/Clk_Counter/Count_Value" won't be mapped to RAM because address size (26) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "VGA_Control/FrGen/SecClock/Count_Value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_Control/VGA_Control/Width_Counter/Count_Value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_Control/VGA_Control/Height_Counter/Count_Value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Top_Wrapper has unconnected port Increase
WARNING: [Synth 8-3331] design Top_Wrapper has unconnected port Decrease
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1846 ; free virtual = 25584
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1846 ; free virtual = 25584

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA_Control/FrGen/Colour_Out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Q2/Clk_Counter1/Trigger_Out_reg )
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter1/Trigger_Out_reg ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter2/Count_Value_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter2/Count_Value_reg[0] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter2/Trigger_Out_reg ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter3/Count_Value_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter3/Count_Value_reg[0] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter3/Trigger_Out_reg ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter4/Count_Value_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter4/Count_Value_reg[0] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter4/Trigger_Out_reg ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter5/Count_Value_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Clk_Counter5/Count_Value_reg[0] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[11] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[10] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[9] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[8] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[7] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[6] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[5] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[4] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[2] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/FrGen/Colour_Out_reg[0] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[10] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[9] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[8] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[7] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[6] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[5] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[4] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[2] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA_Control/VGA_Control/Colour_Out_reg[0] ) is unused and will be removed from module Top_Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1831 ; free virtual = 25568
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1831 ; free virtual = 25568

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1831 ; free virtual = 25568
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1776 ; free virtual = 25514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1776 ; free virtual = 25514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Q2/Value_reg[1] ) is unused and will be removed from module Top_Wrapper.
WARNING: [Synth 8-3332] Sequential element (\Q2/Value_reg[0] ) is unused and will be removed from module Top_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT1   |    46|
|4     |LUT2   |    13|
|5     |LUT3   |    11|
|6     |LUT4   |    34|
|7     |LUT5   |    14|
|8     |LUT6   |    34|
|9     |FDCE   |     6|
|10    |FDRE   |    89|
|11    |FDSE   |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                |   299|
|2     |  Q1                 |Q1_Wrapper                      |    81|
|3     |    Seg7             |Seg7Control                     |     7|
|4     |    Clk_Counter      |Generic_counter__parameterized4 |    65|
|5     |  VGA_Control        |VGA_Wrapper2                    |   183|
|6     |    CLK_CNTRL        |Clock_Control                   |     5|
|7     |    FrGen            |Frame_gen                       |    85|
|8     |      SecClock       |Generic_counter__parameterized5 |    43|
|9     |    VGA_Control      |VGA_Display2                    |    93|
|10    |      Height_Counter |Generic_counter__parameterized7 |    29|
|11    |      Width_Counter  |Generic_counter__parameterized6 |    40|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.871 ; gain = 69.281 ; free physical = 1761 ; free virtual = 25498
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.871 ; gain = 511.887 ; free physical = 1761 ; free virtual = 25498
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.871 ; gain = 404.387 ; free physical = 1760 ; free virtual = 25498
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1314.887 ; gain = 0.000 ; free physical = 1745 ; free virtual = 25483
INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 17:35:59 2025...
