<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::adc::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module regs</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">19.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>adc</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">adc</a></div><h1>Module <span>regs</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Awd2cr.html" title="struct stm32_metapac::adc::regs::Awd2cr">Awd2cr</a></dt><dd>analog watchdog 2 configuration register</dd><dt><a class="struct" href="struct.Awd3cr.html" title="struct stm32_metapac::adc::regs::Awd3cr">Awd3cr</a></dt><dd>analog watchdog 3 configuration register</dd><dt><a class="struct" href="struct.Calfact.html" title="struct stm32_metapac::adc::regs::Calfact">Calfact</a></dt><dd>calibration factors register</dd><dt><a class="struct" href="struct.Calfact2.html" title="struct stm32_metapac::adc::regs::Calfact2">Calfact2</a></dt><dd>Calibration Factor register 2</dd><dt><a class="struct" href="struct.Cfgr.html" title="struct stm32_metapac::adc::regs::Cfgr">Cfgr</a></dt><dd>configuration register 1</dd><dt><a class="struct" href="struct.Cfgr2.html" title="struct stm32_metapac::adc::regs::Cfgr2">Cfgr2</a></dt><dd>configuration register 2</dd><dt><a class="struct" href="struct.Cr.html" title="struct stm32_metapac::adc::regs::Cr">Cr</a></dt><dd>control register</dd><dt><a class="struct" href="struct.Difsel.html" title="struct stm32_metapac::adc::regs::Difsel">Difsel</a></dt><dd>channel differential or single-ended mode selection register</dd><dt><a class="struct" href="struct.Dr.html" title="struct stm32_metapac::adc::regs::Dr">Dr</a></dt><dd>group regular conversion data register</dd><dt><a class="struct" href="struct.Htr1.html" title="struct stm32_metapac::adc::regs::Htr1">Htr1</a></dt><dd>analog watchdog 2 threshold register</dd><dt><a class="struct" href="struct.Htr2.html" title="struct stm32_metapac::adc::regs::Htr2">Htr2</a></dt><dd>watchdog higher threshold register 2</dd><dt><a class="struct" href="struct.Htr3.html" title="struct stm32_metapac::adc::regs::Htr3">Htr3</a></dt><dd>watchdog higher threshold register 3</dd><dt><a class="struct" href="struct.Ier.html" title="struct stm32_metapac::adc::regs::Ier">Ier</a></dt><dd>interrupt enable register</dd><dt><a class="struct" href="struct.Isr.html" title="struct stm32_metapac::adc::regs::Isr">Isr</a></dt><dd>interrupt and status register</dd><dt><a class="struct" href="struct.Jdr.html" title="struct stm32_metapac::adc::regs::Jdr">Jdr</a></dt><dd>group injected sequencer rank 1 register</dd><dt><a class="struct" href="struct.Jsqr.html" title="struct stm32_metapac::adc::regs::Jsqr">Jsqr</a></dt><dd>group injected sequencer register</dd><dt><a class="struct" href="struct.Ltr1.html" title="struct stm32_metapac::adc::regs::Ltr1">Ltr1</a></dt><dd>analog watchdog 1 threshold register</dd><dt><a class="struct" href="struct.Ltr2.html" title="struct stm32_metapac::adc::regs::Ltr2">Ltr2</a></dt><dd>watchdog lower threshold register 2</dd><dt><a class="struct" href="struct.Ltr3.html" title="struct stm32_metapac::adc::regs::Ltr3">Ltr3</a></dt><dd>watchdog lower threshold register 3</dd><dt><a class="struct" href="struct.Ofr.html" title="struct stm32_metapac::adc::regs::Ofr">Ofr</a></dt><dd>offset number x register</dd><dt><a class="struct" href="struct.Pcsel.html" title="struct stm32_metapac::adc::regs::Pcsel">Pcsel</a></dt><dd>channel preselection register</dd><dt><a class="struct" href="struct.Smpr.html" title="struct stm32_metapac::adc::regs::Smpr">Smpr</a></dt><dd>sampling time register n</dd><dt><a class="struct" href="struct.Sqr1.html" title="struct stm32_metapac::adc::regs::Sqr1">Sqr1</a></dt><dd>group regular sequencer ranks register 1</dd><dt><a class="struct" href="struct.Sqr2.html" title="struct stm32_metapac::adc::regs::Sqr2">Sqr2</a></dt><dd>group regular sequencer ranks register 2</dd><dt><a class="struct" href="struct.Sqr3.html" title="struct stm32_metapac::adc::regs::Sqr3">Sqr3</a></dt><dd>group regular sequencer ranks register 3</dd><dt><a class="struct" href="struct.Sqr4.html" title="struct stm32_metapac::adc::regs::Sqr4">Sqr4</a></dt><dd>group regular sequencer ranks register 4</dd></dl></section></div></main></body></html>