// Seed: 1043691905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  generate
    logic id_1;
    ;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  generate
    begin : LABEL_0
      assign id_1 = -1;
    end
  endgenerate
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wire id_5
);
  wire \id_7 ;
  ;
  xnor primCall (id_1, \id_7 , id_4, id_5, id_0, id_2);
  module_0 modCall_1 (
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7 ,
      \id_7
  );
endmodule
