#define AT91CAP9_H
#define AT91CAP9_ID_PIOABCD	2
#define AT91CAP9_ID_MPB0	3
#define AT91CAP9_ID_MPB1	4
#define AT91CAP9_ID_MPB2	5
#define AT91CAP9_ID_MPB3	6
#define AT91CAP9_ID_MPB4	7
#define AT91CAP9_ID_US0		8
#define AT91CAP9_ID_US1		9
#define AT91CAP9_ID_US2		10
#define AT91CAP9_ID_MCI0	11
#define AT91CAP9_ID_MCI1	12
#define AT91CAP9_ID_CAN		13
#define AT91CAP9_ID_TWI		14
#define AT91CAP9_ID_SPI0	15
#define AT91CAP9_ID_SPI1	16
#define AT91CAP9_ID_SSC0	17
#define AT91CAP9_ID_SSC1	18
#define AT91CAP9_ID_AC97C	19
#define AT91CAP9_ID_TCB		20
#define AT91CAP9_ID_PWMC	21
#define AT91CAP9_ID_EMAC	22
#define AT91CAP9_ID_AESTDES	23
#define AT91CAP9_ID_ADC		24
#define AT91CAP9_ID_ISI		25
#define AT91CAP9_ID_LCDC	26
#define AT91CAP9_ID_DMA		27
#define AT91CAP9_ID_UDPHS	28
#define AT91CAP9_ID_UHP		29
#define AT91CAP9_ID_IRQ0	30
#define AT91CAP9_ID_IRQ1	31
#define AT91CAP9_BASE_UDPHS		0xfff78000
#define AT91CAP9_BASE_TCB0		0xfff7c000
#define AT91CAP9_BASE_TC0		0xfff7c000
#define AT91CAP9_BASE_TC1		0xfff7c040
#define AT91CAP9_BASE_TC2		0xfff7c080
#define AT91CAP9_BASE_MCI0		0xfff80000
#define AT91CAP9_BASE_MCI1		0xfff84000
#define AT91CAP9_BASE_TWI		0xfff88000
#define AT91CAP9_BASE_US0		0xfff8c000
#define AT91CAP9_BASE_US1		0xfff90000
#define AT91CAP9_BASE_US2		0xfff94000
#define AT91CAP9_BASE_SSC0		0xfff98000
#define AT91CAP9_BASE_SSC1		0xfff9c000
#define AT91CAP9_BASE_AC97C		0xfffa0000
#define AT91CAP9_BASE_SPI0		0xfffa4000
#define AT91CAP9_BASE_SPI1		0xfffa8000
#define AT91CAP9_BASE_CAN		0xfffac000
#define AT91CAP9_BASE_PWMC		0xfffb8000
#define AT91CAP9_BASE_EMAC		0xfffbc000
#define AT91CAP9_BASE_ADC		0xfffc0000
#define AT91CAP9_BASE_ISI		0xfffc4000
#define AT91_BASE_SYS			0xffffe200
#define AT91_ECC	(0xffffe200 - AT91_BASE_SYS)
#define AT91_BCRAMC	(0xffffe400 - AT91_BASE_SYS)
#define AT91_DDRSDRC0	(0xffffe600 - AT91_BASE_SYS)
#define AT91_SMC	(0xffffe800 - AT91_BASE_SYS)
#define AT91_MATRIX	(0xffffea00 - AT91_BASE_SYS)
#define AT91_CCFG	(0xffffeb10 - AT91_BASE_SYS)
#define AT91_DMA	(0xffffec00 - AT91_BASE_SYS)
#define AT91_DBGU	(0xffffee00 - AT91_BASE_SYS)
#define AT91_AIC	(0xfffff000 - AT91_BASE_SYS)
#define AT91_PIOA	(0xfffff200 - AT91_BASE_SYS)
#define AT91_PIOB	(0xfffff400 - AT91_BASE_SYS)
#define AT91_PIOC	(0xfffff600 - AT91_BASE_SYS)
#define AT91_PIOD	(0xfffff800 - AT91_BASE_SYS)
#define AT91_PMC	(0xfffffc00 - AT91_BASE_SYS)
#define AT91_RSTC	(0xfffffd00 - AT91_BASE_SYS)
#define AT91_SHDWC	(0xfffffd10 - AT91_BASE_SYS)
#define AT91_RTT	(0xfffffd20 - AT91_BASE_SYS)
#define AT91_PIT	(0xfffffd30 - AT91_BASE_SYS)
#define AT91_WDT	(0xfffffd40 - AT91_BASE_SYS)
#define AT91_GPBR	(cpu_is_at91cap9_revB() ?	\
(0xfffffd50 - AT91_BASE_SYS) :	\
(0xfffffd60 - AT91_BASE_SYS))
#define AT91_USART0	AT91CAP9_BASE_US0
#define AT91_USART1	AT91CAP9_BASE_US1
#define AT91_USART2	AT91CAP9_BASE_US2
#define AT91CAP9_SRAM_BASE	0x00100000
#define AT91CAP9_SRAM_SIZE	(32 * SZ_1K)
#define AT91CAP9_ROM_BASE	0x00400000
#define AT91CAP9_ROM_SIZE	(32 * SZ_1K)
#define AT91CAP9_LCDC_BASE	0x00500000
#define AT91CAP9_UDPHS_FIFO	0x00600000
#define AT91CAP9_UHP_BASE	0x00700000
