// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
// Date        : Thu Mar 28 18:56:01 2019
// Host        : MIRICOLT001 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ minized_petalinux_minized_demodulate_0_0_sim_netlist.v
// Design      : minized_petalinux_minized_demodulate_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate
   (adc_in,
    adc_trig,
    inputsignalselect,
    tx_high,
    rxfreq,
    btaudio,
    nobtsignal,
    audiostreamdata,
    audiostreamvalid,
    agcvalue,
    selectmonitorstream,
    clk,
    filterredsignal,
    strobe,
    pulse8khz,
    audiomonitorstream,
    counter8khz);
  input [15:0]adc_in;
  input [0:0]adc_trig;
  input [3:0]inputsignalselect;
  input [0:0]tx_high;
  input [15:0]rxfreq;
  input [15:0]btaudio;
  input [0:0]nobtsignal;
  input [15:0]audiostreamdata;
  input [0:0]audiostreamvalid;
  input [3:0]agcvalue;
  input [1:0]selectmonitorstream;
  input clk;
  output [17:0]filterredsignal;
  output [0:0]strobe;
  output [0:0]pulse8khz;
  output [15:0]audiomonitorstream;
  output [5:0]counter8khz;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [0:0]pulse8khz;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  assign strobe[0] = counter8khz[5];
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_struct minized_demodulate_struct
       (.CE(pulse8khz),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .counter8khz(counter8khz),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_3lineto8way
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .q(q),
        .qspo(qspo));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_3lineto8way_x0
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist__parameterized0 rom
       (.E(E),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (\qspo_int_reg[0] ),
        .relational1_op_net(relational1_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_agcandfilter1
   (\latency_pipe_5_26_reg[0] ,
    o,
    audiomonitorstream,
    clk,
    CE,
    tx_high,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    \pipe_20_22_reg[0] ,
    \pipe_20_22_reg[0]_24_sp_1 ,
    \pipe_20_22_reg[0]_23_sp_1 ,
    \pipe_20_22_reg[0]_22_sp_1 ,
    \pipe_20_22_reg[0]_21_sp_1 ,
    \pipe_20_22_reg[0]_20_sp_1 ,
    agcvalue,
    selectmonitorstream);
  output \latency_pipe_5_26_reg[0] ;
  output [17:0]o;
  output [15:0]audiomonitorstream;
  input clk;
  input CE;
  input [0:0]tx_high;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [24:0]\pipe_20_22_reg[0] ;
  input \pipe_20_22_reg[0]_24_sp_1 ;
  input \pipe_20_22_reg[0]_23_sp_1 ;
  input \pipe_20_22_reg[0]_22_sp_1 ;
  input \pipe_20_22_reg[0]_21_sp_1 ;
  input \pipe_20_22_reg[0]_20_sp_1 ;
  input [3:0]agcvalue;
  input [1:0]selectmonitorstream;

  wire CE;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [4:4]data0;
  wire data150;
  wire [15:0]data5;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_n_1;
  wire m1_n_0;
  wire m1_n_1;
  wire m1_n_2;
  wire m1_n_21;
  wire m1_n_22;
  wire m1_n_23;
  wire m1_n_24;
  wire m3_n_0;
  wire m3_n_1;
  wire m3_n_10;
  wire m3_n_11;
  wire m3_n_12;
  wire m3_n_13;
  wire m3_n_14;
  wire m3_n_15;
  wire m3_n_16;
  wire m3_n_17;
  wire m3_n_18;
  wire m3_n_19;
  wire m3_n_2;
  wire m3_n_20;
  wire m3_n_21;
  wire m3_n_22;
  wire m3_n_23;
  wire m3_n_24;
  wire m3_n_3;
  wire m3_n_4;
  wire m3_n_5;
  wire m3_n_6;
  wire m3_n_7;
  wire m3_n_8;
  wire m3_n_9;
  wire [15:0]mux1_y_net;
  wire [0:0]nobtsignal;
  wire [17:0]o;
  wire [24:0]\pipe_20_22_reg[0] ;
  wire \pipe_20_22_reg[0]_20_sn_1 ;
  wire \pipe_20_22_reg[0]_21_sn_1 ;
  wire \pipe_20_22_reg[0]_22_sn_1 ;
  wire \pipe_20_22_reg[0]_23_sn_1 ;
  wire \pipe_20_22_reg[0]_24_sn_1 ;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  assign \pipe_20_22_reg[0]_20_sn_1  = \pipe_20_22_reg[0]_20_sp_1 ;
  assign \pipe_20_22_reg[0]_21_sn_1  = \pipe_20_22_reg[0]_21_sp_1 ;
  assign \pipe_20_22_reg[0]_22_sn_1  = \pipe_20_22_reg[0]_22_sp_1 ;
  assign \pipe_20_22_reg[0]_23_sn_1  = \pipe_20_22_reg[0]_23_sp_1 ;
  assign \pipe_20_22_reg[0]_24_sn_1  = \pipe_20_22_reg[0]_24_sp_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_filter1 filter1
       (.CE(CE),
        .Q(mux1_y_net),
        .clk(clk),
        .o(o),
        .tx_high(tx_high));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_622c03a89a logical
       (.btaudio(btaudio[15]),
        .clk(clk),
        .nobtsignal(nobtsignal),
        .\pipe_16_22_reg[0][20] (\latency_pipe_5_26_reg[0] ),
        .\pipe_16_22_reg[0][20]_0 (logical_n_1),
        .tx_high(tx_high));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_2508bd7f35 m1
       (.Q({m3_n_5,m3_n_6,m3_n_7,m3_n_8,m3_n_9,m3_n_10,m3_n_11,m3_n_12,m3_n_13,m3_n_14,m3_n_15,m3_n_16,m3_n_17,m3_n_18,m3_n_19}),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .clk(clk),
        .data0(data0),
        .data150(data150),
        .data5(data5[3:0]),
        .\pipe_16_22_reg[0][0]_0 (m3_n_24),
        .\pipe_16_22_reg[0][1]_0 (m3_n_23),
        .\pipe_16_22_reg[0][20]_0 (m3_n_4),
        .\pipe_16_22_reg[0][21]_0 (m3_n_3),
        .\pipe_16_22_reg[0][22]_0 (m3_n_2),
        .\pipe_16_22_reg[0][23]_0 (m3_n_1),
        .\pipe_16_22_reg[0][24]_0 (m3_n_0),
        .\pipe_16_22_reg[0][2]_0 (m3_n_22),
        .\pipe_16_22_reg[0][3]_0 (m3_n_21),
        .\pipe_16_22_reg[0][4]_0 (m3_n_20),
        .\pipe_44_22_reg[0][12] ({m1_n_0,m1_n_1,m1_n_2,data5[15:4]}),
        .\pipe_44_22_reg[0][12]_0 (m1_n_21),
        .\pipe_44_22_reg[0][12]_1 (m1_n_22),
        .\pipe_44_22_reg[0][12]_2 (m1_n_23),
        .\pipe_44_22_reg[0][12]_3 (m1_n_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_2508bd7f35_54 m3
       (.Q({m3_n_5,m3_n_6,m3_n_7,m3_n_8,m3_n_9,m3_n_10,m3_n_11,m3_n_12,m3_n_13,m3_n_14,m3_n_15,m3_n_16,m3_n_17,m3_n_18,m3_n_19}),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio[14:0]),
        .clk(clk),
        .\latency_pipe_5_26_reg[0][0] (logical_n_1),
        .\latency_pipe_5_26_reg[0][0]_0 (\latency_pipe_5_26_reg[0] ),
        .\pipe_16_22_reg[0][0]_0 (m3_n_24),
        .\pipe_16_22_reg[0][1]_0 (m3_n_23),
        .\pipe_16_22_reg[0][20]_0 (m3_n_4),
        .\pipe_16_22_reg[0][21]_0 (m3_n_3),
        .\pipe_16_22_reg[0][22]_0 (m3_n_2),
        .\pipe_16_22_reg[0][23]_0 (m3_n_1),
        .\pipe_16_22_reg[0][24]_0 (m3_n_0),
        .\pipe_16_22_reg[0][2]_0 (m3_n_22),
        .\pipe_16_22_reg[0][3]_0 (m3_n_21),
        .\pipe_16_22_reg[0][4]_0 (m3_n_20),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] [19:0]),
        .\pipe_20_22_reg[0][20] (\pipe_20_22_reg[0]_20_sn_1 ),
        .\pipe_20_22_reg[0][21] (\pipe_20_22_reg[0]_21_sn_1 ),
        .\pipe_20_22_reg[0][22] (\pipe_20_22_reg[0]_22_sn_1 ),
        .\pipe_20_22_reg[0][23] (\pipe_20_22_reg[0]_23_sn_1 ),
        .\pipe_20_22_reg[0][24] (\pipe_20_22_reg[0]_24_sn_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_51cbab73f4 mux1
       (.Q(mux1_y_net),
        .agcvalue(agcvalue),
        .clk(clk),
        .data0(data0),
        .data150(data150),
        .data5(data5),
        .\pipe_16_22_reg[0][19] ({m1_n_0,m1_n_1,m1_n_2}),
        .\pipe_16_22_reg[0][20] (m1_n_24),
        .\pipe_16_22_reg[0][21] (m1_n_23),
        .\pipe_16_22_reg[0][22] (m1_n_22),
        .\pipe_16_22_reg[0][23] (m1_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d6a7a9af27 mux2
       (.Q(mux1_y_net),
        .audiomonitorstream(audiomonitorstream),
        .clk(clk),
        .o(o[15:0]),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] [24:9]),
        .selectmonitorstream(selectmonitorstream));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [17:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.3964 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[17:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [15:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[15:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i2
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [15:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [9:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [15:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [15:0]doutb;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.0361 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i2.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i2.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i3
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [24:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [24:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [24:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [24:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.185325 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i3.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i3.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_WIDTH_A = "25" *) 
  (* C_READ_WIDTH_B = "25" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "READ_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "25" *) 
  (* C_WRITE_WIDTH_B = "25" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[24:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[24:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i0
   (A,
    B,
    ADD,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire ADD;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "19" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000000000000000000" *) 
  (* c_b_width = "19" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized11 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i1
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire [8:0]A;
  wire [8:0]B;
  wire [8:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "9" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000000000" *) 
  (* c_b_width = "9" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "9" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i2
   (A,
    B,
    ADD,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [25:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [25:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [25:0]S;

  wire [25:0]A;
  wire ADD;
  wire [25:0]B;
  wire [25:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "26" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000000000" *) 
  (* c_b_width = "26" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "26" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i3
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [3:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [3:0]S;

  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized3 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i4
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [3:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [3:0]S;

  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized5 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5__1
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7__1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5__2
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7__2 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i6
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [19:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [19:0]S;

  wire [19:0]A;
  wire [19:0]B;
  wire CE;
  wire CLK;
  wire [19:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "20" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000" *) 
  (* c_b_width = "20" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "20" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized9 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i0
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [12:0]Q;

  wire CE;
  wire CLK;
  wire [12:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "13" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized9 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i1
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [7:0]Q;

  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i1__2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [7:0]Q;

  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__2 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [4:0]Q;

  wire CE;
  wire CLK;
  wire [4:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "5" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized1 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i3
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [5:0]Q;

  wire CE;
  wire CLK;
  wire [5:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "6" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized3 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i4
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [2:0]Q;

  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized5 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i4__2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [2:0]Q;

  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized5__2 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i5
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [11:0]Q;

  wire CE;
  wire CLK;
  wire [11:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "12" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized7 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_ctrlbitsequenceaddress
   (Q,
    clk,
    adc_trig);
  output [4:0]Q;
  input clk;
  input [0:0]adc_trig;

  wire [4:0]Q;
  wire [0:0]adc_trig;
  wire clk;
  wire register3_q_net;
  wire relational_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized0 counter2
       (.Q(Q),
        .SINIT(register3_q_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister_51 register3
       (.SINIT(register3_q_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_76a291a9bc relational
       (.Q(Q),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_ctrlsequencer
   (qspo,
    D,
    ADD,
    Q,
    clk,
    S);
  output [7:0]qspo;
  output [0:0]D;
  output ADD;
  input [4:0]Q;
  input clk;
  input [0:0]S;

  wire ADD;
  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire clk;
  wire [7:0]qspo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist ctrlbitsequence
       (.ADD(ADD),
        .D(D),
        .Q(Q),
        .S(S),
        .clk(clk),
        .qspo(qspo));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_delayhalfsec
   (out1,
    clk,
    CE,
    in1);
  output [24:0]out1;
  input clk;
  input CE;
  input [24:0]in1;

  wire CE;
  wire clk;
  wire [11:0]counter1_op_net;
  wire [24:0]in1;
  wire [24:0]out1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized3 counter1
       (.CE(CE),
        .Q(counter1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlspram single_port_ram
       (.CE(CE),
        .Q(counter1_op_net),
        .clk(clk),
        .in1(in1),
        .out1(out1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_demodulationssb1
   (d,
    Q,
    audiomonitorstream,
    filterredsignal,
    inputsignalselect,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    tx_high,
    clk,
    adc_trig,
    adc_in,
    agcvalue,
    rxfreq,
    selectmonitorstream);
  output [0:0]d;
  output [5:0]Q;
  output [15:0]audiomonitorstream;
  output [17:0]filterredsignal;
  input [3:0]inputsignalselect;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [3:0]agcvalue;
  input [15:0]rxfreq;
  input [1:0]selectmonitorstream;

  wire [5:0]Q;
  wire [23:16]accum_reg_39_23_reg;
  wire [24:0]\accumulator2/accum_reg_39_23_reg ;
  wire [24:0]\accumulator3/accum_reg_39_23_reg ;
  wire [24:0]\accumulator4/accum_reg_39_23_reg ;
  wire [24:0]\accumulator5/accum_reg_39_23_reg ;
  wire [24:0]\accumulator6/accum_reg_39_23_reg ;
  wire [24:0]\accumulator7/accum_reg_39_23_reg ;
  wire [24:0]\accumulator8/accum_reg_39_23_reg ;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire add;
  wire [17:0]addsub_s_net;
  wire [24:0]addsub_s_net_x0;
  wire [2:2]addsub_s_net_x1;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire bitbasher_m1_net;
  wire [1:0]bitbasher_m2_net;
  wire [15:0]btaudio;
  wire clk;
  wire [17:0]cmult_p_net;
  wire convert1_dout_net_x0;
  wire convert2_dout_net_x0;
  wire convert3_dout_net_x0;
  wire convert4_dout_net;
  wire convert_dout_net_x0;
  wire [2:0]counter1_op_net;
  wire [4:0]counter2_op_net;
  wire [2:0]counter2_op_net_x0;
  wire [12:0]counter_op_net;
  wire ctrlsequencer_n_8;
  wire [0:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay1_q_net_1;
  wire delay_q_net;
  wire [17:0]filterredsignal;
  wire filterstreamintegration_n_208;
  wire filterstreamintegration_n_209;
  wire filterstreamintegration_n_210;
  wire filterstreamintegration_n_211;
  wire filterstreamintegration_n_212;
  wire filterstreamintegration_n_213;
  wire filterstreamintegration_n_214;
  wire filterstreamintegration_n_215;
  wire filterstreamintegration_n_216;
  wire filterstreamintegration_n_217;
  wire filterstreamintegration_n_218;
  wire filterstreamintegration_n_219;
  wire filterstreamintegration_n_220;
  wire filterstreamintegration_n_221;
  wire filterstreamintegration_n_222;
  wire filterstreamintegration_n_223;
  wire filterstreamintegration_n_224;
  wire filterstreamintegration_n_225;
  wire filterstreamintegration_n_226;
  wire filterstreamintegration_n_227;
  wire filterstreamintegration_n_228;
  wire filterstreamintegration_n_229;
  wire filterstreamintegration_n_230;
  wire filterstreamintegration_n_231;
  wire filterstreamintegration_n_232;
  wire [3:0]inputsignalselect;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire [17:0]lut_data_net;
  wire [8:0]m1_y_net;
  wire [17:0]m2_y_net;
  wire m3_n_0;
  wire m3_n_26;
  wire m3_n_27;
  wire m3_n_28;
  wire m3_n_29;
  wire [17:0]mult_p_net;
  wire mux1_n_0;
  wire mux1_n_1;
  wire mux1_n_10;
  wire mux1_n_11;
  wire mux1_n_12;
  wire mux1_n_13;
  wire mux1_n_14;
  wire mux1_n_15;
  wire mux1_n_2;
  wire mux1_n_3;
  wire mux1_n_4;
  wire mux1_n_5;
  wire mux1_n_6;
  wire mux1_n_7;
  wire mux1_n_8;
  wire mux1_n_9;
  wire [0:0]nobtsignal;
  wire [24:0]\pipe_20_22_reg[0] ;
  wire [17:0]register1_q_net;
  wire register2_n_100;
  wire register2_n_101;
  wire register2_n_102;
  wire register2_n_103;
  wire register2_n_104;
  wire register2_n_105;
  wire register2_n_106;
  wire register2_n_107;
  wire register2_n_108;
  wire register2_n_109;
  wire register2_n_110;
  wire register2_n_111;
  wire register2_n_112;
  wire register2_n_113;
  wire register2_n_114;
  wire register2_n_115;
  wire register2_n_116;
  wire register2_n_117;
  wire register2_n_118;
  wire register2_n_119;
  wire register2_n_120;
  wire register2_n_121;
  wire register2_n_122;
  wire register2_n_123;
  wire register2_n_124;
  wire register2_n_125;
  wire register2_n_126;
  wire register2_n_127;
  wire register2_n_128;
  wire register2_n_129;
  wire register2_n_130;
  wire register2_n_131;
  wire register2_n_132;
  wire register2_n_133;
  wire register2_n_134;
  wire register2_n_135;
  wire register2_n_136;
  wire register2_n_137;
  wire register2_n_138;
  wire register2_n_139;
  wire register2_n_140;
  wire register2_n_141;
  wire register2_n_142;
  wire register2_n_143;
  wire register2_n_144;
  wire register2_n_145;
  wire register2_n_146;
  wire register2_n_147;
  wire register2_n_148;
  wire register2_n_149;
  wire register2_n_150;
  wire register2_n_151;
  wire register2_n_152;
  wire register2_n_153;
  wire register2_n_154;
  wire register2_n_155;
  wire register2_n_156;
  wire register2_n_157;
  wire register2_n_158;
  wire register2_n_159;
  wire register2_n_160;
  wire register2_n_161;
  wire register2_n_162;
  wire register2_n_163;
  wire register2_n_164;
  wire register2_n_165;
  wire register2_n_166;
  wire register2_n_167;
  wire register2_n_168;
  wire register2_n_169;
  wire register2_n_170;
  wire register2_n_171;
  wire register2_n_172;
  wire register2_n_173;
  wire register2_n_174;
  wire register2_n_175;
  wire register2_n_176;
  wire register2_n_177;
  wire register2_n_178;
  wire register2_n_179;
  wire register2_n_18;
  wire register2_n_180;
  wire register2_n_181;
  wire register2_n_182;
  wire register2_n_183;
  wire register2_n_184;
  wire register2_n_185;
  wire register2_n_186;
  wire register2_n_187;
  wire register2_n_188;
  wire register2_n_189;
  wire register2_n_19;
  wire register2_n_190;
  wire register2_n_191;
  wire register2_n_192;
  wire register2_n_20;
  wire register2_n_21;
  wire register2_n_22;
  wire register2_n_23;
  wire register2_n_24;
  wire register2_n_25;
  wire register2_n_26;
  wire register2_n_27;
  wire register2_n_28;
  wire register2_n_29;
  wire register2_n_30;
  wire register2_n_31;
  wire register2_n_32;
  wire register2_n_33;
  wire register2_n_34;
  wire register2_n_35;
  wire register2_n_36;
  wire register2_n_37;
  wire register2_n_38;
  wire register2_n_39;
  wire register2_n_40;
  wire register2_n_41;
  wire register2_n_42;
  wire register2_n_43;
  wire register2_n_44;
  wire register2_n_45;
  wire register2_n_46;
  wire register2_n_47;
  wire register2_n_48;
  wire register2_n_49;
  wire register2_n_50;
  wire register2_n_51;
  wire register2_n_52;
  wire register2_n_53;
  wire register2_n_54;
  wire register2_n_55;
  wire register2_n_56;
  wire register2_n_57;
  wire register2_n_58;
  wire register2_n_59;
  wire register2_n_60;
  wire register2_n_61;
  wire register2_n_62;
  wire register2_n_63;
  wire register2_n_64;
  wire register2_n_65;
  wire register2_n_66;
  wire register2_n_67;
  wire register2_n_68;
  wire register2_n_69;
  wire register2_n_70;
  wire register2_n_71;
  wire register2_n_72;
  wire register2_n_73;
  wire register2_n_74;
  wire register2_n_75;
  wire register2_n_76;
  wire register2_n_77;
  wire register2_n_78;
  wire register2_n_79;
  wire register2_n_80;
  wire register2_n_81;
  wire register2_n_82;
  wire register2_n_83;
  wire register2_n_84;
  wire register2_n_85;
  wire register2_n_86;
  wire register2_n_87;
  wire register2_n_88;
  wire register2_n_89;
  wire register2_n_90;
  wire register2_n_91;
  wire register2_n_92;
  wire register2_n_93;
  wire register2_n_94;
  wire register2_n_95;
  wire register2_n_96;
  wire register2_n_97;
  wire register2_n_98;
  wire register2_n_99;
  wire [17:0]register2_q_net;
  wire [17:0]register3_q_net;
  wire [17:0]register4_q_net;
  wire [17:0]register_q_net;
  wire [17:0]register_q_net_x0;
  wire relational1_op_net;
  wire [15:0]rom_data_net;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [24:0]single_port_ram_data_out_net;
  wire streamcontrol1_n_15;
  wire streamcontrol1_n_17;
  wire streamcontrol1_n_18;
  wire streamcontrol1_n_19;
  wire streamcontrol1_n_20;
  wire streamcontrol1_n_21;
  wire streamcontrol1_n_22;
  wire streamcontrol1_n_23;
  wire streamcontrol1_n_24;
  wire streamcontrol1_n_25;
  wire streamcontrol1_n_26;
  wire streamcontrol1_n_27;
  wire streamcontrol1_n_28;
  wire streamcontrol1_n_29;
  wire streamcontrol1_n_30;
  wire streamcontrol1_n_31;
  wire streamcontrol1_n_32;
  wire streamcontrol1_n_33;
  wire streamcontrol1_n_34;
  wire streamcontrol1_n_35;
  wire streamcontrol1_n_36;
  wire streamcontrol1_n_37;
  wire streamcontrol1_n_38;
  wire streamcontrol1_n_39;
  wire streamcontrol1_n_40;
  wire streamcontrol1_n_41;
  wire streamcontrol1_n_49;
  wire streamcontrol1_n_50;
  wire streamcontrol1_n_51;
  wire streamcontrol1_n_52;
  wire streamcontrol1_n_53;
  wire streamcontrol1_n_54;
  wire streamcontrol1_n_55;
  wire streamcontrol1_n_56;
  wire subsystem_n_0;
  wire subsystem_n_1;
  wire subsystem_n_10;
  wire subsystem_n_11;
  wire subsystem_n_12;
  wire subsystem_n_13;
  wire subsystem_n_14;
  wire subsystem_n_15;
  wire subsystem_n_2;
  wire subsystem_n_3;
  wire subsystem_n_4;
  wire subsystem_n_5;
  wire subsystem_n_6;
  wire subsystem_n_7;
  wire subsystem_n_8;
  wire subsystem_n_9;
  wire \trigdistrib1/convert1_dout_net ;
  wire \trigdistrib1/convert2_dout_net ;
  wire \trigdistrib1/convert3_dout_net ;
  wire \trigdistrib1/convert4_dout_net ;
  wire \trigdistrib1/convert5_dout_net ;
  wire \trigdistrib1/convert6_dout_net ;
  wire \trigdistrib1/convert7_dout_net ;
  wire \trigdistrib1/convert_dout_net ;
  wire [0:0]tx_high;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_223ad8fd43 accumulator
       (.clk(clk),
        .out(accum_reg_39_23_reg),
        .rxfreq(rxfreq),
        .tx_high(tx_high));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsubmode__parameterized0 addsub
       (.ADD(add),
        .S(addsub_s_net),
        .\fd_prim_array[17].bit_is_0.fdre_comp (register4_q_net),
        .o(register3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_agcandfilter1 agcandfilter1
       (.CE(d),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .nobtsignal(nobtsignal),
        .o(register_q_net),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] ),
        .\pipe_20_22_reg[0]_20_sp_1 (m3_n_29),
        .\pipe_20_22_reg[0]_21_sp_1 (m3_n_28),
        .\pipe_20_22_reg[0]_22_sp_1 (m3_n_27),
        .\pipe_20_22_reg[0]_23_sp_1 (m3_n_26),
        .\pipe_20_22_reg[0]_24_sp_1 (m3_n_0),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcmult cmult
       (.clk(clk),
        .i(cmult_p_net),
        .q(mult_p_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized4 counter
       (.CE(d),
        .Q(counter_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_ctrlbitsequenceaddress ctrlbitsequenceaddress
       (.Q(counter2_op_net),
        .adc_trig(adc_trig),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_ctrlsequencer ctrlsequencer
       (.ADD(add),
        .D(ctrlsequencer_n_8),
        .Q(counter2_op_net),
        .S(addsub_s_net_x1),
        .clk(clk),
        .qspo({convert_dout_net_x0,convert1_dout_net_x0,convert2_dout_net_x0,convert3_dout_net_x0,convert4_dout_net,bitbasher_m2_net,bitbasher_m1_net}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay delay
       (.ce(delay_q_net),
        .clk(clk),
        .\qspo_int_reg[4] (convert4_dout_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_0 delay1
       (.ce(delay1_q_net),
        .clk(clk),
        .\qspo_int_reg[5] (convert3_dout_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_delayhalfsec delayhalfsec
       (.CE(d),
        .clk(clk),
        .in1(addsub_s_net_x0),
        .out1(single_port_ram_data_out_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_filterstreamintegration filterstreamintegration
       (.CE(streamcontrol1_n_15),
        .D({streamcontrol1_n_17,streamcontrol1_n_18,streamcontrol1_n_19,streamcontrol1_n_20,streamcontrol1_n_21,streamcontrol1_n_22,streamcontrol1_n_23,streamcontrol1_n_24,streamcontrol1_n_25,streamcontrol1_n_26,streamcontrol1_n_27,streamcontrol1_n_28,streamcontrol1_n_29,streamcontrol1_n_30,streamcontrol1_n_31,streamcontrol1_n_32,streamcontrol1_n_33,streamcontrol1_n_34,streamcontrol1_n_35,streamcontrol1_n_36,streamcontrol1_n_37,streamcontrol1_n_38,streamcontrol1_n_39,streamcontrol1_n_40,streamcontrol1_n_41}),
        .O({register2_n_18,register2_n_19,register2_n_20,register2_n_21}),
        .S(addsub_s_net_x0),
        .accum_reg_39_23_reg(\accumulator8/accum_reg_39_23_reg ),
        .\accum_reg_39_23_reg[11] ({filterstreamintegration_n_216,filterstreamintegration_n_217,filterstreamintegration_n_218,filterstreamintegration_n_219}),
        .\accum_reg_39_23_reg[15] ({filterstreamintegration_n_220,filterstreamintegration_n_221,filterstreamintegration_n_222,filterstreamintegration_n_223}),
        .\accum_reg_39_23_reg[19] ({filterstreamintegration_n_224,filterstreamintegration_n_225,filterstreamintegration_n_226,filterstreamintegration_n_227}),
        .\accum_reg_39_23_reg[23] ({filterstreamintegration_n_228,filterstreamintegration_n_229,filterstreamintegration_n_230,filterstreamintegration_n_231}),
        .\accum_reg_39_23_reg[24] (filterstreamintegration_n_232),
        .\accum_reg_39_23_reg[3] ({filterstreamintegration_n_208,filterstreamintegration_n_209,filterstreamintegration_n_210,filterstreamintegration_n_211}),
        .\accum_reg_39_23_reg[7] ({filterstreamintegration_n_212,filterstreamintegration_n_213,filterstreamintegration_n_214,filterstreamintegration_n_215}),
        .accum_reg_39_23_reg_0(\accumulator7/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_1(\accumulator6/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_2(\accumulator5/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_3(\accumulator4/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_4(\accumulator3/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_5(\accumulator2/accum_reg_39_23_reg ),
        .clk(clk),
        .d(counter1_op_net),
        .delay1_q_net(delay1_q_net_1),
        .\fd_prim_array[11].bit_is_0.fdre_comp ({register2_n_26,register2_n_27,register2_n_28,register2_n_29}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_0 ({register2_n_51,register2_n_52,register2_n_53,register2_n_54}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_1 ({register2_n_76,register2_n_77,register2_n_78,register2_n_79}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_2 ({register2_n_101,register2_n_102,register2_n_103,register2_n_104}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_3 ({register2_n_126,register2_n_127,register2_n_128,register2_n_129}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_4 ({register2_n_151,register2_n_152,register2_n_153,register2_n_154}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_5 ({register2_n_176,register2_n_177,register2_n_178,register2_n_179}),
        .\fd_prim_array[15].bit_is_0.fdre_comp ({register2_n_30,register2_n_31,register2_n_32,register2_n_33}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_0 ({register2_n_55,register2_n_56,register2_n_57,register2_n_58}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_1 ({register2_n_80,register2_n_81,register2_n_82,register2_n_83}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_2 ({register2_n_105,register2_n_106,register2_n_107,register2_n_108}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_3 ({register2_n_130,register2_n_131,register2_n_132,register2_n_133}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_4 ({register2_n_155,register2_n_156,register2_n_157,register2_n_158}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_5 ({register2_n_180,register2_n_181,register2_n_182,register2_n_183}),
        .\fd_prim_array[17].bit_is_0.fdre_comp ({register2_n_34,register2_n_35,register2_n_36,register2_n_37}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 ({register2_n_38,register2_n_39,register2_n_40,register2_n_41}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (register2_n_42),
        .\fd_prim_array[17].bit_is_0.fdre_comp_10 (register2_n_117),
        .\fd_prim_array[17].bit_is_0.fdre_comp_11 ({register2_n_134,register2_n_135,register2_n_136,register2_n_137}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_12 ({register2_n_138,register2_n_139,register2_n_140,register2_n_141}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_13 (register2_n_142),
        .\fd_prim_array[17].bit_is_0.fdre_comp_14 ({register2_n_159,register2_n_160,register2_n_161,register2_n_162}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_15 ({register2_n_163,register2_n_164,register2_n_165,register2_n_166}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_16 (register2_n_167),
        .\fd_prim_array[17].bit_is_0.fdre_comp_17 ({register2_n_184,register2_n_185,register2_n_186,register2_n_187}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_18 ({register2_n_188,register2_n_189,register2_n_190,register2_n_191}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_19 (register2_n_192),
        .\fd_prim_array[17].bit_is_0.fdre_comp_2 ({register2_n_59,register2_n_60,register2_n_61,register2_n_62}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_3 ({register2_n_63,register2_n_64,register2_n_65,register2_n_66}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_4 (register2_n_67),
        .\fd_prim_array[17].bit_is_0.fdre_comp_5 ({register2_n_84,register2_n_85,register2_n_86,register2_n_87}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_6 ({register2_n_88,register2_n_89,register2_n_90,register2_n_91}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_7 (register2_n_92),
        .\fd_prim_array[17].bit_is_0.fdre_comp_8 ({register2_n_109,register2_n_110,register2_n_111,register2_n_112}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_9 ({register2_n_113,register2_n_114,register2_n_115,register2_n_116}),
        .\fd_prim_array[3].bit_is_0.fdre_comp ({register2_n_43,register2_n_44,register2_n_45,register2_n_46}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_0 ({register2_n_68,register2_n_69,register2_n_70,register2_n_71}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_1 ({register2_n_93,register2_n_94,register2_n_95,register2_n_96}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_2 ({register2_n_118,register2_n_119,register2_n_120,register2_n_121}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_3 ({register2_n_143,register2_n_144,register2_n_145,register2_n_146}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_4 ({register2_n_168,register2_n_169,register2_n_170,register2_n_171}),
        .\fd_prim_array[7].bit_is_0.fdre_comp ({register2_n_22,register2_n_23,register2_n_24,register2_n_25}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_0 ({register2_n_47,register2_n_48,register2_n_49,register2_n_50}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_1 ({register2_n_72,register2_n_73,register2_n_74,register2_n_75}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_2 ({register2_n_97,register2_n_98,register2_n_99,register2_n_100}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_3 ({register2_n_122,register2_n_123,register2_n_124,register2_n_125}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_4 ({register2_n_147,register2_n_148,register2_n_149,register2_n_150}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_5 ({register2_n_172,register2_n_173,register2_n_174,register2_n_175}),
        .\i_no_async_controls.output_reg[3] (counter2_op_net_x0),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .o(register2_q_net),
        .qspo({\trigdistrib1/convert7_dout_net ,\trigdistrib1/convert6_dout_net ,\trigdistrib1/convert5_dout_net ,\trigdistrib1/convert4_dout_net ,\trigdistrib1/convert3_dout_net ,\trigdistrib1/convert2_dout_net ,\trigdistrib1/convert1_dout_net ,\trigdistrib1/convert_dout_net }),
        .\qspo_int_reg[7] (convert1_dout_net_x0),
        .relational1_op_net(relational1_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom lut
       (.Q(m1_y_net),
        .clk(clk),
        .douta(lut_data_net),
        .qspo(bitbasher_m1_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_a111c33481 m1
       (.D({ctrlsequencer_n_8,streamcontrol1_n_49,streamcontrol1_n_50,streamcontrol1_n_51,streamcontrol1_n_52,streamcontrol1_n_53,streamcontrol1_n_54,streamcontrol1_n_55,streamcontrol1_n_56}),
        .Q(m1_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58fb6be996 m2
       (.Q({mux1_n_0,mux1_n_1,mux1_n_2,mux1_n_3,mux1_n_4,mux1_n_5,mux1_n_6,mux1_n_7,mux1_n_8,mux1_n_9,mux1_n_10,mux1_n_11,mux1_n_12,mux1_n_13,mux1_n_14,mux1_n_15}),
        .S(addsub_s_net),
        .clk(clk),
        .\fd_prim_array[17].bit_is_0.fdre_comp (register1_q_net),
        .\inferred_dsp.reg_mult.m_reg_reg (m2_y_net),
        .o(register_q_net_x0),
        .qspo(bitbasher_m2_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abe5b40344 m3
       (.clk(clk),
        .douta(rom_data_net),
        .inputsignalselect(inputsignalselect[1:0]),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .out1(single_port_ram_data_out_net),
        .\pipe_16_22_reg[0][20] (m3_n_29),
        .\pipe_16_22_reg[0][21] (m3_n_28),
        .\pipe_16_22_reg[0][22] (m3_n_27),
        .\pipe_16_22_reg[0][23] (m3_n_26),
        .\pipe_16_22_reg[0][24] (m3_n_0),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_97355f4bd1 m4
       (.clk(clk),
        .douta(rom_data_net),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect[3:2]),
        .o(register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable_x0 monostable
       (.Q(Q[5]),
        .clk(clk),
        .delay1_q_net(delay1_q_net_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlmult__parameterized0 mult
       (.clk(clk),
        .douta(lut_data_net),
        .\pipe_20_22_reg[0][17] (m2_y_net),
        .q(mult_p_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_5ff663aadf mux1
       (.D({subsystem_n_0,subsystem_n_1,subsystem_n_2,subsystem_n_3,subsystem_n_4,subsystem_n_5,subsystem_n_6,subsystem_n_7,subsystem_n_8,subsystem_n_9,subsystem_n_10,subsystem_n_11,subsystem_n_12,subsystem_n_13,subsystem_n_14,subsystem_n_15}),
        .Q({mux1_n_0,mux1_n_1,mux1_n_2,mux1_n_3,mux1_n_4,mux1_n_5,mux1_n_6,mux1_n_7,mux1_n_8,mux1_n_9,mux1_n_10,mux1_n_11,mux1_n_12,mux1_n_13,mux1_n_14,mux1_n_15}),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0 register1
       (.ce(convert3_dout_net_x0),
        .clk(clk),
        .i(mult_p_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_1 register2
       (.O({register2_n_18,register2_n_19,register2_n_20,register2_n_21}),
        .accum_reg_39_23_reg(\accumulator8/accum_reg_39_23_reg ),
        .\accum_reg_39_23_reg[11] ({register2_n_26,register2_n_27,register2_n_28,register2_n_29}),
        .\accum_reg_39_23_reg[11]_0 ({register2_n_51,register2_n_52,register2_n_53,register2_n_54}),
        .\accum_reg_39_23_reg[11]_1 ({register2_n_76,register2_n_77,register2_n_78,register2_n_79}),
        .\accum_reg_39_23_reg[11]_2 ({register2_n_101,register2_n_102,register2_n_103,register2_n_104}),
        .\accum_reg_39_23_reg[11]_3 ({register2_n_126,register2_n_127,register2_n_128,register2_n_129}),
        .\accum_reg_39_23_reg[11]_4 ({register2_n_151,register2_n_152,register2_n_153,register2_n_154}),
        .\accum_reg_39_23_reg[11]_5 ({register2_n_176,register2_n_177,register2_n_178,register2_n_179}),
        .\accum_reg_39_23_reg[15] ({register2_n_30,register2_n_31,register2_n_32,register2_n_33}),
        .\accum_reg_39_23_reg[15]_0 ({register2_n_55,register2_n_56,register2_n_57,register2_n_58}),
        .\accum_reg_39_23_reg[15]_1 ({register2_n_80,register2_n_81,register2_n_82,register2_n_83}),
        .\accum_reg_39_23_reg[15]_2 ({register2_n_105,register2_n_106,register2_n_107,register2_n_108}),
        .\accum_reg_39_23_reg[15]_3 ({register2_n_130,register2_n_131,register2_n_132,register2_n_133}),
        .\accum_reg_39_23_reg[15]_4 ({register2_n_155,register2_n_156,register2_n_157,register2_n_158}),
        .\accum_reg_39_23_reg[15]_5 ({register2_n_180,register2_n_181,register2_n_182,register2_n_183}),
        .\accum_reg_39_23_reg[19] ({register2_n_34,register2_n_35,register2_n_36,register2_n_37}),
        .\accum_reg_39_23_reg[19]_0 ({register2_n_59,register2_n_60,register2_n_61,register2_n_62}),
        .\accum_reg_39_23_reg[19]_1 ({register2_n_84,register2_n_85,register2_n_86,register2_n_87}),
        .\accum_reg_39_23_reg[19]_2 ({register2_n_109,register2_n_110,register2_n_111,register2_n_112}),
        .\accum_reg_39_23_reg[19]_3 ({register2_n_134,register2_n_135,register2_n_136,register2_n_137}),
        .\accum_reg_39_23_reg[19]_4 ({register2_n_159,register2_n_160,register2_n_161,register2_n_162}),
        .\accum_reg_39_23_reg[19]_5 ({register2_n_184,register2_n_185,register2_n_186,register2_n_187}),
        .\accum_reg_39_23_reg[23] ({register2_n_38,register2_n_39,register2_n_40,register2_n_41}),
        .\accum_reg_39_23_reg[23]_0 ({register2_n_63,register2_n_64,register2_n_65,register2_n_66}),
        .\accum_reg_39_23_reg[23]_1 ({register2_n_88,register2_n_89,register2_n_90,register2_n_91}),
        .\accum_reg_39_23_reg[23]_2 ({register2_n_113,register2_n_114,register2_n_115,register2_n_116}),
        .\accum_reg_39_23_reg[23]_3 ({register2_n_138,register2_n_139,register2_n_140,register2_n_141}),
        .\accum_reg_39_23_reg[23]_4 ({register2_n_163,register2_n_164,register2_n_165,register2_n_166}),
        .\accum_reg_39_23_reg[23]_5 ({register2_n_188,register2_n_189,register2_n_190,register2_n_191}),
        .\accum_reg_39_23_reg[24] (register2_n_42),
        .\accum_reg_39_23_reg[24]_0 (register2_n_67),
        .\accum_reg_39_23_reg[24]_1 (register2_n_92),
        .\accum_reg_39_23_reg[24]_2 (register2_n_117),
        .\accum_reg_39_23_reg[24]_3 (register2_n_142),
        .\accum_reg_39_23_reg[24]_4 (register2_n_167),
        .\accum_reg_39_23_reg[24]_5 (register2_n_192),
        .\accum_reg_39_23_reg[3] ({register2_n_43,register2_n_44,register2_n_45,register2_n_46}),
        .\accum_reg_39_23_reg[3]_0 ({register2_n_68,register2_n_69,register2_n_70,register2_n_71}),
        .\accum_reg_39_23_reg[3]_1 ({register2_n_93,register2_n_94,register2_n_95,register2_n_96}),
        .\accum_reg_39_23_reg[3]_2 ({register2_n_118,register2_n_119,register2_n_120,register2_n_121}),
        .\accum_reg_39_23_reg[3]_3 ({register2_n_143,register2_n_144,register2_n_145,register2_n_146}),
        .\accum_reg_39_23_reg[3]_4 ({register2_n_168,register2_n_169,register2_n_170,register2_n_171}),
        .\accum_reg_39_23_reg[7] ({register2_n_22,register2_n_23,register2_n_24,register2_n_25}),
        .\accum_reg_39_23_reg[7]_0 ({register2_n_47,register2_n_48,register2_n_49,register2_n_50}),
        .\accum_reg_39_23_reg[7]_1 ({register2_n_72,register2_n_73,register2_n_74,register2_n_75}),
        .\accum_reg_39_23_reg[7]_2 ({register2_n_97,register2_n_98,register2_n_99,register2_n_100}),
        .\accum_reg_39_23_reg[7]_3 ({register2_n_122,register2_n_123,register2_n_124,register2_n_125}),
        .\accum_reg_39_23_reg[7]_4 ({register2_n_147,register2_n_148,register2_n_149,register2_n_150}),
        .\accum_reg_39_23_reg[7]_5 ({register2_n_172,register2_n_173,register2_n_174,register2_n_175}),
        .accum_reg_39_23_reg_0(\accumulator7/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_1(\accumulator6/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_2(\accumulator5/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_3(\accumulator4/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_4(\accumulator3/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_5(\accumulator2/accum_reg_39_23_reg ),
        .ce(convert2_dout_net_x0),
        .clk(clk),
        .i(mult_p_net),
        .o(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_2 register3
       (.ce(delay_q_net),
        .clk(clk),
        .i(cmult_p_net),
        .o(register3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_3 register4
       (.ce(delay1_q_net),
        .clk(clk),
        .i(cmult_p_net),
        .o(register4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_4 register_x0
       (.ce(convert4_dout_net),
        .clk(clk),
        .o(register_q_net_x0),
        .q(mult_p_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom__parameterized0 rom
       (.Q(counter_op_net),
        .clk(clk),
        .douta(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_streamcontrol1 streamcontrol1
       (.CE(streamcontrol1_n_15),
        .D({streamcontrol1_n_17,streamcontrol1_n_18,streamcontrol1_n_19,streamcontrol1_n_20,streamcontrol1_n_21,streamcontrol1_n_22,streamcontrol1_n_23,streamcontrol1_n_24,streamcontrol1_n_25,streamcontrol1_n_26,streamcontrol1_n_27,streamcontrol1_n_28,streamcontrol1_n_29,streamcontrol1_n_30,streamcontrol1_n_31,streamcontrol1_n_32,streamcontrol1_n_33,streamcontrol1_n_34,streamcontrol1_n_35,streamcontrol1_n_36,streamcontrol1_n_37,streamcontrol1_n_38,streamcontrol1_n_39,streamcontrol1_n_40,streamcontrol1_n_41}),
        .Q(counter1_op_net),
        .S(addsub_s_net_x1),
        .\accum_reg_39_23_reg[11] ({filterstreamintegration_n_216,filterstreamintegration_n_217,filterstreamintegration_n_218,filterstreamintegration_n_219}),
        .\accum_reg_39_23_reg[15] ({filterstreamintegration_n_220,filterstreamintegration_n_221,filterstreamintegration_n_222,filterstreamintegration_n_223}),
        .\accum_reg_39_23_reg[19] ({filterstreamintegration_n_224,filterstreamintegration_n_225,filterstreamintegration_n_226,filterstreamintegration_n_227}),
        .\accum_reg_39_23_reg[23] ({filterstreamintegration_n_228,filterstreamintegration_n_229,filterstreamintegration_n_230,filterstreamintegration_n_231}),
        .\accum_reg_39_23_reg[24] (filterstreamintegration_n_232),
        .\accum_reg_39_23_reg[3] ({filterstreamintegration_n_208,filterstreamintegration_n_209,filterstreamintegration_n_210,filterstreamintegration_n_211}),
        .\accum_reg_39_23_reg[7] ({filterstreamintegration_n_212,filterstreamintegration_n_213,filterstreamintegration_n_214,filterstreamintegration_n_215}),
        .adc_trig(adc_trig),
        .clk(clk),
        .\counter8khz[5] (Q),
        .delay1_q_net(delay1_q_net_1),
        .delay1_q_net_0(delay1_q_net_0),
        .\i_no_async_controls.output_reg[3] (counter2_op_net_x0),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .o(register2_q_net),
        .out(accum_reg_39_23_reg),
        .\pipe_16_22_reg[0][7] ({streamcontrol1_n_49,streamcontrol1_n_50,streamcontrol1_n_51,streamcontrol1_n_52,streamcontrol1_n_53,streamcontrol1_n_54,streamcontrol1_n_55,streamcontrol1_n_56}),
        .\pulse8khz[0] (d),
        .qspo({convert_dout_net_x0,bitbasher_m1_net}),
        .\qspo_int_reg[7] ({\trigdistrib1/convert7_dout_net ,\trigdistrib1/convert6_dout_net ,\trigdistrib1/convert5_dout_net ,\trigdistrib1/convert4_dout_net ,\trigdistrib1/convert3_dout_net ,\trigdistrib1/convert2_dout_net ,\trigdistrib1/convert1_dout_net ,\trigdistrib1/convert_dout_net }),
        .relational1_op_net(relational1_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_subsystem subsystem
       (.D({subsystem_n_0,subsystem_n_1,subsystem_n_2,subsystem_n_3,subsystem_n_4,subsystem_n_5,subsystem_n_6,subsystem_n_7,subsystem_n_8,subsystem_n_9,subsystem_n_10,subsystem_n_11,subsystem_n_12,subsystem_n_13,subsystem_n_14,subsystem_n_15}),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .tx_high(tx_high));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [4:0]a;
  input clk;
  input qspo_ce;
  output [9:0]qspo;

  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;
  wire [9:0]NLW_U0_dpo_UNCONNECTED;
  wire [9:0]NLW_U0_qdpo_UNCONNECTED;
  wire [9:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "5" *) 
  (* c_depth = "32" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "10" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[9:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[9:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[9:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [7:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_depth = "16" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "8" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_dist_mem_gen_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i1__2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [7:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_depth = "16" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "8" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__2 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_filter1
   (o,
    clk,
    CE,
    Q,
    tx_high);
  output [17:0]o;
  input clk;
  input CE;
  input [15:0]Q;
  input [0:0]tx_high;

  wire CE;
  wire [15:0]Q;
  wire [17:0]accumulator_q_net;
  wire [7:0]addsub_s_net;
  wire clk;
  wire counter1_n_8;
  wire [7:0]counter1_op_net;
  wire [7:0]counter_op_net;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay1_q_net_1;
  wire delay2_q_net;
  wire delay3_n_0;
  wire delay3_q_net;
  wire [15:0]dual_port_ram_douta_net;
  wire [15:0]dual_port_ram_doutb_net;
  wire inverter1_op_net;
  wire inverter2_op_net;
  wire inverter_op_net;
  wire mult_n_0;
  wire mult_n_1;
  wire mult_n_10;
  wire mult_n_11;
  wire mult_n_12;
  wire mult_n_13;
  wire mult_n_14;
  wire mult_n_15;
  wire mult_n_16;
  wire mult_n_17;
  wire mult_n_2;
  wire mult_n_3;
  wire mult_n_4;
  wire mult_n_5;
  wire mult_n_6;
  wire mult_n_7;
  wire mult_n_8;
  wire mult_n_9;
  wire [7:0]mux_y_net;
  wire [17:0]o;
  wire register2_q_net;
  wire [0:0]tx_high;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_5df5f8241b accumulator
       (.O({mult_n_0,mult_n_1,mult_n_2,mult_n_3}),
        .clk(clk),
        .i(accumulator_q_net),
        .\inferred_dsp.use_p_reg.p_reg_reg ({mult_n_4,mult_n_5,mult_n_6,mult_n_7}),
        .\inferred_dsp.use_p_reg.p_reg_reg_0 ({mult_n_8,mult_n_9,mult_n_10,mult_n_11}),
        .\inferred_dsp.use_p_reg.p_reg_reg_1 ({mult_n_12,mult_n_13,mult_n_14,mult_n_15}),
        .\inferred_dsp.use_p_reg.p_reg_reg_2 ({mult_n_16,mult_n_17}),
        .q(delay3_q_net),
        .\reg_array[0].fde_used.u2 (delay3_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub addsub
       (.Q(counter_op_net),
        .S(addsub_s_net),
        .\i_no_async_controls.output_reg[8] (counter1_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__xdcDup__1 counter
       (.CE(CE),
        .Q(counter_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free counter1
       (.Q(counter1_op_net),
        .SINIT(inverter_op_net),
        .clk(clk),
        .delay1_q_net(delay1_q_net_0),
        .\fd_prim_array[0].bit_is_0.fdre_comp (counter1_n_8),
        .inverter1_op_net(inverter1_op_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized0 delay1
       (.CE(CE),
        .clk(clk),
        .q(delay1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized1 delay2
       (.clk(clk),
        .q(delay2_q_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized0_55 delay3
       (.ce(delay3_n_0),
        .clk(clk),
        .delay1_q_net(delay1_q_net_1),
        .inverter2_op_net(inverter2_op_net),
        .q(delay3_q_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldpram dual_port_ram
       (.CE(CE),
        .Q(Q),
        .addra(mux_y_net),
        .addrb({tx_high,counter1_op_net}),
        .clk(clk),
        .douta(dual_port_ram_douta_net),
        .doutb(dual_port_ram_doutb_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_latch latch
       (.SINIT(inverter_op_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (counter1_n_8),
        .q(delay1_q_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable monostable
       (.clk(clk),
        .delay1_q_net(delay1_q_net_0),
        .inverter1_op_net(inverter1_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable1 monostable1
       (.clk(clk),
        .delay1_q_net(delay1_q_net_1),
        .inverter2_op_net(inverter2_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlmult mult
       (.O({mult_n_0,mult_n_1,mult_n_2,mult_n_3}),
        .\accum_reg_39_23_reg[11] ({mult_n_8,mult_n_9,mult_n_10,mult_n_11}),
        .\accum_reg_39_23_reg[15] ({mult_n_12,mult_n_13,mult_n_14,mult_n_15}),
        .\accum_reg_39_23_reg[17] ({mult_n_16,mult_n_17}),
        .\accum_reg_39_23_reg[7] ({mult_n_4,mult_n_5,mult_n_6,mult_n_7}),
        .clk(clk),
        .douta(dual_port_ram_douta_net),
        .doutb(dual_port_ram_doutb_net),
        .i(accumulator_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_eafcf3d881 mux
       (.Q(counter_op_net),
        .S(addsub_s_net),
        .addra(mux_y_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_56 register_x0
       (.ce(delay3_n_0),
        .clk(clk),
        .i(accumulator_q_net),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_filterstreamintegration
   (qspo,
    S,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    clk,
    d,
    \qspo_int_reg[7] ,
    CE,
    logical1_y_net_x0,
    O,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 ,
    logical2_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    \fd_prim_array[7].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_4 ,
    logical3_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_6 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_7 ,
    logical4_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_8 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_9 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_10 ,
    logical5_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_11 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_12 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_13 ,
    logical6_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_14 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_15 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_16 ,
    logical7_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_17 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_18 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_19 ,
    relational1_op_net,
    delay1_q_net,
    o,
    \i_no_async_controls.output_reg[3] ,
    D);
  output [7:0]qspo;
  output [24:0]S;
  output [24:0]accum_reg_39_23_reg;
  output [24:0]accum_reg_39_23_reg_0;
  output [24:0]accum_reg_39_23_reg_1;
  output [24:0]accum_reg_39_23_reg_2;
  output [24:0]accum_reg_39_23_reg_3;
  output [24:0]accum_reg_39_23_reg_4;
  output [24:0]accum_reg_39_23_reg_5;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  input clk;
  input [2:0]d;
  input [0:0]\qspo_int_reg[7] ;
  input CE;
  input logical1_y_net_x0;
  input [3:0]O;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  input logical2_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_3 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_4 ;
  input logical3_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_6 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_7 ;
  input logical4_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_8 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_9 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_10 ;
  input logical5_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_11 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_12 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_13 ;
  input logical6_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_14 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_15 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_16 ;
  input logical7_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_17 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_18 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_19 ;
  input relational1_op_net;
  input delay1_q_net;
  input [17:0]o;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input [24:0]D;

  wire CE;
  wire [24:0]D;
  wire [3:0]O;
  wire [24:0]S;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire [24:0]accumulator1_q_net;
  wire add;
  wire clk;
  wire convert1_dout_net;
  wire convert2_dout_net;
  wire convert3_dout_net;
  wire convert4_dout_net;
  wire convert5_dout_net;
  wire convert6_dout_net;
  wire convert7_dout_net;
  wire convert_dout_net;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay3_n_0;
  wire [24:0]delay4_q_net;
  wire [2:0]delay_q_net;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_10 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_11 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_12 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_13 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_14 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_15 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_16 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_17 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_18 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_19 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_3 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_6 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_7 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_8 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_9 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_5 ;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire logical1_y_net;
  wire logical1_y_net_x0;
  wire logical2_y_net;
  wire logical2_y_net_x0;
  wire logical3_y_net;
  wire logical3_y_net_x0;
  wire logical4_y_net;
  wire logical4_y_net_x0;
  wire logical5_y_net;
  wire logical5_y_net_x0;
  wire logical6_y_net;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire logical7_y_net_x0;
  wire logical_y_net_x0;
  wire [24:0]mux_y_net;
  wire [17:0]o;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;
  wire [24:0]register_q_net;
  wire relational1_op_net;
  wire trigdistrib1_n_8;
  wire [24:0]unregy_join_6_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_5e6bf75022 accumulator1
       (.D(D),
        .E(trigdistrib1_n_8),
        .Q(accumulator1_q_net),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7] ),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .o(o),
        .qspo(qspo[0]),
        .relational1_op_net(relational1_op_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134 accumulator2
       (.accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_17 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_18 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_19 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_5 ),
        .logical1_y_net(logical1_y_net),
        .logical7_y_net(logical7_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_30 accumulator3
       (.accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_14 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_15 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_16 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_4 ),
        .logical2_y_net(logical2_y_net),
        .logical6_y_net_x0(logical6_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_31 accumulator4
       (.accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_11 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_12 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_13 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_3 ),
        .logical3_y_net(logical3_y_net),
        .logical5_y_net_x0(logical5_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_32 accumulator5
       (.accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_8 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_9 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_10 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_2 ),
        .logical4_y_net(logical4_y_net),
        .logical4_y_net_x0(logical4_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_33 accumulator6
       (.accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_6 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_7 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_1 ),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical5_y_net(logical5_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_34 accumulator7
       (.accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_0 ),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical6_y_net(logical6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_35 accumulator8
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp ),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical7_y_net_x0(logical7_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsubmode addsub
       (.ADD(add),
        .S(S),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized0 addsub1
       (.d(d),
        .logical_y_net_x0(logical_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized2 delay
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_36 delay1
       (.clk(clk),
        .delay1_q_net_0(delay1_q_net_0),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo({convert7_dout_net,convert6_dout_net,convert5_dout_net,convert4_dout_net,convert3_dout_net,convert2_dout_net,convert1_dout_net}),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized2_37 delay2
       (.D(unregy_join_6_1),
        .Q(accumulator1_q_net),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_38 delay3
       (.CE(CE),
        .ce(delay3_n_0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized3 delay4
       (.clk(clk),
        .o(register_q_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_ee9f110cde mux
       (.D(unregy_join_6_1),
        .Q(mux_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister register6
       (.ADD(add),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized1 register_x0
       (.ce(delay3_n_0),
        .clk(clk),
        .i(mux_y_net),
        .o(register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_trigdistrib trigdistrib
       (.clk(clk),
        .q(delay_q_net),
        .qspo({convert7_dout_net,convert6_dout_net,convert5_dout_net,convert4_dout_net,convert3_dout_net,convert2_dout_net,convert1_dout_net,convert_dout_net}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_trigdistrib1 trigdistrib1
       (.E(trigdistrib1_n_8),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (convert_dout_net),
        .relational1_op_net(relational1_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_latch
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister_65 register2
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_62 delay1
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable1
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_59 delay1
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable_x0
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_27 delay1
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable_x1
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_13 delay1
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i0
   (CLK,
    A,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [33:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CE;
  wire CLK;
  wire [32:1]\^P ;
  wire SCLR;
  wire [32:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[33] = \^P [32];
  assign P[32:1] = \^P [32:1];
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "33" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "101101010000010" *) 
  (* c_b_width = "15" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized1 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(CE),
        .CLK(CLK),
        .P({\^P [32],NLW_U0_P_UNCONNECTED[32],\^P [31:1],NLW_U0_P_UNCONNECTED[0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "18" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i2
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [15:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [31:0]P;

  wire [15:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [31:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "31" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "16" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "16" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_streamcontrol1
   (delay1_q_net,
    relational1_op_net,
    S,
    Q,
    \i_no_async_controls.output_reg[3] ,
    \counter8khz[5] ,
    CE,
    \pulse8khz[0] ,
    D,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \pipe_16_22_reg[0][7] ,
    clk,
    adc_trig,
    qspo,
    o,
    \qspo_int_reg[7] ,
    delay1_q_net_0,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    out);
  output delay1_q_net;
  output relational1_op_net;
  output [0:0]S;
  output [2:0]Q;
  output [2:0]\i_no_async_controls.output_reg[3] ;
  output [5:0]\counter8khz[5] ;
  output CE;
  output \pulse8khz[0] ;
  output [24:0]D;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  output [7:0]\pipe_16_22_reg[0][7] ;
  input clk;
  input [0:0]adc_trig;
  input [1:0]qspo;
  input [17:0]o;
  input [7:0]\qspo_int_reg[7] ;
  input delay1_q_net_0;
  input [3:0]\accum_reg_39_23_reg[3] ;
  input [3:0]\accum_reg_39_23_reg[7] ;
  input [3:0]\accum_reg_39_23_reg[11] ;
  input [3:0]\accum_reg_39_23_reg[15] ;
  input [3:0]\accum_reg_39_23_reg[19] ;
  input [3:0]\accum_reg_39_23_reg[23] ;
  input [0:0]\accum_reg_39_23_reg[24] ;
  input [7:0]out;

  wire CE;
  wire [24:0]D;
  wire [2:0]Q;
  wire [0:0]S;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [0:0]adc_trig;
  wire clk;
  wire [5:0]\counter8khz[5] ;
  wire counter_n_7;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire [17:0]o;
  wire [7:0]out;
  wire [7:0]\pipe_16_22_reg[0][7] ;
  wire \pulse8khz[0] ;
  wire [1:0]qspo;
  wire [7:0]\qspo_int_reg[7] ;
  wire relational1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized1 addsub
       (.Q(Q),
        .S(S),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .out(out[7:6]),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] [7:6]),
        .qspo(qspo[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized1 counter
       (.Q(\counter8khz[5] ),
        .adc_trig(adc_trig),
        .clk(clk),
        .delay1_q_net_0(delay1_q_net_0),
        .\op_mem_37_22_reg[0] (counter_n_7),
        .out(out[5:0]),
        .\pipe_16_22_reg[0][5] (\pipe_16_22_reg[0][7] [5:0]),
        .\pulse8khz[0] (\pulse8khz[0] ),
        .qspo(qspo[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1 counter1
       (.CE(CE),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized2 counter2
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .qspo(qspo[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_monostable_x1 monostable
       (.\accum_reg_39_23_reg[0] (delay1_q_net),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (relational1_op_net),
        .\qspo_int_reg[7] (\qspo_int_reg[7] [7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_9ff7dff7d3 relational1
       (.CE(CE),
        .D(D),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .clk(clk),
        .\i_no_async_controls.output_reg[5] (counter_n_7),
        .o(o),
        .\qspo_int_reg[0] (\qspo_int_reg[7] [0]),
        .\reg_array[0].fde_used.u2 (relational1_op_net),
        .\reg_array[0].fde_used.u2_0 (delay1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_struct
   (CE,
    counter8khz,
    audiomonitorstream,
    filterredsignal,
    inputsignalselect,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    tx_high,
    clk,
    adc_trig,
    adc_in,
    agcvalue,
    rxfreq,
    selectmonitorstream);
  output CE;
  output [5:0]counter8khz;
  output [15:0]audiomonitorstream;
  output [17:0]filterredsignal;
  input [3:0]inputsignalselect;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [3:0]agcvalue;
  input [15:0]rxfreq;
  input [1:0]selectmonitorstream;

  wire CE;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_demodulationssb1 demodulationssb1
       (.Q(counter8khz),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .d(CE),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_subsystem
   (D,
    adc_in,
    tx_high,
    clk,
    adc_trig);
  output [15:0]D;
  input [15:0]adc_in;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]D;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [16:0]addsub1_s_net;
  wire [16:0]addsub2_s_net;
  wire [15:0]addsub_s_net;
  wire clk;
  wire [15:0]delay2_q_net;
  wire [15:0]delay_q_net;
  wire [16:0]register_q_net;
  wire [0:0]tx_high;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized2 addsub
       (.S(addsub_s_net),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized3 addsub1
       (.S(addsub_s_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized4 addsub2
       (.S(addsub2_s_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .o(register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized5 addsub3
       (.D(D),
        .S(addsub2_s_net),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .tx_high(tx_high));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized4 delay
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized5 delay2
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(delay_q_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized2 register_x0
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .o(register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_trigdistrib
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_3lineto8way x3lineto8way
       (.clk(clk),
        .q(q),
        .qspo(qspo));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_trigdistrib1
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_3lineto8way_x0 x3lineto8way
       (.E(E),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (\qspo_int_reg[0] ),
        .relational1_op_net(relational1_op_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub
   (S,
    Q,
    \i_no_async_controls.output_reg[8] );
  output [7:0]S;
  input [7:0]Q;
  input [7:0]\i_no_async_controls.output_reg[8] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire [7:0]\i_no_async_controls.output_reg[8] ;
  wire [8:8]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i1 \comp0.core_instance0 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[8] }),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [8],S}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized0
   (logical_y_net_x0,
    d);
  output logical_y_net_x0;
  input [2:0]d;

  wire [2:0]addsub1_s_net;
  wire [2:0]d;
  wire logical_y_net_x0;
  wire [3:3]\NLW_comp1.core_instance1_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i3 \comp1.core_instance1 
       (.A({1'b0,d}),
        .B({1'b0,1'b0,1'b0,1'b1}),
        .S({\NLW_comp1.core_instance1_S_UNCONNECTED [3],addsub1_s_net}));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_2 
       (.I0(addsub1_s_net[2]),
        .I1(addsub1_s_net[1]),
        .O(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized1
   (S,
    \pipe_16_22_reg[0][7] ,
    Q,
    \i_no_async_controls.output_reg[3] ,
    qspo,
    out);
  output [0:0]S;
  output [1:0]\pipe_16_22_reg[0][7] ;
  input [2:0]Q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input [0:0]qspo;
  input [1:0]out;

  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]addsub_s_net_x1;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [1:0]out;
  wire [1:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]qspo;
  wire [3:3]\NLW_comp2.core_instance2_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i4 \comp2.core_instance2 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[3] }),
        .S({\NLW_comp2.core_instance2_S_UNCONNECTED [3],S,addsub_s_net_x1}));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(addsub_s_net_x1[0]),
        .I1(qspo),
        .I2(out[0]),
        .O(\pipe_16_22_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(addsub_s_net_x1[1]),
        .I1(qspo),
        .I2(out[1]),
        .O(\pipe_16_22_reg[0][7] [1]));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized2
   (S,
    q,
    adc_in,
    clk,
    adc_trig);
  output [15:0]S;
  input [15:0]q;
  input [15:0]adc_in;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]S;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;
  wire [17:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5__1 \comp3.core_instance3 
       (.A({q[15],q,1'b0}),
        .B({adc_in[15],adc_in[15],adc_in}),
        .CE(adc_trig),
        .CLK(clk),
        .S({\NLW_comp3.core_instance3_S_UNCONNECTED [17],S,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized3
   (i,
    S,
    q,
    clk,
    adc_trig);
  output [16:0]i;
  input [15:0]S;
  input [15:0]q;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]S;
  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [15:0]q;
  wire [0:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5__2 \comp3.core_instance3 
       (.A({S[15],S,1'b0}),
        .B({q[15],q[15],q}),
        .CE(adc_trig),
        .CLK(clk),
        .S({i,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized4
   (S,
    o,
    i,
    clk,
    adc_trig);
  output [16:0]S;
  input [16:0]o;
  input [16:0]i;
  input clk;
  input [0:0]adc_trig;

  wire [16:0]S;
  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;
  wire [0:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i5 \comp3.core_instance3 
       (.A({o[16],o}),
        .B({i[16],i}),
        .CE(adc_trig),
        .CLK(clk),
        .S({S,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsub__parameterized5
   (D,
    S,
    i,
    clk,
    adc_trig,
    adc_in,
    tx_high);
  output [15:0]D;
  input [16:0]S;
  input [16:0]i;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [0:0]tx_high;

  wire [15:0]D;
  wire [16:0]S;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [1:0]addsub3_s_net;
  wire clk;
  wire [16:0]i;
  wire [15:0]reinterpret_output_port_net;
  wire [0:0]tx_high;
  wire [19:0]\NLW_comp4.core_instance4_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i6 \comp4.core_instance4 
       (.A({S[16],S[16],S,1'b0}),
        .B({i[16],i[16],i[16],i}),
        .CE(adc_trig),
        .CLK(clk),
        .S({\NLW_comp4.core_instance4_S_UNCONNECTED [19],reinterpret_output_port_net,addsub3_s_net,\NLW_comp4.core_instance4_S_UNCONNECTED [0]}));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][0]_i_1__0 
       (.I0(reinterpret_output_port_net[0]),
        .I1(adc_in[0]),
        .I2(tx_high),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(reinterpret_output_port_net[10]),
        .I1(adc_in[10]),
        .I2(tx_high),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(reinterpret_output_port_net[11]),
        .I1(adc_in[11]),
        .I2(tx_high),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(reinterpret_output_port_net[12]),
        .I1(adc_in[12]),
        .I2(tx_high),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(reinterpret_output_port_net[13]),
        .I1(adc_in[13]),
        .I2(tx_high),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(reinterpret_output_port_net[14]),
        .I1(adc_in[14]),
        .I2(tx_high),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(reinterpret_output_port_net[15]),
        .I1(adc_in[15]),
        .I2(tx_high),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][1]_i_1__0 
       (.I0(reinterpret_output_port_net[1]),
        .I1(adc_in[1]),
        .I2(tx_high),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][2]_i_1__0 
       (.I0(reinterpret_output_port_net[2]),
        .I1(adc_in[2]),
        .I2(tx_high),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][3]_i_1__0 
       (.I0(reinterpret_output_port_net[3]),
        .I1(adc_in[3]),
        .I2(tx_high),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][4]_i_1__0 
       (.I0(reinterpret_output_port_net[4]),
        .I1(adc_in[4]),
        .I2(tx_high),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1__0 
       (.I0(reinterpret_output_port_net[5]),
        .I1(adc_in[5]),
        .I2(tx_high),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1__0 
       (.I0(reinterpret_output_port_net[6]),
        .I1(adc_in[6]),
        .I2(tx_high),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1__0 
       (.I0(reinterpret_output_port_net[7]),
        .I1(adc_in[7]),
        .I2(tx_high),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1__0 
       (.I0(reinterpret_output_port_net[8]),
        .I1(adc_in[8]),
        .I2(tx_high),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(reinterpret_output_port_net[9]),
        .I1(adc_in[9]),
        .I2(tx_high),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsubmode
   (S,
    q,
    ADD);
  output [24:0]S;
  input [24:0]q;
  input ADD;

  wire ADD;
  wire [24:0]S;
  wire [24:0]q;
  wire [25:25]\NLW_comp1.core_instance1_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i2 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(ADD),
        .B({q[24],q}),
        .S({\NLW_comp1.core_instance1_S_UNCONNECTED [25],S}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsubmode" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xladdsubmode__parameterized0
   (S,
    o,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    ADD);
  output [17:0]S;
  input [17:0]o;
  input [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input ADD;

  wire ADD;
  wire [17:0]S;
  wire [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [17:0]o;
  wire [18:18]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({o[17],o}),
        .ADD(ADD),
        .B({\fd_prim_array[17].bit_is_0.fdre_comp [17],\fd_prim_array[17].bit_is_0.fdre_comp }),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [18],S}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcmult
   (i,
    clk,
    q);
  output [17:0]i;
  input clk;
  input [17:0]q;

  wire clk;
  wire [17:0]i;
  wire [17:0]q;
  wire [33:0]\NLW_comp0.core_instance0_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(q),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp0.core_instance0_P_UNCONNECTED [33],i,\NLW_comp0.core_instance0_P_UNCONNECTED [14:0]}),
        .SCLR(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free
   (Q,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    inverter1_op_net,
    clk,
    q,
    SINIT,
    delay1_q_net);
  output [7:0]Q;
  output \fd_prim_array[0].bit_is_0.fdre_comp ;
  output inverter1_op_net;
  input clk;
  input [0:0]q;
  input SINIT;
  input delay1_q_net;

  wire [7:0]Q;
  wire SINIT;
  wire clk;
  wire delay1_q_net;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire inverter1_op_net;
  wire [0:0]q;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i1 \comp1.core_instance1 
       (.CE(q),
        .CLK(clk),
        .Q(Q),
        .SINIT(SINIT));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1__0 
       (.I0(Q[7]),
        .I1(delay1_q_net),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_array[0].fde_used.u2_i_1__1 
       (.I0(Q[7]),
        .O(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized0
   (Q,
    clk,
    SINIT);
  output [4:0]Q;
  input clk;
  input SINIT;

  wire [4:0]Q;
  wire SINIT;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i2 \comp2.core_instance2 
       (.CE(1'b1),
        .CLK(clk),
        .Q(Q),
        .SINIT(SINIT));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized1
   (Q,
    \pulse8khz[0] ,
    \op_mem_37_22_reg[0] ,
    \pipe_16_22_reg[0][5] ,
    clk,
    adc_trig,
    delay1_q_net_0,
    qspo,
    out);
  output [5:0]Q;
  output \pulse8khz[0] ;
  output \op_mem_37_22_reg[0] ;
  output [5:0]\pipe_16_22_reg[0][5] ;
  input clk;
  input [0:0]adc_trig;
  input delay1_q_net_0;
  input [0:0]qspo;
  input [5:0]out;

  wire [5:0]Q;
  wire [0:0]adc_trig;
  wire clk;
  wire delay1_q_net_0;
  wire \op_mem_37_22_reg[0] ;
  wire [5:0]out;
  wire [5:0]\pipe_16_22_reg[0][5] ;
  wire \pulse8khz[0] ;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i3 \comp3.core_instance3 
       (.CE(adc_trig),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \op_mem_37_22[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\op_mem_37_22_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][0]_i_1 
       (.I0(Q[0]),
        .I1(qspo),
        .I2(out[0]),
        .O(\pipe_16_22_reg[0][5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(Q[1]),
        .I1(qspo),
        .I2(out[1]),
        .O(\pipe_16_22_reg[0][5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(Q[2]),
        .I1(qspo),
        .I2(out[2]),
        .O(\pipe_16_22_reg[0][5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(Q[3]),
        .I1(qspo),
        .I2(out[3]),
        .O(\pipe_16_22_reg[0][5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(Q[4]),
        .I1(qspo),
        .I2(out[4]),
        .O(\pipe_16_22_reg[0][5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(Q[5]),
        .I1(qspo),
        .I2(out[5]),
        .O(\pipe_16_22_reg[0][5] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \pulse8khz[0]_INST_0 
       (.I0(Q[5]),
        .I1(delay1_q_net_0),
        .O(\pulse8khz[0] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized2
   (\i_no_async_controls.output_reg[3] ,
    clk,
    qspo);
  output [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;
  input [0:0]qspo;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i4 \comp4.core_instance4 
       (.CE(qspo),
        .CLK(clk),
        .Q(\i_no_async_controls.output_reg[3] ),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1
   (Q,
    clk,
    CE);
  output [2:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [2:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i4__2 \comp4.core_instance4 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized3
   (Q,
    clk,
    CE);
  output [11:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [11:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i5 \comp5.core_instance5 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__parameterized4
   (Q,
    clk,
    CE);
  output [12:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [12:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i0 \comp0.core_instance0 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlcounter_free__xdcDup__1
   (Q,
    clk,
    CE);
  output [7:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [7:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_c_counter_binary_v12_0_i1__2 \comp1.core_instance1 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_49 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[4] (\qspo_int_reg[4] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_0
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_47 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[5] (\qspo_int_reg[5] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_13
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg \srl_delay.synth_reg_srl_inst 
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_27
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_28 \srl_delay.synth_reg_srl_inst 
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_36
   (delay1_q_net_0,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output delay1_q_net_0;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire clk;
  wire delay1_q_net_0;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_43 \srl_delay.synth_reg_srl_inst 
       (.\accum_reg_39_23_reg[24] (delay1_q_net_0),
        .clk(clk),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo(qspo),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_38
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_41 \srl_delay.synth_reg_srl_inst 
       (.CE(CE),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_59
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_60 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay_62
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_63 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized0
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire clk;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_68 \srl_delay.synth_reg_srl_inst 
       (.CE(CE),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized0_55
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized2
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized5_45 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized2_37
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized5 \srl_delay.synth_reg_srl_inst 
       (.D(D),
        .Q(Q),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized3
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized7 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized4
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized9 \srl_delay.synth_reg_srl_inst 
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldelay__parameterized5
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized11 \srl_delay.synth_reg_srl_inst 
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(d),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xldpram
   (douta,
    doutb,
    clk,
    CE,
    addra,
    Q,
    addrb);
  output [15:0]douta;
  output [15:0]doutb;
  input clk;
  input CE;
  input [7:0]addra;
  input [15:0]Q;
  input [8:0]addrb;

  wire CE;
  wire [15:0]Q;
  wire [7:0]addra;
  wire [8:0]addrb;
  wire clk;
  wire [15:0]douta;
  wire [15:0]doutb;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i2 \comp0.core_instance0 
       (.addra({1'b0,1'b0,addra}),
        .addrb({1'b1,addrb}),
        .clka(clk),
        .clkb(clk),
        .dina(Q),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .ena(1'b1),
        .enb(1'b1),
        .wea(CE),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlmult
   (O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[17] ,
    clk,
    douta,
    doutb,
    i);
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [1:0]\accum_reg_39_23_reg[17] ;
  input clk;
  input [15:0]douta;
  input [15:0]doutb;
  input [17:0]i;

  wire [3:0]O;
  wire \accum_reg_39_23[0]_i_2__6_n_0 ;
  wire \accum_reg_39_23[0]_i_3__0_n_0 ;
  wire \accum_reg_39_23[0]_i_4__0_n_0 ;
  wire \accum_reg_39_23[0]_i_5__0_n_0 ;
  wire \accum_reg_39_23[12]_i_2__0_n_0 ;
  wire \accum_reg_39_23[12]_i_3__0_n_0 ;
  wire \accum_reg_39_23[12]_i_4__0_n_0 ;
  wire \accum_reg_39_23[12]_i_5__0_n_0 ;
  wire \accum_reg_39_23[16]_i_2_n_0 ;
  wire \accum_reg_39_23[16]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_2__0_n_0 ;
  wire \accum_reg_39_23[4]_i_3__0_n_0 ;
  wire \accum_reg_39_23[4]_i_4__0_n_0 ;
  wire \accum_reg_39_23[4]_i_5__0_n_0 ;
  wire \accum_reg_39_23[8]_i_2__0_n_0 ;
  wire \accum_reg_39_23[8]_i_3__0_n_0 ;
  wire \accum_reg_39_23[8]_i_4__0_n_0 ;
  wire \accum_reg_39_23[8]_i_5__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire \accum_reg_39_23_reg[12]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire \accum_reg_39_23_reg[16]_i_1_n_3 ;
  wire [1:0]\accum_reg_39_23_reg[17] ;
  wire \accum_reg_39_23_reg[4]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire \accum_reg_39_23_reg[8]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_3 ;
  wire clk;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire [17:0]i;
  wire [30:0]mult_p_net;
  wire [3:1]\NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED ;
  wire [31:31]\NLW_comp1.core_instance1_P_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_2__6 
       (.I0(mult_p_net[16]),
        .I1(i[3]),
        .O(\accum_reg_39_23[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_3__0 
       (.I0(mult_p_net[15]),
        .I1(i[2]),
        .O(\accum_reg_39_23[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__0 
       (.I0(mult_p_net[14]),
        .I1(i[1]),
        .O(\accum_reg_39_23[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__0 
       (.I0(mult_p_net[13]),
        .I1(i[0]),
        .O(\accum_reg_39_23[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__0 
       (.I0(mult_p_net[28]),
        .I1(i[15]),
        .O(\accum_reg_39_23[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__0 
       (.I0(mult_p_net[27]),
        .I1(i[14]),
        .O(\accum_reg_39_23[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__0 
       (.I0(mult_p_net[26]),
        .I1(i[13]),
        .O(\accum_reg_39_23[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__0 
       (.I0(mult_p_net[25]),
        .I1(i[12]),
        .O(\accum_reg_39_23[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2 
       (.I0(mult_p_net[30]),
        .I1(i[17]),
        .O(\accum_reg_39_23[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3 
       (.I0(mult_p_net[29]),
        .I1(i[16]),
        .O(\accum_reg_39_23[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__0 
       (.I0(mult_p_net[20]),
        .I1(i[7]),
        .O(\accum_reg_39_23[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__0 
       (.I0(mult_p_net[19]),
        .I1(i[6]),
        .O(\accum_reg_39_23[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__0 
       (.I0(mult_p_net[18]),
        .I1(i[5]),
        .O(\accum_reg_39_23[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__0 
       (.I0(mult_p_net[17]),
        .I1(i[4]),
        .O(\accum_reg_39_23[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__0 
       (.I0(mult_p_net[24]),
        .I1(i[11]),
        .O(\accum_reg_39_23[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__0 
       (.I0(mult_p_net[23]),
        .I1(i[10]),
        .O(\accum_reg_39_23[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__0 
       (.I0(mult_p_net[22]),
        .I1(i[9]),
        .O(\accum_reg_39_23[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__0 
       (.I0(mult_p_net[21]),
        .I1(i[8]),
        .O(\accum_reg_39_23[8]_i_5__0_n_0 ));
  CARRY4 \accum_reg_39_23_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_1_n_0 ,\accum_reg_39_23_reg[0]_i_1_n_1 ,\accum_reg_39_23_reg[0]_i_1_n_2 ,\accum_reg_39_23_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[16:13]),
        .O(O),
        .S({\accum_reg_39_23[0]_i_2__6_n_0 ,\accum_reg_39_23[0]_i_3__0_n_0 ,\accum_reg_39_23[0]_i_4__0_n_0 ,\accum_reg_39_23[0]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1 
       (.CI(\accum_reg_39_23_reg[8]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1_n_0 ,\accum_reg_39_23_reg[12]_i_1_n_1 ,\accum_reg_39_23_reg[12]_i_1_n_2 ,\accum_reg_39_23_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[28:25]),
        .O(\accum_reg_39_23_reg[15] ),
        .S({\accum_reg_39_23[12]_i_2__0_n_0 ,\accum_reg_39_23[12]_i_3__0_n_0 ,\accum_reg_39_23[12]_i_4__0_n_0 ,\accum_reg_39_23[12]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1 
       (.CI(\accum_reg_39_23_reg[12]_i_1_n_0 ),
        .CO({\NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED [3:1],\accum_reg_39_23_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mult_p_net[29]}),
        .O({\NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED [3:2],\accum_reg_39_23_reg[17] }),
        .S({1'b0,1'b0,\accum_reg_39_23[16]_i_2_n_0 ,\accum_reg_39_23[16]_i_3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1 
       (.CI(\accum_reg_39_23_reg[0]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1_n_0 ,\accum_reg_39_23_reg[4]_i_1_n_1 ,\accum_reg_39_23_reg[4]_i_1_n_2 ,\accum_reg_39_23_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[20:17]),
        .O(\accum_reg_39_23_reg[7] ),
        .S({\accum_reg_39_23[4]_i_2__0_n_0 ,\accum_reg_39_23[4]_i_3__0_n_0 ,\accum_reg_39_23[4]_i_4__0_n_0 ,\accum_reg_39_23[4]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1 
       (.CI(\accum_reg_39_23_reg[4]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1_n_0 ,\accum_reg_39_23_reg[8]_i_1_n_1 ,\accum_reg_39_23_reg[8]_i_1_n_2 ,\accum_reg_39_23_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[24:21]),
        .O(\accum_reg_39_23_reg[11] ),
        .S({\accum_reg_39_23[8]_i_2__0_n_0 ,\accum_reg_39_23[8]_i_3__0_n_0 ,\accum_reg_39_23[8]_i_4__0_n_0 ,\accum_reg_39_23[8]_i_5__0_n_0 }));
  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(douta),
        .B(doutb),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp1.core_instance1_P_UNCONNECTED [31],mult_p_net}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlmult__parameterized0
   (q,
    clk,
    \pipe_20_22_reg[0][17] ,
    douta);
  output [17:0]q;
  input clk;
  input [17:0]\pipe_20_22_reg[0][17] ;
  input [17:0]douta;

  wire clk;
  wire [17:0]douta;
  wire [17:0]\pipe_20_22_reg[0][17] ;
  wire [17:0]q;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(\pipe_20_22_reg[0][17] ),
        .B(douta),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized13 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1 synth_reg_inst
       (.ADD(ADD),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister_51
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_52 synth_reg_inst
       (.SINIT(SINIT),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister_65
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_66 synth_reg_inst
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_25 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_1
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_23 synth_reg_inst
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11]_0 ),
        .\accum_reg_39_23_reg[11]_1 (\accum_reg_39_23_reg[11]_1 ),
        .\accum_reg_39_23_reg[11]_2 (\accum_reg_39_23_reg[11]_2 ),
        .\accum_reg_39_23_reg[11]_3 (\accum_reg_39_23_reg[11]_3 ),
        .\accum_reg_39_23_reg[11]_4 (\accum_reg_39_23_reg[11]_4 ),
        .\accum_reg_39_23_reg[11]_5 (\accum_reg_39_23_reg[11]_5 ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15]_0 ),
        .\accum_reg_39_23_reg[15]_1 (\accum_reg_39_23_reg[15]_1 ),
        .\accum_reg_39_23_reg[15]_2 (\accum_reg_39_23_reg[15]_2 ),
        .\accum_reg_39_23_reg[15]_3 (\accum_reg_39_23_reg[15]_3 ),
        .\accum_reg_39_23_reg[15]_4 (\accum_reg_39_23_reg[15]_4 ),
        .\accum_reg_39_23_reg[15]_5 (\accum_reg_39_23_reg[15]_5 ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19]_0 ),
        .\accum_reg_39_23_reg[19]_1 (\accum_reg_39_23_reg[19]_1 ),
        .\accum_reg_39_23_reg[19]_2 (\accum_reg_39_23_reg[19]_2 ),
        .\accum_reg_39_23_reg[19]_3 (\accum_reg_39_23_reg[19]_3 ),
        .\accum_reg_39_23_reg[19]_4 (\accum_reg_39_23_reg[19]_4 ),
        .\accum_reg_39_23_reg[19]_5 (\accum_reg_39_23_reg[19]_5 ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23]_0 ),
        .\accum_reg_39_23_reg[23]_1 (\accum_reg_39_23_reg[23]_1 ),
        .\accum_reg_39_23_reg[23]_2 (\accum_reg_39_23_reg[23]_2 ),
        .\accum_reg_39_23_reg[23]_3 (\accum_reg_39_23_reg[23]_3 ),
        .\accum_reg_39_23_reg[23]_4 (\accum_reg_39_23_reg[23]_4 ),
        .\accum_reg_39_23_reg[23]_5 (\accum_reg_39_23_reg[23]_5 ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24]_0 ),
        .\accum_reg_39_23_reg[24]_1 (\accum_reg_39_23_reg[24]_1 ),
        .\accum_reg_39_23_reg[24]_2 (\accum_reg_39_23_reg[24]_2 ),
        .\accum_reg_39_23_reg[24]_3 (\accum_reg_39_23_reg[24]_3 ),
        .\accum_reg_39_23_reg[24]_4 (\accum_reg_39_23_reg[24]_4 ),
        .\accum_reg_39_23_reg[24]_5 (\accum_reg_39_23_reg[24]_5 ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3]_0 ),
        .\accum_reg_39_23_reg[3]_1 (\accum_reg_39_23_reg[3]_1 ),
        .\accum_reg_39_23_reg[3]_2 (\accum_reg_39_23_reg[3]_2 ),
        .\accum_reg_39_23_reg[3]_3 (\accum_reg_39_23_reg[3]_3 ),
        .\accum_reg_39_23_reg[3]_4 (\accum_reg_39_23_reg[3]_4 ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7]_0 ),
        .\accum_reg_39_23_reg[7]_1 (\accum_reg_39_23_reg[7]_1 ),
        .\accum_reg_39_23_reg[7]_2 (\accum_reg_39_23_reg[7]_2 ),
        .\accum_reg_39_23_reg[7]_3 (\accum_reg_39_23_reg[7]_3 ),
        .\accum_reg_39_23_reg[7]_4 (\accum_reg_39_23_reg[7]_4 ),
        .\accum_reg_39_23_reg[7]_5 (\accum_reg_39_23_reg[7]_5 ),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_2
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_21 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_3
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_19 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_4
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized0_56
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_57 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized1
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized5 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlregister__parameterized2
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized7 synth_reg_inst
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlspram
   (out1,
    clk,
    CE,
    Q,
    in1);
  output [24:0]out1;
  input clk;
  input CE;
  input [11:0]Q;
  input [24:0]in1;

  wire CE;
  wire [11:0]Q;
  wire clk;
  wire [24:0]in1;
  wire [24:0]out1;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i3 \comp0.core_instance0 
       (.addra(Q),
        .clka(clk),
        .dina(in1),
        .douta(out1),
        .ena(1'b1),
        .wea(CE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom
   (douta,
    clk,
    qspo,
    Q);
  output [17:0]douta;
  input clk;
  input [0:0]qspo;
  input [8:0]Q;

  wire [8:0]Q;
  wire clk;
  wire [17:0]douta;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra({qspo,Q}),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom__parameterized0
   (douta,
    clk,
    Q);
  output [15:0]douta;
  input clk;
  input [12:0]Q;

  wire [12:0]Q;
  wire clk;
  wire [15:0]douta;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(Q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist
   (qspo,
    D,
    ADD,
    Q,
    clk,
    S);
  output [7:0]qspo;
  output [0:0]D;
  output ADD;
  input [4:0]Q;
  input clk;
  input [0:0]S;

  wire ADD;
  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire bitbasher_iqaddress_net;
  wire clk;
  wire convert5_dout_net;
  wire [7:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(Q),
        .clk(clk),
        .qspo({convert5_dout_net,qspo[7:3],bitbasher_iqaddress_net,qspo[2:0]}),
        .qspo_ce(1'b1));
  LUT1 #(
    .INIT(2'h1)) 
    \comp0.core_instance0_i_1 
       (.I0(convert5_dout_net),
        .O(ADD));
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(S),
        .I1(qspo[0]),
        .I2(bitbasher_iqaddress_net),
        .O(D));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist__parameterized0
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  LUT5 #(
    .INIT(32'hFF080808)) 
    \accum_reg_39_23[24]_i_1 
       (.I0(qspo[0]),
        .I1(relational1_op_net),
        .I2(delay1_q_net),
        .I3(\qspo_int_reg[0] ),
        .I4(delay1_q_net_0),
        .O(E));
  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i1 \comp1.core_instance1 
       (.a({1'b0,d}),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate_dist_mem_gen_i1__2 \comp1.core_instance1 
       (.a({1'b0,q}),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_petalinux_minized_demodulate_0_0,minized_demodulate,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "sysgen" *) 
(* x_core_info = "minized_demodulate,Vivado 2018.2.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (adc_in,
    adc_trig,
    inputsignalselect,
    tx_high,
    rxfreq,
    btaudio,
    nobtsignal,
    audiostreamdata,
    audiostreamvalid,
    agcvalue,
    selectmonitorstream,
    clk,
    filterredsignal,
    strobe,
    pulse8khz,
    audiomonitorstream,
    counter8khz);
  (* x_interface_info = "xilinx.com:signal:data:1.0 adc_in DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME adc_in, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]adc_in;
  (* x_interface_info = "xilinx.com:signal:data:1.0 adc_trig DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME adc_trig, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]adc_trig;
  (* x_interface_info = "xilinx.com:signal:data:1.0 inputsignalselect DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME inputsignalselect, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [3:0]inputsignalselect;
  (* x_interface_info = "xilinx.com:signal:data:1.0 tx_high DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME tx_high, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]tx_high;
  (* x_interface_info = "xilinx.com:signal:data:1.0 rxfreq DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME rxfreq, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [15:0]rxfreq;
  (* x_interface_info = "xilinx.com:signal:data:1.0 btaudio DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME btaudio, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]btaudio;
  (* x_interface_info = "xilinx.com:signal:data:1.0 nobtsignal DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME nobtsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]nobtsignal;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiostreamdata DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiostreamdata, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]audiostreamdata;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiostreamvalid DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiostreamvalid, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]audiostreamvalid;
  (* x_interface_info = "xilinx.com:signal:data:1.0 agcvalue DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME agcvalue, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [3:0]agcvalue;
  (* x_interface_info = "xilinx.com:signal:data:1.0 selectmonitorstream DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME selectmonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [1:0]selectmonitorstream;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, FREQ_HZ 65544871, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input clk;
  (* x_interface_info = "xilinx.com:signal:data:1.0 filterredsignal DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME filterredsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [17:0]filterredsignal;
  (* x_interface_info = "xilinx.com:signal:data:1.0 strobe DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME strobe, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [0:0]strobe;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pulse8khz DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pulse8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [0:0]pulse8khz;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiomonitorstream DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiomonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [15:0]audiomonitorstream;
  (* x_interface_info = "xilinx.com:signal:data:1.0 counter8khz DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME counter8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [5:0]counter8khz;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [0:0]pulse8khz;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]strobe;
  wire [0:0]tx_high;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_demodulate U0
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .counter8khz(counter8khz),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .pulse8khz(pulse8khz),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .strobe(strobe),
        .tx_high(tx_high));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;
  wire register6_q_net;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_1__0 
       (.I0(register6_q_net),
        .O(ADD));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(logical3_y_net),
        .D(logical_y_net_x0),
        .Q(register6_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_53
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(relational_op_net),
        .D(1'b1),
        .Q(SINIT),
        .R(adc_trig));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_67
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_1 
       (.I0(register2_q_net),
        .O(SINIT));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(q),
        .D(1'b1),
        .Q(register2_q_net),
        .R(\i_no_async_controls.output_reg[8] ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_20
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_22
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_24
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire \accum_reg_39_23[0]_i_3__1_n_0 ;
  wire \accum_reg_39_23[0]_i_4__1_n_0 ;
  wire \accum_reg_39_23[0]_i_4__2_n_0 ;
  wire \accum_reg_39_23[0]_i_4__3_n_0 ;
  wire \accum_reg_39_23[0]_i_4__4_n_0 ;
  wire \accum_reg_39_23[0]_i_4__5_n_0 ;
  wire \accum_reg_39_23[0]_i_4__6_n_0 ;
  wire \accum_reg_39_23[0]_i_4__7_n_0 ;
  wire \accum_reg_39_23[0]_i_5__1_n_0 ;
  wire \accum_reg_39_23[0]_i_5__2_n_0 ;
  wire \accum_reg_39_23[0]_i_5__3_n_0 ;
  wire \accum_reg_39_23[0]_i_5__4_n_0 ;
  wire \accum_reg_39_23[0]_i_5__5_n_0 ;
  wire \accum_reg_39_23[0]_i_5__6_n_0 ;
  wire \accum_reg_39_23[0]_i_5__7_n_0 ;
  wire \accum_reg_39_23[0]_i_6__0_n_0 ;
  wire \accum_reg_39_23[0]_i_6__1_n_0 ;
  wire \accum_reg_39_23[0]_i_6__2_n_0 ;
  wire \accum_reg_39_23[0]_i_6__3_n_0 ;
  wire \accum_reg_39_23[0]_i_6__4_n_0 ;
  wire \accum_reg_39_23[0]_i_6__5_n_0 ;
  wire \accum_reg_39_23[0]_i_6_n_0 ;
  wire \accum_reg_39_23[0]_i_7__0_n_0 ;
  wire \accum_reg_39_23[0]_i_7__1_n_0 ;
  wire \accum_reg_39_23[0]_i_7__2_n_0 ;
  wire \accum_reg_39_23[0]_i_7__3_n_0 ;
  wire \accum_reg_39_23[0]_i_7__4_n_0 ;
  wire \accum_reg_39_23[0]_i_7_n_0 ;
  wire \accum_reg_39_23[12]_i_2__1_n_0 ;
  wire \accum_reg_39_23[12]_i_2__2_n_0 ;
  wire \accum_reg_39_23[12]_i_2__3_n_0 ;
  wire \accum_reg_39_23[12]_i_2__4_n_0 ;
  wire \accum_reg_39_23[12]_i_2__5_n_0 ;
  wire \accum_reg_39_23[12]_i_2__6_n_0 ;
  wire \accum_reg_39_23[12]_i_2__7_n_0 ;
  wire \accum_reg_39_23[12]_i_3__1_n_0 ;
  wire \accum_reg_39_23[12]_i_3__2_n_0 ;
  wire \accum_reg_39_23[12]_i_3__3_n_0 ;
  wire \accum_reg_39_23[12]_i_3__4_n_0 ;
  wire \accum_reg_39_23[12]_i_3__5_n_0 ;
  wire \accum_reg_39_23[12]_i_3__6_n_0 ;
  wire \accum_reg_39_23[12]_i_3__7_n_0 ;
  wire \accum_reg_39_23[12]_i_4__1_n_0 ;
  wire \accum_reg_39_23[12]_i_4__2_n_0 ;
  wire \accum_reg_39_23[12]_i_4__3_n_0 ;
  wire \accum_reg_39_23[12]_i_4__4_n_0 ;
  wire \accum_reg_39_23[12]_i_4__5_n_0 ;
  wire \accum_reg_39_23[12]_i_4__6_n_0 ;
  wire \accum_reg_39_23[12]_i_4__7_n_0 ;
  wire \accum_reg_39_23[12]_i_5__1_n_0 ;
  wire \accum_reg_39_23[12]_i_5__2_n_0 ;
  wire \accum_reg_39_23[12]_i_5__3_n_0 ;
  wire \accum_reg_39_23[12]_i_5__4_n_0 ;
  wire \accum_reg_39_23[12]_i_5__5_n_0 ;
  wire \accum_reg_39_23[12]_i_5__6_n_0 ;
  wire \accum_reg_39_23[12]_i_5__7_n_0 ;
  wire \accum_reg_39_23[16]_i_2__0_n_0 ;
  wire \accum_reg_39_23[16]_i_2__1_n_0 ;
  wire \accum_reg_39_23[16]_i_2__2_n_0 ;
  wire \accum_reg_39_23[16]_i_2__3_n_0 ;
  wire \accum_reg_39_23[16]_i_2__4_n_0 ;
  wire \accum_reg_39_23[16]_i_2__5_n_0 ;
  wire \accum_reg_39_23[16]_i_2__6_n_0 ;
  wire \accum_reg_39_23[16]_i_3__0_n_0 ;
  wire \accum_reg_39_23[16]_i_3__1_n_0 ;
  wire \accum_reg_39_23[16]_i_3__2_n_0 ;
  wire \accum_reg_39_23[16]_i_3__3_n_0 ;
  wire \accum_reg_39_23[16]_i_3__4_n_0 ;
  wire \accum_reg_39_23[16]_i_3__5_n_0 ;
  wire \accum_reg_39_23[16]_i_3__6_n_0 ;
  wire \accum_reg_39_23[16]_i_4__0_n_0 ;
  wire \accum_reg_39_23[16]_i_4__1_n_0 ;
  wire \accum_reg_39_23[16]_i_4__2_n_0 ;
  wire \accum_reg_39_23[16]_i_4__3_n_0 ;
  wire \accum_reg_39_23[16]_i_4__4_n_0 ;
  wire \accum_reg_39_23[16]_i_4__5_n_0 ;
  wire \accum_reg_39_23[16]_i_4_n_0 ;
  wire \accum_reg_39_23[16]_i_5__0_n_0 ;
  wire \accum_reg_39_23[16]_i_5__1_n_0 ;
  wire \accum_reg_39_23[16]_i_5__2_n_0 ;
  wire \accum_reg_39_23[16]_i_5__3_n_0 ;
  wire \accum_reg_39_23[16]_i_5__4_n_0 ;
  wire \accum_reg_39_23[16]_i_5__5_n_0 ;
  wire \accum_reg_39_23[16]_i_5_n_0 ;
  wire \accum_reg_39_23[20]_i_2__0_n_0 ;
  wire \accum_reg_39_23[20]_i_2__1_n_0 ;
  wire \accum_reg_39_23[20]_i_2__2_n_0 ;
  wire \accum_reg_39_23[20]_i_2__3_n_0 ;
  wire \accum_reg_39_23[20]_i_2__4_n_0 ;
  wire \accum_reg_39_23[20]_i_2__5_n_0 ;
  wire \accum_reg_39_23[20]_i_2_n_0 ;
  wire \accum_reg_39_23[20]_i_3__0_n_0 ;
  wire \accum_reg_39_23[20]_i_3__1_n_0 ;
  wire \accum_reg_39_23[20]_i_3__2_n_0 ;
  wire \accum_reg_39_23[20]_i_3__3_n_0 ;
  wire \accum_reg_39_23[20]_i_3__4_n_0 ;
  wire \accum_reg_39_23[20]_i_3__5_n_0 ;
  wire \accum_reg_39_23[20]_i_3_n_0 ;
  wire \accum_reg_39_23[20]_i_4__0_n_0 ;
  wire \accum_reg_39_23[20]_i_4__1_n_0 ;
  wire \accum_reg_39_23[20]_i_4__2_n_0 ;
  wire \accum_reg_39_23[20]_i_4__3_n_0 ;
  wire \accum_reg_39_23[20]_i_4__4_n_0 ;
  wire \accum_reg_39_23[20]_i_4__5_n_0 ;
  wire \accum_reg_39_23[20]_i_4_n_0 ;
  wire \accum_reg_39_23[20]_i_5__0_n_0 ;
  wire \accum_reg_39_23[20]_i_5__1_n_0 ;
  wire \accum_reg_39_23[20]_i_5__2_n_0 ;
  wire \accum_reg_39_23[20]_i_5__3_n_0 ;
  wire \accum_reg_39_23[20]_i_5__4_n_0 ;
  wire \accum_reg_39_23[20]_i_5__5_n_0 ;
  wire \accum_reg_39_23[20]_i_5_n_0 ;
  wire \accum_reg_39_23[24]_i_2__0_n_0 ;
  wire \accum_reg_39_23[24]_i_2__1_n_0 ;
  wire \accum_reg_39_23[24]_i_2__2_n_0 ;
  wire \accum_reg_39_23[24]_i_2__3_n_0 ;
  wire \accum_reg_39_23[24]_i_2__4_n_0 ;
  wire \accum_reg_39_23[24]_i_2__5_n_0 ;
  wire \accum_reg_39_23[24]_i_2_n_0 ;
  wire \accum_reg_39_23[4]_i_2__1_n_0 ;
  wire \accum_reg_39_23[4]_i_2__2_n_0 ;
  wire \accum_reg_39_23[4]_i_2__3_n_0 ;
  wire \accum_reg_39_23[4]_i_2__4_n_0 ;
  wire \accum_reg_39_23[4]_i_2__5_n_0 ;
  wire \accum_reg_39_23[4]_i_2__6_n_0 ;
  wire \accum_reg_39_23[4]_i_2__7_n_0 ;
  wire \accum_reg_39_23[4]_i_3__1_n_0 ;
  wire \accum_reg_39_23[4]_i_3__2_n_0 ;
  wire \accum_reg_39_23[4]_i_3__3_n_0 ;
  wire \accum_reg_39_23[4]_i_3__4_n_0 ;
  wire \accum_reg_39_23[4]_i_3__5_n_0 ;
  wire \accum_reg_39_23[4]_i_3__6_n_0 ;
  wire \accum_reg_39_23[4]_i_3__7_n_0 ;
  wire \accum_reg_39_23[4]_i_4__1_n_0 ;
  wire \accum_reg_39_23[4]_i_4__2_n_0 ;
  wire \accum_reg_39_23[4]_i_4__3_n_0 ;
  wire \accum_reg_39_23[4]_i_4__4_n_0 ;
  wire \accum_reg_39_23[4]_i_4__5_n_0 ;
  wire \accum_reg_39_23[4]_i_4__6_n_0 ;
  wire \accum_reg_39_23[4]_i_4__7_n_0 ;
  wire \accum_reg_39_23[4]_i_5__1_n_0 ;
  wire \accum_reg_39_23[4]_i_5__2_n_0 ;
  wire \accum_reg_39_23[4]_i_5__3_n_0 ;
  wire \accum_reg_39_23[4]_i_5__4_n_0 ;
  wire \accum_reg_39_23[4]_i_5__5_n_0 ;
  wire \accum_reg_39_23[4]_i_5__6_n_0 ;
  wire \accum_reg_39_23[4]_i_5__7_n_0 ;
  wire \accum_reg_39_23[8]_i_2__1_n_0 ;
  wire \accum_reg_39_23[8]_i_2__2_n_0 ;
  wire \accum_reg_39_23[8]_i_2__3_n_0 ;
  wire \accum_reg_39_23[8]_i_2__4_n_0 ;
  wire \accum_reg_39_23[8]_i_2__5_n_0 ;
  wire \accum_reg_39_23[8]_i_2__6_n_0 ;
  wire \accum_reg_39_23[8]_i_2__7_n_0 ;
  wire \accum_reg_39_23[8]_i_3__1_n_0 ;
  wire \accum_reg_39_23[8]_i_3__2_n_0 ;
  wire \accum_reg_39_23[8]_i_3__3_n_0 ;
  wire \accum_reg_39_23[8]_i_3__4_n_0 ;
  wire \accum_reg_39_23[8]_i_3__5_n_0 ;
  wire \accum_reg_39_23[8]_i_3__6_n_0 ;
  wire \accum_reg_39_23[8]_i_3__7_n_0 ;
  wire \accum_reg_39_23[8]_i_4__1_n_0 ;
  wire \accum_reg_39_23[8]_i_4__2_n_0 ;
  wire \accum_reg_39_23[8]_i_4__3_n_0 ;
  wire \accum_reg_39_23[8]_i_4__4_n_0 ;
  wire \accum_reg_39_23[8]_i_4__5_n_0 ;
  wire \accum_reg_39_23[8]_i_4__6_n_0 ;
  wire \accum_reg_39_23[8]_i_4__7_n_0 ;
  wire \accum_reg_39_23[8]_i_5__1_n_0 ;
  wire \accum_reg_39_23[8]_i_5__2_n_0 ;
  wire \accum_reg_39_23[8]_i_5__3_n_0 ;
  wire \accum_reg_39_23[8]_i_5__4_n_0 ;
  wire \accum_reg_39_23[8]_i_5__5_n_0 ;
  wire \accum_reg_39_23[8]_i_5__6_n_0 ;
  wire \accum_reg_39_23[8]_i_5__7_n_0 ;
  wire [24:0]accum_reg_39_23_reg;
  wire \accum_reg_39_23_reg[0]_i_2_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_3 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_3__1 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_3[3]),
        .O(\accum_reg_39_23[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__1 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg[3]),
        .O(\accum_reg_39_23[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__2 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_0[3]),
        .O(\accum_reg_39_23[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__3 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_1[3]),
        .O(\accum_reg_39_23[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__4 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_2[3]),
        .O(\accum_reg_39_23[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__5 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_3[2]),
        .O(\accum_reg_39_23[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__6 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_4[3]),
        .O(\accum_reg_39_23[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__7 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_5[3]),
        .O(\accum_reg_39_23[0]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__1 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg[2]),
        .O(\accum_reg_39_23[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__2 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_0[2]),
        .O(\accum_reg_39_23[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__3 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_1[2]),
        .O(\accum_reg_39_23[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__4 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_2[2]),
        .O(\accum_reg_39_23[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__5 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_3[1]),
        .O(\accum_reg_39_23[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__6 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_4[2]),
        .O(\accum_reg_39_23[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__7 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_5[2]),
        .O(\accum_reg_39_23[0]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg[1]),
        .O(\accum_reg_39_23[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__0 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_0[1]),
        .O(\accum_reg_39_23[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__1 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_1[1]),
        .O(\accum_reg_39_23[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__2 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_2[1]),
        .O(\accum_reg_39_23[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__3 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_3[0]),
        .O(\accum_reg_39_23[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__4 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_4[1]),
        .O(\accum_reg_39_23[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__5 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_5[1]),
        .O(\accum_reg_39_23[0]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg[0]),
        .O(\accum_reg_39_23[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__0 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_0[0]),
        .O(\accum_reg_39_23[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__1 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_1[0]),
        .O(\accum_reg_39_23[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__2 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_2[0]),
        .O(\accum_reg_39_23[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__3 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_4[0]),
        .O(\accum_reg_39_23[0]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__4 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_5[0]),
        .O(\accum_reg_39_23[0]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__1 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg[15]),
        .O(\accum_reg_39_23[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__2 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_0[15]),
        .O(\accum_reg_39_23[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__3 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_1[15]),
        .O(\accum_reg_39_23[12]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__4 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_2[15]),
        .O(\accum_reg_39_23[12]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__5 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_3[15]),
        .O(\accum_reg_39_23[12]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__6 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_4[15]),
        .O(\accum_reg_39_23[12]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__7 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_5[15]),
        .O(\accum_reg_39_23[12]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__1 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg[14]),
        .O(\accum_reg_39_23[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__2 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_0[14]),
        .O(\accum_reg_39_23[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__3 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_1[14]),
        .O(\accum_reg_39_23[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__4 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_2[14]),
        .O(\accum_reg_39_23[12]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__5 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_3[14]),
        .O(\accum_reg_39_23[12]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__6 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_4[14]),
        .O(\accum_reg_39_23[12]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__7 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_5[14]),
        .O(\accum_reg_39_23[12]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__1 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg[13]),
        .O(\accum_reg_39_23[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__2 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_0[13]),
        .O(\accum_reg_39_23[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__3 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_1[13]),
        .O(\accum_reg_39_23[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__4 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_2[13]),
        .O(\accum_reg_39_23[12]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__5 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_3[13]),
        .O(\accum_reg_39_23[12]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__6 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_4[13]),
        .O(\accum_reg_39_23[12]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__7 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_5[13]),
        .O(\accum_reg_39_23[12]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__1 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg[12]),
        .O(\accum_reg_39_23[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__2 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_0[12]),
        .O(\accum_reg_39_23[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__3 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_1[12]),
        .O(\accum_reg_39_23[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__4 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_2[12]),
        .O(\accum_reg_39_23[12]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__5 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_3[12]),
        .O(\accum_reg_39_23[12]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__6 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_4[12]),
        .O(\accum_reg_39_23[12]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__7 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_5[12]),
        .O(\accum_reg_39_23[12]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[19]),
        .O(\accum_reg_39_23[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[19]),
        .O(\accum_reg_39_23[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[19]),
        .O(\accum_reg_39_23[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[19]),
        .O(\accum_reg_39_23[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[19]),
        .O(\accum_reg_39_23[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[19]),
        .O(\accum_reg_39_23[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__6 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[19]),
        .O(\accum_reg_39_23[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[18]),
        .O(\accum_reg_39_23[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[18]),
        .O(\accum_reg_39_23[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[18]),
        .O(\accum_reg_39_23[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[18]),
        .O(\accum_reg_39_23[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[18]),
        .O(\accum_reg_39_23[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[18]),
        .O(\accum_reg_39_23[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__6 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[18]),
        .O(\accum_reg_39_23[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[17]),
        .O(\accum_reg_39_23[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[17]),
        .O(\accum_reg_39_23[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[17]),
        .O(\accum_reg_39_23[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[17]),
        .O(\accum_reg_39_23[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[17]),
        .O(\accum_reg_39_23[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[17]),
        .O(\accum_reg_39_23[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[17]),
        .O(\accum_reg_39_23[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg[16]),
        .O(\accum_reg_39_23[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__0 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_0[16]),
        .O(\accum_reg_39_23[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__1 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_1[16]),
        .O(\accum_reg_39_23[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__2 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_2[16]),
        .O(\accum_reg_39_23[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__3 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_3[16]),
        .O(\accum_reg_39_23[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__4 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_4[16]),
        .O(\accum_reg_39_23[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__5 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_5[16]),
        .O(\accum_reg_39_23[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[23]),
        .O(\accum_reg_39_23[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[23]),
        .O(\accum_reg_39_23[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[23]),
        .O(\accum_reg_39_23[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[23]),
        .O(\accum_reg_39_23[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[23]),
        .O(\accum_reg_39_23[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[23]),
        .O(\accum_reg_39_23[20]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[23]),
        .O(\accum_reg_39_23[20]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[22]),
        .O(\accum_reg_39_23[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[22]),
        .O(\accum_reg_39_23[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[22]),
        .O(\accum_reg_39_23[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[22]),
        .O(\accum_reg_39_23[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[22]),
        .O(\accum_reg_39_23[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[22]),
        .O(\accum_reg_39_23[20]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[22]),
        .O(\accum_reg_39_23[20]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[21]),
        .O(\accum_reg_39_23[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[21]),
        .O(\accum_reg_39_23[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[21]),
        .O(\accum_reg_39_23[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[21]),
        .O(\accum_reg_39_23[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[21]),
        .O(\accum_reg_39_23[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[21]),
        .O(\accum_reg_39_23[20]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[21]),
        .O(\accum_reg_39_23[20]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[20]),
        .O(\accum_reg_39_23[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[20]),
        .O(\accum_reg_39_23[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[20]),
        .O(\accum_reg_39_23[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[20]),
        .O(\accum_reg_39_23[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[20]),
        .O(\accum_reg_39_23[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[20]),
        .O(\accum_reg_39_23[20]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[20]),
        .O(\accum_reg_39_23[20]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[24]),
        .O(\accum_reg_39_23[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[24]),
        .O(\accum_reg_39_23[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[24]),
        .O(\accum_reg_39_23[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[24]),
        .O(\accum_reg_39_23[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[24]),
        .O(\accum_reg_39_23[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[24]),
        .O(\accum_reg_39_23[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[24]),
        .O(\accum_reg_39_23[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__1 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg[7]),
        .O(\accum_reg_39_23[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__2 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_0[7]),
        .O(\accum_reg_39_23[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__3 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_1[7]),
        .O(\accum_reg_39_23[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__4 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_2[7]),
        .O(\accum_reg_39_23[4]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__5 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_3[7]),
        .O(\accum_reg_39_23[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__6 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_4[7]),
        .O(\accum_reg_39_23[4]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__7 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_5[7]),
        .O(\accum_reg_39_23[4]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__1 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg[6]),
        .O(\accum_reg_39_23[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__2 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_0[6]),
        .O(\accum_reg_39_23[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__3 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_1[6]),
        .O(\accum_reg_39_23[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__4 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_2[6]),
        .O(\accum_reg_39_23[4]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__5 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_3[6]),
        .O(\accum_reg_39_23[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__6 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_4[6]),
        .O(\accum_reg_39_23[4]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__7 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_5[6]),
        .O(\accum_reg_39_23[4]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__1 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg[5]),
        .O(\accum_reg_39_23[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__2 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_0[5]),
        .O(\accum_reg_39_23[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__3 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_1[5]),
        .O(\accum_reg_39_23[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__4 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_2[5]),
        .O(\accum_reg_39_23[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__5 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_3[5]),
        .O(\accum_reg_39_23[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__6 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_4[5]),
        .O(\accum_reg_39_23[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__7 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_5[5]),
        .O(\accum_reg_39_23[4]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__1 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg[4]),
        .O(\accum_reg_39_23[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__2 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_0[4]),
        .O(\accum_reg_39_23[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__3 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_1[4]),
        .O(\accum_reg_39_23[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__4 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_2[4]),
        .O(\accum_reg_39_23[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__5 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_3[4]),
        .O(\accum_reg_39_23[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__6 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_4[4]),
        .O(\accum_reg_39_23[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__7 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_5[4]),
        .O(\accum_reg_39_23[4]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__1 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg[11]),
        .O(\accum_reg_39_23[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__2 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_0[11]),
        .O(\accum_reg_39_23[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__3 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_1[11]),
        .O(\accum_reg_39_23[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__4 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_2[11]),
        .O(\accum_reg_39_23[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__5 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_3[11]),
        .O(\accum_reg_39_23[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__6 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_4[11]),
        .O(\accum_reg_39_23[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__7 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_5[11]),
        .O(\accum_reg_39_23[8]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__1 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg[10]),
        .O(\accum_reg_39_23[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__2 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_0[10]),
        .O(\accum_reg_39_23[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__3 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_1[10]),
        .O(\accum_reg_39_23[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__4 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_2[10]),
        .O(\accum_reg_39_23[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__5 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_3[10]),
        .O(\accum_reg_39_23[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__6 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_4[10]),
        .O(\accum_reg_39_23[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__7 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_5[10]),
        .O(\accum_reg_39_23[8]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__1 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg[9]),
        .O(\accum_reg_39_23[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__2 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_0[9]),
        .O(\accum_reg_39_23[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__3 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_1[9]),
        .O(\accum_reg_39_23[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__4 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_2[9]),
        .O(\accum_reg_39_23[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__5 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_3[9]),
        .O(\accum_reg_39_23[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__6 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_4[9]),
        .O(\accum_reg_39_23[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__7 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_5[9]),
        .O(\accum_reg_39_23[8]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__1 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg[8]),
        .O(\accum_reg_39_23[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__2 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_0[8]),
        .O(\accum_reg_39_23[8]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__3 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_1[8]),
        .O(\accum_reg_39_23[8]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__4 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_2[8]),
        .O(\accum_reg_39_23[8]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__5 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_3[8]),
        .O(\accum_reg_39_23[8]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__6 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_4[8]),
        .O(\accum_reg_39_23[8]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__7 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_5[8]),
        .O(\accum_reg_39_23[8]_i_5__7_n_0 ));
  CARRY4 \accum_reg_39_23_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_2_n_0 ,\accum_reg_39_23_reg[0]_i_2_n_1 ,\accum_reg_39_23_reg[0]_i_2_n_2 ,\accum_reg_39_23_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_2 ),
        .S({\accum_reg_39_23[0]_i_3__1_n_0 ,\accum_reg_39_23[0]_i_4__5_n_0 ,\accum_reg_39_23[0]_i_5__5_n_0 ,\accum_reg_39_23[0]_i_6__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3_n_0 ,\accum_reg_39_23_reg[0]_i_3_n_1 ,\accum_reg_39_23_reg[0]_i_3_n_2 ,\accum_reg_39_23_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(O),
        .S({\accum_reg_39_23[0]_i_4__1_n_0 ,\accum_reg_39_23[0]_i_5__1_n_0 ,\accum_reg_39_23[0]_i_6_n_0 ,\accum_reg_39_23[0]_i_7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__0_n_0 ,\accum_reg_39_23_reg[0]_i_3__0_n_1 ,\accum_reg_39_23_reg[0]_i_3__0_n_2 ,\accum_reg_39_23_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3] ),
        .S({\accum_reg_39_23[0]_i_4__2_n_0 ,\accum_reg_39_23[0]_i_5__2_n_0 ,\accum_reg_39_23[0]_i_6__0_n_0 ,\accum_reg_39_23[0]_i_7__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__1_n_0 ,\accum_reg_39_23_reg[0]_i_3__1_n_1 ,\accum_reg_39_23_reg[0]_i_3__1_n_2 ,\accum_reg_39_23_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_0 ),
        .S({\accum_reg_39_23[0]_i_4__3_n_0 ,\accum_reg_39_23[0]_i_5__3_n_0 ,\accum_reg_39_23[0]_i_6__1_n_0 ,\accum_reg_39_23[0]_i_7__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__2_n_0 ,\accum_reg_39_23_reg[0]_i_3__2_n_1 ,\accum_reg_39_23_reg[0]_i_3__2_n_2 ,\accum_reg_39_23_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_1 ),
        .S({\accum_reg_39_23[0]_i_4__4_n_0 ,\accum_reg_39_23[0]_i_5__4_n_0 ,\accum_reg_39_23[0]_i_6__2_n_0 ,\accum_reg_39_23[0]_i_7__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__3_n_0 ,\accum_reg_39_23_reg[0]_i_3__3_n_1 ,\accum_reg_39_23_reg[0]_i_3__3_n_2 ,\accum_reg_39_23_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_3 ),
        .S({\accum_reg_39_23[0]_i_4__6_n_0 ,\accum_reg_39_23[0]_i_5__6_n_0 ,\accum_reg_39_23[0]_i_6__4_n_0 ,\accum_reg_39_23[0]_i_7__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__4_n_0 ,\accum_reg_39_23_reg[0]_i_3__4_n_1 ,\accum_reg_39_23_reg[0]_i_3__4_n_2 ,\accum_reg_39_23_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_4 ),
        .S({\accum_reg_39_23[0]_i_4__7_n_0 ,\accum_reg_39_23[0]_i_5__7_n_0 ,\accum_reg_39_23[0]_i_6__5_n_0 ,\accum_reg_39_23[0]_i_7__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__0 
       (.CI(\accum_reg_39_23_reg[8]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__0_n_0 ,\accum_reg_39_23_reg[12]_i_1__0_n_1 ,\accum_reg_39_23_reg[12]_i_1__0_n_2 ,\accum_reg_39_23_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15] ),
        .S({\accum_reg_39_23[12]_i_2__1_n_0 ,\accum_reg_39_23[12]_i_3__1_n_0 ,\accum_reg_39_23[12]_i_4__1_n_0 ,\accum_reg_39_23[12]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__1 
       (.CI(\accum_reg_39_23_reg[8]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__1_n_0 ,\accum_reg_39_23_reg[12]_i_1__1_n_1 ,\accum_reg_39_23_reg[12]_i_1__1_n_2 ,\accum_reg_39_23_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_0 ),
        .S({\accum_reg_39_23[12]_i_2__2_n_0 ,\accum_reg_39_23[12]_i_3__2_n_0 ,\accum_reg_39_23[12]_i_4__2_n_0 ,\accum_reg_39_23[12]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__2 
       (.CI(\accum_reg_39_23_reg[8]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__2_n_0 ,\accum_reg_39_23_reg[12]_i_1__2_n_1 ,\accum_reg_39_23_reg[12]_i_1__2_n_2 ,\accum_reg_39_23_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_1 ),
        .S({\accum_reg_39_23[12]_i_2__3_n_0 ,\accum_reg_39_23[12]_i_3__3_n_0 ,\accum_reg_39_23[12]_i_4__3_n_0 ,\accum_reg_39_23[12]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__3 
       (.CI(\accum_reg_39_23_reg[8]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__3_n_0 ,\accum_reg_39_23_reg[12]_i_1__3_n_1 ,\accum_reg_39_23_reg[12]_i_1__3_n_2 ,\accum_reg_39_23_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_2 ),
        .S({\accum_reg_39_23[12]_i_2__4_n_0 ,\accum_reg_39_23[12]_i_3__4_n_0 ,\accum_reg_39_23[12]_i_4__4_n_0 ,\accum_reg_39_23[12]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__4 
       (.CI(\accum_reg_39_23_reg[8]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__4_n_0 ,\accum_reg_39_23_reg[12]_i_1__4_n_1 ,\accum_reg_39_23_reg[12]_i_1__4_n_2 ,\accum_reg_39_23_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_3 ),
        .S({\accum_reg_39_23[12]_i_2__5_n_0 ,\accum_reg_39_23[12]_i_3__5_n_0 ,\accum_reg_39_23[12]_i_4__5_n_0 ,\accum_reg_39_23[12]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__5 
       (.CI(\accum_reg_39_23_reg[8]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__5_n_0 ,\accum_reg_39_23_reg[12]_i_1__5_n_1 ,\accum_reg_39_23_reg[12]_i_1__5_n_2 ,\accum_reg_39_23_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_4 ),
        .S({\accum_reg_39_23[12]_i_2__6_n_0 ,\accum_reg_39_23[12]_i_3__6_n_0 ,\accum_reg_39_23[12]_i_4__6_n_0 ,\accum_reg_39_23[12]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__6 
       (.CI(\accum_reg_39_23_reg[8]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__6_n_0 ,\accum_reg_39_23_reg[12]_i_1__6_n_1 ,\accum_reg_39_23_reg[12]_i_1__6_n_2 ,\accum_reg_39_23_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_5 ),
        .S({\accum_reg_39_23[12]_i_2__7_n_0 ,\accum_reg_39_23[12]_i_3__7_n_0 ,\accum_reg_39_23[12]_i_4__7_n_0 ,\accum_reg_39_23[12]_i_5__7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__0 
       (.CI(\accum_reg_39_23_reg[12]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__0_n_0 ,\accum_reg_39_23_reg[16]_i_1__0_n_1 ,\accum_reg_39_23_reg[16]_i_1__0_n_2 ,\accum_reg_39_23_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19] ),
        .S({\accum_reg_39_23[16]_i_2__0_n_0 ,\accum_reg_39_23[16]_i_3__0_n_0 ,\accum_reg_39_23[16]_i_4_n_0 ,\accum_reg_39_23[16]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__1 
       (.CI(\accum_reg_39_23_reg[12]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__1_n_0 ,\accum_reg_39_23_reg[16]_i_1__1_n_1 ,\accum_reg_39_23_reg[16]_i_1__1_n_2 ,\accum_reg_39_23_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_0 ),
        .S({\accum_reg_39_23[16]_i_2__1_n_0 ,\accum_reg_39_23[16]_i_3__1_n_0 ,\accum_reg_39_23[16]_i_4__0_n_0 ,\accum_reg_39_23[16]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__2 
       (.CI(\accum_reg_39_23_reg[12]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__2_n_0 ,\accum_reg_39_23_reg[16]_i_1__2_n_1 ,\accum_reg_39_23_reg[16]_i_1__2_n_2 ,\accum_reg_39_23_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_1 ),
        .S({\accum_reg_39_23[16]_i_2__2_n_0 ,\accum_reg_39_23[16]_i_3__2_n_0 ,\accum_reg_39_23[16]_i_4__1_n_0 ,\accum_reg_39_23[16]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__3 
       (.CI(\accum_reg_39_23_reg[12]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__3_n_0 ,\accum_reg_39_23_reg[16]_i_1__3_n_1 ,\accum_reg_39_23_reg[16]_i_1__3_n_2 ,\accum_reg_39_23_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_2 ),
        .S({\accum_reg_39_23[16]_i_2__3_n_0 ,\accum_reg_39_23[16]_i_3__3_n_0 ,\accum_reg_39_23[16]_i_4__2_n_0 ,\accum_reg_39_23[16]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__4 
       (.CI(\accum_reg_39_23_reg[12]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__4_n_0 ,\accum_reg_39_23_reg[16]_i_1__4_n_1 ,\accum_reg_39_23_reg[16]_i_1__4_n_2 ,\accum_reg_39_23_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_3 ),
        .S({\accum_reg_39_23[16]_i_2__4_n_0 ,\accum_reg_39_23[16]_i_3__4_n_0 ,\accum_reg_39_23[16]_i_4__3_n_0 ,\accum_reg_39_23[16]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__5 
       (.CI(\accum_reg_39_23_reg[12]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__5_n_0 ,\accum_reg_39_23_reg[16]_i_1__5_n_1 ,\accum_reg_39_23_reg[16]_i_1__5_n_2 ,\accum_reg_39_23_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_4 ),
        .S({\accum_reg_39_23[16]_i_2__5_n_0 ,\accum_reg_39_23[16]_i_3__5_n_0 ,\accum_reg_39_23[16]_i_4__4_n_0 ,\accum_reg_39_23[16]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__6 
       (.CI(\accum_reg_39_23_reg[12]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__6_n_0 ,\accum_reg_39_23_reg[16]_i_1__6_n_1 ,\accum_reg_39_23_reg[16]_i_1__6_n_2 ,\accum_reg_39_23_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_5 ),
        .S({\accum_reg_39_23[16]_i_2__6_n_0 ,\accum_reg_39_23[16]_i_3__6_n_0 ,\accum_reg_39_23[16]_i_4__5_n_0 ,\accum_reg_39_23[16]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1 
       (.CI(\accum_reg_39_23_reg[16]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1_n_0 ,\accum_reg_39_23_reg[20]_i_1_n_1 ,\accum_reg_39_23_reg[20]_i_1_n_2 ,\accum_reg_39_23_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23] ),
        .S({\accum_reg_39_23[20]_i_2_n_0 ,\accum_reg_39_23[20]_i_3_n_0 ,\accum_reg_39_23[20]_i_4_n_0 ,\accum_reg_39_23[20]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__0 
       (.CI(\accum_reg_39_23_reg[16]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__0_n_0 ,\accum_reg_39_23_reg[20]_i_1__0_n_1 ,\accum_reg_39_23_reg[20]_i_1__0_n_2 ,\accum_reg_39_23_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_0 ),
        .S({\accum_reg_39_23[20]_i_2__0_n_0 ,\accum_reg_39_23[20]_i_3__0_n_0 ,\accum_reg_39_23[20]_i_4__0_n_0 ,\accum_reg_39_23[20]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__1 
       (.CI(\accum_reg_39_23_reg[16]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__1_n_0 ,\accum_reg_39_23_reg[20]_i_1__1_n_1 ,\accum_reg_39_23_reg[20]_i_1__1_n_2 ,\accum_reg_39_23_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_1 ),
        .S({\accum_reg_39_23[20]_i_2__1_n_0 ,\accum_reg_39_23[20]_i_3__1_n_0 ,\accum_reg_39_23[20]_i_4__1_n_0 ,\accum_reg_39_23[20]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__2 
       (.CI(\accum_reg_39_23_reg[16]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__2_n_0 ,\accum_reg_39_23_reg[20]_i_1__2_n_1 ,\accum_reg_39_23_reg[20]_i_1__2_n_2 ,\accum_reg_39_23_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_2 ),
        .S({\accum_reg_39_23[20]_i_2__2_n_0 ,\accum_reg_39_23[20]_i_3__2_n_0 ,\accum_reg_39_23[20]_i_4__2_n_0 ,\accum_reg_39_23[20]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__3 
       (.CI(\accum_reg_39_23_reg[16]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__3_n_0 ,\accum_reg_39_23_reg[20]_i_1__3_n_1 ,\accum_reg_39_23_reg[20]_i_1__3_n_2 ,\accum_reg_39_23_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_3 ),
        .S({\accum_reg_39_23[20]_i_2__3_n_0 ,\accum_reg_39_23[20]_i_3__3_n_0 ,\accum_reg_39_23[20]_i_4__3_n_0 ,\accum_reg_39_23[20]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__4 
       (.CI(\accum_reg_39_23_reg[16]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__4_n_0 ,\accum_reg_39_23_reg[20]_i_1__4_n_1 ,\accum_reg_39_23_reg[20]_i_1__4_n_2 ,\accum_reg_39_23_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_4 ),
        .S({\accum_reg_39_23[20]_i_2__4_n_0 ,\accum_reg_39_23[20]_i_3__4_n_0 ,\accum_reg_39_23[20]_i_4__4_n_0 ,\accum_reg_39_23[20]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__5 
       (.CI(\accum_reg_39_23_reg[16]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__5_n_0 ,\accum_reg_39_23_reg[20]_i_1__5_n_1 ,\accum_reg_39_23_reg[20]_i_1__5_n_2 ,\accum_reg_39_23_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_5 ),
        .S({\accum_reg_39_23[20]_i_2__5_n_0 ,\accum_reg_39_23[20]_i_3__5_n_0 ,\accum_reg_39_23[20]_i_4__5_n_0 ,\accum_reg_39_23[20]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1 
       (.CI(\accum_reg_39_23_reg[20]_i_1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24] }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__0 
       (.CI(\accum_reg_39_23_reg[20]_i_1__0_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_0 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__1 
       (.CI(\accum_reg_39_23_reg[20]_i_1__1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_1 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__2 
       (.CI(\accum_reg_39_23_reg[20]_i_1__2_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_2 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__3 
       (.CI(\accum_reg_39_23_reg[20]_i_1__3_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_3 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__4 
       (.CI(\accum_reg_39_23_reg[20]_i_1__4_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_4 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__5 
       (.CI(\accum_reg_39_23_reg[20]_i_1__5_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_5 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__0 
       (.CI(\accum_reg_39_23_reg[0]_i_3_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__0_n_0 ,\accum_reg_39_23_reg[4]_i_1__0_n_1 ,\accum_reg_39_23_reg[4]_i_1__0_n_2 ,\accum_reg_39_23_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7] ),
        .S({\accum_reg_39_23[4]_i_2__1_n_0 ,\accum_reg_39_23[4]_i_3__1_n_0 ,\accum_reg_39_23[4]_i_4__1_n_0 ,\accum_reg_39_23[4]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__1 
       (.CI(\accum_reg_39_23_reg[0]_i_3__0_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__1_n_0 ,\accum_reg_39_23_reg[4]_i_1__1_n_1 ,\accum_reg_39_23_reg[4]_i_1__1_n_2 ,\accum_reg_39_23_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_0 ),
        .S({\accum_reg_39_23[4]_i_2__2_n_0 ,\accum_reg_39_23[4]_i_3__2_n_0 ,\accum_reg_39_23[4]_i_4__2_n_0 ,\accum_reg_39_23[4]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__2 
       (.CI(\accum_reg_39_23_reg[0]_i_3__1_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__2_n_0 ,\accum_reg_39_23_reg[4]_i_1__2_n_1 ,\accum_reg_39_23_reg[4]_i_1__2_n_2 ,\accum_reg_39_23_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_1 ),
        .S({\accum_reg_39_23[4]_i_2__3_n_0 ,\accum_reg_39_23[4]_i_3__3_n_0 ,\accum_reg_39_23[4]_i_4__3_n_0 ,\accum_reg_39_23[4]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__3 
       (.CI(\accum_reg_39_23_reg[0]_i_3__2_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__3_n_0 ,\accum_reg_39_23_reg[4]_i_1__3_n_1 ,\accum_reg_39_23_reg[4]_i_1__3_n_2 ,\accum_reg_39_23_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_2 ),
        .S({\accum_reg_39_23[4]_i_2__4_n_0 ,\accum_reg_39_23[4]_i_3__4_n_0 ,\accum_reg_39_23[4]_i_4__4_n_0 ,\accum_reg_39_23[4]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__4 
       (.CI(\accum_reg_39_23_reg[0]_i_2_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__4_n_0 ,\accum_reg_39_23_reg[4]_i_1__4_n_1 ,\accum_reg_39_23_reg[4]_i_1__4_n_2 ,\accum_reg_39_23_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_3 ),
        .S({\accum_reg_39_23[4]_i_2__5_n_0 ,\accum_reg_39_23[4]_i_3__5_n_0 ,\accum_reg_39_23[4]_i_4__5_n_0 ,\accum_reg_39_23[4]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__5 
       (.CI(\accum_reg_39_23_reg[0]_i_3__3_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__5_n_0 ,\accum_reg_39_23_reg[4]_i_1__5_n_1 ,\accum_reg_39_23_reg[4]_i_1__5_n_2 ,\accum_reg_39_23_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_4 ),
        .S({\accum_reg_39_23[4]_i_2__6_n_0 ,\accum_reg_39_23[4]_i_3__6_n_0 ,\accum_reg_39_23[4]_i_4__6_n_0 ,\accum_reg_39_23[4]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__6 
       (.CI(\accum_reg_39_23_reg[0]_i_3__4_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__6_n_0 ,\accum_reg_39_23_reg[4]_i_1__6_n_1 ,\accum_reg_39_23_reg[4]_i_1__6_n_2 ,\accum_reg_39_23_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_5 ),
        .S({\accum_reg_39_23[4]_i_2__7_n_0 ,\accum_reg_39_23[4]_i_3__7_n_0 ,\accum_reg_39_23[4]_i_4__7_n_0 ,\accum_reg_39_23[4]_i_5__7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__0 
       (.CI(\accum_reg_39_23_reg[4]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__0_n_0 ,\accum_reg_39_23_reg[8]_i_1__0_n_1 ,\accum_reg_39_23_reg[8]_i_1__0_n_2 ,\accum_reg_39_23_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11] ),
        .S({\accum_reg_39_23[8]_i_2__1_n_0 ,\accum_reg_39_23[8]_i_3__1_n_0 ,\accum_reg_39_23[8]_i_4__1_n_0 ,\accum_reg_39_23[8]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__1 
       (.CI(\accum_reg_39_23_reg[4]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__1_n_0 ,\accum_reg_39_23_reg[8]_i_1__1_n_1 ,\accum_reg_39_23_reg[8]_i_1__1_n_2 ,\accum_reg_39_23_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_0 ),
        .S({\accum_reg_39_23[8]_i_2__2_n_0 ,\accum_reg_39_23[8]_i_3__2_n_0 ,\accum_reg_39_23[8]_i_4__2_n_0 ,\accum_reg_39_23[8]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__2 
       (.CI(\accum_reg_39_23_reg[4]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__2_n_0 ,\accum_reg_39_23_reg[8]_i_1__2_n_1 ,\accum_reg_39_23_reg[8]_i_1__2_n_2 ,\accum_reg_39_23_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_1 ),
        .S({\accum_reg_39_23[8]_i_2__3_n_0 ,\accum_reg_39_23[8]_i_3__3_n_0 ,\accum_reg_39_23[8]_i_4__3_n_0 ,\accum_reg_39_23[8]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__3 
       (.CI(\accum_reg_39_23_reg[4]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__3_n_0 ,\accum_reg_39_23_reg[8]_i_1__3_n_1 ,\accum_reg_39_23_reg[8]_i_1__3_n_2 ,\accum_reg_39_23_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_2 ),
        .S({\accum_reg_39_23[8]_i_2__4_n_0 ,\accum_reg_39_23[8]_i_3__4_n_0 ,\accum_reg_39_23[8]_i_4__4_n_0 ,\accum_reg_39_23[8]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__4 
       (.CI(\accum_reg_39_23_reg[4]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__4_n_0 ,\accum_reg_39_23_reg[8]_i_1__4_n_1 ,\accum_reg_39_23_reg[8]_i_1__4_n_2 ,\accum_reg_39_23_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_3 ),
        .S({\accum_reg_39_23[8]_i_2__5_n_0 ,\accum_reg_39_23[8]_i_3__5_n_0 ,\accum_reg_39_23[8]_i_4__5_n_0 ,\accum_reg_39_23[8]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__5 
       (.CI(\accum_reg_39_23_reg[4]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__5_n_0 ,\accum_reg_39_23_reg[8]_i_1__5_n_1 ,\accum_reg_39_23_reg[8]_i_1__5_n_2 ,\accum_reg_39_23_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_4 ),
        .S({\accum_reg_39_23[8]_i_2__6_n_0 ,\accum_reg_39_23[8]_i_3__6_n_0 ,\accum_reg_39_23[8]_i_4__6_n_0 ,\accum_reg_39_23[8]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__6 
       (.CI(\accum_reg_39_23_reg[4]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__6_n_0 ,\accum_reg_39_23_reg[8]_i_1__6_n_1 ,\accum_reg_39_23_reg[8]_i_1__6_n_2 ,\accum_reg_39_23_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_5 ),
        .S({\accum_reg_39_23[8]_i_2__7_n_0 ,\accum_reg_39_23[8]_i_3__7_n_0 ,\accum_reg_39_23[8]_i_4__7_n_0 ,\accum_reg_39_23[8]_i_5__7_n_0 }));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_26
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_58
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized5
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[18].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[19].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[20].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[21].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[22].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[23].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[24].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized7
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [0]),
        .O(logical1_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__0 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [1]),
        .O(logical2_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__1 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [2]),
        .O(logical3_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__2 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [3]),
        .O(logical4_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__3 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [4]),
        .O(logical5_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__4 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [5]),
        .O(logical6_y_net_x0));
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__5 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [6]),
        .O(logical7_y_net));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_37_22_reg[0] ),
        .Q(\accum_reg_39_23_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_29
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_42
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(CE),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_44
   (\accum_reg_39_23_reg[24] ,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output \accum_reg_39_23_reg[24] ;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire \accum_reg_39_23_reg[24] ;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__0 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[0]),
        .O(logical1_y_net));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__1 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[1]),
        .O(logical2_y_net));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__2 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[3]),
        .O(logical4_y_net));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__3 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[4]),
        .O(logical5_y_net));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__4 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[5]),
        .O(logical6_y_net));
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__5 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[6]),
        .O(logical7_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[2]),
        .O(logical3_y_net));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[7] ),
        .Q(\accum_reg_39_23_reg[24] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_48
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[5] ),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_50
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[4] ),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_61
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inverter2_op_net),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_64
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inverter1_op_net),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire Q;
  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1__1 
       (.I0(q),
        .I1(delay1_q_net),
        .O(ce));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(q),
        .O(inverter2_op_net));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(register2_q_net),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized11
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized13
   (q,
    clk,
    P);
  output [17:0]q;
  input clk;
  input [35:0]P;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1_n_3 ;
  wire \reg_array[16].fde_used.u2_i_1_n_3 ;
  wire \reg_array[4].fde_used.u2_i_1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1_n_3 ;
  wire \reg_array[8].fde_used.u2_i_1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1_n_3 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__0 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__0_n_0 ,\reg_array[0].fde_used.u2_i_1__0_n_1 ,\reg_array[0].fde_used.u2_i_1__0_n_2 ,\reg_array[0].fde_used.u2_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[17]}),
        .O(inp[3:0]),
        .S({P[20:18],\reg_array[0].fde_used.u2_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \reg_array[0].fde_used.u2_i_2 
       (.I0(P[17]),
        .I1(\reg_array[0].fde_used.u2_i_3_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_4_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_5_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_6_n_0 ),
        .I5(\reg_array[0].fde_used.u2_i_7_n_0 ),
        .O(\reg_array[0].fde_used.u2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_array[0].fde_used.u2_i_3 
       (.I0(P[1]),
        .I1(P[16]),
        .O(\reg_array[0].fde_used.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_4 
       (.I0(P[2]),
        .I1(P[5]),
        .I2(P[6]),
        .I3(P[4]),
        .I4(P[16]),
        .I5(P[3]),
        .O(\reg_array[0].fde_used.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    \reg_array[0].fde_used.u2_i_5 
       (.I0(P[12]),
        .I1(P[15]),
        .I2(P[35]),
        .I3(P[14]),
        .I4(P[16]),
        .I5(P[13]),
        .O(\reg_array[0].fde_used.u2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_6 
       (.I0(P[7]),
        .I1(P[10]),
        .I2(P[11]),
        .I3(P[9]),
        .I4(P[16]),
        .I5(P[8]),
        .O(\reg_array[0].fde_used.u2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_array[0].fde_used.u2_i_7 
       (.I0(P[0]),
        .I1(P[16]),
        .O(\reg_array[0].fde_used.u2_i_7_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1 
       (.CI(\reg_array[8].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1_n_0 ,\reg_array[12].fde_used.u2_i_1_n_1 ,\reg_array[12].fde_used.u2_i_1_n_2 ,\reg_array[12].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S(P[32:29]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1 
       (.CI(\reg_array[12].fde_used.u2_i_1_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,P[34:33]}));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1 
       (.CI(\reg_array[0].fde_used.u2_i_1__0_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1_n_0 ,\reg_array[4].fde_used.u2_i_1_n_1 ,\reg_array[4].fde_used.u2_i_1_n_2 ,\reg_array[4].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S(P[24:21]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1 
       (.CI(\reg_array[4].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1_n_0 ,\reg_array[8].fde_used.u2_i_1_n_1 ,\reg_array[8].fde_used.u2_i_1_n_2 ,\reg_array[8].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S(P[28:25]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_69
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire Q;
  wire clk;
  wire [0:0]q;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(CE),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire Q;
  wire clk;
  wire [0:0]q;
  wire register2_q_net;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(register2_q_net),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized5
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;
  wire [2:0]delay2_q_net;
  wire \pipe_28_22[0][0]_i_2_n_0 ;
  wire \pipe_28_22[0][0]_i_3_n_0 ;
  wire \pipe_28_22[0][10]_i_2_n_0 ;
  wire \pipe_28_22[0][10]_i_3_n_0 ;
  wire \pipe_28_22[0][11]_i_2_n_0 ;
  wire \pipe_28_22[0][11]_i_3_n_0 ;
  wire \pipe_28_22[0][12]_i_2_n_0 ;
  wire \pipe_28_22[0][12]_i_3_n_0 ;
  wire \pipe_28_22[0][13]_i_2_n_0 ;
  wire \pipe_28_22[0][13]_i_3_n_0 ;
  wire \pipe_28_22[0][14]_i_2_n_0 ;
  wire \pipe_28_22[0][14]_i_3_n_0 ;
  wire \pipe_28_22[0][15]_i_2_n_0 ;
  wire \pipe_28_22[0][15]_i_3_n_0 ;
  wire \pipe_28_22[0][16]_i_2_n_0 ;
  wire \pipe_28_22[0][16]_i_3_n_0 ;
  wire \pipe_28_22[0][17]_i_2_n_0 ;
  wire \pipe_28_22[0][17]_i_3_n_0 ;
  wire \pipe_28_22[0][18]_i_2_n_0 ;
  wire \pipe_28_22[0][18]_i_3_n_0 ;
  wire \pipe_28_22[0][19]_i_2_n_0 ;
  wire \pipe_28_22[0][19]_i_3_n_0 ;
  wire \pipe_28_22[0][1]_i_2_n_0 ;
  wire \pipe_28_22[0][1]_i_3_n_0 ;
  wire \pipe_28_22[0][20]_i_2_n_0 ;
  wire \pipe_28_22[0][20]_i_3_n_0 ;
  wire \pipe_28_22[0][21]_i_2_n_0 ;
  wire \pipe_28_22[0][21]_i_3_n_0 ;
  wire \pipe_28_22[0][22]_i_2_n_0 ;
  wire \pipe_28_22[0][22]_i_3_n_0 ;
  wire \pipe_28_22[0][23]_i_2_n_0 ;
  wire \pipe_28_22[0][23]_i_3_n_0 ;
  wire \pipe_28_22[0][24]_i_2_n_0 ;
  wire \pipe_28_22[0][24]_i_3_n_0 ;
  wire \pipe_28_22[0][2]_i_2_n_0 ;
  wire \pipe_28_22[0][2]_i_3_n_0 ;
  wire \pipe_28_22[0][3]_i_2_n_0 ;
  wire \pipe_28_22[0][3]_i_3_n_0 ;
  wire \pipe_28_22[0][4]_i_2_n_0 ;
  wire \pipe_28_22[0][4]_i_3_n_0 ;
  wire \pipe_28_22[0][5]_i_2_n_0 ;
  wire \pipe_28_22[0][5]_i_3_n_0 ;
  wire \pipe_28_22[0][6]_i_2_n_0 ;
  wire \pipe_28_22[0][6]_i_3_n_0 ;
  wire \pipe_28_22[0][7]_i_2_n_0 ;
  wire \pipe_28_22[0][7]_i_3_n_0 ;
  wire \pipe_28_22[0][8]_i_2_n_0 ;
  wire \pipe_28_22[0][8]_i_3_n_0 ;
  wire \pipe_28_22[0][9]_i_2_n_0 ;
  wire \pipe_28_22[0][9]_i_3_n_0 ;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_2;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][0]_i_2 
       (.I0(accum_reg_39_23_reg_1[0]),
        .I1(accum_reg_39_23_reg_0[0]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[0]),
        .I4(delay2_q_net[0]),
        .I5(Q[0]),
        .O(\pipe_28_22[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][0]_i_3 
       (.I0(accum_reg_39_23_reg_5[0]),
        .I1(accum_reg_39_23_reg_4[0]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[0]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[0]),
        .O(\pipe_28_22[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][10]_i_2 
       (.I0(accum_reg_39_23_reg_1[10]),
        .I1(accum_reg_39_23_reg_0[10]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[10]),
        .I4(delay2_q_net[0]),
        .I5(Q[10]),
        .O(\pipe_28_22[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][10]_i_3 
       (.I0(accum_reg_39_23_reg_5[10]),
        .I1(accum_reg_39_23_reg_4[10]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[10]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[10]),
        .O(\pipe_28_22[0][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][11]_i_2 
       (.I0(accum_reg_39_23_reg_1[11]),
        .I1(accum_reg_39_23_reg_0[11]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[11]),
        .I4(delay2_q_net[0]),
        .I5(Q[11]),
        .O(\pipe_28_22[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][11]_i_3 
       (.I0(accum_reg_39_23_reg_5[11]),
        .I1(accum_reg_39_23_reg_4[11]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[11]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[11]),
        .O(\pipe_28_22[0][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][12]_i_2 
       (.I0(accum_reg_39_23_reg_1[12]),
        .I1(accum_reg_39_23_reg_0[12]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[12]),
        .I4(delay2_q_net[0]),
        .I5(Q[12]),
        .O(\pipe_28_22[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][12]_i_3 
       (.I0(accum_reg_39_23_reg_5[12]),
        .I1(accum_reg_39_23_reg_4[12]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[12]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[12]),
        .O(\pipe_28_22[0][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][13]_i_2 
       (.I0(accum_reg_39_23_reg_1[13]),
        .I1(accum_reg_39_23_reg_0[13]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[13]),
        .I4(delay2_q_net[0]),
        .I5(Q[13]),
        .O(\pipe_28_22[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][13]_i_3 
       (.I0(accum_reg_39_23_reg_5[13]),
        .I1(accum_reg_39_23_reg_4[13]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[13]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[13]),
        .O(\pipe_28_22[0][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][14]_i_2 
       (.I0(accum_reg_39_23_reg_1[14]),
        .I1(accum_reg_39_23_reg_0[14]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[14]),
        .I4(delay2_q_net[0]),
        .I5(Q[14]),
        .O(\pipe_28_22[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][14]_i_3 
       (.I0(accum_reg_39_23_reg_5[14]),
        .I1(accum_reg_39_23_reg_4[14]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[14]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[14]),
        .O(\pipe_28_22[0][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][15]_i_2 
       (.I0(accum_reg_39_23_reg_1[15]),
        .I1(accum_reg_39_23_reg_0[15]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[15]),
        .I4(delay2_q_net[0]),
        .I5(Q[15]),
        .O(\pipe_28_22[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][15]_i_3 
       (.I0(accum_reg_39_23_reg_5[15]),
        .I1(accum_reg_39_23_reg_4[15]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[15]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[15]),
        .O(\pipe_28_22[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][16]_i_2 
       (.I0(accum_reg_39_23_reg_1[16]),
        .I1(accum_reg_39_23_reg_0[16]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[16]),
        .I4(delay2_q_net[0]),
        .I5(Q[16]),
        .O(\pipe_28_22[0][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][16]_i_3 
       (.I0(accum_reg_39_23_reg_5[16]),
        .I1(accum_reg_39_23_reg_4[16]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[16]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[16]),
        .O(\pipe_28_22[0][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][17]_i_2 
       (.I0(accum_reg_39_23_reg_1[17]),
        .I1(accum_reg_39_23_reg_0[17]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[17]),
        .I4(delay2_q_net[0]),
        .I5(Q[17]),
        .O(\pipe_28_22[0][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][17]_i_3 
       (.I0(accum_reg_39_23_reg_5[17]),
        .I1(accum_reg_39_23_reg_4[17]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[17]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[17]),
        .O(\pipe_28_22[0][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][18]_i_2 
       (.I0(accum_reg_39_23_reg_1[18]),
        .I1(accum_reg_39_23_reg_0[18]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[18]),
        .I4(delay2_q_net[0]),
        .I5(Q[18]),
        .O(\pipe_28_22[0][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][18]_i_3 
       (.I0(accum_reg_39_23_reg_5[18]),
        .I1(accum_reg_39_23_reg_4[18]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[18]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[18]),
        .O(\pipe_28_22[0][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][19]_i_2 
       (.I0(accum_reg_39_23_reg_1[19]),
        .I1(accum_reg_39_23_reg_0[19]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[19]),
        .I4(delay2_q_net[0]),
        .I5(Q[19]),
        .O(\pipe_28_22[0][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][19]_i_3 
       (.I0(accum_reg_39_23_reg_5[19]),
        .I1(accum_reg_39_23_reg_4[19]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[19]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[19]),
        .O(\pipe_28_22[0][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][1]_i_2 
       (.I0(accum_reg_39_23_reg_1[1]),
        .I1(accum_reg_39_23_reg_0[1]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[1]),
        .I4(delay2_q_net[0]),
        .I5(Q[1]),
        .O(\pipe_28_22[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][1]_i_3 
       (.I0(accum_reg_39_23_reg_5[1]),
        .I1(accum_reg_39_23_reg_4[1]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[1]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[1]),
        .O(\pipe_28_22[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][20]_i_2 
       (.I0(accum_reg_39_23_reg_1[20]),
        .I1(accum_reg_39_23_reg_0[20]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[20]),
        .I4(delay2_q_net[0]),
        .I5(Q[20]),
        .O(\pipe_28_22[0][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][20]_i_3 
       (.I0(accum_reg_39_23_reg_5[20]),
        .I1(accum_reg_39_23_reg_4[20]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[20]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[20]),
        .O(\pipe_28_22[0][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][21]_i_2 
       (.I0(accum_reg_39_23_reg_1[21]),
        .I1(accum_reg_39_23_reg_0[21]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[21]),
        .I4(delay2_q_net[0]),
        .I5(Q[21]),
        .O(\pipe_28_22[0][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][21]_i_3 
       (.I0(accum_reg_39_23_reg_5[21]),
        .I1(accum_reg_39_23_reg_4[21]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[21]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[21]),
        .O(\pipe_28_22[0][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][22]_i_2 
       (.I0(accum_reg_39_23_reg_1[22]),
        .I1(accum_reg_39_23_reg_0[22]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[22]),
        .I4(delay2_q_net[0]),
        .I5(Q[22]),
        .O(\pipe_28_22[0][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][22]_i_3 
       (.I0(accum_reg_39_23_reg_5[22]),
        .I1(accum_reg_39_23_reg_4[22]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[22]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[22]),
        .O(\pipe_28_22[0][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][23]_i_2 
       (.I0(accum_reg_39_23_reg_1[23]),
        .I1(accum_reg_39_23_reg_0[23]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[23]),
        .I4(delay2_q_net[0]),
        .I5(Q[23]),
        .O(\pipe_28_22[0][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][23]_i_3 
       (.I0(accum_reg_39_23_reg_5[23]),
        .I1(accum_reg_39_23_reg_4[23]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[23]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[23]),
        .O(\pipe_28_22[0][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][24]_i_2 
       (.I0(accum_reg_39_23_reg_1[24]),
        .I1(accum_reg_39_23_reg_0[24]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[24]),
        .I4(delay2_q_net[0]),
        .I5(Q[24]),
        .O(\pipe_28_22[0][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][24]_i_3 
       (.I0(accum_reg_39_23_reg_5[24]),
        .I1(accum_reg_39_23_reg_4[24]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[24]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[24]),
        .O(\pipe_28_22[0][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][2]_i_2 
       (.I0(accum_reg_39_23_reg_1[2]),
        .I1(accum_reg_39_23_reg_0[2]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[2]),
        .I4(delay2_q_net[0]),
        .I5(Q[2]),
        .O(\pipe_28_22[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][2]_i_3 
       (.I0(accum_reg_39_23_reg_5[2]),
        .I1(accum_reg_39_23_reg_4[2]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[2]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[2]),
        .O(\pipe_28_22[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][3]_i_2 
       (.I0(accum_reg_39_23_reg_1[3]),
        .I1(accum_reg_39_23_reg_0[3]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[3]),
        .I4(delay2_q_net[0]),
        .I5(Q[3]),
        .O(\pipe_28_22[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][3]_i_3 
       (.I0(accum_reg_39_23_reg_5[3]),
        .I1(accum_reg_39_23_reg_4[3]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[3]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[3]),
        .O(\pipe_28_22[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][4]_i_2 
       (.I0(accum_reg_39_23_reg_1[4]),
        .I1(accum_reg_39_23_reg_0[4]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[4]),
        .I4(delay2_q_net[0]),
        .I5(Q[4]),
        .O(\pipe_28_22[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][4]_i_3 
       (.I0(accum_reg_39_23_reg_5[4]),
        .I1(accum_reg_39_23_reg_4[4]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[4]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[4]),
        .O(\pipe_28_22[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][5]_i_2 
       (.I0(accum_reg_39_23_reg_1[5]),
        .I1(accum_reg_39_23_reg_0[5]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[5]),
        .I4(delay2_q_net[0]),
        .I5(Q[5]),
        .O(\pipe_28_22[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][5]_i_3 
       (.I0(accum_reg_39_23_reg_5[5]),
        .I1(accum_reg_39_23_reg_4[5]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[5]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[5]),
        .O(\pipe_28_22[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][6]_i_2 
       (.I0(accum_reg_39_23_reg_1[6]),
        .I1(accum_reg_39_23_reg_0[6]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[6]),
        .I4(delay2_q_net[0]),
        .I5(Q[6]),
        .O(\pipe_28_22[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][6]_i_3 
       (.I0(accum_reg_39_23_reg_5[6]),
        .I1(accum_reg_39_23_reg_4[6]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[6]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[6]),
        .O(\pipe_28_22[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][7]_i_2 
       (.I0(accum_reg_39_23_reg_1[7]),
        .I1(accum_reg_39_23_reg_0[7]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[7]),
        .I4(delay2_q_net[0]),
        .I5(Q[7]),
        .O(\pipe_28_22[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][7]_i_3 
       (.I0(accum_reg_39_23_reg_5[7]),
        .I1(accum_reg_39_23_reg_4[7]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[7]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[7]),
        .O(\pipe_28_22[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][8]_i_2 
       (.I0(accum_reg_39_23_reg_1[8]),
        .I1(accum_reg_39_23_reg_0[8]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[8]),
        .I4(delay2_q_net[0]),
        .I5(Q[8]),
        .O(\pipe_28_22[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][8]_i_3 
       (.I0(accum_reg_39_23_reg_5[8]),
        .I1(accum_reg_39_23_reg_4[8]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[8]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[8]),
        .O(\pipe_28_22[0][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][9]_i_2 
       (.I0(accum_reg_39_23_reg_1[9]),
        .I1(accum_reg_39_23_reg_0[9]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[9]),
        .I4(delay2_q_net[0]),
        .I5(Q[9]),
        .O(\pipe_28_22[0][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][9]_i_3 
       (.I0(accum_reg_39_23_reg_5[9]),
        .I1(accum_reg_39_23_reg_4[9]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[9]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[9]),
        .O(\pipe_28_22[0][9]_i_3_n_0 ));
  MUXF7 \pipe_28_22_reg[0][0]_i_1 
       (.I0(\pipe_28_22[0][0]_i_2_n_0 ),
        .I1(\pipe_28_22[0][0]_i_3_n_0 ),
        .O(D[0]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][10]_i_1 
       (.I0(\pipe_28_22[0][10]_i_2_n_0 ),
        .I1(\pipe_28_22[0][10]_i_3_n_0 ),
        .O(D[10]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][11]_i_1 
       (.I0(\pipe_28_22[0][11]_i_2_n_0 ),
        .I1(\pipe_28_22[0][11]_i_3_n_0 ),
        .O(D[11]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][12]_i_1 
       (.I0(\pipe_28_22[0][12]_i_2_n_0 ),
        .I1(\pipe_28_22[0][12]_i_3_n_0 ),
        .O(D[12]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][13]_i_1 
       (.I0(\pipe_28_22[0][13]_i_2_n_0 ),
        .I1(\pipe_28_22[0][13]_i_3_n_0 ),
        .O(D[13]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][14]_i_1 
       (.I0(\pipe_28_22[0][14]_i_2_n_0 ),
        .I1(\pipe_28_22[0][14]_i_3_n_0 ),
        .O(D[14]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][15]_i_1 
       (.I0(\pipe_28_22[0][15]_i_2_n_0 ),
        .I1(\pipe_28_22[0][15]_i_3_n_0 ),
        .O(D[15]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][16]_i_1 
       (.I0(\pipe_28_22[0][16]_i_2_n_0 ),
        .I1(\pipe_28_22[0][16]_i_3_n_0 ),
        .O(D[16]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][17]_i_1 
       (.I0(\pipe_28_22[0][17]_i_2_n_0 ),
        .I1(\pipe_28_22[0][17]_i_3_n_0 ),
        .O(D[17]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][18]_i_1 
       (.I0(\pipe_28_22[0][18]_i_2_n_0 ),
        .I1(\pipe_28_22[0][18]_i_3_n_0 ),
        .O(D[18]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][19]_i_1 
       (.I0(\pipe_28_22[0][19]_i_2_n_0 ),
        .I1(\pipe_28_22[0][19]_i_3_n_0 ),
        .O(D[19]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][1]_i_1 
       (.I0(\pipe_28_22[0][1]_i_2_n_0 ),
        .I1(\pipe_28_22[0][1]_i_3_n_0 ),
        .O(D[1]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][20]_i_1 
       (.I0(\pipe_28_22[0][20]_i_2_n_0 ),
        .I1(\pipe_28_22[0][20]_i_3_n_0 ),
        .O(D[20]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][21]_i_1 
       (.I0(\pipe_28_22[0][21]_i_2_n_0 ),
        .I1(\pipe_28_22[0][21]_i_3_n_0 ),
        .O(D[21]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][22]_i_1 
       (.I0(\pipe_28_22[0][22]_i_2_n_0 ),
        .I1(\pipe_28_22[0][22]_i_3_n_0 ),
        .O(D[22]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][23]_i_1 
       (.I0(\pipe_28_22[0][23]_i_2_n_0 ),
        .I1(\pipe_28_22[0][23]_i_3_n_0 ),
        .O(D[23]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][24]_i_1 
       (.I0(\pipe_28_22[0][24]_i_2_n_0 ),
        .I1(\pipe_28_22[0][24]_i_3_n_0 ),
        .O(D[24]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][2]_i_1 
       (.I0(\pipe_28_22[0][2]_i_2_n_0 ),
        .I1(\pipe_28_22[0][2]_i_3_n_0 ),
        .O(D[2]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][3]_i_1 
       (.I0(\pipe_28_22[0][3]_i_2_n_0 ),
        .I1(\pipe_28_22[0][3]_i_3_n_0 ),
        .O(D[3]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][4]_i_1 
       (.I0(\pipe_28_22[0][4]_i_2_n_0 ),
        .I1(\pipe_28_22[0][4]_i_3_n_0 ),
        .O(D[4]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][5]_i_1 
       (.I0(\pipe_28_22[0][5]_i_2_n_0 ),
        .I1(\pipe_28_22[0][5]_i_3_n_0 ),
        .O(D[5]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][6]_i_1 
       (.I0(\pipe_28_22[0][6]_i_2_n_0 ),
        .I1(\pipe_28_22[0][6]_i_3_n_0 ),
        .O(D[6]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][7]_i_1 
       (.I0(\pipe_28_22[0][7]_i_2_n_0 ),
        .I1(\pipe_28_22[0][7]_i_3_n_0 ),
        .O(D[7]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][8]_i_1 
       (.I0(\pipe_28_22[0][8]_i_2_n_0 ),
        .I1(\pipe_28_22[0][8]_i_3_n_0 ),
        .O(D[8]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][9]_i_1 
       (.I0(\pipe_28_22[0][9]_i_2_n_0 ),
        .I1(\pipe_28_22[0][9]_i_3_n_0 ),
        .O(D[9]),
        .S(delay2_q_net[2]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(delay2_q_net[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(delay2_q_net[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(delay2_q_net[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized5_46
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_2;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized7
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_18;
  wire srlc32_out_19;
  wire srlc32_out_2;
  wire srlc32_out_20;
  wire srlc32_out_21;
  wire srlc32_out_22;
  wire srlc32_out_23;
  wire srlc32_out_24;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[16].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[16]),
        .Q(srlc32_out_16),
        .Q31(\NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[17].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[17]),
        .Q(srlc32_out_17),
        .Q31(\NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_18),
        .Q(q[18]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[18].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[18]),
        .Q(srlc32_out_18),
        .Q31(\NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_19),
        .Q(q[19]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[19].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[19]),
        .Q(srlc32_out_19),
        .Q31(\NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_20),
        .Q(q[20]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[20].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[20]),
        .Q(srlc32_out_20),
        .Q31(\NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_21),
        .Q(q[21]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[21].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[21]),
        .Q(srlc32_out_21),
        .Q31(\NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_22),
        .Q(q[22]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[22].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[22]),
        .Q(srlc32_out_22),
        .Q31(\NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_23),
        .Q(q[23]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[23].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[23]),
        .Q(srlc32_out_23),
        .Q31(\NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_24),
        .Q(q[24]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[24].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[24]),
        .Q(srlc32_out_24),
        .Q31(\NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized9
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e \partial_one.last_srlc33e 
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_28
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_29 \partial_one.last_srlc33e 
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_41
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_42 \partial_one.last_srlc33e 
       (.CE(CE),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_43
   (\accum_reg_39_23_reg[24] ,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output \accum_reg_39_23_reg[24] ;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire \accum_reg_39_23_reg[24] ;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_44 \partial_one.last_srlc33e 
       (.\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .clk(clk),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo(qspo),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_47
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_48 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[5] (\qspo_int_reg[5] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_49
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_50 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[4] (\qspo_int_reg[4] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_60
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_61 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_63
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_64 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized11
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized11 \partial_one.last_srlc33e 
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized13
   (q,
    clk,
    P);
  output [17:0]q;
  input clk;
  input [35:0]P;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized13 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_68
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire clk;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_69 \partial_one.last_srlc33e 
       (.CE(CE),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3 \partial_one.last_srlc33e 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized5
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized5 \partial_one.last_srlc33e 
       (.D(D),
        .Q(Q),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized5_45
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized5_46 \partial_one.last_srlc33e 
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized7
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized7 \partial_one.last_srlc33e 
       (.clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized9
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized9 \partial_one.last_srlc33e 
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1 \latency_gt_0.fd_array[1].reg_comp 
       (.ADD(ADD),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_52
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_53 \latency_gt_0.fd_array[1].reg_comp 
       (.SINIT(SINIT),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_66
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_67 \latency_gt_0.fd_array[1].reg_comp 
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_19
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_20 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_21
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_22 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_23
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_24 \latency_gt_0.fd_array[1].reg_comp 
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11]_0 ),
        .\accum_reg_39_23_reg[11]_1 (\accum_reg_39_23_reg[11]_1 ),
        .\accum_reg_39_23_reg[11]_2 (\accum_reg_39_23_reg[11]_2 ),
        .\accum_reg_39_23_reg[11]_3 (\accum_reg_39_23_reg[11]_3 ),
        .\accum_reg_39_23_reg[11]_4 (\accum_reg_39_23_reg[11]_4 ),
        .\accum_reg_39_23_reg[11]_5 (\accum_reg_39_23_reg[11]_5 ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15]_0 ),
        .\accum_reg_39_23_reg[15]_1 (\accum_reg_39_23_reg[15]_1 ),
        .\accum_reg_39_23_reg[15]_2 (\accum_reg_39_23_reg[15]_2 ),
        .\accum_reg_39_23_reg[15]_3 (\accum_reg_39_23_reg[15]_3 ),
        .\accum_reg_39_23_reg[15]_4 (\accum_reg_39_23_reg[15]_4 ),
        .\accum_reg_39_23_reg[15]_5 (\accum_reg_39_23_reg[15]_5 ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19]_0 ),
        .\accum_reg_39_23_reg[19]_1 (\accum_reg_39_23_reg[19]_1 ),
        .\accum_reg_39_23_reg[19]_2 (\accum_reg_39_23_reg[19]_2 ),
        .\accum_reg_39_23_reg[19]_3 (\accum_reg_39_23_reg[19]_3 ),
        .\accum_reg_39_23_reg[19]_4 (\accum_reg_39_23_reg[19]_4 ),
        .\accum_reg_39_23_reg[19]_5 (\accum_reg_39_23_reg[19]_5 ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23]_0 ),
        .\accum_reg_39_23_reg[23]_1 (\accum_reg_39_23_reg[23]_1 ),
        .\accum_reg_39_23_reg[23]_2 (\accum_reg_39_23_reg[23]_2 ),
        .\accum_reg_39_23_reg[23]_3 (\accum_reg_39_23_reg[23]_3 ),
        .\accum_reg_39_23_reg[23]_4 (\accum_reg_39_23_reg[23]_4 ),
        .\accum_reg_39_23_reg[23]_5 (\accum_reg_39_23_reg[23]_5 ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24]_0 ),
        .\accum_reg_39_23_reg[24]_1 (\accum_reg_39_23_reg[24]_1 ),
        .\accum_reg_39_23_reg[24]_2 (\accum_reg_39_23_reg[24]_2 ),
        .\accum_reg_39_23_reg[24]_3 (\accum_reg_39_23_reg[24]_3 ),
        .\accum_reg_39_23_reg[24]_4 (\accum_reg_39_23_reg[24]_4 ),
        .\accum_reg_39_23_reg[24]_5 (\accum_reg_39_23_reg[24]_5 ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3]_0 ),
        .\accum_reg_39_23_reg[3]_1 (\accum_reg_39_23_reg[3]_1 ),
        .\accum_reg_39_23_reg[3]_2 (\accum_reg_39_23_reg[3]_2 ),
        .\accum_reg_39_23_reg[3]_3 (\accum_reg_39_23_reg[3]_3 ),
        .\accum_reg_39_23_reg[3]_4 (\accum_reg_39_23_reg[3]_4 ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7]_0 ),
        .\accum_reg_39_23_reg[7]_1 (\accum_reg_39_23_reg[7]_1 ),
        .\accum_reg_39_23_reg[7]_2 (\accum_reg_39_23_reg[7]_2 ),
        .\accum_reg_39_23_reg[7]_3 (\accum_reg_39_23_reg[7]_3 ),
        .\accum_reg_39_23_reg[7]_4 (\accum_reg_39_23_reg[7]_4 ),
        .\accum_reg_39_23_reg[7]_5 (\accum_reg_39_23_reg[7]_5 ),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_25
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_26 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_57
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_58 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized5
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized5 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized7
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized7 \latency_gt_0.fd_array[1].reg_comp 
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134
   (accum_reg_39_23_reg_5,
    logical7_y_net,
    logical1_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_5;
  input logical7_y_net;
  input logical1_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical1_y_net;
  wire logical7_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[0]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[10]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[11]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[12]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[13]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[14]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[15]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[16]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[17]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[18]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[19]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[1]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_5[20]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_5[21]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_5[22]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_5[23]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_5[24]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[2]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[3]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[4]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[5]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[6]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[7]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[8]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[9]),
        .R(logical7_y_net));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_30
   (accum_reg_39_23_reg_4,
    logical6_y_net_x0,
    logical2_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_4;
  input logical6_y_net_x0;
  input logical2_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_4;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical2_y_net;
  wire logical6_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[0]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[10]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[11]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[12]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[13]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[14]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[15]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[16]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[17]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[18]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[19]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[1]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_4[20]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_4[21]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_4[22]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_4[23]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_4[24]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[2]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[3]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[4]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[5]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[6]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[7]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[8]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[9]),
        .R(logical6_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_31
   (accum_reg_39_23_reg_3,
    logical5_y_net_x0,
    logical3_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_3;
  input logical5_y_net_x0;
  input logical3_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_3;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical3_y_net;
  wire logical5_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[0]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[10]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[11]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[12]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[13]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[14]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[15]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[16]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[17]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[18]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[19]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[1]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_3[20]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_3[21]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_3[22]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_3[23]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_3[24]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[2]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[3]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[4]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[5]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[6]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[7]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[8]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[9]),
        .R(logical5_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_32
   (accum_reg_39_23_reg_2,
    logical4_y_net_x0,
    logical4_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_2;
  input logical4_y_net_x0;
  input logical4_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_2;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical4_y_net;
  wire logical4_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[0]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[10]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[11]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[12]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[13]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[14]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[15]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[16]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[17]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[18]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[19]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[1]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_2[20]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_2[21]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_2[22]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_2[23]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_2[24]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[2]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[3]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[4]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[5]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[6]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[7]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[8]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[9]),
        .R(logical4_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_33
   (accum_reg_39_23_reg_1,
    logical3_y_net_x0,
    logical5_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_1;
  input logical3_y_net_x0;
  input logical5_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_1;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical3_y_net_x0;
  wire logical5_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[0]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[10]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[11]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[12]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[13]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[14]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[15]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[16]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[17]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[18]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[19]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[1]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_1[20]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_1[21]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_1[22]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_1[23]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_1[24]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[2]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[3]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[4]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[5]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[6]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[7]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[8]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[9]),
        .R(logical3_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_34
   (accum_reg_39_23_reg_0,
    logical2_y_net_x0,
    logical6_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_0;
  input logical2_y_net_x0;
  input logical6_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_0;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical2_y_net_x0;
  wire logical6_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[0]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[10]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[11]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[12]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[13]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[14]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[15]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[16]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[17]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[18]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[19]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[1]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_0[20]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_0[21]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_0[22]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_0[23]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_0[24]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[2]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[3]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[4]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[5]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[6]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[7]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[8]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[9]),
        .R(logical2_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_1da481a134_35
   (accum_reg_39_23_reg,
    logical1_y_net_x0,
    logical7_y_net_x0,
    O,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg;
  input logical1_y_net_x0;
  input logical7_y_net_x0;
  input [3:0]O;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical1_y_net_x0;
  wire logical7_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[0]),
        .Q(accum_reg_39_23_reg[0]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[10]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[11]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[12]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[13]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[14]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[15]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[16]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[17]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[18]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[19]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[1]),
        .Q(accum_reg_39_23_reg[1]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg[20]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg[21]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg[22]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg[23]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg[24]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[2]),
        .Q(accum_reg_39_23_reg[2]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[3]),
        .Q(accum_reg_39_23_reg[3]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[4]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[5]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[6]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[7]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[8]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[9]),
        .R(logical1_y_net_x0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_223ad8fd43
   (out,
    clk,
    tx_high,
    rxfreq);
  output [7:0]out;
  input clk;
  input [0:0]tx_high;
  input [15:0]rxfreq;

  wire \accum_reg_39_23[0]_i_2_n_0 ;
  wire \accum_reg_39_23[0]_i_3_n_0 ;
  wire \accum_reg_39_23[0]_i_4_n_0 ;
  wire \accum_reg_39_23[0]_i_5_n_0 ;
  wire \accum_reg_39_23[12]_i_2_n_0 ;
  wire \accum_reg_39_23[12]_i_3_n_0 ;
  wire \accum_reg_39_23[12]_i_4_n_0 ;
  wire \accum_reg_39_23[12]_i_5_n_0 ;
  wire \accum_reg_39_23[4]_i_2_n_0 ;
  wire \accum_reg_39_23[4]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_4_n_0 ;
  wire \accum_reg_39_23[4]_i_5_n_0 ;
  wire \accum_reg_39_23[8]_i_2_n_0 ;
  wire \accum_reg_39_23[8]_i_3_n_0 ;
  wire \accum_reg_39_23[8]_i_4_n_0 ;
  wire \accum_reg_39_23[8]_i_5_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_4 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_5 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_6 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_7 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_4 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_5 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_6 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_7 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg_n_0_[0] ;
  wire \accum_reg_39_23_reg_n_0_[10] ;
  wire \accum_reg_39_23_reg_n_0_[11] ;
  wire \accum_reg_39_23_reg_n_0_[12] ;
  wire \accum_reg_39_23_reg_n_0_[13] ;
  wire \accum_reg_39_23_reg_n_0_[14] ;
  wire \accum_reg_39_23_reg_n_0_[15] ;
  wire \accum_reg_39_23_reg_n_0_[1] ;
  wire \accum_reg_39_23_reg_n_0_[2] ;
  wire \accum_reg_39_23_reg_n_0_[3] ;
  wire \accum_reg_39_23_reg_n_0_[4] ;
  wire \accum_reg_39_23_reg_n_0_[5] ;
  wire \accum_reg_39_23_reg_n_0_[6] ;
  wire \accum_reg_39_23_reg_n_0_[7] ;
  wire \accum_reg_39_23_reg_n_0_[8] ;
  wire \accum_reg_39_23_reg_n_0_[9] ;
  wire clk;
  wire [7:0]out;
  wire [15:0]rxfreq;
  wire [0:0]tx_high;
  wire [3:3]\NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[0]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[3]),
        .I2(\accum_reg_39_23_reg_n_0_[3] ),
        .O(\accum_reg_39_23[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[0]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[2]),
        .I2(\accum_reg_39_23_reg_n_0_[2] ),
        .O(\accum_reg_39_23[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[0]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[1]),
        .I2(\accum_reg_39_23_reg_n_0_[1] ),
        .O(\accum_reg_39_23[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[0]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[0]),
        .I2(\accum_reg_39_23_reg_n_0_[0] ),
        .O(\accum_reg_39_23[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[15]),
        .I2(\accum_reg_39_23_reg_n_0_[15] ),
        .O(\accum_reg_39_23[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[14]),
        .I2(\accum_reg_39_23_reg_n_0_[14] ),
        .O(\accum_reg_39_23[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[13]),
        .I2(\accum_reg_39_23_reg_n_0_[13] ),
        .O(\accum_reg_39_23[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[12]),
        .I2(\accum_reg_39_23_reg_n_0_[12] ),
        .O(\accum_reg_39_23[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[4]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[7]),
        .I2(\accum_reg_39_23_reg_n_0_[7] ),
        .O(\accum_reg_39_23[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[4]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[6]),
        .I2(\accum_reg_39_23_reg_n_0_[6] ),
        .O(\accum_reg_39_23[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[4]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[5]),
        .I2(\accum_reg_39_23_reg_n_0_[5] ),
        .O(\accum_reg_39_23[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[4]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[4]),
        .I2(\accum_reg_39_23_reg_n_0_[4] ),
        .O(\accum_reg_39_23[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[11]),
        .I2(\accum_reg_39_23_reg_n_0_[11] ),
        .O(\accum_reg_39_23[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[10]),
        .I2(\accum_reg_39_23_reg_n_0_[10] ),
        .O(\accum_reg_39_23[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[9]),
        .I2(\accum_reg_39_23_reg_n_0_[9] ),
        .O(\accum_reg_39_23[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[8]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[8]),
        .I2(\accum_reg_39_23_reg_n_0_[8] ),
        .O(\accum_reg_39_23[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_1__0_n_0 ,\accum_reg_39_23_reg[0]_i_1__0_n_1 ,\accum_reg_39_23_reg[0]_i_1__0_n_2 ,\accum_reg_39_23_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[3] ,\accum_reg_39_23_reg_n_0_[2] ,\accum_reg_39_23_reg_n_0_[1] ,\accum_reg_39_23_reg_n_0_[0] }),
        .O({\accum_reg_39_23_reg[0]_i_1__0_n_4 ,\accum_reg_39_23_reg[0]_i_1__0_n_5 ,\accum_reg_39_23_reg[0]_i_1__0_n_6 ,\accum_reg_39_23_reg[0]_i_1__0_n_7 }),
        .S({\accum_reg_39_23[0]_i_2_n_0 ,\accum_reg_39_23[0]_i_3_n_0 ,\accum_reg_39_23[0]_i_4_n_0 ,\accum_reg_39_23[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__7 
       (.CI(\accum_reg_39_23_reg[8]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__7_n_0 ,\accum_reg_39_23_reg[12]_i_1__7_n_1 ,\accum_reg_39_23_reg[12]_i_1__7_n_2 ,\accum_reg_39_23_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[15] ,\accum_reg_39_23_reg_n_0_[14] ,\accum_reg_39_23_reg_n_0_[13] ,\accum_reg_39_23_reg_n_0_[12] }),
        .O({\accum_reg_39_23_reg[12]_i_1__7_n_4 ,\accum_reg_39_23_reg[12]_i_1__7_n_5 ,\accum_reg_39_23_reg[12]_i_1__7_n_6 ,\accum_reg_39_23_reg[12]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[12]_i_2_n_0 ,\accum_reg_39_23[12]_i_3_n_0 ,\accum_reg_39_23[12]_i_4_n_0 ,\accum_reg_39_23[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_7 ),
        .Q(out[0]),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__7 
       (.CI(\accum_reg_39_23_reg[12]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__7_n_0 ,\accum_reg_39_23_reg[16]_i_1__7_n_1 ,\accum_reg_39_23_reg[16]_i_1__7_n_2 ,\accum_reg_39_23_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_reg_39_23_reg[16]_i_1__7_n_4 ,\accum_reg_39_23_reg[16]_i_1__7_n_5 ,\accum_reg_39_23_reg[16]_i_1__7_n_6 ,\accum_reg_39_23_reg[16]_i_1__7_n_7 }),
        .S(out[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_6 ),
        .Q(out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_5 ),
        .Q(out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_4 ),
        .Q(out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_7 ),
        .Q(out[4]),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__6 
       (.CI(\accum_reg_39_23_reg[16]_i_1__7_n_0 ),
        .CO({\NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED [3],\accum_reg_39_23_reg[20]_i_1__6_n_1 ,\accum_reg_39_23_reg[20]_i_1__6_n_2 ,\accum_reg_39_23_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_reg_39_23_reg[20]_i_1__6_n_4 ,\accum_reg_39_23_reg[20]_i_1__6_n_5 ,\accum_reg_39_23_reg[20]_i_1__6_n_6 ,\accum_reg_39_23_reg[20]_i_1__6_n_7 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_6 ),
        .Q(out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_5 ),
        .Q(out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_4 ),
        .Q(out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__7 
       (.CI(\accum_reg_39_23_reg[0]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__7_n_0 ,\accum_reg_39_23_reg[4]_i_1__7_n_1 ,\accum_reg_39_23_reg[4]_i_1__7_n_2 ,\accum_reg_39_23_reg[4]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[7] ,\accum_reg_39_23_reg_n_0_[6] ,\accum_reg_39_23_reg_n_0_[5] ,\accum_reg_39_23_reg_n_0_[4] }),
        .O({\accum_reg_39_23_reg[4]_i_1__7_n_4 ,\accum_reg_39_23_reg[4]_i_1__7_n_5 ,\accum_reg_39_23_reg[4]_i_1__7_n_6 ,\accum_reg_39_23_reg[4]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[4]_i_2_n_0 ,\accum_reg_39_23[4]_i_3_n_0 ,\accum_reg_39_23[4]_i_4_n_0 ,\accum_reg_39_23[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__7 
       (.CI(\accum_reg_39_23_reg[4]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__7_n_0 ,\accum_reg_39_23_reg[8]_i_1__7_n_1 ,\accum_reg_39_23_reg[8]_i_1__7_n_2 ,\accum_reg_39_23_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[11] ,\accum_reg_39_23_reg_n_0_[10] ,\accum_reg_39_23_reg_n_0_[9] ,\accum_reg_39_23_reg_n_0_[8] }),
        .O({\accum_reg_39_23_reg[8]_i_1__7_n_4 ,\accum_reg_39_23_reg[8]_i_1__7_n_5 ,\accum_reg_39_23_reg[8]_i_1__7_n_6 ,\accum_reg_39_23_reg[8]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[8]_i_2_n_0 ,\accum_reg_39_23[8]_i_3_n_0 ,\accum_reg_39_23[8]_i_4_n_0 ,\accum_reg_39_23[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_5df5f8241b
   (i,
    \reg_array[0].fde_used.u2 ,
    q,
    O,
    clk,
    \inferred_dsp.use_p_reg.p_reg_reg ,
    \inferred_dsp.use_p_reg.p_reg_reg_0 ,
    \inferred_dsp.use_p_reg.p_reg_reg_1 ,
    \inferred_dsp.use_p_reg.p_reg_reg_2 );
  output [17:0]i;
  input \reg_array[0].fde_used.u2 ;
  input [0:0]q;
  input [3:0]O;
  input clk;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg ;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg_0 ;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg_1 ;
  input [1:0]\inferred_dsp.use_p_reg.p_reg_reg_2 ;

  wire [3:0]O;
  wire clk;
  wire [17:0]i;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg ;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg_0 ;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg_1 ;
  wire [1:0]\inferred_dsp.use_p_reg.p_reg_reg_2 ;
  wire [0:0]q;
  wire \reg_array[0].fde_used.u2 ;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(q),
        .D(O[0]),
        .Q(i[0]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [2]),
        .Q(i[10]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [3]),
        .Q(i[11]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [0]),
        .Q(i[12]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [1]),
        .Q(i[13]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [2]),
        .Q(i[14]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [3]),
        .Q(i[15]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_2 [0]),
        .Q(i[16]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_2 [1]),
        .Q(i[17]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(q),
        .D(O[1]),
        .Q(i[1]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(q),
        .D(O[2]),
        .Q(i[2]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(q),
        .D(O[3]),
        .Q(i[3]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [0]),
        .Q(i[4]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [1]),
        .Q(i[5]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [2]),
        .Q(i[6]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [3]),
        .Q(i[7]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [0]),
        .Q(i[8]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [1]),
        .Q(i[9]),
        .R(\reg_array[0].fde_used.u2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_5e6bf75022
   (\accum_reg_39_23_reg[3]_0 ,
    Q,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    qspo,
    relational1_op_net,
    delay1_q_net,
    o,
    E,
    D,
    clk);
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [24:0]Q;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  input [0:0]qspo;
  input relational1_op_net;
  input delay1_q_net;
  input [17:0]o;
  input [0:0]E;
  input [24:0]D;
  input clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [24:0]Q;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire clk;
  wire delay1_q_net;
  wire [17:0]o;
  wire [0:0]qspo;
  wire relational1_op_net;

  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_6 
       (.I0(Q[11]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[11]),
        .O(\accum_reg_39_23_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_7 
       (.I0(Q[10]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[10]),
        .O(\accum_reg_39_23_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_8 
       (.I0(Q[9]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[9]),
        .O(\accum_reg_39_23_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_9 
       (.I0(Q[8]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[8]),
        .O(\accum_reg_39_23_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_6 
       (.I0(Q[15]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[15]),
        .O(\accum_reg_39_23_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_7 
       (.I0(Q[14]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[14]),
        .O(\accum_reg_39_23_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_8 
       (.I0(Q[13]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[13]),
        .O(\accum_reg_39_23_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_9 
       (.I0(Q[12]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[12]),
        .O(\accum_reg_39_23_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_6 
       (.I0(Q[19]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_7 
       (.I0(Q[18]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_8 
       (.I0(Q[17]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_9 
       (.I0(Q[16]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[16]),
        .O(\accum_reg_39_23_reg[19]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_6 
       (.I0(Q[23]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_7 
       (.I0(Q[22]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_8 
       (.I0(Q[21]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_9 
       (.I0(Q[20]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[24]_i_3 
       (.I0(Q[24]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_6 
       (.I0(Q[3]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[3]),
        .O(\accum_reg_39_23_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_7 
       (.I0(Q[2]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[2]),
        .O(\accum_reg_39_23_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_8 
       (.I0(Q[1]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[1]),
        .O(\accum_reg_39_23_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_9 
       (.I0(Q[0]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[0]),
        .O(\accum_reg_39_23_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_6 
       (.I0(Q[7]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[7]),
        .O(\accum_reg_39_23_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_7 
       (.I0(Q[6]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[6]),
        .O(\accum_reg_39_23_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_8 
       (.I0(Q[5]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[5]),
        .O(\accum_reg_39_23_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_9 
       (.I0(Q[4]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[4]),
        .O(\accum_reg_39_23_reg[7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_622c03a89a
   (\pipe_16_22_reg[0][20] ,
    \pipe_16_22_reg[0][20]_0 ,
    clk,
    btaudio,
    nobtsignal,
    tx_high);
  output \pipe_16_22_reg[0][20] ;
  output \pipe_16_22_reg[0][20]_0 ;
  input clk;
  input [0:0]btaudio;
  input [0:0]nobtsignal;
  input [0:0]tx_high;

  wire [0:0]btaudio;
  wire clk;
  wire \latency_pipe_5_26[0][0]_i_1_n_0 ;
  wire [0:0]nobtsignal;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire [0:0]tx_high;

  LUT2 #(
    .INIT(4'hB)) 
    \latency_pipe_5_26[0][0]_i_1 
       (.I0(nobtsignal),
        .I1(tx_high),
        .O(\latency_pipe_5_26[0][0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latency_pipe_5_26_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\latency_pipe_5_26[0][0]_i_1_n_0 ),
        .Q(\pipe_16_22_reg[0][20] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][24]_i_1 
       (.I0(btaudio),
        .I1(\pipe_16_22_reg[0][20] ),
        .O(\pipe_16_22_reg[0][20]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_2508bd7f35
   (\pipe_44_22_reg[0][12] ,
    data5,
    data0,
    data150,
    \pipe_44_22_reg[0][12]_0 ,
    \pipe_44_22_reg[0][12]_1 ,
    \pipe_44_22_reg[0][12]_2 ,
    \pipe_44_22_reg[0][12]_3 ,
    audiostreamdata,
    audiostreamvalid,
    Q,
    clk,
    \pipe_16_22_reg[0][4]_0 ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][2]_0 ,
    \pipe_16_22_reg[0][1]_0 ,
    \pipe_16_22_reg[0][0]_0 ,
    \pipe_16_22_reg[0][24]_0 ,
    \pipe_16_22_reg[0][23]_0 ,
    \pipe_16_22_reg[0][22]_0 ,
    \pipe_16_22_reg[0][21]_0 ,
    \pipe_16_22_reg[0][20]_0 );
  output [14:0]\pipe_44_22_reg[0][12] ;
  output [3:0]data5;
  output [0:0]data0;
  output data150;
  output \pipe_44_22_reg[0][12]_0 ;
  output \pipe_44_22_reg[0][12]_1 ;
  output \pipe_44_22_reg[0][12]_2 ;
  output \pipe_44_22_reg[0][12]_3 ;
  input [15:0]audiostreamdata;
  input [0:0]audiostreamvalid;
  input [14:0]Q;
  input clk;
  input \pipe_16_22_reg[0][4]_0 ;
  input \pipe_16_22_reg[0][3]_0 ;
  input \pipe_16_22_reg[0][2]_0 ;
  input \pipe_16_22_reg[0][1]_0 ;
  input \pipe_16_22_reg[0][0]_0 ;
  input \pipe_16_22_reg[0][24]_0 ;
  input \pipe_16_22_reg[0][23]_0 ;
  input \pipe_16_22_reg[0][22]_0 ;
  input \pipe_16_22_reg[0][21]_0 ;
  input \pipe_16_22_reg[0][20]_0 ;

  wire [14:0]Q;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire clk;
  wire [0:0]data0;
  wire data150;
  wire [3:0]data5;
  wire \pipe_16_22[0][24]_i_1__0_n_0 ;
  wire \pipe_16_22_reg[0][0]_0 ;
  wire \pipe_16_22_reg[0][1]_0 ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire \pipe_16_22_reg[0][21]_0 ;
  wire \pipe_16_22_reg[0][22]_0 ;
  wire \pipe_16_22_reg[0][23]_0 ;
  wire \pipe_16_22_reg[0][24]_0 ;
  wire \pipe_16_22_reg[0][2]_0 ;
  wire \pipe_16_22_reg[0][3]_0 ;
  wire \pipe_16_22_reg[0][4]_0 ;
  wire [14:0]\pipe_44_22_reg[0][12] ;
  wire \pipe_44_22_reg[0][12]_0 ;
  wire \pipe_44_22_reg[0][12]_1 ;
  wire \pipe_44_22_reg[0][12]_2 ;
  wire \pipe_44_22_reg[0][12]_3 ;
  wire [19:5]unregy_join_6_1;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(audiostreamdata[5]),
        .I1(Q[5]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(audiostreamdata[6]),
        .I1(Q[6]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(audiostreamdata[7]),
        .I1(Q[7]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(audiostreamdata[8]),
        .I1(Q[8]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(audiostreamdata[9]),
        .I1(Q[9]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(audiostreamdata[10]),
        .I1(Q[10]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(audiostreamdata[11]),
        .I1(Q[11]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(audiostreamdata[12]),
        .I1(Q[12]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(audiostreamdata[13]),
        .I1(Q[13]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(audiostreamdata[14]),
        .I1(Q[14]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][24]_i_1__0 
       (.I0(audiostreamdata[15]),
        .I1(audiostreamvalid),
        .O(\pipe_16_22[0][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(audiostreamdata[0]),
        .I1(Q[0]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(audiostreamdata[1]),
        .I1(Q[1]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(audiostreamdata[2]),
        .I1(Q[2]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(audiostreamdata[3]),
        .I1(Q[3]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(audiostreamdata[4]),
        .I1(Q[4]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][0]_0 ),
        .Q(data0),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[10]),
        .Q(\pipe_44_22_reg[0][12] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[11]),
        .Q(\pipe_44_22_reg[0][12] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[12]),
        .Q(\pipe_44_22_reg[0][12] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[13]),
        .Q(\pipe_44_22_reg[0][12] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[14]),
        .Q(\pipe_44_22_reg[0][12] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[15]),
        .Q(\pipe_44_22_reg[0][12] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[16]),
        .Q(\pipe_44_22_reg[0][12] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[17]),
        .Q(\pipe_44_22_reg[0][12] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[18]),
        .Q(\pipe_44_22_reg[0][12] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[19]),
        .Q(\pipe_44_22_reg[0][12] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][1]_0 ),
        .Q(data5[0]),
        .R(audiostreamvalid));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][20]_0 ),
        .Q(\pipe_44_22_reg[0][12]_3 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][21]_0 ),
        .Q(\pipe_44_22_reg[0][12]_2 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][22]_0 ),
        .Q(\pipe_44_22_reg[0][12]_1 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][23]_0 ),
        .Q(\pipe_44_22_reg[0][12]_0 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][24]_0 ),
        .Q(data150),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][2]_0 ),
        .Q(data5[1]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][3]_0 ),
        .Q(data5[2]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][4]_0 ),
        .Q(data5[3]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[5]),
        .Q(\pipe_44_22_reg[0][12] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[6]),
        .Q(\pipe_44_22_reg[0][12] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[7]),
        .Q(\pipe_44_22_reg[0][12] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[8]),
        .Q(\pipe_44_22_reg[0][12] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[9]),
        .Q(\pipe_44_22_reg[0][12] [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_2508bd7f35" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_2508bd7f35_54
   (\pipe_16_22_reg[0][24]_0 ,
    \pipe_16_22_reg[0][23]_0 ,
    \pipe_16_22_reg[0][22]_0 ,
    \pipe_16_22_reg[0][21]_0 ,
    \pipe_16_22_reg[0][20]_0 ,
    Q,
    \pipe_16_22_reg[0][4]_0 ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][2]_0 ,
    \pipe_16_22_reg[0][1]_0 ,
    \pipe_16_22_reg[0][0]_0 ,
    audiostreamvalid,
    clk,
    \pipe_20_22_reg[0] ,
    \latency_pipe_5_26_reg[0][0] ,
    \pipe_20_22_reg[0][24] ,
    \pipe_20_22_reg[0][23] ,
    \pipe_20_22_reg[0][22] ,
    \pipe_20_22_reg[0][21] ,
    \pipe_20_22_reg[0][20] ,
    \latency_pipe_5_26_reg[0][0]_0 ,
    btaudio);
  output \pipe_16_22_reg[0][24]_0 ;
  output \pipe_16_22_reg[0][23]_0 ;
  output \pipe_16_22_reg[0][22]_0 ;
  output \pipe_16_22_reg[0][21]_0 ;
  output \pipe_16_22_reg[0][20]_0 ;
  output [14:0]Q;
  output \pipe_16_22_reg[0][4]_0 ;
  output \pipe_16_22_reg[0][3]_0 ;
  output \pipe_16_22_reg[0][2]_0 ;
  output \pipe_16_22_reg[0][1]_0 ;
  output \pipe_16_22_reg[0][0]_0 ;
  input [0:0]audiostreamvalid;
  input clk;
  input [19:0]\pipe_20_22_reg[0] ;
  input \latency_pipe_5_26_reg[0][0] ;
  input \pipe_20_22_reg[0][24] ;
  input \pipe_20_22_reg[0][23] ;
  input \pipe_20_22_reg[0][22] ;
  input \pipe_20_22_reg[0][21] ;
  input \pipe_20_22_reg[0][20] ;
  input \latency_pipe_5_26_reg[0][0]_0 ;
  input [14:0]btaudio;

  wire [14:0]Q;
  wire [0:0]audiostreamvalid;
  wire [14:0]btaudio;
  wire clk;
  wire \latency_pipe_5_26_reg[0][0] ;
  wire \latency_pipe_5_26_reg[0][0]_0 ;
  wire \pipe_16_22[0][10]_i_1_n_0 ;
  wire \pipe_16_22[0][11]_i_1_n_0 ;
  wire \pipe_16_22[0][12]_i_1_n_0 ;
  wire \pipe_16_22[0][13]_i_1_n_0 ;
  wire \pipe_16_22[0][14]_i_1_n_0 ;
  wire \pipe_16_22[0][15]_i_1_n_0 ;
  wire \pipe_16_22[0][16]_i_1_n_0 ;
  wire \pipe_16_22[0][17]_i_1_n_0 ;
  wire \pipe_16_22[0][18]_i_1_n_0 ;
  wire \pipe_16_22[0][19]_i_1_n_0 ;
  wire \pipe_16_22[0][4]_i_1_n_0 ;
  wire \pipe_16_22[0][5]_i_1_n_0 ;
  wire \pipe_16_22[0][6]_i_1_n_0 ;
  wire \pipe_16_22[0][7]_i_1_n_0 ;
  wire \pipe_16_22[0][8]_i_1_n_0 ;
  wire \pipe_16_22[0][9]_i_1_n_0 ;
  wire \pipe_16_22_reg[0][0]_0 ;
  wire \pipe_16_22_reg[0][1]_0 ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire \pipe_16_22_reg[0][21]_0 ;
  wire \pipe_16_22_reg[0][22]_0 ;
  wire \pipe_16_22_reg[0][23]_0 ;
  wire \pipe_16_22_reg[0][24]_0 ;
  wire \pipe_16_22_reg[0][2]_0 ;
  wire \pipe_16_22_reg[0][3]_0 ;
  wire \pipe_16_22_reg[0][4]_0 ;
  wire \pipe_16_22_reg_n_0_[0][20] ;
  wire \pipe_16_22_reg_n_0_[0][21] ;
  wire \pipe_16_22_reg_n_0_[0][22] ;
  wire \pipe_16_22_reg_n_0_[0][23] ;
  wire \pipe_16_22_reg_n_0_[0][24] ;
  wire [19:0]\pipe_20_22_reg[0] ;
  wire \pipe_20_22_reg[0][20] ;
  wire \pipe_20_22_reg[0][21] ;
  wire \pipe_20_22_reg[0][22] ;
  wire \pipe_20_22_reg[0][23] ;
  wire \pipe_20_22_reg[0][24] ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(\pipe_20_22_reg[0] [10]),
        .I1(btaudio[5]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(\pipe_20_22_reg[0] [11]),
        .I1(btaudio[6]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(\pipe_20_22_reg[0] [12]),
        .I1(btaudio[7]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(\pipe_20_22_reg[0] [13]),
        .I1(btaudio[8]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(\pipe_20_22_reg[0] [14]),
        .I1(btaudio[9]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(\pipe_20_22_reg[0] [15]),
        .I1(btaudio[10]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(\pipe_20_22_reg[0] [16]),
        .I1(btaudio[11]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(\pipe_20_22_reg[0] [17]),
        .I1(btaudio[12]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(\pipe_20_22_reg[0] [18]),
        .I1(btaudio[13]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(\pipe_20_22_reg[0] [19]),
        .I1(btaudio[14]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][20]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][20] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][20]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][21]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][21] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][22]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][22] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][23]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][23] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][24]_i_2 
       (.I0(\pipe_16_22_reg_n_0_[0][24] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][24]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(\pipe_20_22_reg[0] [5]),
        .I1(btaudio[0]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(\pipe_20_22_reg[0] [6]),
        .I1(btaudio[1]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(\pipe_20_22_reg[0] [7]),
        .I1(btaudio[2]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(\pipe_20_22_reg[0] [8]),
        .I1(btaudio[3]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(\pipe_20_22_reg[0] [9]),
        .I1(btaudio[4]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [0]),
        .Q(\pipe_16_22_reg[0][0]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][10]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][11]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][12]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][13]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][14]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][15]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][16]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][17]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][18]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][19]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [1]),
        .Q(\pipe_16_22_reg[0][1]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][20] ),
        .Q(\pipe_16_22_reg_n_0_[0][20] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][21] ),
        .Q(\pipe_16_22_reg_n_0_[0][21] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][22] ),
        .Q(\pipe_16_22_reg_n_0_[0][22] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][23] ),
        .Q(\pipe_16_22_reg_n_0_[0][23] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][24] ),
        .Q(\pipe_16_22_reg_n_0_[0][24] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [2]),
        .Q(\pipe_16_22_reg[0][2]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [3]),
        .Q(\pipe_16_22_reg[0][3]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [4]),
        .Q(\pipe_16_22_reg[0][4]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][7]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][8]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][9]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_51cbab73f4
   (Q,
    agcvalue,
    data5,
    data0,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][23] ,
    \pipe_16_22_reg[0][22] ,
    \pipe_16_22_reg[0][21] ,
    \pipe_16_22_reg[0][20] ,
    data150,
    clk);
  output [15:0]Q;
  input [3:0]agcvalue;
  input [15:0]data5;
  input [0:0]data0;
  input [2:0]\pipe_16_22_reg[0][19] ;
  input \pipe_16_22_reg[0][23] ;
  input \pipe_16_22_reg[0][22] ;
  input \pipe_16_22_reg[0][21] ;
  input \pipe_16_22_reg[0][20] ;
  input data150;
  input clk;

  wire [15:0]Q;
  wire [3:0]agcvalue;
  wire clk;
  wire [0:0]data0;
  wire data150;
  wire [15:0]data5;
  wire [2:0]\pipe_16_22_reg[0][19] ;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][21] ;
  wire \pipe_16_22_reg[0][22] ;
  wire \pipe_16_22_reg[0][23] ;
  wire \pipe_44_22[0][10]_i_2_n_0 ;
  wire \pipe_44_22[0][11]_i_2_n_0 ;
  wire \pipe_44_22[0][12]_i_2_n_0 ;
  wire \pipe_44_22[0][12]_i_3_n_0 ;
  wire \pipe_44_22[0][12]_i_4_n_0 ;
  wire \pipe_44_22[0][12]_i_5_n_0 ;
  wire \pipe_44_22[0][13]_i_2_n_0 ;
  wire \pipe_44_22[0][13]_i_3_n_0 ;
  wire \pipe_44_22[0][13]_i_4_n_0 ;
  wire \pipe_44_22[0][13]_i_5_n_0 ;
  wire \pipe_44_22[0][14]_i_2_n_0 ;
  wire \pipe_44_22[0][14]_i_3_n_0 ;
  wire \pipe_44_22[0][14]_i_4_n_0 ;
  wire \pipe_44_22[0][14]_i_5_n_0 ;
  wire \pipe_44_22[0][15]_i_2_n_0 ;
  wire \pipe_44_22[0][15]_i_3_n_0 ;
  wire \pipe_44_22[0][15]_i_4_n_0 ;
  wire \pipe_44_22[0][15]_i_5_n_0 ;
  wire \pipe_44_22[0][1]_i_2_n_0 ;
  wire \pipe_44_22[0][2]_i_2_n_0 ;
  wire \pipe_44_22[0][3]_i_2_n_0 ;
  wire \pipe_44_22[0][4]_i_2_n_0 ;
  wire \pipe_44_22[0][5]_i_2_n_0 ;
  wire \pipe_44_22[0][6]_i_2_n_0 ;
  wire \pipe_44_22[0][7]_i_2_n_0 ;
  wire \pipe_44_22[0][8]_i_2_n_0 ;
  wire \pipe_44_22[0][9]_i_2_n_0 ;
  wire [15:0]unregy_join_6_1__0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_44_22[0][0]_i_1 
       (.I0(\pipe_44_22[0][12]_i_5_n_0 ),
        .I1(\pipe_44_22[0][8]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(agcvalue[2]),
        .I4(\pipe_44_22[0][4]_i_2_n_0 ),
        .O(unregy_join_6_1__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][10]_i_1 
       (.I0(\pipe_44_22[0][14]_i_3_n_0 ),
        .I1(\pipe_44_22[0][14]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][14]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][10]_i_2_n_0 ),
        .O(unregy_join_6_1__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][10]_i_2 
       (.I0(data5[8]),
        .I1(data5[7]),
        .I2(agcvalue[1]),
        .I3(data5[6]),
        .I4(agcvalue[0]),
        .I5(data5[5]),
        .O(\pipe_44_22[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][11]_i_1 
       (.I0(\pipe_44_22[0][15]_i_3_n_0 ),
        .I1(\pipe_44_22[0][15]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][15]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][11]_i_2_n_0 ),
        .O(unregy_join_6_1__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][11]_i_2 
       (.I0(data5[9]),
        .I1(data5[8]),
        .I2(agcvalue[1]),
        .I3(data5[7]),
        .I4(agcvalue[0]),
        .I5(data5[6]),
        .O(\pipe_44_22[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_1 
       (.I0(\pipe_44_22[0][12]_i_2_n_0 ),
        .I1(\pipe_44_22[0][12]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][12]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][12]_i_5_n_0 ),
        .O(unregy_join_6_1__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_2 
       (.I0(\pipe_16_22_reg[0][23] ),
        .I1(\pipe_16_22_reg[0][22] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][21] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][20] ),
        .O(\pipe_44_22[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_3 
       (.I0(\pipe_16_22_reg[0][19] [2]),
        .I1(\pipe_16_22_reg[0][19] [1]),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [0]),
        .I4(agcvalue[0]),
        .I5(data5[15]),
        .O(\pipe_44_22[0][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_4 
       (.I0(data5[14]),
        .I1(data5[13]),
        .I2(agcvalue[1]),
        .I3(data5[12]),
        .I4(agcvalue[0]),
        .I5(data5[11]),
        .O(\pipe_44_22[0][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_5 
       (.I0(data5[10]),
        .I1(data5[9]),
        .I2(agcvalue[1]),
        .I3(data5[8]),
        .I4(agcvalue[0]),
        .I5(data5[7]),
        .O(\pipe_44_22[0][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_1 
       (.I0(\pipe_44_22[0][13]_i_2_n_0 ),
        .I1(\pipe_44_22[0][13]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][13]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][13]_i_5_n_0 ),
        .O(unregy_join_6_1__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_2 
       (.I0(data150),
        .I1(\pipe_16_22_reg[0][23] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][22] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][21] ),
        .O(\pipe_44_22[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_3 
       (.I0(\pipe_16_22_reg[0][20] ),
        .I1(\pipe_16_22_reg[0][19] [2]),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [1]),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [0]),
        .O(\pipe_44_22[0][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_4 
       (.I0(data5[15]),
        .I1(data5[14]),
        .I2(agcvalue[1]),
        .I3(data5[13]),
        .I4(agcvalue[0]),
        .I5(data5[12]),
        .O(\pipe_44_22[0][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_5 
       (.I0(data5[11]),
        .I1(data5[10]),
        .I2(agcvalue[1]),
        .I3(data5[9]),
        .I4(agcvalue[0]),
        .I5(data5[8]),
        .O(\pipe_44_22[0][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_1 
       (.I0(\pipe_44_22[0][14]_i_2_n_0 ),
        .I1(\pipe_44_22[0][14]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][14]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][14]_i_5_n_0 ),
        .O(unregy_join_6_1__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pipe_44_22[0][14]_i_2 
       (.I0(data150),
        .I1(agcvalue[1]),
        .I2(\pipe_16_22_reg[0][23] ),
        .I3(agcvalue[0]),
        .I4(\pipe_16_22_reg[0][22] ),
        .O(\pipe_44_22[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_3 
       (.I0(\pipe_16_22_reg[0][21] ),
        .I1(\pipe_16_22_reg[0][20] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [2]),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [1]),
        .O(\pipe_44_22[0][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_4 
       (.I0(\pipe_16_22_reg[0][19] [0]),
        .I1(data5[15]),
        .I2(agcvalue[1]),
        .I3(data5[14]),
        .I4(agcvalue[0]),
        .I5(data5[13]),
        .O(\pipe_44_22[0][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_5 
       (.I0(data5[12]),
        .I1(data5[11]),
        .I2(agcvalue[1]),
        .I3(data5[10]),
        .I4(agcvalue[0]),
        .I5(data5[9]),
        .O(\pipe_44_22[0][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_1 
       (.I0(\pipe_44_22[0][15]_i_2_n_0 ),
        .I1(\pipe_44_22[0][15]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][15]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][15]_i_5_n_0 ),
        .O(unregy_join_6_1__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_44_22[0][15]_i_2 
       (.I0(agcvalue[1]),
        .I1(data150),
        .I2(agcvalue[0]),
        .I3(\pipe_16_22_reg[0][23] ),
        .O(\pipe_44_22[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_3 
       (.I0(\pipe_16_22_reg[0][22] ),
        .I1(\pipe_16_22_reg[0][21] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [2]),
        .O(\pipe_44_22[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_4 
       (.I0(\pipe_16_22_reg[0][19] [1]),
        .I1(\pipe_16_22_reg[0][19] [0]),
        .I2(agcvalue[1]),
        .I3(data5[15]),
        .I4(agcvalue[0]),
        .I5(data5[14]),
        .O(\pipe_44_22[0][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_5 
       (.I0(data5[13]),
        .I1(data5[12]),
        .I2(agcvalue[1]),
        .I3(data5[11]),
        .I4(agcvalue[0]),
        .I5(data5[10]),
        .O(\pipe_44_22[0][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][1]_i_1 
       (.I0(\pipe_44_22[0][13]_i_5_n_0 ),
        .I1(\pipe_44_22[0][9]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][5]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][1]_i_2_n_0 ),
        .O(unregy_join_6_1__0[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \pipe_44_22[0][1]_i_2 
       (.I0(agcvalue[1]),
        .I1(data0),
        .I2(agcvalue[0]),
        .O(\pipe_44_22[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][2]_i_1 
       (.I0(\pipe_44_22[0][14]_i_5_n_0 ),
        .I1(\pipe_44_22[0][10]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][6]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][2]_i_2_n_0 ),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pipe_44_22[0][2]_i_2 
       (.I0(agcvalue[1]),
        .I1(data0),
        .I2(agcvalue[0]),
        .I3(data5[0]),
        .O(\pipe_44_22[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][3]_i_1 
       (.I0(\pipe_44_22[0][15]_i_5_n_0 ),
        .I1(\pipe_44_22[0][11]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][7]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][3]_i_2_n_0 ),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_44_22[0][3]_i_2 
       (.I0(data5[1]),
        .I1(data5[0]),
        .I2(agcvalue[1]),
        .I3(agcvalue[0]),
        .I4(data0),
        .O(\pipe_44_22[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][4]_i_1 
       (.I0(\pipe_44_22[0][12]_i_4_n_0 ),
        .I1(\pipe_44_22[0][12]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][8]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][4]_i_2_n_0 ),
        .O(unregy_join_6_1__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][4]_i_2 
       (.I0(data5[2]),
        .I1(data5[1]),
        .I2(agcvalue[1]),
        .I3(data5[0]),
        .I4(agcvalue[0]),
        .I5(data0),
        .O(\pipe_44_22[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][5]_i_1 
       (.I0(\pipe_44_22[0][13]_i_4_n_0 ),
        .I1(\pipe_44_22[0][13]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][9]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][5]_i_2_n_0 ),
        .O(unregy_join_6_1__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][5]_i_2 
       (.I0(data5[3]),
        .I1(data5[2]),
        .I2(agcvalue[1]),
        .I3(data5[1]),
        .I4(agcvalue[0]),
        .I5(data5[0]),
        .O(\pipe_44_22[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][6]_i_1 
       (.I0(\pipe_44_22[0][14]_i_4_n_0 ),
        .I1(\pipe_44_22[0][14]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][10]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][6]_i_2_n_0 ),
        .O(unregy_join_6_1__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][6]_i_2 
       (.I0(data5[4]),
        .I1(data5[3]),
        .I2(agcvalue[1]),
        .I3(data5[2]),
        .I4(agcvalue[0]),
        .I5(data5[1]),
        .O(\pipe_44_22[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][7]_i_1 
       (.I0(\pipe_44_22[0][15]_i_4_n_0 ),
        .I1(\pipe_44_22[0][15]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][11]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][7]_i_2_n_0 ),
        .O(unregy_join_6_1__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][7]_i_2 
       (.I0(data5[5]),
        .I1(data5[4]),
        .I2(agcvalue[1]),
        .I3(data5[3]),
        .I4(agcvalue[0]),
        .I5(data5[2]),
        .O(\pipe_44_22[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][8]_i_1 
       (.I0(\pipe_44_22[0][12]_i_3_n_0 ),
        .I1(\pipe_44_22[0][12]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][12]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][8]_i_2_n_0 ),
        .O(unregy_join_6_1__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][8]_i_2 
       (.I0(data5[6]),
        .I1(data5[5]),
        .I2(agcvalue[1]),
        .I3(data5[4]),
        .I4(agcvalue[0]),
        .I5(data5[3]),
        .O(\pipe_44_22[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][9]_i_1 
       (.I0(\pipe_44_22[0][13]_i_3_n_0 ),
        .I1(\pipe_44_22[0][13]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][13]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][9]_i_2_n_0 ),
        .O(unregy_join_6_1__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][9]_i_2 
       (.I0(data5[7]),
        .I1(data5[6]),
        .I2(agcvalue[1]),
        .I3(data5[5]),
        .I4(agcvalue[0]),
        .I5(data5[4]),
        .O(\pipe_44_22[0][9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58fb6be996
   (\inferred_dsp.reg_mult.m_reg_reg ,
    S,
    o,
    qspo,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    Q,
    clk);
  output [17:0]\inferred_dsp.reg_mult.m_reg_reg ;
  input [17:0]S;
  input [17:0]o;
  input [1:0]qspo;
  input [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [15:0]Q;
  input clk;

  wire [15:0]Q;
  wire [17:0]S;
  wire clk;
  wire [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [17:0]\inferred_dsp.reg_mult.m_reg_reg ;
  wire [17:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [1:0]qspo;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(S[0]),
        .I1(o[0]),
        .I2(qspo[0]),
        .I3(qspo[1]),
        .I4(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(S[10]),
        .I1(o[10]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [10]),
        .I4(qspo[1]),
        .I5(Q[8]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(S[11]),
        .I1(o[11]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [11]),
        .I4(qspo[1]),
        .I5(Q[9]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(S[12]),
        .I1(o[12]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [12]),
        .I4(qspo[1]),
        .I5(Q[10]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(S[13]),
        .I1(o[13]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [13]),
        .I4(qspo[1]),
        .I5(Q[11]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(S[14]),
        .I1(o[14]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [14]),
        .I4(qspo[1]),
        .I5(Q[12]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(S[15]),
        .I1(o[15]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [15]),
        .I4(qspo[1]),
        .I5(Q[13]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(S[16]),
        .I1(o[16]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [16]),
        .I4(qspo[1]),
        .I5(Q[14]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(S[17]),
        .I1(o[17]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [17]),
        .I4(qspo[1]),
        .I5(Q[15]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(S[1]),
        .I1(o[1]),
        .I2(qspo[0]),
        .I3(qspo[1]),
        .I4(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(S[2]),
        .I1(o[2]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .I4(qspo[1]),
        .I5(Q[0]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(S[3]),
        .I1(o[3]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .I4(qspo[1]),
        .I5(Q[1]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(S[4]),
        .I1(o[4]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [4]),
        .I4(qspo[1]),
        .I5(Q[2]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(S[5]),
        .I1(o[5]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [5]),
        .I4(qspo[1]),
        .I5(Q[3]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(S[6]),
        .I1(o[6]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [6]),
        .I4(qspo[1]),
        .I5(Q[4]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(S[7]),
        .I1(o[7]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [7]),
        .I4(qspo[1]),
        .I5(Q[5]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(S[8]),
        .I1(o[8]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [8]),
        .I4(qspo[1]),
        .I5(Q[6]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(S[9]),
        .I1(o[9]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [9]),
        .I4(qspo[1]),
        .I5(Q[7]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_5ff663aadf
   (Q,
    D,
    clk);
  output [15:0]Q;
  input [15:0]D;
  input clk;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_97355f4bd1
   (filterredsignal,
    clk,
    o,
    inputsignalselect,
    douta);
  output [17:0]filterredsignal;
  input clk;
  input [17:0]o;
  input [1:0]inputsignalselect;
  input [15:0]douta;

  wire clk;
  wire [15:0]douta;
  wire [17:0]filterredsignal;
  wire [1:0]inputsignalselect;
  wire [17:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_2_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(douta[0]),
        .I1(o[0]),
        .I2(douta[2]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[1]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(douta[10]),
        .I1(o[10]),
        .I2(douta[12]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[11]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(douta[11]),
        .I1(o[11]),
        .I2(douta[13]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[12]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(douta[12]),
        .I1(o[12]),
        .I2(douta[14]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[13]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(douta[13]),
        .I1(o[13]),
        .I2(douta[15]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[14]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(o[14]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(o[15]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(o[16]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(inputsignalselect[1]),
        .I1(douta[15]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][17]_i_2 
       (.I0(o[17]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(douta[1]),
        .I1(o[1]),
        .I2(douta[3]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[2]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(douta[2]),
        .I1(o[2]),
        .I2(douta[4]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[3]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(douta[3]),
        .I1(o[3]),
        .I2(douta[5]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[4]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(douta[4]),
        .I1(o[4]),
        .I2(douta[6]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[5]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(douta[5]),
        .I1(o[5]),
        .I2(douta[7]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[6]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(douta[6]),
        .I1(o[6]),
        .I2(douta[8]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[7]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(douta[7]),
        .I1(o[7]),
        .I2(douta[9]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[8]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(douta[8]),
        .I1(o[8]),
        .I2(douta[10]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[9]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(douta[9]),
        .I1(o[9]),
        .I2(douta[11]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[10]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(filterredsignal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(filterredsignal[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(filterredsignal[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(filterredsignal[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(filterredsignal[13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(filterredsignal[14]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(filterredsignal[15]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(filterredsignal[16]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_2_n_0 ),
        .Q(filterredsignal[17]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(filterredsignal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(filterredsignal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(filterredsignal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(filterredsignal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(filterredsignal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(filterredsignal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(filterredsignal[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(filterredsignal[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(filterredsignal[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_a111c33481
   (Q,
    D,
    clk);
  output [8:0]Q;
  input [8:0]D;
  input clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abe5b40344
   (\pipe_16_22_reg[0][24] ,
    \pipe_20_22_reg[0] ,
    \pipe_16_22_reg[0][23] ,
    \pipe_16_22_reg[0][22] ,
    \pipe_16_22_reg[0][21] ,
    \pipe_16_22_reg[0][20] ,
    inputsignalselect,
    \latency_pipe_5_26_reg[0] ,
    clk,
    out1,
    douta);
  output \pipe_16_22_reg[0][24] ;
  output [24:0]\pipe_20_22_reg[0] ;
  output \pipe_16_22_reg[0][23] ;
  output \pipe_16_22_reg[0][22] ;
  output \pipe_16_22_reg[0][21] ;
  output \pipe_16_22_reg[0][20] ;
  input [1:0]inputsignalselect;
  input \latency_pipe_5_26_reg[0] ;
  input clk;
  input [24:0]out1;
  input [15:0]douta;

  wire clk;
  wire [15:0]douta;
  wire [1:0]inputsignalselect;
  wire \latency_pipe_5_26_reg[0] ;
  wire [24:0]out1;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][21] ;
  wire \pipe_16_22_reg[0][22] ;
  wire \pipe_16_22_reg[0][23] ;
  wire \pipe_16_22_reg[0][24] ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][18]_i_1_n_0 ;
  wire \pipe_20_22[0][19]_i_1_n_0 ;
  wire \pipe_20_22[0][20]_i_1_n_0 ;
  wire \pipe_20_22[0][21]_i_1_n_0 ;
  wire \pipe_20_22[0][22]_i_1_n_0 ;
  wire \pipe_20_22[0][23]_i_1_n_0 ;
  wire \pipe_20_22[0][24]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [24:0]\pipe_20_22_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][20]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [20]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][20] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][21]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [21]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][21] ));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][22]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [22]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][22] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][23]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [23]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][23] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][24]_i_2__0 
       (.I0(\pipe_20_22_reg[0] [24]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(douta[2]),
        .I1(douta[4]),
        .I2(inputsignalselect[0]),
        .I3(douta[3]),
        .I4(inputsignalselect[1]),
        .I5(out1[10]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(douta[3]),
        .I1(douta[5]),
        .I2(inputsignalselect[0]),
        .I3(douta[4]),
        .I4(inputsignalselect[1]),
        .I5(out1[11]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(douta[4]),
        .I1(douta[6]),
        .I2(inputsignalselect[0]),
        .I3(douta[5]),
        .I4(inputsignalselect[1]),
        .I5(out1[12]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(douta[5]),
        .I1(douta[7]),
        .I2(inputsignalselect[0]),
        .I3(douta[6]),
        .I4(inputsignalselect[1]),
        .I5(out1[13]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(douta[6]),
        .I1(douta[8]),
        .I2(inputsignalselect[0]),
        .I3(douta[7]),
        .I4(inputsignalselect[1]),
        .I5(out1[14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(douta[7]),
        .I1(douta[9]),
        .I2(inputsignalselect[0]),
        .I3(douta[8]),
        .I4(inputsignalselect[1]),
        .I5(out1[15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(douta[8]),
        .I1(douta[10]),
        .I2(inputsignalselect[0]),
        .I3(douta[9]),
        .I4(inputsignalselect[1]),
        .I5(out1[16]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(douta[9]),
        .I1(douta[11]),
        .I2(inputsignalselect[0]),
        .I3(douta[10]),
        .I4(inputsignalselect[1]),
        .I5(out1[17]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][18]_i_1 
       (.I0(douta[10]),
        .I1(douta[12]),
        .I2(inputsignalselect[0]),
        .I3(douta[11]),
        .I4(inputsignalselect[1]),
        .I5(out1[18]),
        .O(\pipe_20_22[0][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][19]_i_1 
       (.I0(douta[11]),
        .I1(douta[13]),
        .I2(inputsignalselect[0]),
        .I3(douta[12]),
        .I4(inputsignalselect[1]),
        .I5(out1[19]),
        .O(\pipe_20_22[0][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][20]_i_1 
       (.I0(douta[12]),
        .I1(douta[14]),
        .I2(inputsignalselect[0]),
        .I3(douta[13]),
        .I4(inputsignalselect[1]),
        .I5(out1[20]),
        .O(\pipe_20_22[0][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][21]_i_1 
       (.I0(douta[13]),
        .I1(douta[15]),
        .I2(inputsignalselect[0]),
        .I3(douta[14]),
        .I4(inputsignalselect[1]),
        .I5(out1[21]),
        .O(\pipe_20_22[0][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \pipe_20_22[0][22]_i_1 
       (.I0(douta[14]),
        .I1(inputsignalselect[0]),
        .I2(douta[15]),
        .I3(inputsignalselect[1]),
        .I4(out1[22]),
        .O(\pipe_20_22[0][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_20_22[0][23]_i_1 
       (.I0(inputsignalselect[0]),
        .I1(douta[15]),
        .I2(inputsignalselect[1]),
        .I3(out1[23]),
        .O(\pipe_20_22[0][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_20_22[0][24]_i_1 
       (.I0(inputsignalselect[0]),
        .I1(douta[15]),
        .I2(inputsignalselect[1]),
        .I3(out1[24]),
        .O(\pipe_20_22[0][24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(inputsignalselect[1]),
        .I1(inputsignalselect[0]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(out1[6]),
        .I1(inputsignalselect[0]),
        .I2(douta[0]),
        .I3(inputsignalselect[1]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(douta[1]),
        .I1(inputsignalselect[0]),
        .I2(douta[0]),
        .I3(inputsignalselect[1]),
        .I4(out1[7]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(douta[0]),
        .I1(douta[2]),
        .I2(inputsignalselect[0]),
        .I3(douta[1]),
        .I4(inputsignalselect[1]),
        .I5(out1[8]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(douta[1]),
        .I1(douta[3]),
        .I2(inputsignalselect[0]),
        .I3(douta[2]),
        .I4(inputsignalselect[1]),
        .I5(out1[9]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[0]),
        .Q(\pipe_20_22_reg[0] [0]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][18]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][19]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[1]),
        .Q(\pipe_20_22_reg[0] [1]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][20]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][21]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][22]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][23]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][24]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[2]),
        .Q(\pipe_20_22_reg[0] [2]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[3]),
        .Q(\pipe_20_22_reg[0] [3]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[4]),
        .Q(\pipe_20_22_reg[0] [4]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[5]),
        .Q(\pipe_20_22_reg[0] [5]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d6a7a9af27
   (audiomonitorstream,
    clk,
    o,
    Q,
    selectmonitorstream,
    \pipe_20_22_reg[0] );
  output [15:0]audiomonitorstream;
  input clk;
  input [15:0]o;
  input [15:0]Q;
  input [1:0]selectmonitorstream;
  input [15:0]\pipe_20_22_reg[0] ;

  wire [15:0]Q;
  wire [15:0]audiomonitorstream;
  wire clk;
  wire [15:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [15:0]\pipe_20_22_reg[0] ;
  wire [1:0]selectmonitorstream;

  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(o[0]),
        .I1(Q[0]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [0]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(o[10]),
        .I1(Q[10]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [10]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(o[11]),
        .I1(Q[11]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [11]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(o[12]),
        .I1(Q[12]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [12]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(o[13]),
        .I1(Q[13]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [13]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(o[14]),
        .I1(Q[14]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(o[15]),
        .I1(Q[15]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(o[1]),
        .I1(Q[1]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [1]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(o[2]),
        .I1(Q[2]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [2]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(o[3]),
        .I1(Q[3]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [3]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(o[4]),
        .I1(Q[4]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [4]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(o[5]),
        .I1(Q[5]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [5]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(o[6]),
        .I1(Q[6]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [6]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(o[7]),
        .I1(Q[7]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [7]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(o[8]),
        .I1(Q[8]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [8]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(o[9]),
        .I1(Q[9]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [9]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(audiomonitorstream[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(audiomonitorstream[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(audiomonitorstream[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(audiomonitorstream[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(audiomonitorstream[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(audiomonitorstream[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(audiomonitorstream[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(audiomonitorstream[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(audiomonitorstream[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(audiomonitorstream[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(audiomonitorstream[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(audiomonitorstream[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(audiomonitorstream[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(audiomonitorstream[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(audiomonitorstream[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(audiomonitorstream[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_eafcf3d881
   (addra,
    S,
    Q,
    register2_q_net);
  output [7:0]addra;
  input [7:0]S;
  input [7:0]Q;
  input register2_q_net;

  wire [7:0]Q;
  wire [7:0]S;
  wire [7:0]addra;
  wire register2_q_net;

  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_1 
       (.I0(S[7]),
        .I1(Q[7]),
        .I2(register2_q_net),
        .O(addra[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_2 
       (.I0(S[6]),
        .I1(Q[6]),
        .I2(register2_q_net),
        .O(addra[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_3 
       (.I0(S[5]),
        .I1(Q[5]),
        .I2(register2_q_net),
        .O(addra[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_4 
       (.I0(S[4]),
        .I1(Q[4]),
        .I2(register2_q_net),
        .O(addra[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_5 
       (.I0(S[3]),
        .I1(Q[3]),
        .I2(register2_q_net),
        .O(addra[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_6 
       (.I0(S[2]),
        .I1(Q[2]),
        .I2(register2_q_net),
        .O(addra[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_7 
       (.I0(S[1]),
        .I1(Q[1]),
        .I2(register2_q_net),
        .O(addra[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_8 
       (.I0(S[0]),
        .I1(Q[0]),
        .I2(register2_q_net),
        .O(addra[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_ee9f110cde
   (Q,
    D,
    clk);
  output [24:0]Q;
  input [24:0]D;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_76a291a9bc
   (relational_op_net,
    Q,
    clk);
  output relational_op_net;
  input [4:0]Q;
  input clk;

  wire [4:0]Q;
  wire clk;
  wire relational_op_net;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(relational_op_net),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    result_12_3_rel
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(result_12_3_rel__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_9ff7dff7d3
   (\reg_array[0].fde_used.u2 ,
    CE,
    D,
    \i_no_async_controls.output_reg[5] ,
    clk,
    o,
    \qspo_int_reg[0] ,
    \reg_array[0].fde_used.u2_0 ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] );
  output \reg_array[0].fde_used.u2 ;
  output CE;
  output [24:0]D;
  input \i_no_async_controls.output_reg[5] ;
  input clk;
  input [17:0]o;
  input [0:0]\qspo_int_reg[0] ;
  input \reg_array[0].fde_used.u2_0 ;
  input [3:0]\accum_reg_39_23_reg[3] ;
  input [3:0]\accum_reg_39_23_reg[7] ;
  input [3:0]\accum_reg_39_23_reg[11] ;
  input [3:0]\accum_reg_39_23_reg[15] ;
  input [3:0]\accum_reg_39_23_reg[19] ;
  input [3:0]\accum_reg_39_23_reg[23] ;
  input [0:0]\accum_reg_39_23_reg[24] ;

  wire CE;
  wire [24:0]D;
  wire \accum_reg_39_23[11]_i_2_n_0 ;
  wire \accum_reg_39_23[11]_i_3_n_0 ;
  wire \accum_reg_39_23[11]_i_4_n_0 ;
  wire \accum_reg_39_23[11]_i_5_n_0 ;
  wire \accum_reg_39_23[15]_i_2_n_0 ;
  wire \accum_reg_39_23[15]_i_3_n_0 ;
  wire \accum_reg_39_23[15]_i_4_n_0 ;
  wire \accum_reg_39_23[15]_i_5_n_0 ;
  wire \accum_reg_39_23[19]_i_2_n_0 ;
  wire \accum_reg_39_23[19]_i_3_n_0 ;
  wire \accum_reg_39_23[19]_i_4_n_0 ;
  wire \accum_reg_39_23[19]_i_5_n_0 ;
  wire \accum_reg_39_23[23]_i_2_n_0 ;
  wire \accum_reg_39_23[23]_i_3_n_0 ;
  wire \accum_reg_39_23[23]_i_4_n_0 ;
  wire \accum_reg_39_23[23]_i_5_n_0 ;
  wire \accum_reg_39_23[3]_i_2_n_0 ;
  wire \accum_reg_39_23[3]_i_3_n_0 ;
  wire \accum_reg_39_23[3]_i_4_n_0 ;
  wire \accum_reg_39_23[3]_i_5_n_0 ;
  wire \accum_reg_39_23[7]_i_2_n_0 ;
  wire \accum_reg_39_23[7]_i_3_n_0 ;
  wire \accum_reg_39_23[7]_i_4_n_0 ;
  wire \accum_reg_39_23[7]_i_5_n_0 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire \accum_reg_39_23_reg[11]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire \accum_reg_39_23_reg[15]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire \accum_reg_39_23_reg[19]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire \accum_reg_39_23_reg[23]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_3 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire \accum_reg_39_23_reg[3]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire \accum_reg_39_23_reg[7]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_3 ;
  wire clk;
  wire \i_no_async_controls.output_reg[5] ;
  wire [17:0]o;
  wire [0:0]\qspo_int_reg[0] ;
  wire \reg_array[0].fde_used.u2 ;
  wire \reg_array[0].fde_used.u2_0 ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_2 
       (.I0(o[11]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_3 
       (.I0(o[10]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_4 
       (.I0(o[9]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_5 
       (.I0(o[8]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_2 
       (.I0(o[15]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_3 
       (.I0(o[14]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_4 
       (.I0(o[13]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_5 
       (.I0(o[12]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_2 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_3 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_4 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_5 
       (.I0(o[16]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_2 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_3 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_4 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_5 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_2 
       (.I0(o[3]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_3 
       (.I0(o[2]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_4 
       (.I0(o[1]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_5 
       (.I0(o[0]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_2 
       (.I0(o[7]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_3 
       (.I0(o[6]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_4 
       (.I0(o[5]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_5 
       (.I0(o[4]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_5_n_0 ));
  CARRY4 \accum_reg_39_23_reg[11]_i_1 
       (.CI(\accum_reg_39_23_reg[7]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[11]_i_1_n_0 ,\accum_reg_39_23_reg[11]_i_1_n_1 ,\accum_reg_39_23_reg[11]_i_1_n_2 ,\accum_reg_39_23_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[11]_i_2_n_0 ,\accum_reg_39_23[11]_i_3_n_0 ,\accum_reg_39_23[11]_i_4_n_0 ,\accum_reg_39_23[11]_i_5_n_0 }),
        .O(D[11:8]),
        .S(\accum_reg_39_23_reg[11] ));
  CARRY4 \accum_reg_39_23_reg[15]_i_1 
       (.CI(\accum_reg_39_23_reg[11]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[15]_i_1_n_0 ,\accum_reg_39_23_reg[15]_i_1_n_1 ,\accum_reg_39_23_reg[15]_i_1_n_2 ,\accum_reg_39_23_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[15]_i_2_n_0 ,\accum_reg_39_23[15]_i_3_n_0 ,\accum_reg_39_23[15]_i_4_n_0 ,\accum_reg_39_23[15]_i_5_n_0 }),
        .O(D[15:12]),
        .S(\accum_reg_39_23_reg[15] ));
  CARRY4 \accum_reg_39_23_reg[19]_i_1 
       (.CI(\accum_reg_39_23_reg[15]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[19]_i_1_n_0 ,\accum_reg_39_23_reg[19]_i_1_n_1 ,\accum_reg_39_23_reg[19]_i_1_n_2 ,\accum_reg_39_23_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[19]_i_2_n_0 ,\accum_reg_39_23[19]_i_3_n_0 ,\accum_reg_39_23[19]_i_4_n_0 ,\accum_reg_39_23[19]_i_5_n_0 }),
        .O(D[19:16]),
        .S(\accum_reg_39_23_reg[19] ));
  CARRY4 \accum_reg_39_23_reg[23]_i_1 
       (.CI(\accum_reg_39_23_reg[19]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[23]_i_1_n_0 ,\accum_reg_39_23_reg[23]_i_1_n_1 ,\accum_reg_39_23_reg[23]_i_1_n_2 ,\accum_reg_39_23_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[23]_i_2_n_0 ,\accum_reg_39_23[23]_i_3_n_0 ,\accum_reg_39_23[23]_i_4_n_0 ,\accum_reg_39_23[23]_i_5_n_0 }),
        .O(D[23:20]),
        .S(\accum_reg_39_23_reg[23] ));
  CARRY4 \accum_reg_39_23_reg[24]_i_2 
       (.CI(\accum_reg_39_23_reg[23]_i_1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED [3:1],D[24]}),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23_reg[24] }));
  CARRY4 \accum_reg_39_23_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[3]_i_1_n_0 ,\accum_reg_39_23_reg[3]_i_1_n_1 ,\accum_reg_39_23_reg[3]_i_1_n_2 ,\accum_reg_39_23_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[3]_i_2_n_0 ,\accum_reg_39_23[3]_i_3_n_0 ,\accum_reg_39_23[3]_i_4_n_0 ,\accum_reg_39_23[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S(\accum_reg_39_23_reg[3] ));
  CARRY4 \accum_reg_39_23_reg[7]_i_1 
       (.CI(\accum_reg_39_23_reg[3]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[7]_i_1_n_0 ,\accum_reg_39_23_reg[7]_i_1_n_1 ,\accum_reg_39_23_reg[7]_i_1_n_2 ,\accum_reg_39_23_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[7]_i_2_n_0 ,\accum_reg_39_23[7]_i_3_n_0 ,\accum_reg_39_23[7]_i_4_n_0 ,\accum_reg_39_23[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S(\accum_reg_39_23_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_no_async_controls.output_reg[5] ),
        .Q(\reg_array[0].fde_used.u2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_array[0].fde_used.u2_i_1__2 
       (.I0(\reg_array[0].fde_used.u2 ),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .O(CE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .ena(ena),
        .wea(wea));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .ena(ena),
        .wea(wea));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[24:18]),
        .douta(douta[24:18]),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[8:0]),
        .ena_array(ena_array[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[24:16]),
        .ena_array(ena_array[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:9]),
        .ena_array(ena_array[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7 \ramloop[3].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[31:25]),
        .ena_array(ena_array[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [31:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [15:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[10]_INST_0 
       (.I0(douta_array[26]),
        .I1(sel_pipe),
        .I2(douta_array[10]),
        .O(douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[11]_INST_0 
       (.I0(douta_array[27]),
        .I1(sel_pipe),
        .I2(douta_array[11]),
        .O(douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[12]_INST_0 
       (.I0(douta_array[28]),
        .I1(sel_pipe),
        .I2(douta_array[12]),
        .O(douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[13]_INST_0 
       (.I0(douta_array[29]),
        .I1(sel_pipe),
        .I2(douta_array[13]),
        .O(douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[14]_INST_0 
       (.I0(douta_array[30]),
        .I1(sel_pipe),
        .I2(douta_array[14]),
        .O(douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[15]_INST_0 
       (.I0(douta_array[31]),
        .I1(sel_pipe),
        .I2(douta_array[15]),
        .O(douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[8]_INST_0 
       (.I0(douta_array[24]),
        .I1(sel_pipe),
        .I2(douta_array[8]),
        .O(douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[9]_INST_0 
       (.I0(douta_array[25]),
        .I1(sel_pipe),
        .I2(douta_array[9]),
        .O(douta[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [6:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [6:0]dina;
  wire [6:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35 ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0004000500050005000500050005000500050005000500050005000500050005),
    .INIT_21(256'hFFFEFFFFFFFF0000000000010001000200020002000300030003000400040004),
    .INIT_22(256'hFFF3FFF3FFF4FFF5FFF5FFF6FFF7FFF8FFF8FFF9FFFAFFFBFFFBFFFCFFFDFFFD),
    .INIT_23(256'hFFEDFFEDFFECFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEFFFEFFFF0FFF1FFF1FFF2),
    .INIT_24(256'hFFFAFFF9FFF7FFF6FFF5FFF4FFF2FFF1FFF0FFF0FFEFFFEEFFEEFFEDFFEDFFED),
    .INIT_25(256'h00170015001300120010000E000C000A00080006000500030001FFFFFFFDFFFC),
    .INIT_26(256'h0022002300220023002200220022002100200020001F001E001C001B001A0018),
    .INIT_27(256'hFFEF002D00190026001C001F001A001E001C0020001F00210021002200220023),
    .INIT_28(256'hF55DF57BF622F760F91BFB3CFDBE00A3037705F207D4089008680985086F01D6),
    .INIT_29(256'h040C03CD036802DB022201400035FF0AFDC4FC6EFB11F9BAF875F753F661F5B3),
    .INIT_2A(256'h00D70124017201C20211025D02A702ED032F036D03A603D9040304220431042C),
    .INIT_2B(256'hFF72FF6BFF62FF5AFF54FF50FF50FF55FF61FF73FF8DFFB0FFDC0010004C008F),
    .INIT_2C(256'hFF9DFF94FF8CFF86FF82FF80FF7FFF80FF81FF83FF84FF85FF84FF82FF7FFF79),
    .INIT_2D(256'h00410040003D00390032002A002000150009FFFCFFEEFFDFFFD1FFC2FFB5FFA8),
    .INIT_2E(256'hFFEBFFF0FFF5FFFB00010008000F0017001E0025002C00320038003C003F0041),
    .INIT_2F(256'h00050001FFFEFFFAFFF6FFF2FFEFFFEBFFE8FFE6FFE4FFE3FFE3FFE4FFE6FFE8),
    .INIT_30(256'hFFF90007FFF90007FFF90007FFF90007FFF90007FFFA0006FFFA0006FFFA0006),
    .INIT_31(256'hFFF80008FFF80008FFF80008FFF80008FFF80008FFF90008FFF90007FFF90007),
    .INIT_32(256'hFFF6000AFFF6000AFFF6000AFFF70009FFF70009FFF70009FFF70009FFF80009),
    .INIT_33(256'hFFF3000DFFF4000CFFF4000CFFF4000CFFF5000BFFF5000BFFF5000BFFF6000A),
    .INIT_34(256'hFFEF0011FFEF0011FFF00010FFF1000FFFF1000FFFF2000EFFF2000EFFF3000D),
    .INIT_35(256'hFFE4001AFFE60019FFE80017FFE90016FFEA0015FFEC0014FFED0013FFEE0012),
    .INIT_36(256'hFFC00036FFCB0031FFD0002AFFD30025FFD60021FFDA001EFFDE001DFFE1001B),
    .INIT_37(256'hF98C032CFE6601CDFF390110FF6E00B5FF920084FFA2005EFFA80045FFB2003B),
    .INIT_38(256'h012C01B20047FE0AFF1C0094FB99F78FFAD801C71C233B31F1C7800035081545),
    .INIT_39(256'h003D002900490005FFFDFFAAFFB8FF95FFEC001D00AD009C0043FF3FFF11FFA3),
    .INIT_3A(256'h0015FFFC001AFFFD0017FFF6000EFFEB0005FFE2FFFEFFDCFFFDFFE0000F0001),
    .INIT_3B(256'h000AFFF40009FFF30009FFF30009FFF2000AFFF2000AFFF1000BFFF2000EFFF7),
    .INIT_3C(256'h0009FFF70009FFF70009FFF7000AFFF8000BFFF8000BFFF8000BFFF7000AFFF5),
    .INIT_3D(256'h0007FFF90007FFF80008FFF80008FFF80008FFF80008FFF80008FFF80009FFF8),
    .INIT_3E(256'h0007FFFA0007FFFA0007FFFA0007FFF90007FFF90007FFF90007FFF90007FFF9),
    .INIT_3F(256'h0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO(doutb),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [6:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]dina;
  wire [6:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h1415000145040011054105045505550541554154414105411000414500015050),
    .INITP_01(256'hEBEAFFFEBAFBFFEEFABEFAFBAAFAAAFABEAABEABBEBEFABEEFFFBEBAFFFEAFAC),
    .INITP_02(256'h41554154414105411000414500015050EBEAFFFEBAFBFFEEFABEFAFBAAFAAAFA),
    .INITP_03(256'hBEAABEABBEBEFABEEFFFBEBAFFFEAFAC14150001450400110541050455055505),
    .INITP_04(256'h154014144510443AFAFAAFFAAAAAAAAAAABFFFEAAABFFFEAAAABFFFFFFEAAAAA),
    .INITP_05(256'h5414410000511115000050510444511445104441144414540000050411114140),
    .INITP_06(256'h0141444441015555505041111111445104411111145055554144440554144415),
    .INITP_07(256'hAAAAAAFFFFFFFAAAABFFFEAAABFFFEAAAAAAAAAAABFFABEBEB04410441054000),
    .INIT_00(256'h5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000),
    .INIT_01(256'hB0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD),
    .INIT_02(256'hE99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD),
    .INIT_03(256'hFF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E),
    .INIT_04(256'hEE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D),
    .INIT_05(256'hB972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E),
    .INIT_06(256'h67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD),
    .INIT_07(256'h068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD),
    .INIT_08(256'hA3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000),
    .INIT_09(256'h4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43),
    .INIT_0A(256'h1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53),
    .INIT_0B(256'h00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372),
    .INIT_0C(256'h11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083),
    .INIT_0D(256'h468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372),
    .INIT_0E(256'h98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53),
    .INIT_0F(256'hF973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43),
    .INIT_10(256'h11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083),
    .INIT_11(256'h468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372),
    .INIT_12(256'h98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53),
    .INIT_13(256'hF973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43),
    .INIT_14(256'h5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000),
    .INIT_15(256'hB0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD),
    .INIT_16(256'hE99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD),
    .INIT_17(256'hFF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E),
    .INIT_18(256'hEE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D),
    .INIT_19(256'hB972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E),
    .INIT_1A(256'h67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD),
    .INIT_1B(256'h068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD),
    .INIT_1C(256'hA3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000),
    .INIT_1D(256'h4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43),
    .INIT_1E(256'h1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53),
    .INIT_1F(256'h00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372),
    .INIT_20(256'hFEBFFED0FEE0FEEFFEFDFF0BFF19FF26FF32FF3EFF49FF54FF5EFF68FF72FF7B),
    .INIT_21(256'hFE5EFE79FE94FEAEFEC7FEDFFEF7FE0EFE24FE3AFE4FFE64FE77FE8AFE9DFEAE),
    .INIT_22(256'hFD6BFD8CFDADFDCEFDEFFD10FD31FD51FD71FD90FDAFFDCEFDECFE09FE26FE42),
    .INIT_23(256'hFC9CFCB1FCC8FCE0FCF9FC14FC30FC4CFC6AFC88FCA8FCC7FCE7FD08FD29FD4A),
    .INIT_24(256'hFCB3FC96FC7EFC6BFC5BFC50FC48FC43FC42FC45FC4AFC51FC5CFC69FC78FC89),
    .INIT_25(256'hFEA4FE1FFEA1FE2CFDBFFD5AFDFCFDA5FD56FD0CFCCAFC8DFC57FC26FCFAFCD4),
    .INIT_26(256'h055E052C040703EE03E102E102EC020201240151008800CA0016FF6BFFCAFF33),
    .INIT_27(256'h130611E910DC0FDF0EF20E140D460C870BD80A3709A4092108AB074406EA069D),
    .INIT_28(256'h28CC269F25832378227E20961FBF1DFA1C451BA21A10188F171F16C015711433),
    .INIT_29(256'h46974462423C40253E1E3C273A40386936A334ED324730B32F2F2DBD2B5B2A0B),
    .INIT_2A(256'h6BEB68F26603641D61415F6F5CA95AED583E559B5304517A4EFE4C8F4A2E48DB),
    .INIT_2B(256'h948692498F0C8CCE8A928757851F82E97FB77D897A60783C751E730670F56DEC),
    .INIT_2C(256'hBDFBBB22B83CB64CB352B14FAE42AC2EA913A6F1A4C9A19C9F6B9C3699FD97C3),
    .INIT_2D(256'hE040DE7CDCA2DAB2D8ADD694D467D227CFD5CD71CBFCC976C6E0C43CC289BFC9),
    .INIT_2E(256'hF7EEF6D6F5A0F44CF2DBF14DF0A2EEDBEDF9EBFCEAE3E8B1E765E500E383E1ED),
    .INIT_2F(256'hFF96FF81FF4AFFF3FF7AFEE1FE26FE4BFD4FFD32FCF5FB98FB1BFA7FF9C3F8E8),
    .INIT_30(256'hF77CF86DF940FAF3FB87FBFBFC4FFD83FD97FE8AFE5CFF0EFF9FFF0EFF5DFF8A),
    .INIT_31(256'hE042E2E9E478E5EFE74EE993EABEECCFEDC5EFA0F05FF202F389F4F2F53EF66C),
    .INIT_32(256'hBE47C011C2CEC57EC71FC9B0CC32CEA3D002D250D48BD6B3D8C7DAC6DCB0DE84),
    .INIT_33(256'h95E898259A5F9D979FCCA2FCA529A74FAA70AC8AAF9DB1A7B4A8B6A0B98EBB70),
    .INIT_34(256'h6C326E3671427355766F78907BB67DE180118345857C88B58AF18D2E906C92AB),
    .INIT_35(256'h46A048E84B3F4DA54F185199542756C258695B1C5DDB5FA6627B645A67436936),
    .INIT_36(256'h28842AC82C1D2D842FFC3184331E34C83683384F3A2B3C173E13401F423B4466),
    .INIT_37(256'h136D149F15E216351799190E1A941B2B1CD31E8D1F5821342221242025302751),
    .INIT_38(256'h058206C50715077308DE095809DF0A760B1B0CCF0D920E640F4610381139124B),
    .INIT_39(256'hFE9CFF2CFFC6FF69001600CD008E0159012F021002FD02F403F804080424054D),
    .INIT_3A(256'hFC93FCB5FCDDFC09FC3BFC73FCB0FCF4FD3FFD90FDE8FD48FDAFFE1EFE95FE14),
    .INIT_3B(256'hFC78FC65FC54FC45FC38FC2EFC26FC21FC1FFC20FC25FC2DFC39FC49FC5EFC76),
    .INIT_3C(256'hFD4EFD2CFD0BFCE9FCC8FCA8FC87FC68FC49FC2BFC0DFCF1FCD6FCBDFCA4FC8D),
    .INIT_3D(256'hFE4DFE30FE13FDF5FDD7FDB8FD99FD79FD59FD39FD18FDF7FDD5FDB4FD92FD70),
    .INIT_3E(256'hFEB8FEA7FE94FE81FE6EFE5AFE45FE2FFE18FE01FEEAFED1FEB8FE9EFE84FE68),
    .INIT_3F(256'hFF84FF7BFF71FF67FF5DFF52FF47FF3BFF2FFF22FF15FF07FEF8FEE9FEDAFEC9),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({douta[16:9],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({douta[17],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h5FFFFFFFE96321FFFFFFF54D635BFFFFFD6D84D490DA5BFF82B3FED77FFF7FFF),
    .INITP_01(256'h13F5927FFFFFFF5C7E798FFFFFFFE55FF86BFFFFFFEF9FEB5FFFFFFFE04DEC16),
    .INITP_02(256'hFFFA90FF39BFFFFFFFFF3FFA9BFFFFFFFCCFFC9C3FFFFFFFF13FAFC1FFFFFFF5),
    .INITP_03(256'h1FFF2FFFFFFFFCEEFFF7FFFF55FF3F67FAFBFFE0DFFFDFFFF43FFF93BFEFFFFF),
    .INITP_04(256'hAFB5DFBBEDFDF779EF84BFFF2FBF7FFFFEEEFF39FBFEE9FFDD85DEF77B3FFFEF),
    .INITP_05(256'hFF629FEC45F7DDCFF6BFFDC633F7EF9FFF8DFEB1ECFD4BFFFBBFBDC93DA7FFFA),
    .INITP_06(256'hFFFFFFF2605F27F7EEA7FA5EFD9EABFFDDFFFFD7FFBFFFFDFFFF9C77FA5DFE45),
    .INITP_07(256'hFF3CFFFFFFFD147FE287FFFFFFF76FDF95FFFFFFFE109289FFFFFFDF57FEFFFF),
    .INITP_08(256'hFFF187FFFFFFFFCBBFFF69FFFFFFFE01FFE5D1FFFFFFFA73FF874BFFFFFFF15F),
    .INITP_09(256'h775D7EFFFFF8D45615A3FFFFFFFFFF897F28FBFFFE7FFE7B7FC88BFFF1FFFF3E),
    .INITP_0A(256'hD7ABD7FFDFFFFF6FF66FFFCEC37FFEFFE5C3FFFD6DFFE2367A957EFFFFFFF88F),
    .INITP_0B(256'hCE97E8527853FFE79DFD32FFB9FFFF7F7FB1EBFF977BBEFF5CE30DFF157EF7EF),
    .INITP_0C(256'h2EFFF67775DFFFFFFFFB2BFFEF1BFE7F7E18C5FF81EFFFFFFE57FFFDBFFF3FFF),
    .INITP_0D(256'hED7FFFFC5F8E3FA1FF9EE47F37F39F7FF9BFEFFF493FFFFEBF773D08FC52BFF2),
    .INITP_0E(256'hF17F8A2BFFFFFFFEE7FEAA3FFFFFFEDEFC03F9FFFFFFF8C0DE63FFFFFFFFF7EC),
    .INITP_0F(256'hCFFF06FF69FFFFD47FD81FF64FFFFA5FFE47FFB47FFF83FFEC1FF93CFFFBFFFD),
    .INIT_00(256'h00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'h0E101010141CFF00FF00FFFF0000FFFFFFFFFFFFFFFFFF00FFFF000208060606),
    .INIT_02(256'h0A0400FF0004000402020C0A0E14121818120C060600FFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFF0200FF00FFFF00020204060A080C04040A0C0C060204060C0A0408),
    .INIT_04(256'h0402FF040404060208020006FF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02000204060802080402020406),
    .INIT_06(256'h061A2A343E494D4F49473A3C30281E1614140E0404040002FFFFFFFFFFFFFFFF),
    .INIT_07(256'h1C0A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFF0834556571797F79592E1A0CFFFFFFFF001E2E415D7D898983756F6341),
    .INIT_09(256'hB5BBB99B876B4712FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFF12496B93A39B978D6126FFFFFFFFFFFFFF0C3A516F93),
    .INIT_0B(256'hFF12364F87B1D6DED6C4AFA15F24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02436391A1A3A59F71320CFFFFFFFFFF),
    .INIT_0D(256'h10FFFFFFFFFFFF08284787BBDCE6E2E4D4A9653C1AFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A658BA1AFAFA36D3C),
    .INIT_0F(256'hA1A99D7F4508FFFFFFFFFFFF00224977A7DEE6E4D2C6A7613C1AFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C5F8997),
    .INIT_11(256'hFF1A53778585857B4D18FFFFFFFFFFFFFF284F699FD8F4FFECCCC2AD69240CFF),
    .INIT_12(256'h85591EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFF3461737B79796B36FFFFFFFFFFFFFFFF244D6FA5DAF8F8E4C6AD),
    .INIT_14(256'hF4E2AD93874DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFF1E4F73776F6B614502FFFFFFFFFFFFFF1E4B6791C8E2),
    .INIT_16(256'h91958F877F6151361A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF080E1022282822202020200E0E222E364B6373),
    .INIT_18(256'h574D2202FFFFFFFFFFFFFF00020202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFF040A1C2020180A02FFFFFFFFFFFFFFFFFFFF0E2E3E4D65777D85776B),
    .INIT_1A(256'h362A18FFFFFFFFFFFFFFFFFFFFFF0E12163A281E1A0EFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFF021A203A3C57574F4B532C2A0A0AFFFFFFFFFFFFFFFFFFFF20303C3038),
    .INIT_1C(256'h24FF45FF24FF04FFFFFFFFFFFFFFFFFF040802474F1E3A5B2416160008FFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFF02FF123A2628323222321AFF02FFFFFFFFFFFFFFFFFFFF0AFF),
    .INIT_1E(256'hFFFFFFFFFF22FF1EFFFFFFFFFFFFFFFFFFFFFFFF0AFF3C203A3E3A4926322208),
    .INIT_1F(256'h0C2000FFFFFFFFFFFFFFFFFF0AFF220E183C3A302E1E2EFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'h00FF060EFF10FF1A0018FFFFFFFF06FFFFFFFFFFFFFFFFFFFFFF12042626FF0E),
    .INIT_21(256'hFF1E14362E260C3E3E100404042E0C220A3620260E3A532C2EFF1A1E18FFFF0A),
    .INIT_22(256'h0A32260EFF04FFFFFFFFFFFFFFFFFF04FFFF0A14FF14041AFFFFFFFFFFFF02FF),
    .INIT_23(256'hFFFF0206FFFFFF300E22021C02FF02082AFFFF1E2202121E180CFFFF47002812),
    .INIT_24(256'h140CFF08FF1EFFFFFF20FFFFFFFFFF02040EFFFFFF0AFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFF12FF0CFFFF02FF0210181C18FF2C200E041A1E0EFF02260606021AFF0E16FF),
    .INIT_26(256'hFF060E181EFF04FFFF02FFFF1EFF1012FF0EFFFF14FFFFFF000212FF0A0410FF),
    .INIT_27(256'hFF08FF180AFFFFFFFF00FFFF08223822061E0C3EFFFFFF26FF04FF321E00FF1E),
    .INIT_28(256'h000412FFFFFF10FFFF00FF2024FFFF1EFFFFFFFFFFFFFFFFFFFFFFFFFF28FF2C),
    .INIT_29(256'hFFFFFFFF0E0CFFFFFF14FFFFFFFF0EFF0E0C26FFFFFF000E16FF040C320404FF),
    .INIT_2A(256'hFF160610FFFF0C1CFFFF0EFF16FF183608FF1810FF10FFFFFF12FFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFF36060216081408FFFF04FFFFFFFFFFFF1A1A18122422322C202816),
    .INIT_2C(256'h20100E060000FFFFFFFFFFFF04FF020E1AFFFF080E12FFFFFF0004FFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFF0402FF0CFF04FF12FFFFFFFF02FFFFFF06FF001AFFFF08280C160E14),
    .INIT_2E(256'h08021804180E00FFFFFFFF0600FFFFFF061E00120EFF00FFFFFF0400FFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFF0EFF20FFFF040C1C1200FF102C06FFFFFFFFFFFFFF04FF120810),
    .INIT_30(256'hFF0E0A0622001A140C120C1AFFFF040EFFFFFFFFFFFFFF08080A00140CFF14FF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFF02FFFF0606141C0E120E04040CFF06FF10FFFFFF),
    .INIT_32(256'hFFFFFFFFFF0EFF020A0006FF120A0606FFFF06FFFFFF06FFFF0AFFFF02020412),
    .INIT_33(256'hFFFF04FFFFFF08FFFFFFFFFFFFFFFFFFFFFFFF0EFF0EFF1E0E0200FF00FFFFFF),
    .INIT_34(256'h0EFFFFFFFFFF04FF06040406FFFF02000204020CFF08FFFFFF0AFFFFFFFF06FF),
    .INIT_35(256'hFFFFFF04FFFFFF000600FF000002FFFFFF0A020AFF04FF0C040A041612FF0608),
    .INIT_36(256'h0C06020C0C080000040A0002FFFF06020400FF04080606020A0E02FF00FFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFFFFFFFFFF02080C0A18),
    .INIT_38(256'h0C0208060C0E0E120E12060E060AFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0206FFFF02FF00FFFFFFFF02),
    .INIT_3A(256'hFFFFFFFFFFFF02101820282E3C41494D4F45494338342E20221C10140E0C04FF),
    .INIT_3B(256'h9BA1958365431C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFF0E262E4953574B41321A08FFFFFFFFFFFF0822536F8B8F),
    .INIT_3D(256'hFF1A366595A9ABB9AF998D612806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF082A495D5D6F715B412404FFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFF02124B739DB1B7D0D4BF9D6D472A06FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A3A45595D636953341A02FFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFF06386981A5A7BFC4C29F795D3614FFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04222C3C434F4F411C02FF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFF0A2C597B95939FABA1976D492C1EFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF142C34383838382C0E),
    .INIT_45(256'h2208FFFFFFFFFFFFFFFFFF061232577B897F938D8B75552A1A16FFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A122E3C494B453E32),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFF1A3C617D8F87858175593612FFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFF04180C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16345553574B433A24),
    .INIT_49(256'h08FFFFFFFFFFFFFFFFFF1C41678199A1ABA99575573012FFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFF0A161A142016FFFFFFFFFFFFFFFFFFFFFFFF06283853636763614726),
    .INIT_4B(256'h04FFFFFFFFFFFFFF0818323C4F6169716B634B4B2E10FFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0E1620283026281C1A),
    .INIT_4D(256'h2424343A494349473E341E141008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF00081C16161C26200E080C0C0600FF040E1A1C),
    .INIT_4F(256'h383A2E26281622020C120C06FF0204FF00FFFFFFFFFFFF10FFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFF0AFF0AFFFFFF02FFFF100014122028303E3A3A43),
    .INIT_51(256'h00FFFF0AFF0CFF18FF1008FF04FF10FF08FFFFFFFFFFFF08FFFFFFFFFFFFFFFF),
    .INIT_52(256'h0C06FF08FF0200FFFFFFFFFFFFFFFFFFFF0AFF000C141618181416061402FF00),
    .INIT_53(256'hFFFFFF0810FF00FF1EFF080C2000FF0612FFFFFFFF02FF06FFFFFFFF02FF0CFF),
    .INIT_54(256'h161A2824282C0A06140602FF02FFFFFFFFFFFFFFFF02FF04FF16020AFF120222),
    .INIT_55(256'h02FFFFFF28061A18102A1214061AFFFFFFFFFFFFFFFF06FFFFFF0C14FF120220),
    .INIT_56(256'h1AFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFF12FF0E060002FF20FFFFFFFF),
    .INIT_57(256'h12FF24FF10FFFF360A20FF18FF1812FF06FF04FF00FFFF12FF2AFF1E1E221E02),
    .INIT_58(256'h0408080E10FF00FF0CFFFFFFFFFFFF0CFFFFFFFF28FFFF02FF1AFF14FFFFFFFF),
    .INIT_59(256'h082600FFFFFF0800FFFF0E2C2C08060E5114300CFF26040EFF06060AFF02020A),
    .INIT_5A(256'hFF140C0A04FF1E2210FFFFFF0A00FFFFFF14FF06FFFF161832FF0E0E32FFFFFF),
    .INIT_5B(256'h0CFFFFFFFF06FFFFFF00121618042C0E221AFF18FF18FFFFFFFFFFFF02FFFFFF),
    .INIT_5C(256'hFF04FF0EFF0408FF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0006FF12FF02FFFF),
    .INIT_5D(256'hFF0000FFFFFF04FFFFFFFFFF0A06040604181206040C0E1006FFFFFF06FFFFFF),
    .INIT_5E(256'h041A0A120A0410040CFF0C060000FF02FFFFFFFFFFFF0AFFFFFFFF0400FFFFFF),
    .INIT_5F(256'hFFFF0004FF0E060812080C02040AFF06FF060208FF00000804FF10FF100C0604),
    .INIT_60(256'hFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFF0202FF0C000E040604FF02FFFFFFFFFFFFFFFFFFFFFFFFFF06060402),
    .INIT_62(256'h06040804040C040AFF06FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'h00FF02FFFF020208080C0C120E10100C120E0C08040A00FFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFF0204060E0A0A080404060200FFFFFFFFFFFFFFFFFF000002FF02020602FF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFF06000606080C0604060406FFFFFFFFFFFFFFFFFF),
    .INIT_66(256'h00FFFFFF000200FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'h04040200FF02FF00FFFFFFFFFFFFFFFF02FFFFFF0002020000FF020200FFFFFF),
    .INIT_68(256'h06060A060A060804040204020404FF00020002FFFFFFFFFFFFFFFFFF0000FF00),
    .INIT_69(256'hFF04FFFFFFFF06020002020200FF02020000FF02060608020404080402080408),
    .INIT_6A(256'h00060400020000020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00),
    .INIT_6B(256'hFFFFFFFFFF0008120E08FFFFFFFFFFFFFFFF0610160AFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'h0404060600FFFFFFFFFFFFFF04080E0602000402060A060E04FFFFFFFFFF06FF),
    .INIT_6D(256'h0A02FFFFFFFFFF02FF040006FF0202080E0E0E0400FF04040402FFFFFFFFFFFF),
    .INIT_6E(256'h000200FFFFFFFFFF02040404060602040000FFFFFFFFFFFFFF0002080C080806),
    .INIT_6F(256'hFF02FF00020204FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFF0000),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040202FFFFFF020802060004),
    .INIT_71(256'h2E2E2C2A2622261C14120A0C0804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040C10161A2020242C2C30),
    .INIT_73(256'hFFFFFFFFFFFF000C243C495D697573736F5F4F432E1800FFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF061A202E2E302E261E0E08),
    .INIT_75(256'h57574B3414FFFFFFFFFFFFFFFFFFFF203659677D878583716149361AFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A36435359),
    .INIT_77(256'h677B7F7B6D59341604FFFFFFFFFFFFFFFF102C617BA1B7BDC2AD8F754F34FFFF),
    .INIT_78(256'h1AFFFFFFFFFFFFFFFFFFFFFFFF000602FFFFFFFFFFFFFFFFFFFFFFFFFF0A3453),
    .INIT_79(256'hFF0E3269839799A185614D16FFFFFFFFFFFFFFFFFF1C5D87B5D6E8E4C8A78161),
    .INIT_7A(256'hAD8B32FFFFFFFFFFFFFFFFFFFFFFFFFF021018201C08FFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFF1A4B81A9BFBDAD956F32FFFFFFFFFFFFFFFFFF1E4D8FC4EEECDECE),
    .INIT_7C(256'hCAD4E6DAAB5F3606FFFFFFFFFFFFFFFFFFFFFFFFFF1836453C3614FFFFFFFFFF),
    .INIT_7D(256'h0CFFFFFFFFFFFFFFFFFF2C579BB9D6D2B58D5932FFFFFFFFFFFFFFFF084B97C2),
    .INIT_7E(256'h28636B616F85854F2A1E120AFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C2649433020),
    .INIT_7F(256'h1E2628301E0EFFFFFFFFFFFFFFFF063A5D858585797B6318FFFFFFFFFFFFFF06),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'hFFFFDDFC3BF3DFFFFFEDFFFCFFCCFFFFFE07FDA3FC63FFFFE9BFCADFCDEBFFFF),
    .INITP_01(256'h8FFFFFFFFEFD51F3C7FFFFFEB7CD3F8CFFFFFF9FFF71FFD7FFFFFA1FE90FDBFF),
    .INITP_02(256'hBFCEFFFFFFF99F94FE0DFFFFFFF2FF93F857FFFFFF79EB2FC5FFFFFFFD0FF2BF),
    .INITP_03(256'hFCEFF41FFFFFFE0FFBBFAE7FFFFFE23F26FEA5FFFFFFE4FF73FF47FFFFFF3FE6),
    .INITP_04(256'hB7FC67FCDFFFEFFD87E37FF9BFFF5FFBDFA6FF0AFFFEFFDAFF25FC8BFFF3FF79),
    .INITP_05(256'hFFE6BFE17F31FFFFFFABFEEFFABFFFDFF9CFED3F9C7FFEFFF1FF2FFDF7FFFDFF),
    .INITP_06(256'hDFFFFFC13F85FF59FFFFFC57F3BFFA5FFFFFC97F7FFFFBFFFFFF57F0CFFF7FFF),
    .INITP_07(256'hE52B9FFFFFFC5FFF7FE17FFFFFE77BCFF007FFFFEBFFA9FF94FFFFFE3FF8BFFF),
    .INITP_08(256'hFFFFF7EF593FFFFFFFFE5C4436FFFFFFFEB317603FFFFFFFE436A987FFFFFBFF),
    .INITP_09(256'h3FFFFFFFD5BF45B6FFFFFFF06FF856DFFFFFFFFDF899FFFFFFFFEB1F669AFFFF),
    .INITP_0A(256'hFFFFD7711D3FFFFFFE355D1DFFFFEF7FFA105FFFFFFEBFFB657FFFFFFFF3FE63),
    .INITP_0B(256'h4FFF27FF8FDFEB27F87BFEAEFF85FD283FFFFF7B6BFFFFFDFFFF99726A49FFF7),
    .INITP_0C(256'h8EEDBFF7CFFFAE7FFDFFFDFFFFE00FDBFF46FF8BFF7F07BFFFFD9FFFA0FFFFF0),
    .INITP_0D(256'hFFFFFFFFFFFD1DED10B67ECAFE9B23FFFFFFFEFFE597FFDBFFFE5FFF82CCFF9C),
    .INITP_0E(256'h661F8DFFFAD8DAFFF77FFFF7FFFFFFFE277F5B33327B1FB5BFFB3BFFC3FFAC9F),
    .INITP_0F(256'hFFFFFFFFFFC8B7FEBCFFFF3C1740EBEFDFF159FFFFFFFFFFFFD5AFFFF51F8EB6),
    .INIT_00(256'hFFFF18457F736D7B8777320C0604FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06),
    .INIT_01(256'hFFFFFF0416202C3E433002FFFFFFFFFFFFFF205977818F8993772CFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFF123C698573777D7D3C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFF08203C4555552A0EFFFFFFFFFFFFFF143E5B7D8791915112FF),
    .INIT_04(256'h5F43FFFFFFFFFFFFFF2259796773797D2AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFF081E2A556B5B4B1EFFFFFFFFFFFFFF223E677B8995),
    .INIT_06(256'h6579AFA77F38FFFFFFFFFFFF04347F736F7B91631EFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E36697F7F6B3006FFFFFFFFFFFF2849),
    .INIT_08(256'hFFFF02285F91BDAB7D240800FFFFFFFFFF4B716B7B999B5BFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF023867858561411EFFFFFFFF),
    .INIT_0A(256'h02FFFFFFFFFF02366D9BD4B3793818FFFFFFFFFFFF36636B8BA3AD3E04FFFFFF),
    .INIT_0B(256'h16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1861879373472A),
    .INIT_0C(256'h83614B320CFFFFFFFFFF04285FC4D2B775241EFFFFFFFFFF06696585A3E0A930),
    .INIT_0D(256'hC8D88D2C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A6781),
    .INIT_0E(256'hFF164F7F673E2A28FFFFFFFFFFFF0C4389CCBD932C1004FFFFFFFFFF385D5783),
    .INIT_0F(256'h675D65ADD4A32A02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFF3275775D342818FFFFFFFFFF1A325F99BD9B380E00FFFFFFFFFF32),
    .INIT_11(256'hFFFF497975639DD0AB3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFF245F6B4F221C18FFFFFFFF0022385B87A5993200FFFFFFFF),
    .INIT_13(256'hFFFFFFFFFF558581719FCA8F1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFF265D654B181212FFFFFFFF12324755858B7530FFFF),
    .INIT_15(256'hFFFFFFFFFFFFFF2481A99185ABBF5502FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF1C456363410806FFFFFFFF02385D6779938541),
    .INIT_17(256'h9F814BFFFFFFFFFFFFFF1C9DAB8B9FC2A73AFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E385D6B571EFFFFFFFFFFFF1449737F95),
    .INIT_19(256'h818FA3A3650CFFFFFFFFFFFF0267B39B89A7BD6108FFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E5D6D5B3400FFFFFFFFFFFF366B),
    .INIT_1B(256'h14658FA1B1B39745FFFFFFFFFFFFFF30AFB99395C68B24FFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF041C557F896520FFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFF4393A1ABAB9B6DFFFFFFFFFFFFFF048FC6AB97AF9D28FFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02264555797130FFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFF1E6595AFBFAB8D26FFFFFFFFFFFFFF5DC8BDADB1C2611AFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFF1004FFFFFFFFFFFFFFFFFFFF3063838F97650CFF),
    .INIT_21(256'h360EFFFFFFFFFF164D7DA3C2C28B41FFFFFFFFFFFFFF51D2D4B5B9D28700FFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E08FFFFFFFFFFFFFFFFFFFF14478BA59F71),
    .INIT_23(256'h937334FFFFFFFFFFFF0863A5A9BBBB914FFFFFFFFFFFFFFF34D2EEC2BBD69B08),
    .INIT_24(256'hB730FFFFFFFFFFFFFFFFFFFFFFFFFFFF081600FFFFFFFFFFFFFFFFFF0A416F93),
    .INIT_25(256'h6B959D894DFFFFFFFFFFFF0C65ADB3C4C29F67FFFFFFFFFFFFFF53BFFFE6CEE0),
    .INIT_26(256'hE0E8D247FFFFFFFFFFFFFFFFFFFFFFFFFFFF062012FFFFFFFFFFFFFFFFFF183A),
    .INIT_27(256'h122C638F957B3EFFFFFFFFFFFFFF4991C2C4C8A555FFFFFFFFFFFFFF369FFEF2),
    .INIT_28(256'hFFFFE4E8EA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1208FFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFF0E2A557989835706FFFFFFFFFFFF498DBBBDD0BB771AFFFFFFFFFFFF08AB),
    .INIT_2A(256'hFF5DCEFFF0D0E2C62CFFFFFFFFFFFFFFFFFFFFFFFFFFFF140EFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFF104573878B7945FFFFFFFFFFFF1A69B3CCD2D0A13CFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFF57D6FFDAB7CAB726FFFFFFFFFFFFFFFFFFFFFFFFFFFF08FFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFF12416F79836D2AFFFFFFFFFFFF126BB9CCC4CC9D5FFFFFFF),
    .INIT_2E(256'h04FFFFFFFFFFFF0691FED8AFADC261FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFF1041636F897B410AFFFFFFFFFFFF579BB1B1B9A177),
    .INIT_30(256'hA7B3A151FFFFFFFFFFFFFF2EA7E4BF97A5AB5FFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF435D5F718B692EFFFFFFFFFFFF2C6999A9),
    .INIT_32(256'h1063939B8B978F4B02FFFFFFFFFFFF0A5FB79F878FA55BFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C344751697749FFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFF1469777F93B9BB771AFFFFFFFFFFFFFF43A5AB95A5C4812AFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF203C414F616738FFFFFF),
    .INIT_36(256'h3400FFFFFFFFFFFFFF2C6995B1B7C69336FFFFFFFFFFFFFF1863B9AFBBCABD4F),
    .INIT_37(256'hBFCCB96716FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF042838414943),
    .INIT_38(256'h28383A2E16FFFFFFFFFFFFFFFF41798197B5C8AF43FFFFFFFFFFFFFFFF67BFC4),
    .INIT_39(256'h065581B3BDBBC2A15B02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C),
    .INIT_3A(256'hFFFF0608120C02FFFFFFFFFFFFFFFFFF023C5B85979D956F26FFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFF183055859D9DA59D754B06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFF000C1A1A0604FFFFFFFF081A2A2A22201C16FFFFFF),
    .INIT_3D(256'h283A434B637B7B777F7F6B6D756145432CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0018303E382A1602FFFFFFFFFFFFFFFFFF0A),
    .INIT_3F(256'hFFFF0210202A303A38385359576173836F818D7F5F4B2EFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C1A0AFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFF000802040C1010121A181E1A243E5563819795859B9F71453414FFFFFF),
    .INIT_42(256'h5545FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFF000E24261A140C06FF0008040A0022576B799BAFA5A9B9956D),
    .INIT_44(256'hBDA1A3AB7D533A14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF1620100608FFFFFF10040C1224457D8B89B5),
    .INIT_46(256'h5D778997A399797769451E0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF141A222A47),
    .INIT_48(256'h04161E20415F6F8997A5957B7F654F2C26FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040600FFFF080C08FFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFF08101C2638596B6F7D917F6B6B5F3E2626FFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFF00FF),
    .INIT_4C(256'h00020A08FFFFFFFFFFFFFFFF1220384D656F7D8F856F6B613E160CFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C0C100C),
    .INIT_4E(256'hFFFF0006080A0812161002FFFFFFFFFF00161C2C4963717B8F8D7F6F65472614),
    .INIT_4F(256'h59451E06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFF060C0CFFFFFFFFFFFFFFFF0A1C28475F6575856F67),
    .INIT_51(256'h5967777D654F4D3A1402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF06080E100E02FFFFFFFFFFFFFFFF0A182E47),
    .INIT_53(256'hFFFFFF0A1A2436495D65696769614D412C1200FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0406060A0A040602FFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFF000408122228363036383A3C3A363230262020201A160E00FF),
    .INIT_56(256'h3441494B4F473C36240CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF020E1A222E302E2C22161204FFFFFF040C1822),
    .INIT_58(256'h080E121826242A282826241C160C08FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF),
    .INIT_59(256'hFF0202FFFFFFFFFFFFFFFFFFFFFFFFFFFF0008060A0C0C0E080606020000FF04),
    .INIT_5A(256'h241A16100E0806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF),
    .INIT_5B(256'h0C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00060E161E242222),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFF0810101412100AFFFFFFFFFFFF040E14202224261C1410),
    .INIT_5D(256'hFFFFFFFFFF0C203445434336220CFFFFFFFFFFFFFFFFFF0C2234363C32261A00),
    .INIT_5E(256'hFF040C10161A1E1A160E08FFFFFFFFFFFFFFFF04121C262E2C281E1000FFFFFF),
    .INIT_5F(256'h080A0804FFFFFFFFFFFFFFFFFFFFFFFF00040A100C0E060202FFFFFFFFFFFFFF),
    .INIT_60(256'h020806080C040400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0604080808),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF02040A0A0C0402FFFFFFFFFFFFFFFFFFFFFF02),
    .INIT_62(256'hFFFFFFFFFFFFFF02080A1216161212121008080004FFFFFFFF00FFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFF04060C0C08060200FFFFFFFFFFFFFF0202080C100E100A0A),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFF02080808080404040004060A0A0A0E0E100E0A04FFFF),
    .INIT_65(256'hFFFFFFFF020204060602FFFFFFFFFFFFFFFFFFFFFFFF0002FF02FFFFFFFFFFFF),
    .INIT_66(256'h0A0A0C0806FFFFFFFFFFFFFFFFFFFFFFFF0006080A06060400FFFFFFFFFFFFFF),
    .INIT_67(256'h0604040002FFFF0002060204060A0806060402FFFFFFFFFFFFFFFFFF0002020A),
    .INIT_68(256'h06080C040C100E100E0E0C0806020000FFFFFFFFFFFF020206040406060A0804),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFF0202020204040604FFFFFFFFFFFFFFFFFFFFFFFF02),
    .INIT_6A(256'hFFFFFF00040A0C0E0A00040600FFFFFFFFFFFFFFFFFFFFFFFFFF0002FF00FFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FF00FFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFF000200080A0E0C0E0E100C0A040400FFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'h00000002040804080A080A060402FF0000FFFFFFFFFFFF00FF0204040204FF00),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000404060A0A0C0A0A0A0604020200FF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFF00000000FFFFFFFFFFFFFFFFFFFFFF00020002020404020400FFFFFFFFFF),
    .INIT_71(256'h060802FFFFFFFFFFFFFFFF02FF00020204080A060200FFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'h0000FFFF0000020000FF02020204060604040002020602060208060A0C0A080A),
    .INIT_73(256'h0404FF0000FFFFFF00FFFFFFFFFFFFFF0002040602000202040002FF000002FF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200),
    .INIT_75(256'hFFFFFFFF0402FFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF),
    .INIT_76(256'hFFFFFFFFFF00FF0002FF00FFFF0004040602040202000204FFFFFFFFFFFFFFFF),
    .INIT_77(256'h00FFFF0000FF02000408080A0A0A0A060A08080402020002FFFFFFFFFFFF02FF),
    .INIT_78(256'hFFFFFF0200FF000200000002FFFFFFFFFF000000FFFF0200FF00FFFF00020200),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFF00FF04020402FF00FF00FFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'h020200FFFFFFFFFFFFFFFFFF0404040204060402020000FFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'h0804040604060A060806040404040400FF02FF00FF0002020202020406020202),
    .INIT_7D(256'hFF00FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF020200040A0A0A0A0C08),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFF040002000004FF0002FF00FFFFFFFFFFFFFFFFFFFF00),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_01(256'h0304040405073F003F003F3F00003F3F3F3F3F3F3F3F3F003F3F000002010101),
    .INIT_02(256'h0201003F0001000100000302030504060604030101003F3F3F3F3F3F3F3F3F3F),
    .INIT_03(256'h3F3F3F3F3F00003F003F3F000000010102020301010203030100010103020102),
    .INIT_04(256'h01003F0101010100020000013F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_05(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001010200020100000101),
    .INIT_06(256'h01060A0D0F12131312110E0F0C0A070505050301010100003F3F3F3F3F3F3F3F),
    .INIT_07(256'h0702013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_08(256'h3F3F3F020D15191C1E1F1E160B06033F3F3F3F00070B10171F2222201D1B1810),
    .INIT_09(256'h2D2E2E26211A11043F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0A(256'h3F3F3F3F3F3F3F3F3F3F04121A242826252318093F3F3F3F3F3F3F030E141B24),
    .INIT_0B(256'h3F040D13212C353735302B2817093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00101824282829271C0C033F3F3F3F3F),
    .INIT_0D(256'h043F3F3F3F3F3F020A11212E36393838342A190F063F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0E1922282B2B281B0F),
    .INIT_0F(256'h282A271F11023F3F3F3F3F3F0008121D29373938343129180F063F3F3F3F3F3F),
    .INIT_10(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F07172225),
    .INIT_11(256'h3F06141D2121211E13063F3F3F3F3F3F3F0A131A27353C3F3A32302B1A09033F),
    .INIT_12(256'h2116073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_13(256'h3F3F3F3F3F3F0D181C1E1E1E1A0D3F3F3F3F3F3F3F3F09131B29363D3D38312B),
    .INIT_14(256'h3C382B2421133F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_15(256'h3F3F3F3F3F3F3F3F3F3F07131C1D1B1A1811003F3F3F3F3F3F3F071219243138),
    .INIT_16(256'h242523211F18140D06013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_17(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F020304080A0A08080808080303080B0D12181C),
    .INIT_18(256'h151308003F3F3F3F3F3F3F000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_19(256'h3F3F3F3F01020708080602003F3F3F3F3F3F3F3F3F3F030B0F13191D1F211D1A),
    .INIT_1A(256'h0D0A063F3F3F3F3F3F3F3F3F3F3F0304050E0A0706033F3F3F3F3F3F3F3F3F3F),
    .INIT_1B(256'h3F3F3F0006080E0F15151312140B0A02023F3F3F3F3F3F3F3F3F3F080C0F0C0E),
    .INIT_1C(256'h093F113F093F013F3F3F3F3F3F3F3F3F0102001113070E1609050500023F3F3F),
    .INIT_1D(256'h3F3F3F3F3F3F3F003F040E090A0C0C080C063F003F3F3F3F3F3F3F3F3F3F023F),
    .INIT_1E(256'h3F3F3F3F3F083F073F3F3F3F3F3F3F3F3F3F3F3F023F0F080E0F0E12090C0802),
    .INIT_1F(256'h0308003F3F3F3F3F3F3F3F3F023F0803060F0E0C0B070B3F3F3F3F3F3F3F3F3F),
    .INIT_20(256'h003F01033F043F0600063F3F3F3F013F3F3F3F3F3F3F3F3F3F3F040109093F03),
    .INIT_21(256'h3F07050D0B09030F0F040101010B0308020D0809030E140B0B3F0607063F3F02),
    .INIT_22(256'h020C09033F013F3F3F3F3F3F3F3F3F013F3F02053F0501063F3F3F3F3F3F003F),
    .INIT_23(256'h3F3F00013F3F3F0C03080007003F00020A3F3F070800040706033F3F11000A04),
    .INIT_24(256'h05033F023F073F3F3F083F3F3F3F3F0001033F3F3F023F3F3F3F3F3F3F3F3F3F),
    .INIT_25(256'h3F043F033F3F003F00040607063F0B0803010607033F0009010100063F03053F),
    .INIT_26(256'h3F010306073F013F3F003F3F073F04043F033F3F053F3F3F0000043F0201043F),
    .INIT_27(256'h3F023F06023F3F3F3F003F3F02080E080107030F3F3F3F093F013F0C07003F07),
    .INIT_28(256'h0001043F3F3F043F3F003F08093F3F073F3F3F3F3F3F3F3F3F3F3F3F3F0A3F0B),
    .INIT_29(256'h3F3F3F3F03033F3F3F053F3F3F3F033F0303093F3F3F0003053F01030C01013F),
    .INIT_2A(256'h3F0501043F3F03073F3F033F053F060D023F06043F043F3F3F043F3F3F3F3F3F),
    .INIT_2B(256'h3F3F3F3F3F0D0100050205023F3F013F3F3F3F3F3F0606060409080C0B080A05),
    .INIT_2C(256'h0804030100003F3F3F3F3F3F013F0003063F3F0203043F3F3F00013F3F3F3F3F),
    .INIT_2D(256'h3F3F3F3F01003F033F013F043F3F3F3F003F3F3F013F00063F3F020A03050305),
    .INIT_2E(256'h020006010603003F3F3F3F01003F3F3F01070004033F003F3F3F01003F3F3F3F),
    .INIT_2F(256'h3F3F3F3F3F3F033F083F3F01030704003F040B013F3F3F3F3F3F3F013F040204),
    .INIT_30(256'h3F03020108000605030403063F3F01033F3F3F3F3F3F3F0202020005033F053F),
    .INIT_31(256'h3F3F3F3F3F3F3F3F3F3F3F3F003F3F010105070304030101033F013F043F3F3F),
    .INIT_32(256'h3F3F3F3F3F033F000200013F040201013F3F013F3F3F013F3F023F3F00000104),
    .INIT_33(256'h3F3F013F3F3F023F3F3F3F3F3F3F3F3F3F3F3F033F033F070300003F003F3F3F),
    .INIT_34(256'h033F3F3F3F3F013F010101013F3F0000000100033F023F3F3F023F3F3F3F013F),
    .INIT_35(256'h3F3F3F013F3F3F0001003F0000003F3F3F0200023F013F0301020105043F0102),
    .INIT_36(256'h0301000303020000010200003F3F010001003F01020101000203003F003F3F3F),
    .INIT_37(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F0002030206),
    .INIT_38(256'h03000201030303040304010301023F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_39(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F3F003F003F3F3F3F00),
    .INIT_3A(256'h3F3F3F3F3F3F000406080A0B0F101213131112100E0D0B08080704050303013F),
    .INIT_3B(256'h26282520191007013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3C(256'h3F3F3F3F3F3F3F3F3F03090B12141512100C06023F3F3F3F3F3F0208141B2223),
    .INIT_3D(256'h3F060D19252A2A2E2B2623180A013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F020A1217171B1C161009013F3F3F3F3F3F3F),
    .INIT_3F(256'h3F3F3F3F0004121C272C2D33342F271B110A013F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_40(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060E111617181A140D06003F3F3F),
    .INIT_41(256'h3F3F3F3F3F3F3F3F010E1A2029292F3030271E170D053F3F3F3F3F3F3F3F3F3F),
    .INIT_42(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01080B0F1013131007003F),
    .INIT_43(256'h3F3F3F3F3F3F3F3F3F3F020B161E2524272A28251B120B073F3F3F3F3F3F3F3F),
    .INIT_44(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050B0D0E0E0E0E0B03),
    .INIT_45(256'h08023F3F3F3F3F3F3F3F3F01040C151E221F2423221D150A06053F3F3F3F3F3F),
    .INIT_46(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F02040B0F1212110F0C),
    .INIT_47(256'h3F3F3F3F3F3F3F3F3F3F3F060F181F232121201D160D043F3F3F3F3F3F3F3F3F),
    .INIT_48(256'h3F3F3F3F010603013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050D15141512100E09),
    .INIT_49(256'h023F3F3F3F3F3F3F3F3F0710192026282A2A251D150C043F3F3F3F3F3F3F3F3F),
    .INIT_4A(256'h3F3F3F3F0205060508053F3F3F3F3F3F3F3F3F3F3F3F010A0E14181918181109),
    .INIT_4B(256'h013F3F3F3F3F3F3F02060C0F13181A1C1A1812120B043F3F3F3F3F3F3F3F3F3F),
    .INIT_4C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F020305080A0C090A0706),
    .INIT_4D(256'h09090D0E121012110F0D070504023F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_4E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F00020705050709080302030301003F01030607),
    .INIT_4F(256'h0E0E0B090A050800030403013F00013F003F3F3F3F3F3F043F3F3F3F3F3F3F3F),
    .INIT_50(256'h3F3F3F3F3F3F3F3F3F3F3F3F023F023F3F3F003F3F04000504080A0C0F0E0E10),
    .INIT_51(256'h003F3F023F033F063F04023F013F043F023F3F3F3F3F3F023F3F3F3F3F3F3F3F),
    .INIT_52(256'h03013F023F00003F3F3F3F3F3F3F3F3F3F023F00030505060605050105003F00),
    .INIT_53(256'h3F3F3F02043F003F073F020308003F01043F3F3F3F003F013F3F3F3F003F033F),
    .INIT_54(256'h05060A090A0B02010501003F003F3F3F3F3F3F3F3F003F013F0500023F040008),
    .INIT_55(256'h003F3F3F0A010606040A040501063F3F3F3F3F3F3F3F013F3F3F03053F040008),
    .INIT_56(256'h063F003F3F3F3F3F3F3F3F3F3F3F3F3F3F033F3F043F030100003F083F3F3F3F),
    .INIT_57(256'h043F093F043F3F0D02083F063F06043F013F013F003F3F043F0A3F0707080700),
    .INIT_58(256'h01020203043F003F033F3F3F3F3F3F033F3F3F3F0A3F3F003F063F053F3F3F3F),
    .INIT_59(256'h0209003F3F3F02003F3F030B0B02010314050C033F0901033F0101023F000002),
    .INIT_5A(256'h3F050302013F0708043F3F3F02003F3F3F053F013F3F05060C3F03030C3F3F3F),
    .INIT_5B(256'h033F3F3F3F013F3F3F00040506010B0308063F063F063F3F3F3F3F3F003F3F3F),
    .INIT_5C(256'h3F013F033F01023F033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F043F003F3F),
    .INIT_5D(256'h3F00003F3F3F013F3F3F3F3F020101010106040101030304013F3F3F013F3F3F),
    .INIT_5E(256'h0106020402010401033F030100003F003F3F3F3F3F3F023F3F3F3F01003F3F3F),
    .INIT_5F(256'h3F3F00013F0301020402030001023F013F0100023F000002013F043F04030101),
    .INIT_60(256'h3F013F3F3F3F3F3F3F3F3F3F3F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_61(256'h3F3F3F3F00003F0300030101013F003F3F3F3F3F3F3F3F3F3F3F3F3F01010100),
    .INIT_62(256'h01010201010301023F013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_63(256'h003F003F3F0000020203030403040403040303020102003F3F3F3F3F3F3F3F3F),
    .INIT_64(256'h3F3F0001010302020201010100003F3F3F3F3F3F3F3F3F0000003F000001003F),
    .INIT_65(256'h3F3F3F3F3F3F3F3F3F3F3F3F01000101020301010101013F3F3F3F3F3F3F3F3F),
    .INIT_66(256'h003F3F3F0000003F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_67(256'h010100003F003F003F3F3F3F3F3F3F3F003F3F3F00000000003F0000003F3F3F),
    .INIT_68(256'h01010201020102010100010001013F000000003F3F3F3F3F3F3F3F3F00003F00),
    .INIT_69(256'h3F013F3F3F3F010000000000003F000000003F00010102000101020100020102),
    .INIT_6A(256'h000101000000000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_6B(256'h3F3F3F3F3F00020403023F3F3F3F3F3F3F3F010405023F3F3F3F3F3F3F3F3F3F),
    .INIT_6C(256'h01010101003F3F3F3F3F3F3F010203010000010001020103013F3F3F3F3F013F),
    .INIT_6D(256'h02003F3F3F3F3F003F0100013F00000203030301003F010101003F3F3F3F3F3F),
    .INIT_6E(256'h0000003F3F3F3F3F000101010101000100003F3F3F3F3F3F3F00000203020201),
    .INIT_6F(256'h3F003F000000013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F0000),
    .INIT_70(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0100003F3F3F000200010001),
    .INIT_71(256'h0B0B0B0A090809070504020302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_72(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01030405060808090B0B0C),
    .INIT_73(256'h3F3F3F3F3F3F0003090F12171A1D1C1C1B1713100B06003F3F3F3F3F3F3F3F3F),
    .INIT_74(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0106080B0B0C0B09070302),
    .INIT_75(256'h1515120D053F3F3F3F3F3F3F3F3F3F080D16191F2121201C18120D063F3F3F3F),
    .INIT_76(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060D101416),
    .INIT_77(256'h191E1F1E1B160D05013F3F3F3F3F3F3F3F040B181E282D2F302B231D130D3F3F),
    .INIT_78(256'h063F3F3F3F3F3F3F3F3F3F3F3F0001003F3F3F3F3F3F3F3F3F3F3F3F3F020D14),
    .INIT_79(256'h3F030C1A20252628211813053F3F3F3F3F3F3F3F3F0717212D35393831292018),
    .INIT_7A(256'h2B220C3F3F3F3F3F3F3F3F3F3F3F3F3F0004060807023F3F3F3F3F3F3F3F3F3F),
    .INIT_7B(256'h3F3F3F3F3F0612202A2F2F2B251B0C3F3F3F3F3F3F3F3F3F071323303B3A3733),
    .INIT_7C(256'h323439362A170D013F3F3F3F3F3F3F3F3F3F3F3F3F060D110F0D053F3F3F3F3F),
    .INIT_7D(256'h033F3F3F3F3F3F3F3F3F0B15262E35342D23160C3F3F3F3F3F3F3F3F02122530),
    .INIT_7E(256'h0A181A181B2121130A0704023F3F3F3F3F3F3F3F3F3F3F3F3F3F030912100C08),
    .INIT_7F(256'h07090A0C07033F3F3F3F3F3F3F3F010E172121211E1E18063F3F3F3F3F3F3F01),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3F3F06111F1C1B1E211D0C0301013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01),
    .INIT_01(256'h3F3F3F0105080B0F100C003F3F3F3F3F3F3F08161D202322241D0B3F3F3F3F3F),
    .INIT_02(256'h3F3F3F3F3F040F1A211C1D1F1F0F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_03(256'h3F3F3F3F3F3F3F02080F1115150A033F3F3F3F3F3F3F050F161F21242414043F),
    .INIT_04(256'h17103F3F3F3F3F3F3F08161E191C1E1F0A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_05(256'h3F3F3F3F3F3F3F3F3F3F3F02070A151A1612073F3F3F3F3F3F3F080F191E2225),
    .INIT_06(256'h191E2B291F0E3F3F3F3F3F3F010D1F1C1B1E2418073F3F3F3F3F3F3F3F3F3F3F),
    .INIT_07(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030D1A1F1F1A0C013F3F3F3F3F3F0A12),
    .INIT_08(256'h3F3F000A17242F2A1F0902003F3F3F3F3F121C1A1E2626163F3F3F3F3F3F3F3F),
    .INIT_09(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000E1921211810073F3F3F3F),
    .INIT_0A(256'h003F3F3F3F3F000D1B26342C1E0E063F3F3F3F3F3F0D181A22282B0F013F3F3F),
    .INIT_0B(256'h053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F061821241C110A),
    .INIT_0C(256'h2018120C033F3F3F3F3F010A1730342D1D09073F3F3F3F3F011A192128372A0C),
    .INIT_0D(256'h3135230B013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0A1920),
    .INIT_0E(256'h3F05131F190F0A0A3F3F3F3F3F3F031022322F240B04013F3F3F3F3F0E171520),
    .INIT_0F(256'h1917192B34280A003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_10(256'h3F3F3F3F3F0C1D1D170D0A063F3F3F3F3F060C17262F260E03003F3F3F3F3F0C),
    .INIT_11(256'h3F3F121E1D1827332A0E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_12(256'h3F3F3F3F3F3F3F3F09171A130807063F3F3F3F00080E162129260C003F3F3F3F),
    .INIT_13(256'h3F3F3F3F3F1521201C273223073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_14(256'h3F3F3F3F3F3F3F3F3F3F3F091719120604043F3F3F3F040C111521221D0C3F3F),
    .INIT_15(256'h3F3F3F3F3F3F3F09202A24212A2F15003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_16(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F071118181002013F3F3F3F000E17191E242110),
    .INIT_17(256'h2720123F3F3F3F3F3F3F07272A222730290E3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_18(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030E171A15073F3F3F3F3F3F05121C1F25),
    .INIT_19(256'h2023282819033F3F3F3F3F3F00192C2622292F18023F3F3F3F3F3F3F3F3F3F3F),
    .INIT_1A(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0B171B160D003F3F3F3F3F3F0D1A),
    .INIT_1B(256'h051923282C2C25113F3F3F3F3F3F3F0C2B2E24253122093F3F3F3F3F3F3F3F3F),
    .INIT_1C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0107151F2219083F3F3F3F3F3F),
    .INIT_1D(256'h3F3F3F1024282A2A261B3F3F3F3F3F3F3F0123312A252B270A3F3F3F3F3F3F3F),
    .INIT_1E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000911151E1C0C3F3F3F3F),
    .INIT_1F(256'h3F3F3F3F3F0719252B2F2A23093F3F3F3F3F3F3F17312F2B2C3018063F3F3F3F),
    .INIT_20(256'h3F3F3F3F3F3F3F3F3F3F3F3F04013F3F3F3F3F3F3F3F3F3F0C1820232519033F),
    .INIT_21(256'h0D033F3F3F3F3F05131F28303022103F3F3F3F3F3F3F1434342D2E3421003F3F),
    .INIT_22(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F03023F3F3F3F3F3F3F3F3F3F05112229271C),
    .INIT_23(256'h241C0D3F3F3F3F3F3F0218292A2E2E24133F3F3F3F3F3F3F0D343B302E352602),
    .INIT_24(256'h2D0C3F3F3F3F3F3F3F3F3F3F3F3F3F3F0205003F3F3F3F3F3F3F3F3F02101B24),
    .INIT_25(256'h1A252722133F3F3F3F3F3F03192B2C303027193F3F3F3F3F3F3F142F3F393337),
    .INIT_26(256'h373934113F3F3F3F3F3F3F3F3F3F3F3F3F3F0108043F3F3F3F3F3F3F3F3F060E),
    .INIT_27(256'h040B1823251E0F3F3F3F3F3F3F3F122430303129153F3F3F3F3F3F3F0D273F3C),
    .INIT_28(256'h3F3F38393A1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F04023F3F3F3F3F3F3F3F3F),
    .INIT_29(256'h3F3F030A151E222015013F3F3F3F3F3F12232E2F332E1D063F3F3F3F3F3F022A),
    .INIT_2A(256'h3F17333F3B3338310B3F3F3F3F3F3F3F3F3F3F3F3F3F3F05033F3F3F3F3F3F3F),
    .INIT_2B(256'h3F3F3F3F3F04111C21221E113F3F3F3F3F3F061A2C323433280F3F3F3F3F3F3F),
    .INIT_2C(256'h3F3F3F3F15353F362D322D093F3F3F3F3F3F3F3F3F3F3F3F3F3F023F3F3F3F3F),
    .INIT_2D(256'h3F3F3F3F3F3F3F3F04101B1E201B0A3F3F3F3F3F3F041A2E32303227173F3F3F),
    .INIT_2E(256'h013F3F3F3F3F3F01243F352B2B30183F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_2F(256'h3F3F3F3F3F3F3F3F3F3F3F0410181B221E10023F3F3F3F3F3F15262C2C2E281D),
    .INIT_30(256'h292C28143F3F3F3F3F3F3F0B29382F25292A173F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_31(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1017171C221A0B3F3F3F3F3F3F0B1A262A),
    .INIT_32(256'h0418242622252312003F3F3F3F3F3F02172D27212329163F3F3F3F3F3F3F3F3F),
    .INIT_33(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F070D11141A1D123F3F3F3F3F3F3F),
    .INIT_34(256'h3F3F3F3F051A1D1F242E2E1D063F3F3F3F3F3F3F10292A252930200A3F3F3F3F),
    .INIT_35(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F080F101318190E3F3F3F),
    .INIT_36(256'h0D003F3F3F3F3F3F3F0B1A252C2D31240D3F3F3F3F3F3F3F06182E2B2E322F13),
    .INIT_37(256'h2F322E19053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F010A0E101210),
    .INIT_38(256'h0A0E0E0B053F3F3F3F3F3F3F3F101E20252D312B103F3F3F3F3F3F3F3F192F30),
    .INIT_39(256'h0115202C2F2E302816003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0003),
    .INIT_3A(256'h3F3F01020403003F3F3F3F3F3F3F3F3F000F16212527251B093F3F3F3F3F3F3F),
    .INIT_3B(256'h3F3F3F3F060C1521272729271D12013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3C(256'h3F3F3F3F3F3F3F3F3F3F3F0003060601013F3F3F3F02060A0A080807053F3F3F),
    .INIT_3D(256'h0A0E1012181E1E1D1F1F1A1B1D1811100B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F00060C0F0E0A05003F3F3F3F3F3F3F3F3F02),
    .INIT_3F(256'h3F3F0004080A0C0E0E0E141615181C201B20231F17120B3F3F3F3F3F3F3F3F3F),
    .INIT_40(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000306023F3F3F3F3F3F3F3F),
    .INIT_41(256'h3F3F3F000200010304040406060706090F15182025252126271C110D053F3F3F),
    .INIT_42(256'h15113F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_43(256'h3F3F3F3F3F3F3F00030909060503013F000201020008151A1E262B292A2E251B),
    .INIT_44(256'h2F28282A1F140E053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_45(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F05080401023F3F3F0401030409111F22222D),
    .INIT_46(256'h171D222528261E1D1A1107033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_47(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F0506080A11),
    .INIT_48(256'h0105070810171B222529251E1F19130B093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_49(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101003F3F0203023F3F3F3F3F),
    .INIT_4A(256'h3F3F3F3F3F020407090E161A1B1F241F1A1A170F09093F3F3F3F3F3F3F3F3F3F),
    .INIT_4B(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F003F),
    .INIT_4C(256'h000002023F3F3F3F3F3F3F3F04080E13191B1F23211B1A180F05033F3F3F3F3F),
    .INIT_4D(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0203030403),
    .INIT_4E(256'h3F3F0001020202040504003F3F3F3F3F0005070B12181C1E23231F1B19110905),
    .INIT_4F(256'h161107013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_50(256'h3F3F3F3F3F3F3F3F3F3F3F0103033F3F3F3F3F3F3F3F02070A1117191D211B19),
    .INIT_51(256'h16191D1F1913130E05003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_52(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F0102030403003F3F3F3F3F3F3F3F02060B11),
    .INIT_53(256'h3F3F3F0206090D1217191A191A1813100B04003F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_54(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01010102020101003F3F3F3F3F),
    .INIT_55(256'h3F3F3F3F3F3F3F00010204080A0D0C0D0E0E0F0E0D0C0C09080808060503003F),
    .INIT_56(256'h0D10121213110F0D09033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_57(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F000306080B0C0B0B080504013F3F3F01030608),
    .INIT_58(256'h0203040609090A0A0A0909070503023F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F),
    .INIT_59(256'h3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F000201020303030201010000003F01),
    .INIT_5A(256'h090605040302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F),
    .INIT_5B(256'h03013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0001030507090808),
    .INIT_5C(256'h3F3F3F3F3F3F3F3F3F020404050404023F3F3F3F3F3F01030508080909070504),
    .INIT_5D(256'h3F3F3F3F3F03080D1110100D08033F3F3F3F3F3F3F3F3F03080D0D0F0C090600),
    .INIT_5E(256'h3F010304050607060503023F3F3F3F3F3F3F3F010407090B0B0A0704003F3F3F),
    .INIT_5F(256'h020202013F3F3F3F3F3F3F3F3F3F3F3F0001020403030100003F3F3F3F3F3F3F),
    .INIT_60(256'h00020102030101003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101020202),
    .INIT_61(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F000102020301003F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_62(256'h3F3F3F3F3F3F3F00020204050504040404020200013F3F3F3F003F3F3F3F3F3F),
    .INIT_63(256'h3F3F3F3F3F3F3F3F01010303020100003F3F3F3F3F3F3F000002030403040202),
    .INIT_64(256'h3F3F3F3F3F3F3F3F3F3F00020202020101010001010202020303040302013F3F),
    .INIT_65(256'h3F3F3F3F0000010101003F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F3F3F3F3F),
    .INIT_66(256'h02020302013F3F3F3F3F3F3F3F3F3F3F3F00010202010101003F3F3F3F3F3F3F),
    .INIT_67(256'h01010100003F3F0000010001010202010101003F3F3F3F3F3F3F3F3F00000002),
    .INIT_68(256'h010203010304030403030302010000003F3F3F3F3F3F00000101010101020201),
    .INIT_69(256'h3F3F3F3F3F3F3F3F3F3F3F00000000010101013F3F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_6A(256'h3F3F3F000102030302000101003F3F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F),
    .INIT_6B(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F003F3F3F3F3F3F3F3F),
    .INIT_6C(256'h3F3F3F3F3F3F3F0000000202030303030403020101003F3F3F3F3F3F3F3F3F3F),
    .INIT_6D(256'h00000000010201020202020101003F00003F3F3F3F3F3F003F00010100013F00),
    .INIT_6E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F0001010102020302020201010000003F),
    .INIT_6F(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_70(256'h3F3F000000003F3F3F3F3F3F3F3F3F3F3F000000000001010001003F3F3F3F3F),
    .INIT_71(256'h0102003F3F3F3F3F3F3F3F003F0000000102020100003F3F3F3F3F3F3F3F3F3F),
    .INIT_72(256'h00003F3F00000000003F00000001010101010000000100010002010203020202),
    .INIT_73(256'h01013F00003F3F3F003F3F3F3F3F3F3F00000101000000000100003F0000003F),
    .INIT_74(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0000),
    .INIT_75(256'h3F3F3F3F01003F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F),
    .INIT_76(256'h3F3F3F3F3F003F00003F003F3F00010101000100000000013F3F3F3F3F3F3F3F),
    .INIT_77(256'h003F3F00003F0000010202020202020102020201000000003F3F3F3F3F3F003F),
    .INIT_78(256'h3F3F3F00003F0000000000003F3F3F3F3F0000003F3F00003F003F3F00000000),
    .INIT_79(256'h3F3F3F3F3F3F3F3F3F3F003F010001003F003F003F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_7A(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_7B(256'h0000003F3F3F3F3F3F3F3F3F01010100010101000000003F3F3F3F3F3F3F3F3F),
    .INIT_7C(256'h020101010101020102010101010101003F003F003F0000000000000101000000),
    .INIT_7D(256'h3F003F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001020202020302),
    .INIT_7E(256'h3F3F3F3F3F3F3F3F3F3F0100000000013F00003F003F3F3F3F3F3F3F3F3F3F00),
    .INIT_7F(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.0361 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "1" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i2.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i2.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "2" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "1024" *) 
(* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.185325 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i3.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i3.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "0" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "4096" *) 
(* C_READ_DEPTH_B = "4096" *) (* C_READ_WIDTH_A = "25" *) (* C_READ_WIDTH_B = "25" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "READ_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "25" *) (* C_WRITE_WIDTH_B = "25" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [24:0]dina;
  output [24:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [24:0]dinb;
  output [24:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [24:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [24:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.3964 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i0.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i0.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "3" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "1024" *) 
(* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "18" *) (* C_READ_WIDTH_B = "18" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i1.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i1.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "3" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "8192" *) 
(* C_READ_DEPTH_B = "8192" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized2 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "1" *) 
(* C_A_WIDTH = "9" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "1" *) (* C_B_VALUE = "000000000" *) 
(* C_B_WIDTH = "9" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_latency = "0" *) (* c_out_width = "9" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [8:0]A;
  input [8:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire [8:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "9" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000000000" *) 
  (* c_b_width = "9" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "9" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "26" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "00000000000000000000000000" *) 
(* C_B_WIDTH = "26" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "26" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [25:0]A;
  input [25:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [25:0]S;

  wire \<const0> ;
  wire [25:0]A;
  wire ADD;
  wire [25:0]B;
  wire [25:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "26" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000000000" *) 
  (* c_b_width = "26" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "26" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "19" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_B_WIDTH = "19" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized11
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire ADD;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "19" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000000000000000000" *) 
  (* c_b_width = "19" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized11 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "4" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "0000" *) 
(* C_B_WIDTH = "4" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "4" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized3
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [3:0]A;
  input [3:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [3:0]S;

  wire \<const0> ;
  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized3 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "1" *) 
(* C_A_WIDTH = "4" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "1" *) (* C_B_VALUE = "0000" *) 
(* C_B_WIDTH = "4" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "4" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized5
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [3:0]A;
  input [3:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [3:0]S;

  wire \<const0> ;
  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized7 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7__1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized7__1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized7__2
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized7__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "20" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "00000000000000000000" *) 
(* C_B_WIDTH = "20" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "20" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized9
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [19:0]A;
  input [19:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [19:0]S;

  wire \<const0> ;
  wire [19:0]A;
  wire [19:0]B;
  wire CE;
  wire CLK;
  wire [19:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "20" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000" *) 
  (* c_b_width = "20" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "20" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized9 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* c_latency = "1" *) 
(* c_width = "8" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [7:0]L;
  output THRESH0;
  output [7:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "8" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__2
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [7:0]L;
  output THRESH0;
  output [7:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__2 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized1
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [4:0]L;
  output THRESH0;
  output [4:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [4:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "5" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized1 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "6" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized3
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [5:0]L;
  output THRESH0;
  output [5:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [5:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "6" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized3 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized5
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [2:0]L;
  output THRESH0;
  output [2:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized5 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized5__2
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [2:0]L;
  output THRESH0;
  output [2:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized5__2 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "12" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized7
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [11:0]L;
  output THRESH0;
  output [11:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [11:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "12" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized7 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12__parameterized9
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [12:0]L;
  output THRESH0;
  output [12:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [12:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "13" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_12_viv__parameterized9 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_ADDR_WIDTH = "5" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "32" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i0.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* c_family = "zynq" *) 
(* c_sync_enable = "1" *) (* c_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [4:0]a;
  input [9:0]d;
  input [4:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [9:0]spo;
  output [9:0]dpo;
  output [9:0]qspo;
  output [9:0]qdpo;

  wire \<const0> ;
  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;

  assign dpo[9] = \<const0> ;
  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[9] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[9] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i1.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
(* c_family = "zynq" *) (* c_sync_enable = "1" *) (* c_width = "8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [7:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [7:0]spo;
  output [7:0]dpo;
  output [7:0]qspo;
  output [7:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i1.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
(* c_family = "zynq" *) (* c_sync_enable = "1" *) (* c_width = "8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__2
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [7:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [7:0]spo;
  output [7:0]dpo;
  output [7:0]qspo;
  output [7:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_39 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [9:0]qspo;
  input [4:0]a;
  input qspo_ce;
  input clk;

  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_39
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_40 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "16" *) (* C_B_TYPE = "0" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "16" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "1" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "31" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* c_latency = "3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [15:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [31:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [15:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [31:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "31" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "16" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "16" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "18" *) (* C_B_TYPE = "1" *) 
(* C_B_VALUE = "101101010000010" *) (* C_B_WIDTH = "15" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "2" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "33" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) (* c_latency = "1" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [14:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [33:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire CE;
  wire CLK;
  wire [33:1]\^P ;
  wire SCLR;
  wire [32:0]NLW_i_mult_P_UNCONNECTED;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign P[33] = \^P [33];
  assign P[32] = \<const0> ;
  assign P[31:1] = \^P [31:1];
  assign P[0] = \<const0> ;
  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "33" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "101101010000010" *) 
  (* c_b_width = "15" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized1 i_mult
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(CE),
        .CLK(CLK),
        .P({\^P ,NLW_i_mult_P_UNCONNECTED[0]}),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "18" *) (* C_B_TYPE = "0" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "18" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "1" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) (* c_latency = "1" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "18" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [9:0]qspo;
  input [4:0]a;
  input qspo_ce;
  input clk;

  wire [4:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire [9:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFFFFE0)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0033F3E0)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    g0_b2
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[4]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h28)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[4]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h01555400)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00155540)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    g0_b9
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[4]),
        .O(g0_b9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[9] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b9_n_0),
        .Q(qspo[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_40
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
hBc0mxRkt2Rf4HYTCT/cAsLDw6k0PKP0RNncz0a4R0m9h+7vznu7iqd86Wy3O51GZ9rYTP+5Xeq5
aUd7B2y1ZDDSmQ/HxbOLccwbGczsY3bjs13YwVkoD6pPrb8ZTjOyca1XjPMKxUR/LZa31UAS+xsU
f9baXBe9aba2rXfKEMJy8nlf5cKkH5K2BDxf4uSWAfK5XPlMWEaBuHVHwuTiPVoGDdopuZZBHgdh
GQFPeAe/v9HNc0zOIf4DU10gu0vzM+yA6g337DhXI/lvw+q9C6qlIZkOMwHw3/foedEATXvgaEZM
egUdhNEAyGAWPedO+gAoAJ8w9mzRLDIGhpRMXg==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
AxcX0RaxtRqD1LT7VtUP18NrOS1hN72v2yEfucUrb97l8DuLdieCKnuyzbyXACliv7Hix8zLfGgV
PJ6d/g9BnIU7Iwdk8V1Zs+BUUVdABxJC5TxnUrtUTAt+R5zShBfy1m0GxxyL+puFephzCnYJWH5f
DTqz/yisQWx++ET6VSGURKdF7Y0bUroyR4247ZIkPcruRFbYXv8WvvZxkc6OE505XzFJdC4muOKz
7jctAqq1A4+vc3PM2Pmek5a7zYOQvjNDnhY2x3048ZQjlQLreJ7enuaXG30HWV3tyInl7+8s0zej
URbwuwjT4sbMsLvZyHSyFESEG4KzYdzihC7J+Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209568)
`pragma protect data_block
y77gu4Jo6e302qg4e3cYnm0TSTNqFd7ZeoitFIVWBM3jAnDhKrMp5AXcSEef1goCOStKvwGx+wKv
4j739ZuzWFCerPQlRy7yjklREzhrLGWtrYdqpojto3x+Q7ySPbi4GHbHKP2I1ShI6SBjK7My3xcl
7vMJniU099pIgle1mnwseIOO2RXG2hd7DdtfunZJ8L4/2v/NgrC6j4pLNRBDH+rjIeTVIFA22ZPN
G8gi26dB0P2XigSQOZR9Wyp9ZzOlEFbCVTNhjGt5e7Lv0bq0sjpSkrmDE4yvhtne1HNvJtpaK4oz
AWsjiIx9x0NV7NLU4xBREdL+wN51k0KUWTYSuBoe0zAxCCjjnzRi1kKeS//ACvKzr5Ht7EiALTJz
P6ONZUhuk92GeuQawJTVEiji1ugD5ePYlEYNnJWGXQQbOGvcuMa0z3Ng0I46zOMpGMD5sx3GJE7o
KOwlbeBHNvWgpIyziszG7gRDPFxt0nB5xFomcH29ymoOKaReNuavJlHDmGAcCy2XQtOyKx6bA4nn
skC6Woj6oLKkp+lk8YswCaQmyobBm9NE3cflgw93kmCh9FwKnpxwjEEWr5eywCZb/edA7HddJh1u
O5/cjNMdpmgKtZvXllJtHxIOZy1CpKC+5lJUKTaAi/rpZ6O9L8ULH9l75kJK8T0lO07fCuRLnfYS
t5TETKuNHrZ00TCXSlvlfJ4fov/Ud93ikHTPlCOOr239TxuXu6ZSRRbUZzyBMITwLLehpdrsE8md
Wc9vWa35+9AqYc56jjktnf8RzqwSBmTqFY4vwtcbd4L23wByauNLYopEckV/VaemYRfR1bN/3kD5
juiQdzI9pojS+xP3zWdOxtMvgNA4rRrrRJvqHsSvdLBQ5rl7l/Sr0xy35YdWkkbLh5rK0i6VDtwC
XpZghEcyHu+ddDP+JBTpVdV7XVuSj5qOQqTf1r0mkTZ/1Tsd6jqQMBFJQ0rWoFFBBWrN7h4ghuGa
/IjQsVSkVftUIR2TW9k9yE/q6zSnAsUSPduLbEpUWJk92FAcicq1qJruDo46fenntiHsHgR5zrl8
nbEx3dNG0zrCrA/gJ5//br4fJWA9QWDnWkU34P38IFl4yPXKqGPj+xWmolgaHZvfJqTykbm0HYHX
QmX6IYWcKn9lii+6VgeX+nUGL29kUZoPXnsL9goJcd42adOkAaH0S+Pj8jHNfxSHj1DzlCf7Qxq/
rt0jwA8fUbANQ8/iXLj0aWMqLrmM3K4JNZXWESyZHeb2NLZ4oQgbly9ag/1GNsi8BmPaGdza/XQ5
2YaTtXgKTsxztbfx/yDRe9+i0NgJLMGM+T91qnhaVBnx6t7NqkBYJnCETeEUnGsURZIUQzg8QXv0
9DsYzKZnhSqRv71XDzSpYu1YcNRw7oi8PfOWZsAePaEKyXu//ST/ZjH8tI2cX4an9X9j2ljLVgsH
rBwGEX4MplyqADHqOyJ52vCquX13geoWTyaCCAIBuMqdXXNu/KSeoAnfU7ECJ+4KSFgwaKWS0n0p
p+A6EMfdOC1gCcqo7M3r95e9zLOrbY/xMHytAnE8iWd+PB0ebuIeOZDQgdY1q0DqY0UtxFJBLzOX
0GlDK7WG4wf6bovSCUy9XVPmOoCzbpopdhpB/R5S6d5xQTxVK7B8deMcP7NSpI/YmENuON+QuMDS
c+Vi41baMtgRZjvOqlBJT7blMXEcUHlr7FoW47dII8zjdDVEx2iLK9z0qS13FtCp+0pPVYrSCCtR
EpGgcQkHGlIssAsGO0ngImK7zbxj4eIvIlZKA6IAyaE7B0YX7w8Dy1VXtLAi7gsUU3rG/JgSacHj
wJM9Tltp8nVtlAgLOUmLigX9RCzBUF8/Sr2RCMQx066KT2fK/bbvvdCUL+4oOa6Ffh0Y6qATU2Fn
9hUCX3OjZZRNB03xwxHqsFKZGM5btRx1A1fjP/em3IrOqarBPA74tnWfkFab1qMUWbgF7pwutsjI
gB+J8k+8CsmDFxU8a59g7LEDWCrcDwW+sWXYgheHOOzLrxj35Ao1JNxnlZBQD9Iamv69oD+d0OcG
YHuwnBvUAHyM4zsQk+EXn9Ch1DsZ/G7/MuVytPZrk9XQ71Eky4vRDvxcoRqBOnC2SLWLWzpQfCaO
1fZYkU9m2xG1/aY0Lt3sZMo4vG7i3Wgx+Il0kdY2wWucJnng2phHoy/tD317iRTf96sBFQNJw5kl
G09fnltNOANOC2zYSNboasVWqTnrkRmfW/1DpO+rGEArFByvyxPBq2C+3PXNY8ANt8FMC0P2l7UA
3Ef8sLAJjaTDWGaMHbGkIT9y5lgQf4gkC/+/y+4+LyMdcav9VIDp4ABd4TW6ldZGl7C2NLXIGzSu
gGyOdFaxV7V+36HtfKHC3sqy+RMUwEBp+fT5M3ZW8S2dbTrmajzEP642ccnt7SARiChrWESIaJSI
0u+I35c40p6KUJv0LxUPUVgu0W8gi6RWRBXMtPnekA9/bIyM+3jCAduuTTmaYEZC6wYF3pnGsKOo
bw78h1BNmkz0Ji+R1bC11Wrdqo7Ueq7/nqjjLc9WrSHTLghpL2WpqKHQvwzR7OLWvxysqc6rbyHl
06oNIL/+u+OIqQorLGdd0ZHkBWGFgmvKu4btuzGweFo58W+6InwFik5r6mZaK5dXcEobdSTFgTFb
tq6HR7AYPxjQ46gS4HJpThA2NChdRgYvtSlqSWS+OOVdydd0AAsvPC3AB8/dwcuZrrqAoj5Hrrx0
/dYGZtkQ0X9PgrjQQb/jThocFBI94liEGJRPQXeUKMDIBP4UO7kcyN1WA/c0Y8qCHQxfLUhvlsRd
CWNLrf9i42HBzEtH5AMPJvgP+5Y+/gUlnGP9DIt+aLeIFMx1dtxN+CYLtnvrcSfQ4yizX3ACvG6l
7EHislRFXDb2Jmc1pWSs6i7kamdtXufmSf1mPaKXahdCjWQKkO6KJt94C9Ivzqdz5KkVHW0aq8bU
BCJsqD9TFvR5bV/sq7eN9pDY3jvfrJYQZ+mr7TDvgAnk8eis1pQqu+6UFcNZwcn/fSNMQvCPtgDQ
9k2AXm96ulDh6+bROXSQqe823z6iTO+tJ5TGUgA7o7xRBBwVDMrjjPlmnWGHLvR14RaSXS88uOxk
u+1ZZ3YZmImfM1isJQzc067VxqW9agC3DEdRZn2glbC77Oe6JGioHR5/MoA8oqlK81d/eCTDg1N/
2DDDOqOgjIjFJHf+D1pZL87DIsitql5Y8opsaSTUJZcbinrAD6GQ8l5YS6WFrP3ArE6dHiSd43s7
P7DRtgVta7CZHjZTstCxNPgmDR/Go0Zdl4xWuNytXlKI4ti2g/d5+7y2r2h0iH4APb5AsnfVIqsq
TuA3ajcorhYf2kwhESNjvkOWgR8m/s7Q/oUStCzcTELPtOUqwMpwRXMdZJ1OqSqWsREfxqAqs7mn
YhnAqO6qJBskR9WSCKOkGl7MabexDoYCmfB4HWhcz24k3uy57cxG1Nq1ofyp22g4RPoMoabYNt9z
g677Jco71ETy4qN8Yd4k1tyEG8T7bdJCFLrF/dqXf0p30g+uY6hZQ97LEZyqy4onYSEjzUq09R1X
OD9eancCeimxeo10ByIprCqnKGiGBoaC0+kpdZh1mscyx598qPtoix3Fja/lRKMHEf15XxkLHEaH
0nRBFlhNlTbufSn0yCKJKLL947VJqpjNMOAazzSFWPxMWDzc6mU2N60UL44PWv47SUWuzRwwWc9T
e2byDH479r5bwqc8wVUf69aE69xe6RdGSRMjMkKdF0WBoPGs8l6LyEo5jg8maOFQwJL5ehGg9mVQ
BFaqEnRhiCeHi5Zd/BSwIWj4DTPphO8xu8gsdZW5d9Gjb36DvGXoyHyxyRQLfGQ9EcCGhPbL2Umr
vc1PbkBi/pq7NFsHMZ7agfslXTzhTfe9+ubWzI1s0249IVvIWMTqi4Nrju5hb/5JuQVpBKMzlT7b
NfKtYTuFYgoGcVjlhJaKz36M6PTJ9EdPamJvUirAGO4Fq33adVIHTJ4Be4Jwp9geSwWKLBjsJvBC
g0puuv5cw31EJse2p7dAnuX/6U207B0UJuv0QUXXm24UEPPsqy1folHYDgpB42yUuQ4oyQnWoPar
GrbNwKe7qBgoi7nn7BFTjRJeBxYO+IOpN6U6jcbNP1fpeIx5rMUKwFeeFd+Jat4JFD0WXFEJl8oi
ouS40sh1qJwg1JoEn5H6yDATxzrr+EYCpOuKi+sPXDw8ZYOi86bmoIEUiJt/apNUakFxJQWDGQKA
PKyfgsVsW0bf6HpRw8iWrlowlL9jkBVzaXoOPf3uThvNKMVaV376Tn2mugbJiQmDDXXGLxx1W7+b
FJ9+/52xn0tuVc5MJtvr5eUwt75WlNEYGeUbykobVS5vzSHYmjx07YOEtSd92CmsARb1wPsEvEwU
GCHLWRNNhBXdYNFFopEaJAaJi542TIA+15/yP+geFbwHWZb96WYZCHCPi9JPVPXVnwv/HLWwkSEU
h8j/LkDTe+kBfrf59bPX/aLDaVBbX3Zs3Oyp+OfhF48LN0Ugxn/TxWl/O5aMAE/2TrxtDD5eDYIh
ZLIMw2O2q+sywMmLmDtVY/pwRKwmKieSvyQRmZm+vlR/dmvXHbYu7okxsD7uJ+ev7C1OoL80bt1Z
rAgyGxXZ9vbs03dekdHAO+EqC8o1WMmKebSPVfkaCIHlDM6Ximk5i7K3kCxqn8PIg/49m52aTAyV
vLJgijrtiyxOXYVeUzXQ1ih/Rumb5hStbMvatxZBarMBJd9hJxfvXl0yOKYZiyvpWsXDTRw5lOjR
PV0yKNI982yZOWTk0yl7d1cjLYkFdmZ7gRiSkefqisrPBmNnUMYWKFmzfxcj1fCj8VaioBd7xow8
Qs9/+6hLV1aVAZBzj8xi5en8I8gIoRWXjJYFLvKrsupAIYhQRmJSSv0bWdoHiKVFS8H7Pfy0izDQ
V0qQsXorbi0nMxkCfPtklh667hQB+6cIJQgkxJ7cW23Pb3h4Rk/YyZtElulxKOUmBso3EZ468gJM
zV6RtQi5hTH47zI/FGnT7NVMsneGDBOujkuUnaKSsVfKa3Qtrw6LCOlPPM8gMVriManB7C77Q14R
MVjKIui1T5FgFACpzUOdNNDtInN93cnfiXb1PUAkJ+e6bVqT1F57vceKsy5hNkAXkOegsUElHeGi
x8ivESLFkI4FTDDLiMa6WViNOT0QaSDoAqs72nmLkUehGr/CHMFq5E3zzF8hIrDnRL8CknmSlSZO
oPa6bnXkonk+oqGG3FhjoIlD9r5p+Y5fTsGCQ5fJVYca16s5kMYNKEKwlFbKrn329Ko6GlsvmFi5
xqN+sWb+vudIK+tOgRcOzQ63huKMf5hJ0Qd3SK2gnLwW0qvE9qWolQVl1gPW/W1N1wx5Q+U5IHfy
PDOPzzdtK0gcI3RKh2vhqLxcRXKP87JXSu6MQ9zxWV54f+YvCKN7rn9QQ/Xeyg+NmtcsbDFlLW3U
Zm4dgd28CB/aKQWJev7bxi/y1dsuYUfDAte66Xw5HiqwYQGlbrDqz0qMuT5wnF3UKQOXxa+wfFyu
05NSeGEIzmVgidgSDxXgIVv9ntKWo1rEAiXk867NmC11W1mTEUxrLv3VMmhffGV7AIBh+KHXow5O
P9j/Hz49OiaLrWrNb7nt4g/OZpJcQDBjv1VaDT7wxgnti5WfAXmW6BZMMsoi6R2run+3rz+bGJ7w
rfJa8RKubWqx0HAl/UatY/Fmb48I78C0BCLsDyWwLUiY7+8vOWDmS2gOASzLtGK19FBkBPGk0uLB
ksc5sLPrpIzitJNuDjggyXCEAhoNDjyKJ/B7vMGDYKu8M+AMrxRlsKgrXrmNybPZXb3zlHrZmWEp
ylnm1DRVotYvDZLPAJxPyDFsIfSXfglqY1DIOn6fWLsQG2+S8BYLbayxQxhvp32wrjTPHokghVm4
o9f/hTNCCcAmyxtky6P8LM5NJlpAQXXq/0DPoKd3Xt46Jf7E9xZ0ao0CcvR5a82NrSH9t9c/2Gad
jb3dg+26wD3T77TRx/W2VRIGGwTz5aeFOjGorKQeBfXJK8ldtOunsjDVQtam/9rh+hoPbDvk9UcK
UeqOntueRRcJ5ZK70YCX8+7VN51Jf83wHancnZ46yTt0VT1P98eoKIRbVXR/Sl7+S5J3D7NeK72O
+m409dwH0rOvs0WH+QCh41bKG/9JVeh7BBQbvfprOlDcgA8LGuuQQkNfAW+fxf/PR+hbMx57tCVe
79vvsQq5xhwNoTg959JxuVtk5nW4pcz5tyMK0mY25Ukdo+6RuO9tjakoBrXiSGyZtYymF8QQVPHt
YkV+9T9/zvMU1DPAy0x9NPwkqinXYfVnXFZkstsC7gPyFSlzETDrh0FzVsyIJ/80FPXcRT5GNqiB
xacKkGhzraGxviwz6QXp2TK3+bJo6qRnMQTA1ffv1fvGR8Fxhtw9SwJiLdlcFYqCthn4fGqGnhxt
3YRE8uDE1rqxB8WKQA+h2QH/7IUuKBKhEiK+U/HRa//4FniHDy9ifUqQXkaxJzJGJoE56Q2M6y+6
BUShHCoWYuWtyc4+OC+pCwzM/Jur8inZPvW+qDaaLqHbuv17CszrZoPhWmEOonqX14fWhVd1OcDO
IW/7Dp3hGcy2NtHClKngpw9YKqruTAUMWNkRnqMdV4Zu5Q6uNBoLziYNCDJ/dlDOnRrNsSXXU9X5
/Etd2P/Z8M8/btrTgYKF2Ip52RilkzYcjZfbN79NC12GaGNisEaj6nu+i+rtqpiMfffyzgcVgWMl
Md8cH/ObOstXF1sWwFGXMWWtrLUJQTMyEM/CdhVufJOoR9l2C0M2mAnm5bPyznAGKty7usbj0mru
ej8nqFgxWc8u2g9IzKlxYdhPmAyg5nHGvtMJGqxNtXdZUVjE+QGNG0UvWWyJfgb65+EogTDIP6kS
FI313eecEGsLLhMinCpsf8o4uFmL8pylvQaItn4zSURWzTLsnCb/V+kf/qDXjK8UmOjd31yr5Mo9
TE4vXEfJHfxMsfRFMP5ULdq83PSFDXnJehOHVqpGJUwNuCyFrxtJhEyj1uXCvEMZv+OuM6JKk2ox
ctEI06goQw6kZR6RsdFRBMkgr48+CrbBLVElaEFURJ6O0IEvfyufn3ecaiaOfxhkwb89YTLinFR1
iGA4dn2OFs/IT83ajwTsEIi4HoAYc/fUNSHetTb2uiWOwp6aufAU3pHwXG+T1/VJ+Zv/fCVr7iEq
7z0IH2I4uD/bsSSVa5Er9WZWymLgNoXNC8Gq+3Wn7V/QErFcYs0Yu7KbwnqT5RpEZdrORKJjLDsY
Fihauo8s24Hl9gD0/7WgsxQOHIxeOzu3f3Y2WcrYOmD1Krnki2DFW1/h0CG244YGzIzWCL3uCQj/
XZVY1A4CT1DWIZKLn0aajMrWaV5wTmaf7HMvk/jUWLKJ73h0C6XLKplbcO9v6XVLXjGbWU6sLO/1
xRGUahFPpHZiWIR5JnduiiLvm44g6fvZGTvnrIMOR4bubPKj9EUMZuEn9gc9ogMUxvbDsJq1Bkbs
BfZbF1++Xr68qpWYPklZ+BZG0anpftHAlktiUv5MPqXAnFT+Dff15UDeyzXrJUAwuhte+GpVdkrD
9ubfb+m5RPyzNwGkf62zbWls4lZ5sxUI+pARJavaQAY2NyjPRtVHH3Q5F9OL2Ov/mFQCRYBVyfQE
QjWvymm2YblVZYayhZ//mnE6eEb4rKUVHlxcq07p3g2rCVRHsNQlTMnDSapaevBkNUsXZ67LTUoS
GMzskqxuVXzD3zBAsEMMXYhWewlbWcymbMwBBjWS2/ak4KY5ot0ZtGV5cxLzKfPLcncFJZjT9W+v
jqpMNICdXkY2QBm4eGnUCZVEbuvS1wIrH7QAnE36ThAKWxxEt3vEsvvv4/FGGZ4cSwBKGf2g4/5c
w7MXQlsBlYYocMo1/csFjjZXiqfrmeeQxrqhGi7U4rn/0cDURiO1Snf6kerCBlxv7Z1zvWZhzCla
62VW2Ow+SwOW0f430FEOnmIJfXtm53iOSPuy35gmw3SUVYZUNGHHeKpEtNPa4y0ZcFC+BemvBtRQ
BqWnU4UGqBIMh/c+J/k/kXEczX9qXrPWfGrRlsmW4vkctPlA08/urQ47fbI3Js2dQLlrbCONgoZU
ZimLVekuHTJkcAZKOI9lhZHZmbgFMTzIIurjDR3ShuCAwSSyKr24Ve0Bh5yXNCzeKfVsusA1pPxW
FOU+VQIfgKMnml/NYIcsoSEh03Sq0175DhYKeQQb+Rw3H7kmP4Bkthh/YyUA9g8UJvFomWDBFQil
bwqKrnvVk/yOqBSMXkZ3Ygih81zxSCZ5jPdHhhH7i6XGUZw3I3Kd9nqbb4QSfrTPZg5YkesoH83f
+zrWAk22HC+iXTts3D/hT9SfBSYeTL1nAlB+ORL6Gn0hJaoaAm9m3Qm5EjDHpCD6KnRFsQ4hyjHv
4u9CJliO3/j+r3oYC/SqViiBkXx7U+1Ss5S2Ze59QFOAowsWeX6bCNVV3dlONTTFRN2Ph8dZMc4q
8m+iqfK/F7NHlFxKdQbpC7feKOQh1fphAHlkQvW485qDtzd6XuSZbywOKV+cyR+VCdw7tcAvu8/E
qE1wugcvRJK2lm2Ejgxj+YJ/B7UK00cVelwyTWyqAmuyJ2wEC88wZt8gda2rN3NEC/fzM25cJlHG
8+PNrzyL6us0965tMckdMZ+5Vh2HYvGta3qzZShnmXQadsrCDpagMUG1pxXoS5vE1uz5Lcg1o0v8
mSrp8sfnRfzFYCA5GCM+AJkO4LRncr5kkIxYUbOMaPnuEDWE7JjuWhaJtjvHD3a1NMB2hJLJ2dtj
t8Luwpa/H3zbNhyz0BjvMc69yirR0asHBYIu+Wcdlg4r/g0CngEsIAxTtvUC7PdZ9D22TdxY8Tsl
PApjhlV+/gvZAz0+jfrhfvb3+5nVnIqXsQAs2b0PIeqr1pmbmErWJsJA88Qi1KmtYKquFIw9XDN6
bFcTvSVZcBmzIR4RiFajkvUtWGyF8xtO9t8L01ZlB8LRxivCx87ArV6j4Vsn8VqkO83J5btB3K4q
G6FMFTO9FuXkKLVyUBxgpv1kxfK0Td3VF+Qy1r/VAwgjSKa2tKd0euHXKpDOdYiZPjV1X3xzU0YL
lOhI8PNDLViS9C7Q9RI54ddO501jAnFxIKW+N5QmY8eIryHmEtZwKYPj9aFu5w+7iGL/67SUTtB3
L+mGU4wDBzIGIg4IWzKX8G90EEa9QFpGvWJKvzoN7tIoQ5zR5vVVItZkUVbIEjALQREGy4ci7chS
eJ0IEF3ArfzoOGLfSjK/sVLJ1xWdn7Ps5xnoOLO9DzdbfzKMTglGAPXFdY2rOTF9TwnTRgCgxAos
pX9TWU6rqwBLjQU91a9YVAFX/1GzXy/f8UwPKaaFfXKGHVhgT9q6O8HeTE8vzrm2At1TLlpx0KLk
XT/925sjDURPJNqjPlsEJPQI2gUKKz/JemnY0N+mK90wYRi7Qo0tHtOWiAHp3rjHyLvtV8awyQn7
2MqLZAs/hNEHkvrNNVi/Gz2Gl3rLduEzKUfnPrH7/xkkcm7qAGnew+NLBlleI3jDBuz28o74J22B
rbr2Q55OKOKyr1+qPm4X6ZR70Qtu6RW84aaeG27Hw3b9BzJwvut3hldH8Y9ln52GjCMMBZCwMny7
CHebADEYPs8zCf9rBVG/06r8AMFD6tZOrS5bNWK6kFe8ell/8JxDyk+QA/sfl8fVn5a2srmIkti8
26v098abXLiR5WaResUq+31F5Uw1zgjrc+D5QZWqu1loWL7dDfLTmRfF7Z6OTfFxmI4fWfqwgq73
gTNufiyuymUMGT7dE2a2XJC1YDO4GeobSDrnKWMcWUSasthYsP+QwNSY1CzWYV6bPQJf5D1A8THj
yjLKinNJ0aRLmGbc6v72HASMmOkJ2GmaKa+7MZlMgDHI+Vky/88uonCy92LxqMd47Scj8xhPoeXh
qTKbuufFfcYqwQqMEOgl7+7w7p9LHwVpZhC0oa5KM33fowBK3F/sV8OKjJ7mR50Qkbvlf1gKY2ir
Xq88u3Nv4L2skVVc6mQ4QXJESwlvuRw5EMfHoWcQTHgrYvDQv+SJ80RVSllX1a6h+qZkVIEhLsam
JOdicI2eIa84tlJl1S2t2sd3kVbn7dwuPDihOOrKiAJAvVFPHf4BjwVV3pJxroMhWXcl6v6jw2yh
oTy0VxTqXmkSVA6M5MFbMn8mJkpBnDLjbkzxwk7HiDGec90Kui5yacbxE5KxfhNQ/nPnC77aeLOR
C8GUb0px5u/Y+nbnfRg6Y83eaO2dHJ4xo1NnW65l3+14iXcXgNO46XyAEDidWeKaNSdqNdfo8kT+
8L8tc4i6C+pM+3hJMs8pKuNxKcJa2W77mT5bbB0XIsIsJs1jhjoXh4p+FDZO2cd3CKLWcKcNN896
TIaZECoV5GbzI+hQEitoXtfhqCVJt4rnmd6BM2SAscQbXDHoFvRmY2hmgLwTkIYwiw8ScJs8vmMX
ESFRVnbuzHuONRpWcjx9nfdpzDQ1shKzo3QZdD9PhZcC0Bl/fS3zGjz4HpDJcbh6oASgr3qbyJZS
fPgU5YPgoC1FkrFOOfglWmWgtUr9GZeFAbuOgHIHza/o+IaeOaCDkcx2oJ46b1OY429r2i+ye2R6
OCW9YupVvNkAG7XuWMuujrX8cGLlR2f8D5RSQU4lMaj3re5Zlw+CXonuiQzyH/X3PL4OiUW/nbHD
6OmYv4Qp4l0jfyJAkw1LJZjObTn6QwaDaDRwU0+ocWJxQp0TSZjqiS8ErtA+Heuo+H2Tc3mmG4g/
tFY3QCTsEYkMxoSe6/+oP9bd1+7zTSZaMuHSJtLT0phmO17XO8vf+TYAtXA9N8NCcKzOElbHlZ64
ntTF2l0vN2JJFP384fM2GGzSNAwWJqzH+vLilSCeYAIFOmQMJDcT9k7oiQpZzbBt/CwG5pTZqXuZ
cK9WUqmS7ODSjgSRvFXTesZ3wA6cZO0XoZIHIP5LK5RR2HylEisUsXo7KcWsGIx/FXmy2PLq/nhh
zeCM7CdxpvUbIFFnEy+mk3prx2pEDds/w1FJBhy4zN1AaBfVUtGARV6vY/2acqxjBn/+WL32K1pH
HabWoZsFA6S/xrJbj9OduHhp4mJanTNzQvGFujWK8B0Hx3WlRuJ5eCbq4VL1Tx4O3mkUQcirDkiz
+KrZmz9LgrHBAjGfCyikRS5txn8XFp/qBpQ1OvDz5EBWWhL6W0IBjDZmQYkmCx+by6gQdaESbUuV
F7XSgt1N+0m6Eh+3nL9KgdX46+ZJ0XWSteOYRFLplXDqhrdGjp9pPMtT6qoRgomVaaEUMYJcBCGE
gdy2Ta5i6DcsHtTlBq8E1dtny2dAlXFxctuE2k0jlsQyQwjw5PdtNkvvgv7cMzQGxE8j9yYq31Pj
mb/4oqZSwS5S5gmhyEztBmMko9jczPm0AlfKUZL8M6TiD0aD8IRb/3S6UZiqfbEaN6UiYhQdUCwp
aN0ygffwUQ+Uf48m72jP5D84Bfagq3PmXt2nUAqnjyKhTAIX4PLzAPWXQE2l+gU6qiEpcr8M4+mQ
OH3mGvRWOZFpPE2MkNdn1dJMRqnpXvpjTQ3wZt3qAsBVMnwjldDnpZAb/pjpAAblKuX+5nEgg/p5
WO8V9RT15wpAYk0Hw23Ys3wCh/oOMt8umheJBp4kFf96buyY+MXElzQmYNvBhx5MhN0sA0QOIG9l
jWNas8aKcMsp2y6T48C4VoFms2HzkWbQghHiUhv/f3Z8Q4Bj9AQtMUbPrh0OsTIY9yyOD79WVIWa
lDQQMOPuFl0t0SiEDFWxaQG6geh8wDjaOt2S9LSIgXd2TJZ5snK5ZRy3dDyNwcHzIfWMushgTIHH
L5Pd629lRrza29YCKC32gLxW//shL1ZyyWKqfhVpoSGXgobY8XIAqu1+7s5N0RWWlPO6HFkip5IL
33fRAriLoim8B/UKLOe/1eAmUCwubBr2K+bI/3MEW5kgaAnxE5pqunLfGQ72Jlso3FRwRDcDc8Pt
pR9XtCwEnTtKkIzDNiXnBCrztEcktixZ4BUHTG8u6RLJ3Ol1HYnZ3TMpVWXZBjBCPxUTMhVuU1uv
qt01AN/Jw8ZoX/7FVCmRMjGMwNKSHTOzHiFzaxvOVzVmN4nFEWio0LazjSFhZfg/4uPRz33C7uzp
4X/YGqi2e6CV4JV3FdH/rnb//E81O31oW9Glc5a70kC9CeC7jDCbhTadW+u8n29/JSi7I0Y10+gk
whWjhypy3y1h0AeyHS3GAq1p9uO89s8litHnFTcHljMP+8H6k5nFGtqzrgHF5J/K7KAPosyFAT3I
HxDSkSlbuRxU0d02Ls5v8aME+8tGLBNBycNQH8faCtGATq7ihXm3k6QkWEFFwz/kEJyp5sewRb0a
wmk+0Jd5IzWpE4j5cb/ht9SD4kG5M6Spw4o0ITIOJ42dyOL4kcBYfh/CqFDqv/ziHAzFkxqV2gLd
qeyWlxjKBa1jTYjQw+Us/wqW/Dk3jLpD0N91k3uE+yOqH/imt+GvIDDDFAEOv4iJqz+ey7bhQHSy
nDSQiBTbIToSwC7eFa8WwyWVWegr93kzLFkUVamB2lV2jsokP/3eaOhYp4sTu8ESMrYvxR6eRtBO
Ta27X71uD8AEVTPeWuZIBIqcp8ReYUAbrZiNNjtqM/2DqJyb4gCdzH0Uvjn7n+3kwWnEEQ1p8QV/
9mA0k487UlxrVeDA3SWsOA1Ox7tIyXl133xHqv5lvjHhrgkxWC+M5HoX70ixNzPCgprY+NcEosUe
zINia9uwkmFuWY4i/SnJa/7RrQ7XhRi7myDbC16OVcSL91k84jMTaxaJ0XfjEn8+WRYRxG8YokeE
k5yrBIiiCEArMHIOxE5YS8VmrGOML5GnwBA40WMTfALb2Bc10smXBsQaCFryyE1LNv3aGafx4nuA
b+O33E8ROwk9br0qHEhLgx6c/CLe8cOQ5U1xdi30kCAa7OuiGdlJ67Kne4k/zlZrVqdYISlASPin
LungFZGXLr82dNlNwfoe+wtcJKcgbsINWOnFgTVxY7yG1fpeeazZs/FZoyzxbHghKmX3wLoXM3Gs
mbmmjbjZjzl3bUNHd8WIGT/f6V7gXYdUkTgu8NBg2Fmdx01G+Ska3xQnPIMBiljTVLdvJm8Zeh1e
tAwDGGdx7fwB4whjd1fe3RMpl1IDuQYAgbqx7tfLHLqh1Xp7FpwYCizcx4TWPo/jsmkiJ9j9Pbdn
c25+BltwJHpWRDZecdKvep//lfN0nFj6H746lH9LOh6u6BLzq2Oz5NlZWwwwYZxl5lT35SYmiFk4
WIxI9jNKLpcnD8FH4Pz0NBBUEOavE8AZgE9vXZNCvTeKvZbUj0NLJwBcY3rzdcmibm832PHXlRjC
zi36O9oRMQ61rAdV/LyXhj/xR4LfpHJ2k88ueUQpN3Iq+hSYsER03rp1dwCvM+JFVnhhFgUtLENB
PD4vWzBBUSSNCW3afIR2WuOV+Em+lT24v2NQJehqNBhr73HW2aS7DnIqJLLVIwl3V9DQVWu505Cv
9nFCmdBl9aqwGrZMJtSxNjnl6PvweEj6IALlgt3l8uG5a+TtQisJIY/bcvtDkE9RdUjUO34L+6or
95nFUi3OzuNC64zk0Huoq54D6LvBroHP0x5ai0jN9ChQ23YaubFxQ1+DUjgbs1mhnYypba7CPc8r
a/qk3AKRpvWeXVE4MA2nJb0GVjMqlAGYbNqf9FUUVYgo3aXRQsrROCvrWBt8Jxc7Y4nZD0Flv7Xi
+hL0fz5juGqGVix57xP8u8CMa86grf7MvPA/dAdE12YNTSUh6pd3n+Q++9w1ERRmAK3lmfzVYmBJ
ytPcOsOigs08qHGfP0Xjk6ogccmGECB1MFuXzLmMVPZOi7KAbwRUOFXMhR1tG/QAijloMD9ZfPc8
AdL4LhgeLETWjfYSJS4dZYVV9o/pNdvamArd9lEWF0WynUVzljuYhjg3/xxxSmbDQ5y09dR8WJr5
6GzN6I9TSqkvVJfLxP+R/6bh1t8+UIZ2FNJDkafs+zK4gL+yJK/ITW9w117SCbZMFJPvKfCnCkP1
KljbpngRKT5Tv6x3tpxgB5fChDnyPj2iKNyG0j0wxi9vJkDJud/6JpmRSIM5d39k0NGrj3S+JutP
mzN05avQlcvkXnchZRh7X+KFqoL/aHU9l0ohaeFiXQHGnpZI8KYmMJ4CUUQezb5ooFqFVzHaaA3u
vLMXdo14Xo2DS9Rxt/sBxYjTk2hz2xh6MfJdBgIPzQiTFCVzyHE09iYHHA4T2bl/X0sx5XpoOGRW
5uE7j+SOG0f2XDCX+ZQN6pW1ZNOTAtffdLAHszRa4wPw2PlwoZcEfDwDeRf4W0PazIWhYiiCYroO
gmqTCzf5iY7tl5ta8B++LHtCLi9lsrWUgIQL8goU3cP6bVsmsv8thO4nPVWAyuhBgeU0vkHdJoUm
wHwlE/3Ip38EO3hURQNGknGxK49bRaPRXHn8qKBozW6orpTu1/Rg1MQ3VdDiS34OuVTU/TmWyDZH
VWxN+3ZSqaqFkuuOYp2Sr4d/xQern6qLMjSDz60NA0rHyOxjcmp5D7LhCtmYLw11Hjm0f7OAvtFP
poM43NC4KtFVjx8N45KcbzhRgCDyx84O4vdc9+nBd32uDn8HJQ2NcUSYOf8huRZmS8I5g1ywb2La
6haOw1+CUr7Vpj2KQu6MbZmw/fgJlDjTKMrRcAV0BM6SPx8ZsK5iu6HooBJZAcSIwj9CZeMWhR6I
2bJkAhHCSe6ZwjQb/D/d0ydlVwjSgbZo3y6cAlAkmtBzfgDROTKpYsi+HNF/9Y99uH+oc5AwnhAv
AgjVZ16AMq0+hcTQhsB22FZ5CGiYuyfEktGR8/Qy5dmalc68kARD85zdxLZxOpLKL1O196f5gpsN
hSlKAF3115+hYEKrBC/MQ3JkDOzIOy0u2/pPVCLuIHJNge7xAesLM55VYOqG+SOIqcCj9HJbUa9m
I519fjh+z3WVyer3n0Z8UFkA24NyIPAELYV0Rz8B76vI3MhRY5K0gaj301TqgsGUPZiJqnW1+KdG
advZ5T0dDuiDvBz79WRKE8Coo8k8ZejJtdBU08jkKxcNENl7ynJ1DF6FjI/KvmvJRnRnIp5ha89C
afcrfUXIUNQJdrjFK9EMp+aLnaDxbDc6GDomMBTSpFvr6Rdmc6NeqxUMLlscVWX769aog3UpOFCv
uHM8NqA/Y9J6P++zicbJzcfqmLRaoiNxlSUqurC6dcHiPeE76UV5hXOpzZJoC3B/cF1lSzcwl8ot
HicZv7dDyqwlxYpyLxim/qGx9WS1JdRz2aCTFDQuzv5OJhJGMpwa64NGY88o41Ir9eGbMAvfXiTQ
EVUNKA3B14wt/onPFtMPvf63JCowg/TpJBpKjbqRQecWEOSjHGvUPLa9XlLg1+xnPoXl0nZQFm98
3Mc8MGfuIiMYqQy6vk2EBBP7hV890INbvaVCPGdYg8+6tQ4ZIRR7fuePhcFrMPGLSwYIciEL5PII
3B+AQzYh1VJVAa6+hQusEeX5X+ymkbXlPTNBb7UGYuWLnOEVZceAMINmt2HF+q6CA9wZrg/ktQxW
fJwbDZBoPS4F/rhqdYU2YLZ4eqmI3+Oclso18ApQkjXlJ/pv1f/da6da909I8SZRKbhpRnFDhMK4
FjVf4jh0I+qaPCQs+8ceNyp4DT1dojK/aXlxs/BJ8wKGjhgAajtxo+dwj5ZGpEz8iRPzJtuNdc5f
aLXaSBaeAWZ53s3iNRHXexqbb9gTZBit0frH3l7ta6wDa/xX5AMKL62k5rhPvHyStGZRRETE7unO
0nZsEfpCoaxP9c8icn7AxMDc2tZcMvD/bu6D+xNMNHKOEUFNZxCzozvbN2PpGqNOQpxEv9IroCZO
YdxR2dCKydedLn/Ga5+nICxDza6YpoRqOtZnwmUQP+OcCFI7SdaLVUzCKupn70NedqhWlb6Zc6Sf
HpYFva9+eiVtABOI84IzCBYoEaDMo+YWMPoP4om+txp33BGtcNgRu6iQRYqWNMciWxlTBQTPijmA
ZsL60MEu9e6lGs2CseIkPXEy+iPkeZWtQIJcYELr02vCo3WBO5ipOJE8Pnn6bHqy3HN7uCldm8FG
MJ1CaT56Kxk+YxAzvfEiJMfC27Q6EiAFbcmB1ACfPhyiGkEEMBBVMznEdRLDyD2fAhOozNKl8sXF
K9u8IwveygrtrYBlbg/J56q1P0QHbKFFLArPK4c1MTK7JYGNgMhSkFRMyFfGovp+NHFtMKeAj8os
Y4PchqtlYSyA1nV++KOAmayA3voLBOYGV3NqfIjT6jgUga+CEENYnaXR1RarfeJvhSWq+v8xAcAj
EqDI0gFniMDePqY9H/0IXJQ+gJHz1F270At5k3KluRc8jnH7VyLljUAMFeePnpxnE1930Uw+WC09
1IK62PFadDfP+VAC5BXRaBl2IU9FlgkRf1vqs1s2HUXNZLn8YT+65U1R4AJekJ+87ZV//PHUYJ/w
Tn2Ny4Of8RJ+Kyy8OmRg7XexzH79VVSa/EjhNOsm7UALoUxy+VbQtc1CGXVpqh2+OIV+0Y2VPEWX
fHe6QrivrGaXt6CUX9MMriP1ySEoqG6AK57+slA3Mo1Wvy/XPDX/hcICM5hG1uxaf/pyhAgIiRWJ
lsWCLKLBdY2xumrjsuLHjWX+6kU8OuIdjPqj1k6OP5jrc+eWJWOOZqAJbWevu4M4xkEwCsYXct5y
KsAuME7zokI381qPBLM1Fz5xhYpWUWwmMCaFmTuZhqBBKQF12lzDxHezJnrL04L/G1ApyRfzJ+r0
fv9I/gxg73stIRN338R0ZSe/AB3eKhzi6hosRRFNKFPKjEeTzO/Ig8yOQyqYCLb2ezXNvf2Y9AJF
/dssnPgWCSGbwAPEtGrRNBQVko4uq1UIKqHHdS6jK0m2iM9d6LW1RnOx9aU4UwMOhWumzPmSl5S7
uPPqKQZdDgQJohH2U9GL7fXAiZRgictWPtZHWkIqxysq2FIcxdusdopmaZBbp7wUUXrnJdse3LCM
Bkds+m9y+NH755phRoxFhBMOjY00Vl3c6dznwr5BZ0nEg4/JvO1zSt38xixJufuv7KSqVZI99Z7R
tunjCif72zB7H3pZFBG8JMBflIldk6ENkO+9NULeDJpLw7wXAUPoQNxKa1UX/Ug3h0YbibxHqrqI
NRjXaCkg1kELmwrax+hXxyIr5dMeSNvGQ6TnQN5Qv7H+rfxR4bY4beizgeMao1bt5fWgYOwJtYiU
k4R5jzdX5fe1OnI+1mpttT2qxIFfAurY7sfkZWpILynMeoFRQdE7aCKzsbOd6C0tLQfTT2IfdHdj
RAdM66hWybzlhX9rrxYwG9j9FexR/jFO+Y0e+BBH7fCa4fVs8I98FYMOPk0FsJlsNmg0Fn+Fxfwq
mAQytFtgBmTb+a81p9T1xqotNBggtod90wwZOyO4KBuX3sJqav+DvXtxwAMXIvtkSp1MasL7DIZB
b0NUYEYHYU0nC/4tLtSQXJIJDhFeTsguSboZ0J4SJJ4WjjX6am0ox0iAjlCFiWzsQypF0Mw3KJ6b
OsVbUHTF8iHRB1tIHkMWe/7z4rqsuKJgi0M4U9SCid80iivEJ7jAbf7lsEVVr7GxJT023yiplQZB
Ema7nXXjJYFvD4ZR+dNdvPMnclIWxtn0+fJbfhlqMPnGo4UImUVCY6yCw6dlXkjAVVu2Y+dfCRBA
ISXajpoBEfqAqjPAO7XiHPepVQJmhKSZzN+9RpMtNnkKlrn5JEefFLZsHskMKelYD1sM27c9/Z+o
aqf3XIS7G67F5VoeDSAoQTG59YxbuzxuA1TtlXNrRplCzPbT6YzR9xV2JmeFbR3Z/WdKD32g2TJc
rVJ5M7XkMqdNI7xdFCb3MRCi2inj3kZCqd8TyFUlLqX4KNqj72u4IS4TwoBCick+GC2X29l0RMc9
I271PIeHHgCiEzpA0Xf0tG1Exvhg82a6xEkdKSFMADnFkdXzjcpESVFHxRu7sDTbwrsZVDLPqZ18
piY2W/QFcVXhwr1eHGYeCl2yXgOPGH2kqBrGx9knwfoD9vrU/RSNRIlJnHQjqcYqcvBJNxtKYNnz
SEkKqKQepo8Dz+cl55myEvTSTnjkOQhOp/s7KD4hrZTGGQNu+k7i1aoVUOnJerL9DNnnqmck4zdY
rNWY+H+K+t54x7PKyqzLImqWm/R5SF/gLltWTGmLHlfXw8uNDbde/rOovnwrnUb/5yiQTGwuCgBF
aNomx86GykBEPvg+o/CAGphyHjzwXwU1IRAOtGRn2lCL8xrfAVnlxxc64mJ55d46U3hK0suQnjk8
pZ/FaEhF9snERfUzMgMfbJQx5N5KDYVe1n5jS+/4EAGI5JIAR81DGyU9v16/aQcFTrteZWj9FgfG
n7aQRDqtmwrwPsS5iYyWkgSzzVkWAm+aEqmOy0quMoTIWtrRkE67/BqXnCsEq6bjzIBDAEUsDxem
SxNxH9LbmErNy4TBjsigvJWjFTfKC56hWpXEC19u/hYW6WZteiYzK+OZDP8n7TaSyCBkwwEHGErt
nKK9BIgyMeLVgXn8rdi82O51wn6ffeeMsYQ858WrH16YAA8NBizNHAHlDRtA6qz/tpQvRp1aJm2Y
Jff98vxAc2lp2AYuRE+ymjbagEszTLWYIAPx6xqnS/4/o74oh9inEsopcUPkFiEpTjUAmGJF26C3
qqIDCF5aJpEVLASj52szgehixZVCjPFMQZ0PQc3gWEXRURuFndEsrXWIOQjZKJegV/jmxC4I/y/V
lgS9IiJQsxl4udMgTd+dhmSJsReEvpnHHsArCt1XHjmnH7ACn9FhslFibhUjX+GF6cA7HJHw22yV
X97fPCww0in3fHWSavVXHUArbe8ylC8c9EZnAWnwYp6816e2/NcREn1CpI6gPPEvWBA9DfOsCPNF
q9rT59+V4T3qg2dMdeTfr+AxZAhXNAaOiSAQtAmEq7nLuejlcTwtNYQi6E0luyeF1h4H2KPYGrPy
l2C5JhrTA6j8JPyuxv+GK5kGZrll/l4j8J3QnhJ2+CXCwOXFd6kQtNj31lmqvyWM27V1RrA9r5WU
uv7xDKC48LzJvjmwW5Uhgks1siCZOMESzZvKyH4ACFh/pQUIxCYypQYwYcAbg1Ll+Re7pAkILJfp
DS1HTMy/pzUgUwku/UwBRBmn+u7FLJGazwGz61Axq33mhNQrh6269eltbXLdSq7qINcCDE2zto44
dCXQb1phUIGCvQo4Sq5l4UUyd31tygYfgTaY9BpUbDAGi9e/RZza2YOQLhO6hJ106RNE+1pqc6yf
FR48o6uZEPfB3w4KLnOjkslXD2PW3EpePYkwSa/gq0A5CZnKYTUNJXy5JU/woFV9bsDgSlNEmrsu
FHyxTdwWTQDH6KdXgeDLaKnpsPKUa7PEzH5MrtOEHhobfyRHmXxCNf1Y58bRtN7ZLDYwwMuxEW0/
+RppVRvh+qbPhu2YfzF7Zhh9B7PNFl8PgZzetM80QL6AjsPaELt9t9RWgURdSd0/X2pu75w2m+u+
7jM173vdcK21WkihiB9lUWhf5sXG2vcEY5yjy2CbNOofufO47zOCHinFnljmlYjddUV6dvJsX+RP
5DuzqD+2Aj2iaDPE2k+jWb/OMfhTUUn8poptlu0fJa+jSjweyj9izOpMFNS9YdA9ndQELi3zImaZ
DJtcpiDr+3SS33H3mtgrhHqMJO8SNOeMRHTTfWoCnW7nfebJGQ/HP5AgfbOEz2DA6x+AkWtLg7EZ
cpaSa3Caf/TuPL2uS0ODEwJyv/pEgtR5Yo2Jd48GQecupvFFMuW0CfkFVf0p8GyWRVduRBkUOWr3
rshOY0hFusaxshsztn9giyGGG2wncrC8mOFU2/3p3oDDbq38Kkl64wBoMLwm2Cd3ziYNBisDUFbr
L/nebiksr6fpf0vZ6MCOstww1bh/FO17hI0xBZtogNM8NW6WERs6We179sGZCo3bxrNc09POg/we
WRRvDeq4Z8cr6+yP69Ky9oqTi3iGZFDwSV8zVT9Oi+WAJNbreE4aZ4fFhD73JDB0gjfqiVUw7ZM6
EW/yNp1DQm4z0S8B7BUm392LEGt0WFtODAJqTvIXSrApnKLAoUEYFUc+InwyFEvZdXMvoS17c0HS
rC51Qe1KGrc/5C+SXvzrlDnKk2k4bOWdN4mwOmKrDYwGWf6j9hkT8wyX6SyKmzsr1mH2YIQnR6tH
ir4HjkAkQfqzr863adaNM3xlogt8VT4/oPVu0atorSLVwo9uKFxWs+h/wY5ZjZ1PbqP7MnC7PQzC
djDn0U/cY5+wuRSraN1dzgs15puWUqh3Cf3qEGopjWEW9bhsjQYZFoZVCOJ1ejoyGk1GOVZ12dHC
mPyc3Do8HpFvlbZKYpgevgSPWqLn7hQD1u3UG2A/1Nnwg4V3Am6cmbbj5o8MlS8dhcVIRNnwnl/G
ZQ3POqWAGC508T0m/9aYwlSjIgUMOwgchDKQftcy5dWAcqU1hFsLoGQUPPcAzib/H8OBO+qcC7W0
NI/TC8GMdaWFKmXq7kjFWcjXhN2Z6OiVZeHtpYVbt31l/MjxCxjLrUpmdClFaK5lxMte6caCoS4V
K9rXNwu7sjqJc0FM2V7RNB+q0I1foytVeL/5E+5S9eNv0Fww3R/uWdmdq4w9muF0y11kJoOs3m6C
v6NLBmZnPvm89KOEH1BWrInGh+P/inm5R+nYhjcHnRkJiXLufcOc3QI/w8MZ7RMv7devJz2VP7s0
Y58hAVhzmctKLkORorkJlFc0iC3b+yvayoYQL0RyeAP/bCkQB9pI8uXFEm0v4NEdMNzWPgPP7uFV
U2QqUR9Uz5oAxpYoxzz+T5KB8MX7N8fYkoD2YIpWRy3A9nDbGq/NR+zoa1/BaEJXc2EKbASi9/9f
hmbh/+IkUkbA3pI56Ov18+2jp/uX0jHM/yhmyY5RN5BncN5Vees+xpYP7lAqoiix8meND/+w2ryk
tPRFFTMuHsHeFR2SU0q+xqUr+ciklnpEE5eNINdYTdcBpCThDCLo3spAP8tya1iWyKnr98aPLfbb
0S2vMLpopAhFkuE0njyhse4LCTYDJWZrjQ0aG9LpyG2Rca22JEivBXm4kR5MoonkpNLBVGHiUoCm
rNtxpV4eQQG8ZBknpToS5y8yo8z7Rb1ck3v/pluUD0gIBHVDVO5xej7Om1J0B/n2JYAr1oWrwYbe
BJe2tZfqh0WqQ2wx2FkBN5nM3RRatKPDwwFce0yWIRNLVu+C2iABi6kqHxkKD1des20bTeeqf1Jy
mRCbDTDpuOcDjRKygJJOBR/CzZLrryc/QfyXkm9hA+tnZwSRtrEKmFY/ugVoZ1CoougYmJlRuF4R
zXxvCQULl1igucvxFUJWoJkZXxz4tyzmPLsOnQ3z2WcIlLWoZgrji8alUnhiepBPp3d2AJMVtsSf
Ei8zSfw1HxxjmHyf5/rpvWaZ+Z1Fw+LLY2lBOklPkxiJkmRdHatlTmKC43l5lRAFW9shMGsZ1B4Y
GQEhzakK7Ri2bMgRrbTdcY23jrOT5RNCfRq4j+rwsjz3V7drIKYOeT1ObYsMyMtwajE+6F92LHBg
jV/Rlo/z48KA6LddUhRbXKUWEI0wmiETdMlQkJUwfxrN22V55yMhZWNrl8DaiQmVoZVr/szl0wPX
LTVAP5MnSo6wMR6SftkAgPNHgXbbyC0aTolbihZDr00QDSKmWw6VGyKEzj76t+cujYNp2iVR8et4
t8+G+oLAJNJffG/4yB9EcbBwOiJYPaQWCX/10daWyJjM8/ERerVBzBmsY0VQoNUC4OoMx5MlFiQT
rp21Wt7djkEr7ZdUZjk+9pWDMo+diC10KT9lctwgtrdlAHE5TISdiCHYfaSNMGGb7GOQ3Dhx+dJn
WEXfOJVEo8jOAL0FtUpZVlWx7LK2FGL77otByW1YJIkY8Hb1nSX1pyUkH8tRheO/stQDATAducDc
wi+m0ZcOU/SZhMRIsn28PrrPJyWusd8oCS5PD2YfXnE09K1/LqsKuHY5TAglntYkvvqt3jnIlAVX
9vlHQEvdKfpTdnnhdJtqLvowiA7R62boe5hF3qVqiCaTbmgXMyeHXlAFDMLaXdMaY6zaOtzSMnG8
Xs+vJZ9bXTVgr2zAs4gYHPbKVRwZSk+ZxucHtwH6M4BK6SpSTraMI0R1IUAtUFeEyZAFn5UdBpWP
OGDA6LVridh4yn6zzIbJei99X8okH8uByGGWDkKSuD9Ros8+nnX+qfV9a04ioo7XeeWYc+cOKfzv
1tK+13HpdC70+EB5HREy2R+W3E42c9VVdFNuTbSSBrXfm6L6kFQTvK/G0ngNwP4y/PEzAf1EKGRu
o6Mau781XYxrNhOif320b5JMKDVgN+cn8mJZNNXxBWHX37WkDSYm22vm4Efd8Gro/QpAYYky1LYt
V4Cr11FvdY7RQfr4VrPHfQmj+FBwMqq8tbgcA7a0Q3yIJ/kaX7XIkMzQC4SxqXut9FpItSRQ/BIJ
V5IScWc4kUSQ0JhP9a7Eaz9nnqHGf1qsAM/yqAe9GgLlMLFwdY2LRAKJAONNLtJ4DK+W7cZkSgU4
9XlL77D483yycZwQYaaTKXjHkbeHVYWfo2K6tkwdA8wHkGkt7aeJ8Ns1Qrr6/aVJtCuZPd00mxW+
OfRdRnpieuSCMORklr+TQMTI17XQfUh6AnmwyAMnIRvs4gHZD3QfD7q/j/Drx+01oR0HCV85Wqgh
6RKAQWVJ62L5H3LDPkN9w0DGVdT+VZAknI3BoeK4sx9TB1P0RcmOB23EP6e6DC7EDtWV0xb83AgD
60pTl0sUpCTMMblWUAM4MBmP3iUygT7Mn8DS1mglunzt17kvIdefG2cMsiqYrmyWeB2H62E8EomY
OE2aFJWwbPwe0b0qI9mG2nWjsVVf7SCy5mrEuwhYVfFHMvEomYUX3NgzvL/XWR4gWuIHoTYoEzFH
6ehYfIgGjtGRXqGdTNCzCdMQ2BwVHEwF17SQMoKTxsVRuQBoh5FVOLK0u+BTIQ/AncNj2qBmCwD1
w2A2ZGlGJC3ktZDSnrRNR1L/7g/qvy/HhuAdnaBll8AdnCLEBpw3NL25kR1BeD9BF0wSJ+wXlYEx
M079mSgV4Fj9hANpLMA2ipZP/0LXK6Ke/JfoVHIhbbMOd/B/rDtJYzaDDZNJHDRuZiK9C4E4hANJ
lhZ4ghTIzlbYk6DmP2Hsncit8OB8X732pB01VVVqxxwarF8/UMB4vN3kgxzKSduqbe70z7coAJgE
3IPSEOLnx8Qe+qZ1gjIGBH6B4V1mNK1YxTxQUg1ID/16yDoYekFXugAvfzf9+lIYqkBpkMl0XtyV
9AaPejZts1dRLXGEuwYwjjQG0RVwnCdQSenpzDy1QqFeWpsFIvGwLj+TSU81EVSv10wLRwpuE9Sj
0nDoROqMNGqqk8Echs2PtMh9tVEviQG2jCVly09OSGWJ9U3E3EtxCzVdDR7cJQmETLN3T0EOGDja
FbgskCfl+QBZjsrGqUAOP4F+kNpYu4s9ol89pHDWY0bzgxwK2gdHx26LrNgQO32vSu1psUFwFyxM
zyNPRGXDr+HrVi6pmAGNp2GRHYt5vZTKVwljlQZuo9Ivxq7jNWSRXE2kY1pEx8+aK2ZW4WewYTAU
bzkS1dNhW2s60dpdBII/udmQ2QaBkGjc7Ss7c7gAcePvhAw9GteBk630JeZ2LaG/f9LAptgQoUjM
jAy8T+sCLodIIxd27y9ubzQqHzTFCCb4wFzhF+jjoRqeznBJ6zJ30ZtGBtx7RIEL6miOVgllkwDq
MXda/Tnvmq9eL27izXV9RVqvRVERkffRrf808cvzXQwsB1pHzB2/zmPbWNpboEq9DmSBcDQJ8cs/
X9ztSHJrZ4LQ2+PdswZnJKEOyZMnVx9VAGEqWBp3ljecDMUaYsZqpWc3GVYLzq7EvyF+5SCPQU5M
mdCUaHjRUgvNh9Ro7f7ngAPsHKV278RMYpaFZKk526Ysg91vXFdvBcblV1sADwXs1rVdAmxYzrGg
qQvhU3px1GndDPWL/B47WZCi7VNFLv5kERlGifKM2bG383gI0l5IvjKmgexVnGFEAMwW02i0Hf6T
kCkVsW2XIMrN4lpZkxFdJzyJlB9+hQfJ8iB+HeQtQGWoxIMCJgKLeldIpKjy0mkuGbab79CuBPsj
WCo0bxU3dHM7wFJnu78S9l9bZbSfEJnW4wlmrVNG17LoM85dgaeJePaXbBfUZhlv6qzBlEc14ITP
JS+JQShaDBgvWmRYUhJXxG+6y+eHUyUu1mq0CX5hMKUT7YtHc/lx7aGRuHXMV+upvn+I1CmYkSi9
el9M2RuP7/NqfiiSZBnACgsbrsbHmiqD2shIxP64AzCpZsbdaBPZLDhpgxmdIFLOQghPdFgWxpK/
RUXS6u7pMfqJgkBJgPPTjZn684AxsvkVMVxAALk09MYKI3h9n8kuLVmvGGHBlPkuUT3aA3S1VGRt
9qx+Kan5fpVpDT8RCgL93vXWGwLFvW8+yV4K+Jyp+6QEtxW2O81SZrvztspUhlbu77PCssoN34FN
zA+EVXuI1aNLnKuT+6morhpNOwC5u8sdVfLtQmM9wvsFRjx+8leI880CrmYTJzHOmnW1qLriXmfy
dfj4rM0BRLArcWPl0wB9QG7ofWDHTMkLapoOs2cm+2Ay+C7QNjAd6Dx/rrm3MHITQQQKwsMtXZKB
fPUsAzqNmvvYX1rsIKHwLLK/3Govo2XRbEUgsNV0KnlsnV4Ek2TaFpeyr+Y9NgcaVcD4BHmbbHpx
LJGHT2s67F1B220vqiPDymqMuABr8laMYMK2C4qdWPBCSSbktb9qw4VexIG6AzBu6+rJLBnK0P3/
lc3VndXQp/Q2RQ9RTCmYrwxt/ygU2k5gm8aYsaSEzR9mJvwwtU/YbmLeOknVODa0DfoLvP4S78zN
DvQpJPa6vi3WJrr6xe+Q0JyrIPEXoyUjsWxURsBvRlSnGBfygGQeeOA1l09sEOu5jD8P/X1NTqbh
/gSbY77SWSdTRFbxmGr4z7k8jVbu+WfMUjaAQXgVWT/DCTQktvBzlpCDRipp56KTEP28pg23Rd4y
iMDpxAC3FEiCQUVqm+7NJkZx3YptZvfUM5o0Sec0FQAtJFmBKs7GutmVUo+yrTWcsnfxB9ATykHF
fFbzPFw8KF8xcHtYohPXiNK8wS8teQDhMizYoRxkrF0g9V7XFx3pv8WatIqOuLFQyIVztnlc8HiE
V2c/J3XqgY6xXmAHnQirKds7EhMdI15Slg6e9RQHhTTKfSlptLmdGKEDEtWV44HnaRIUCSiX6wl1
HrguJgE9an0KT4EkO7NBwF59VPmfaFXXYA8vHwVHfK3GNDEtmiA1uwNP+n1ckSwJ6bdy5hBiaJB9
AV7sLAyJGh0BJN8LjibVCx3SNW7KkXewkYesElYlFKr4oKSe/NlUv60cf0/tJzv9gNRoLa1t9QQ4
GT+BAGMb3AzmN6lhgu+tuS2rCgp1fVYGGpB0HmBh7DkJ0HfpR0kUtLKAWnE7qaGLkSDoM6w8pEDQ
3oDc6wmwzZs2NNgXqmZNOueO5Q4nJsuqPlOfbN5HOgsKJm8KpMXksFk/6KiGwz9ZnLQPm72uH9LR
cgEDzvkX2mqpJgtU2lmzbdsTAJL8cEh0fZHrCEvEwKFeKowm8HfbvW4tvYFXA0uTD4VfQRRw14Wt
5/0sccRrnBLK8lOU/HBIbM8gm4GLd+Of3HY//Y/B1UWfb5dakKigpxnxLfjpAFrsY7HwRFeHRlW7
2aM0kRRgWP5V261MXYxOL2djjnFuqF70/F0W2lH9MPQQiMoejQ+7bvbNb8FcnrnLPJ2AjmIlfV6L
OSW8cWh7aaOcbzp3FVYB2j1TyMulox19PO/C6ATmjZBXhZrScekcg9fKVISJP/teyXrpkbKTI202
zPbX2CBEMcuf7L7nbffPYM/O9iX/2GyUf+7kv3fljK97fBlGsvU/w1N40HuqpiKVUo5vTKDvtraO
0it/A3S9nkf6ddV77Z5jvV5dbF4gf9H1Ni0U+bPVnlYEO9LTb6e92Hj3wTZXKQvhwX8UV+pq4R1a
vfUIgwlRVRI8shB86bKqEDQXgQvRuge2L+2fs5gMzNlmZPDjZfI7dhYACHN3QAey1eXqqDZx7JtK
3itfWXLg7rWOJaejbl9UwohWdwndJDPzPVhBEHJxUExW+Fv/+G+v8UO34ukXyEm6cAFDGH0TCJI7
xqVzsoGOY78R7HTc7JoKLa4I3gAUgy6NQMOCRKLnhHRlcefKkmb5Q+ZomLvc6QDzh8VOvV6ua078
WVqH9z1bBqQSzH2VN24bsHvdVksarlVqNJms/TB+jV5irKVZCeJ+I2BOjU8Hp8yeu3veY2ZToIXU
llWtaTlU8YJTrP5Mypg7Z0qD7h8k8TqG7wW4g0XoL2aInheFCdueRx7xhkrdEaK8tkbjitoBuKgu
7JWgy7CZzE/vnJ7BwR1CBoRTo9t3/GkoO2cZ22DNvogsF9rUmublKF8tHX5r4F8CreAZ54emheRk
iKULgvJ90tEKBZQt0bP26BPWo7qO3T3SZK4nXZx4wBmxzlXfSa6LEeKC1RQo1ebijwmIqZZQOkAm
zk3GeaLii1TEbWBjDOJqFyyCESwlxem1gEy+NRHfON5QG2+GVPi6nlzIAaJUJ7BwHQc21m3A0cNd
6SxQ9b+fmD3sy+0A0HCy2VeW+hI55PXSnmZ9zM5PthLgrTd7eWu0PB0hqfOd4bVYe3wYw5Mg63TY
hOQsIXpJDINV/KH7cslS2lOworwIAPMgAY075CtJrWOQ9ZWEf4YrVVGRMszXB9aXeFgS80ShR2Zn
oO8oXirrcUBGgHCzby7OthCstz9j25X7cBkim1+gYwW2uCJlO3O6oFpVhcGHgUD/ICPevfFsYaV+
SaVWGgKcbf3FONFyZT2Mu3EDcW0wx8DlppLhU7fL84oYjljjheiP3Mhm9OtFmyYBp5sRalU6CHlU
x8HlYzSW0kDjQ0972+7LwIf7JJPrgmHuETGkuhMTVjcoOLLsVpOTZ6Y/ZVCONVS/e0I1YILl9P4S
uzsye80VKlQrLbFUHkGCW6WyQNjLXaaERPrn27+QbGrZicUqQNIFwFqdFpu1GRS73ECp/SRA8Kt9
zXH0WDfic5DBNODb5jnEAGBlmyAn/8gTvwIZISFGx1MvhO5l88+rQUfF2GfcGQtfuaHPXVPOJdqf
64t00N6KTCMYhmV8klBTk9rd/T6pCZDl/eGOq0H11fRnqeAcwP/o48YJmY/hdqBlQJLa1FzhOwnI
QA71HSkD6LL07ZcCK2sYOoso57vBSMxrLvSfOZ2/FmuZmCkJjPfO8YfjR5qB+LbQQhQ/2wRX43Fb
XBCLxz9t03Z161bomJpXd7kTDS0hT8LOwD2tWt4lil+eH4Sx7FuBlSGybdqobzItf2sw+EaVNwhH
Mw9svlA81dh1mwsYa1aW/6p++Hn32bV/rc3Gb5UxYc91+CrbFF4tSQsKfpqBdJkwi6ykgoim0oSO
etFyMxWE1NMe9If+ukgUzXOm08cbfAq2KTJBuysVfDaNmFvzByT+hfhNbFGI08fXHQbeLSr48YrW
4Iw+5LNbJ0zGi+CswjhiGPmibs0OQTQLapOJ2Y/6vsQSXH6gnFJDDGqLiP9id4u3zoO3deMSnWnX
jqwrF/npoH/8VdfcnIEScFJz3aqaA+1c2Ggh7gG2gIOm4rzOaeF7kXs3F7Kyw2WtGJkwgG5iisr/
Nl4S/z9mLw+117BfZP9OYTC050PRpqER8jf/sidKI9xp5oJQe70FEt4ziuTv6O1ALAX1DzXR+Y/I
5WnfzkshL7QbFY1xB+j2SysfdjLt9uVqneQ85CkqTFsk9KrLTZYnOidzJ40TgsOEnNUeIdfcT9pm
q+bPWK0GzTCfPnNrReT5ToesiKUNnohuh9SkJt5EE4aSN0uwHLzzL89pP3kve1SmGoizxFTRPQCo
6SqtHhjT1Wao8LPMCgNeX/cq+TJdghqhNSyMqzrALwpwxyoAMeZt6PHAgvUnrnuAtda3YnsFW4jP
uStkKotBJ0xqdAPQbuIQiT1FFRnsbxEivLf8OkAYjBDuzSVphkERpC/7VuScuJDWS+bnw8VoKtQf
GNdDPNDW4h8JaL2Q5VL/bGYriwLQz8iZ54uOKK695f6V+ywaaiTUkZaRmky5y17/JcS1/P81URPp
iLwZAzj4wh9FKzjMM48vHN/r0Ru6vBiwqCcZZrmR3G5sV/JpYS1d7GxtTVyf+1qVE9Z4+VEYHNh+
SzClCth/cVBwZynBkZlTbVnxz1XjrE7Ju3ZziSvi+b2gmCJ+VfFMJdLj9z2Q/7AVsckvQCu7ATkl
uRZ9jFSqfKQePDFqXQiT1YtTknng1yclzmuds1ZdrHIE8bpoLuWKKuQtzboPKuPOEd7KOni481EG
rgx8oAVOlabEkIROgYwN/xCJoYr9z2C29aWkXLVgWPfR1I+DJ5ZiuxvR+6fZQPqVegxNm3elgFpO
OS/hWOzEFT2ptROGulDndYmGrcDnvgvm/QHz4+ivDsg/KWzvhJDBYPJqpggsLUajGRVud8Rs1mPO
xkeynQ3C3SaNagtXzZhmhGQhRbC1GCmn/rMLa3VReKcesIVGXmWUN7z8j/XOj00ZGZ5+3w3UA5Ol
ohpINHhlMLlIZ6YLMTLVzW81EUSeT1+nAr8KYT2BQ1JtmDakwTUqk6Jr6LJDhR5YZgifxyZ29GLa
pnds3GcDGIunny5e5Bv/QXxerWB9nJl4pVz51ZGYIOJgMB27naE7rJZkuCXRXc0l7DyaaPTEZn3p
T/A/fYVGat9GL74bfxYbj8Pb2U107Tgb8FM1oAb2tlCFBaN7ajLSZVWuO2y1cU5bDa5Q3chU/ld/
3K9/bMhMIkDinVwmQmAY1tQlxkxl1pF0IbTTcrmlvBX0RhQ1kxP0N1qwkTMPUfg0bCMaJicGWJdh
J2IaJ896vP/4YisIo1ZcAcrSxZ3ZyRSMUsweLQsufN9ekoukNtqfX/IERW/ekng/6/KfSJN5am81
NexQv9mJ8uF15TgH7uv4VXmWyqgMZDhl6lAD+F26vTaKofEyaF9oe/7M4FGzKjkvrzAlH6bIY1Zy
GCmwSEh7wfWlKlWyTsjmoZ+Aibkoq6i0eTHxdhBHO2z04Uo1pMNErSj9pvV4HDh4VShcOwXfyldu
UPNM85aZq3GCbF4t68rDVW4F8ksYKOzHeaYuOeRRFbER1QGy4Fh2mD7s3NywaSAmXtYYFQcnYhhd
mTW3xxeiPJUX1IW02hMVpL5unP+nRGteXEYM/0o/DN89nh+Z9Gdy+7rTt5/JRGWM9xD8znnUiqjW
5TmRejjv46w1thNY/bH8CdK3WmS3H7p8Oiz9kSIAc7EE9+6Eo934+DZiJaQQDP9Fojehp5tH6FpM
PtMeZK8oX7s+A7WGq6kk2+i9x7ZvF4XCRLiNNBuITKsOz4j75s3jVTHmsqONBVFDeXtZzTTBP0wf
UlABG5mPuHNoaQlQv7jBczoXaYKn8PU6TUIAByAoE6uOc8A/DROl2vS1DaD/e6U67McSkrIHfmIL
M7fBP8dUCEYqNlulOKiO0Bim5CEwtFmzivcS7bo3+ZvHcx11x0hse2ayE+KaA83Ye5Ns+1rhaqcr
OO/Yw5ToM+IiJ+su5Pka7XD3GgiNp6uX04YD02HedKCA2Mbc4dPxByrptqXNT+HBCCG3FnMsSquF
hPAI56nlgd7J7XwhCGFIdaVlhvV4VK/TpPS52eI4CG3fr6Wr6tC7MIBAxE4h7KRX1p89BhSyJJpc
TJqQejaTiVo8Z/OYYOM1FidvirKiIHl/CHSnKqd2KKpbG6PtF/q5itikzSHd+oNk11W5LngTLEFF
MERrRwa1dtzJeDTykMh2YAAKMpM3xPR17/Pid0X+oDq27p7YPdwMEoJzTWr1M5hqj0EZ5nxnsaFB
Iu+BHm9spwhkVE3cID0OXl40wuE9vIX2yeMsI/ro82OaRTQN1VD3GBBq81kfTEzJb67ypx22g2el
tMolWeOb5E9+4HlAJ6XU0/rV33DPE9PAUdgm8u+xgvr9piPBIUdRrCOPD7+G21XoSy4+9g0IkqKU
PorBAT3/0FnWgO80Gta83cFyWeoL7mGRUYX2atwA5Pb/Yx1iYg4iindmN6GOMqsefgU7hplweeO1
/nusVbmclPFaJiXZ5vAxsCjQoQ5e44LotKqFDuOAxl3B2O6ZRFmfTioHCkukjjWXGFILHaZP7ra5
weWNO6r8MZ27Q64//X7DpHfGXAaMkHx78zCYm49B6YIXU9Lt6Gj/PJ7WZKQlRD5kOYxxesvZztGT
V7Z8pvLcsbfud3Rn7aimhmrEaVqPtpzXmVBD5TrvvnXzdBOg/xfchvDB4acQWfOfvGRsBWEAc8qw
JuCV64esf6jX7wWvYap0rKpfiL6qVwBBhA1flI/UWTu6TKk0KC3RpUliI7Bj/yW0ThH6DhpN7U0S
6AmnOOCZ7PP2yZUHOkMybyTNUXLbtwifJFq/4ro2AFVUFQygrtbkp0cYVAeehaA0ysRUTI7yCrs4
fP9/kdmErsmw1o+CYem+oMY9k81T19L9xv2JkFL43bawNl2wKxbc+qEiXSgYsd4RO0a5wHF9tmKz
hZqKAk5szNiCyO4yMPeprFI0N/q25lyEkFtSvNwL10piMAUeZM8kWxXhWEFxE8V8iVZ7THZnXWUg
tcgGL9+C0SCbVUQSpidfM6AZtRF3j00O+B5Q10KPRQuYDPsO2QZVJCXHhmVtghiYr9soAdPuRmMx
GD/Z+4dX4R07I+pCYvoW9bLIf+ka+XkeyrjZUJbB5pavsNRsahyOVL52QrrfZtfLVEB9w7g+BRBm
i46s/D3MCXHrRa4NTzBgOP2p9NiC4pgK5ntmijNXUclxnG1g8Y76HqO7js2g6K+q9WEpyZv3iika
QcDsT0sE/NTdFtYDnF9ogk4lwT1jiZ6e9tqmkYiPaYlHNtBqQ83Ap1bmzaVQ37T+//uNsTTSPqX4
y2ppq3D2nCAxxoQgjspdUStaVgLwTY1ZZGMXdR0toGeDYkBs5oMfj1Gnkk7zJ+IoQlNxdvJbY73r
qxaMFgSIvPIH3BxbjP+/1gRz/9wzLJwKVlKBkiBx0VAcGR0hpjtX3LCM8tqkls+KlTZvxPi/ysb+
do7Dl1AIzUs1QwtlfVTmHrOjykgDfQ6oacSaheLV0tPeMrQ6EYDvsx8Qg7oP1/szgnAJl45LwiQh
cADxWIKwmTNO2QrhQyTPgqLLgWHl+JFjfypkhwc5UwLcfWpsgDvmYOMerRhL2B7lvSHMvnq1XEuj
+Ya4r3MJy0F7IbAFzhcJ7sJ2lPXPd7ltRmOcro7gnbecYxtmUohUjauf7a3zDgEMGqQ5tzu8Yd+c
45hmJE0pzXQI9bpk/ZSMQ8syEH9cmo3F+in82nSft76dPcDuBjE2oGQ2HDWbp0u8/9aa2J88gtlx
zobhMiw+hwM8lYnLLham66/1s3HkFdoMPnTHyE0LnICy4+IM3MhiKs9y8mI4MFwXGNoxcMGCfKvc
UdtWf3n44ahG9JlBzC5828bZa793FWE4t8a/AIvkaNzZS5fc3yUMiW6oupskJfKgpRFaDL//OjuX
8if9GwYOeZyKm/BfTPqGAK6wv8N+vAiOhYHoZyzfq/3x7GIk8oykErnKY/51+Hy2RxDF56DsXF9I
0jKS8f1MbZLziUIn2kbrymn0EyWazIwgqSevQEQJB7ukL17SqN4ku2ZKlEKzhlWq0sv5tbfM7mVd
82d9TslgeeFNG6ZvNK3SpvI45yoP/0IbCxKvj6YVVECXoUH6j0xgn+073obKUbXksn7RAlYcm7R2
4qOIHzpwnvVhMaF/FdvOQnrPvdT7LmAqhM9TxNILbPTcfGbjwBN5IhryeHO+WdBTP7rqHes0NSLh
ffoFqjyyYKS3AAvEF8XAVDwuMO6KtqdSfPRC0jXlzsRrkjblzEwvb3KTUCLUHrK6dJPZNy3kx4iD
R+iD4/7FcZqNCNrKDKbSsWcSONFhZ+pNW6fKWA+jNzn0GB7D2uESNt8yxTr8ZPVs5NS8dgDWrnbV
Z6SPJknHALiCkgmJz6iUW+dyTBX2lnV84W9O7zuFvZb5T/J3zoAF8OjtxziUzv7bOWy7bvsrmM8c
wTJUQl0znGeYnaebitFe1xNQvcRQXSoVv5baY8D19e+mMW5BnQ7+JdFYPUd25u9JJROr0Zfk29lw
ZqXV4VvBTfvkZeCwDYOn3o5ajJYv788NuYv/LedPJMxONoNK7UScfiXAiY5vovB2v0yynK0lfjO6
IzBNnpUqLR9/fKQ0bBaq9w4sV6Get2jTnPyl7JP6HJLvmYtRgbwZhPoASBitytLgFrquMh662EYm
I5R3KrqmNVhNfqeZ+MEwbiAxDrQ1M1vjGupgEZ78er+9WvI6i/sltkiF81hjYxBE0dCylAds0AsD
N8lKv59AxtnO5GleMUQNxN79M7jVsVNATrEd3DWwqGY72cIOo4QY9NUpM+bstodV/uD/fTeeJ1S9
3NSMIr8mRdq1lunS89i9N7kTPFDkg5OR4rDjBql0IQ57co1Up8WcivlFYT+NfBIv/iQdl86Ih7RN
zLUQja+GHXT93rspR67R32S9udBYMLf8/SmQTeIeEY3wQIRS9v4Gsep/qPpABypwEozr1fPzuixG
JUmjUzNM62Cx8bZwpQvdEoKZsylAqX+lvcnLe4OnK6BheXKBZArExNYHVgTfjSyXEWrXkHughQYp
D8F9z4cDsTrcS+ISYgHFTkvZHbK16VQo/lkIEzvw2lXXPrlh4QTrtfMuHVqt0Oa6WBRfgRIbzcnJ
TdHoVVTeBwRxX2BOq/9qf4tcR8N47cyXjmGzBonpPG1TU8lrjhnKN0lYttr5wYZkhD7+/ZpVuJCb
d/Mg7IqyeUtnpbpD9jsoFpCoSwn1kynIDPjj6yRUzIoDCR4L5kcSZ8DCSqXAwIrDqH40yJC8Mzb6
mmvIeIeME9kXIH15zE/MOzN50Svic0jUL3l6rPluE1nxqVWHYhA3HolVJEQw4E2RhE2xgk/Q/0tD
05U7v4bPdysN9PAo6XYr9ff4GwqxMFgYiVn61Y1VniYL/is3fa6ZrDQulkGoP5aEuDG2SkXj/W86
vrUQ+fvJdrzOttf50Bv5q/uk7zNayktvtmCNpm00d1sErcTNUsN2S6jBdlxyn2wxbfRXa6o3r06C
YKg7m8CmQerhwBR1cZWCOqwXexklrf9ALPGyQP+ZYW5h28wzAuLIPST2dgdOi0sSVn7UMbBcWhOJ
++fvJl1vdD5za0x3YVIEsmY3nFY79vVG5pu/yN8uqsN06nJV+pQWQuoLCIt0UEvNOKRL83Z3KPR3
IjRPTxjHZ2X5XrrPb8ooISeFmoB5CTwD2xVdvVQtyVJv4eaZqy7UWb6G7HZMVn/uibwxGKuoIqfv
IV6JZOpxBiCn7Ldr/Kcde2+Xx7gSZ++C8EHuAO0TXanS8isjjWbKY/h/c6pQpaM7OGpfwg7jUo4G
bz/T1Bn7X/8LhpPNV/qmbc0q0cbTAfaqjxe05/PDRZGusYOfVYs23z2vTLhuNMERXHF6YnxXXaif
MG277rmauAACzB++TqMHoPDUHefrp031nnCndX7RDEQ0QLvEUzg1SM6I+AUQPBlb3AsHjdxayYKY
4mFg6UShVP+JGC29y//ophVBz8ZOGdgUEvDN/yYUgnqawCOEIVIcpQrm6DmpZH00k2TYbzj4Oo4y
PlDGYJWes7NX6Jdt7LJvna6di5SKbv2eyzvw0GZZCIP9d0bh37UG3IpYq34Ow1vEDL4jdcAnQcCP
3FcKU4NzT4xjzCRSE5qcT73Yq/6Kevsi1D6nANIK0X8JZPUsMJdPRG1Wvyd49Xs+/j0UNnW8ycpp
vff88IVY1N9G7Z8yAvHlZiRcqSR21lIUOZ7XO547bFdw6X9yiLFVatfL97YKXkXuwBaJ6of4Yocn
PkV5WWg9gSVq0qhql4lilwHmmph7IYclHeE8zjZCpyG75Tt12COSAxbOA970N0EHBukK8xLEirn9
pZXEUU9ZeXjtiSUBdGjsZmMPSuVGjM2MM2gvh1iXnkM3NEPV/64F3XYkP1I/ZlDITETNKtUJDuae
qMQynNt4EcNJU1OrfeiwaoLZaWW3XRTBqqVJe19uewqvlZKBg1jedegKBs+lIR7OsdpZlX+sc1AJ
UZJkdvl4WTKr/kJadVSEbjb9KMRMIQQx9zbHALBCvXzI9xnRXrJm0UNbNV5h29oZsKn1Mh9GsKWj
ptsi7ePHMfW0TemF3yZS4Chdb7U7iCqfs4lZX2rLWnXJLKgOKG9j/nwQeOkJkiWEcuHrr4CPwLxr
AasRFLjCJOX4bKXR8gKLge2YxGzzyugTgbs74LyspGstsVWsRYEnPzFdWnuhiqnz3/g8KqfqTBZV
rwbRlqCp8fyJ0Rn/8pBCRYA5SYJwJZcqsem9/N6ifQTs+a0Iyuuly9vZEeisT4/KdS6zP4GLF3V8
/cohL/sSUFAHLinxww2SokQH++M1LgBDfKdGodSuBNLZb0ZjjWsK2BwVr+oy7DiyizVC1qTDNJaC
bgBrQjnF2TBC8ZK/xzn4gDa0T3BjK0wZHjA1fSyYWKFqBdG71wMOVabBceeT9bArj2dbnJCIRvgi
TDb3EBQuuR9slUHEDDczZCY21IwoUOo8MU4cKgv0ACfOkGksYz+T/ZpTDNXzm/bkftvnicRloWTo
4T2ud8H9RzzBKwiMeiHU1u+cTIjpsWhDZ/SKOsJ1lXqOrqafT/EACvC5RHzuovR2GWJdyt65Oagq
3wlI2ujHR8Bl93TujNQfFdAxklzKhCoXbnk9K6sdcFLOJ7cFhyQmEguYb4BbNeH/6W7LFsWOtL7O
CBhM2xpxBT1P1gRKKsvTrh2gwNHjKWP//HyblFVdgij9rqIAUcGp3DxbQsUgYsSIgIlRgEXHgRhh
vcdINddbtdQtVcN1VUeWYYrg355G/NXx36gLUR0fXYie0Mh3L4VH5w43+7W2BSbLgIs8rv7uoeh3
UGnkH5kYZhfZQDAkDXQBW9eX9WD1hDsPIN4Y5cax+8sgDRjfbzn6Cvgm5ygUSvS7vRiBghUGtapU
UgkycOlRf8lcasVMcC7htiWVnfNw+SE6yNi+nDvCpvWHgRuzuALCMDEiONT3s5BMT6AIJkYqBB9M
OOWZwVD/+pyt4R7YQOugCAHNnPfb9FHtASA+Ir72QBhn3OpZAuOkjJEiNSK7U6ICDRliTlAHIYTx
BUDuecc6wK219hpCF76xl4XiF+ioGgCf1IrShP9uI2aruHT2Na26uDVvl3U13Ig/T7gHDQC5DlhI
DUfBMrl2uWps7tFvM037dZRn51YqO1cRghS57KSZMMZfdTgwsDQ6Ch7ELWSMYZUIFInsLejtSa7U
/c1bFk2QncGuDlyKxfR0tcrutHoDxq/nSZgNBEj5+J7Bm3INGjb3XWCCA2J7+ycIWxVqyGCeFTn9
UzhuLtu18I89j0d7bBirZwaFJkvl78Uum6wFO8mB9qizY2uCU/Kqqt4i53BKqfBPPeLudUhI88LD
22yxDqnv1roqxKkc9ePjnqFp3WmB3tgJTJANXpSi8Pr4G7bax2eghqsgwoW25XoMAWrp+qoFEFX6
7im2Kk0d/KKYizNZknuuH0fzIFkroVdB3aHLLpqG/lvqADGysogp1IeJvo0dAXq5pBXd5wkQ9AHr
toKn6lzRE5KFkcs9KHYNB1eDveERB/HRlCYZl5m2Rq5fpW2LxEOkUzVt9y7/ilI2kJC4to4X1ezm
/KCKa+q491uzJ2ri4VEezp1/6yLWTHoS654FRIWCEi1YOSoQtNfLNJfw4YApqnTOSymyQFj8sXHG
0AeNwuj22vDU3U1mVhrfhvZ35FPD9tEyJ8fo5AlLM/Bm8E/x6ce1059QYc5NYIgjK/Wc+kKiE9wT
dbdGKl5pNFylwh7M5PL6WYrbNUyFcBLNb6m726DxBcv76UeYVDHVf1jk86MSTjSmCoCora+wkpNL
VjXWH42v7eOz5oZaegM+NnQZOPZfj9ax6EQfyZsxqJYuYFqpUtX5Gt2IqG55RXQOvvG254eTUPD7
Z2ltpWubdy4ZywJKx78Frwj/eU7PqC6zCQ0vz2rhjuO/IFdT4Q4vPsz0CgVQB+FW02jnCyOfgGx2
mzC/m3aqxmGpsiI6ZqFy7MLWXLiQpm8Vx1brGntEO/0vx1jD7jiwmUUwUZlFqv38RhDc5ChZxN/9
EYhhW2iubB6kW02bAv238Zk+c5CRnM0ZXC90qdaZCqYDaGvVZ/G/Clj/uGYtUCKx3ReqK5AvDt/j
Mt1qJH5NEx/WtjPZ53zBMKxa+czNfxkk3qXnw+fR+G3iDmF2v2gxFgJxHa5WFm3pV18h2VL8Ono4
hPtlqm1R2HlR4aN1IZzhy7il/dMLIj9KxchRWVMwLrqDJY9rpJYrtsUY/tBBMhJCoQxjnr2eINrO
VlBpWPtZnMPQvGTU9Ns5WvPsc3wz/NwE0B8W6367Quc+qsJ7bnRwVLZ2JcT9aCE/k/9Ik3PpLpql
uXur/KUXAbX/p1w0sY81BqncGwKJAcHuYVh28k3tKO1mYzZFk1vojHJMLj1qSDEtmh0LZ6qwNISa
K8VTa77bi6q47Wrz/kNcPnySoFJZor9k/Akcl7vQnhOOBVrv4eWAps1WsnJ4FAhYocTOEnWvog21
e+jpkh+GRaDEp/K8rUmpgLUUxOM+cp3Aus8XFn+MtFXQNDq4RLtbOyMlQMjBJ+6lCDiB5FqDlUQL
Luoi2lOqbqvXq5hOujCMi0VdIRHOCNdVHJactU/7buh3OedmWVd05Tx63pLGrdQ0/8C1OAgUbBk7
aTNSWxID6Yayh41G5cUUKydH4aeRXUbuEwwYKNlflCfhKAu4jGRREidgzHfHIcDHBsmjODuE8jNO
AX6nVmPxGPjnHiUJn2VqjQOMo+CE4dV7WWMsu8sBhoDbsqXVsC1M2m2Lz/DS7fxHETDIGctrJXmI
fmJMGpRfnGewGOPmibXPtkGBvzXPdreLWmjNKFRki+kBQofMqMQ6Hr9dVx+p2t1xz+8eHO4zFx0G
06FMduo9P9fAyXVnfnAJxIjIV1gL/ODhvfXj6svfB9YcpQxxRFsYxllaKblnozmBk3jbwR7T5vtn
QXuZV+Rb8n/klu0TlQxMr4c/dZjva3EoMUMu3L04+i/WVQPLRw6lfROvkugQSuhcFUufIRWV+kbI
a4uXeoE8Ma+A8fTrJfkU4xyxryXApFmrzclQ0z4bl2BRugQA8jQUrN5LpfKkMUQlNwZLWDdkifAt
nfHVL/gmONXowy13v1KlgIHVnNgcI5PYke3lcU3wRxfd6rT9gwIU11w9MgDajFtn/LhjedGsBWDP
+Jx/Gi01lacpjhqdlk+yNDPiLtUbna+j5tfVqaawv0YeUT3FYNliCNfQpSt7I2sPZhCgjnmxsSWm
Djb/fJbfMnlsMRU+zzfZiMc+IVpqd8RQkK4A6OsBsWa0D9YfD7OlnohjAlgjjMH7W4CIOAtKMujC
WfyeYi8dN29lVSRL6QSJeqZ8Yt/kTt3eNsIZu/qtnWkpFV5bbxHwMx5cHPYd40cZ5D8s8l+0/zW2
aAdSNxricRLPp/Skp8goYUCK1dBz95ggF1SxbtnIIxqxFH62JJODkRHqjKsVK4DrsoMV6EmYyuUl
4X1elyPtwtSwDj9aAB1hZ80wl/irv2TMAy4dtvUOyw/qq3rt1819AbLz8g3IKVRFan5lLiPtMvgy
dAqfwLAiU8/8cSmUP0db7IBO2kqJJKsZQXLwyopkJAV2u1w2a3tzA6d1clqIAKaytgkiGtgDGY9N
d0MzUPiZL1MTDEcpY6Qo9TjKIIWcLRKb+f/sFQjwbA9JiqtX4XpFH22eYMPSBwenKOBCX+kgnTmJ
ZrEWO/m2XakGwEugUI9UrG8aDPjtQ9/KKXyHSV+RxPsZSyHIYAoT/lra6jBvZ69rPOt2TdqRZ5W1
eMR+CtLAIJdwwAWR6Cv1NcQFU2GSrFNs/TegOao+HNmI/a3BR7toPxOl2vAJ46ar5vKNuAS1OjMu
Yn+voJcZJ4KJhSr/Tlvxe+RflmQsHF0ZsLRD3PMz9etV12cgSbBMefLUIgQsW5KzcTnlAcekyBdR
cqIH1sT4nvOd4Tn4+TIBm7+2SzXyIlNgBId68CnDO8Ghx78aRR4C3pwDso+ti7NQECGTrGixYN39
Ubs+D+r6R94KdqPsXUm2+/dIiqAau3JNMbVxHlKVhcHqBq4c8SE99CATHgJQLUEl+A2ViXQ8q/HK
8/BvysoTtXPGpllfMtMw5Rl9r0Gxa0gkpAJ3JgSCnJx+539ZV9tgBNj/fRucrdCKuSrEcaukty9c
4YK/k4j6xs8fK3SeW7kBlvum5DaetyO9RLxqBYTRSnWjDd2o97nEBc7MMDGHi6btgkqBker4Wne9
0xhGdjrV3YosddskUhkRlypI62fWX/GqHQM/s4Acue4XV6SZcfWJNDtXG64qDomedBxfQPww1xY8
A3RDPDxYGA8raV3hGqj2dL40qZLzyUiLZJ/+W+9/QXFVJfj7hywgqMmprFHhj7suDlSJNZ83DIrS
Rf3tjh14JgBeMVkIb+lOrFIlLF7T9lR/dLptUQQEmOL10ySXzL74RHHzN2ep3FoXbnjFXhSsj8r3
D3acGGHTk7lMUiMXrkFcwLpc4HWp7+XvqFvewbXLN/+n9EGp8wKa3CmAlzTkTW34zQvlFw8M8QoK
lk4M12LhD+pw35osJGIVyQh0dzOJmPbNLBqtAQB7Ry1jHLkaAuUo6bsSY2PpdaH4xSIKBM3beG2u
MHmq3XVNZ/Cca4njpLXwEnDBjncRZzrfUAiv97tUcXY9usyCSz68LbIpwwtzv3KUFmZLwT33Rosb
nesuGOLMTNm8yuE677W7TRaqRwuN9nxCgkoq3eAdX1aUZz6/wTNTWZUds6kZF/Ug9a51BYFSAWdD
t5x5Mx3tO5WbHrBaxQTBDY4QNZtaevC2Kn9LOhuq1f/9Nq4M6Q7X5qhTulnVOCz504FY9rp0qpHX
wN6ASHXZrK0onV4P6x9c9rgXDSi9aFj1vus6Rw9jTHqS4RyD1oIM7w/doCzEKuEHEfG94qZ2Ipha
eVBo9ZaiSLa8Gf3CmmL7iOA7sQm6dtOv8job4cMHXUYV+FnByT/ZHLEpzsEud2dHh4zO7fZ9p9Di
rP0ZLpJOiircjT8yQ3g2IFuwECpEjZR+AYxhJFhRTpcA/Y+6NL05VMPsr1/OFOIOz2WkyJFStPrd
tp2JJnJZidIiFAc9KLPbsthpIZxcZlHyoZbnQ2Iq6+rkMW67lXRtXRES1szBue/eJtHGk82XDXoD
4fK9QgwPz9p61ZQOLrd3EDtjaua49M8Wq6h7+9hECpAt1ihle+8XDL6xtgZ2kYruCjC4UKJgLNsP
4iW19pat8jysQQlP8o0p8aBsynDUCjcr0EaATVj7bDqv47ZFBYu8e5nVmMbRGpKRGaGzqKdY8dn5
hoTbi+fGZMGhooDraZMBKIY9L3Y3P6kulJ8WkDF6hXnHEtUWAsZVR/PwEiAGMoBTZj1LtACqt7a4
Na/dhlf3ZA9a38XoT++IaAICimPTfhXujDRxTl/w8MkRb89JIdsplgtqro4Pi1bOyeRllwJMkpz3
jxwmiGyEjyqOO1QrSTCJ3yErnWtnPUoFXGKC9s8KbncXetgOqYBvyg1C9er1ExmTgXds7Fs0sbaO
ttV/bIBZOmu8cjcTC7dxn2qnSk0EVBc4OpP6RXIJI7cheTPjMlqDuj4eSLU0iuIAFGw+/h57hyCF
6avWiOxB1Klw1kZe3W69E5kOF0fihzRcpWTAwBIST19XkUqs12K01Nb0LpOjMIgm273djSS4Bosp
/f1Hys1Oe0yCScnOi+9YqR0nj2fl9k4URuAV07KeTlFQza0ZWaGBKbyJwRMPJdze5/kfkWe4mpGy
QAPi7/Jua2QsnKrrlJpxlVIvrsRJDbOTaPT5Ng89DTH0Js6FPJibjB2BKZGHn3kw2ip7S+rglNwC
Lj/e2qYtdH9mM88CNyragy0Z+xTaTPo5eD7WIeWhkvY39Nrmif6ByMskfXUEGzdW0rFzAEOqDec9
TMeKIOq5kKO2qzVJnr3gNCgEo5IATNeWyA2g5vtSfe3Tzqv+QTH573a2PfYoNQedMYiSK1/GHhXT
cld7NoCEkx+dSpI1RvlEE3CidJsn0MHt/ehANPF4wHuraEDt18F+SwVGxWwfsiT7j6xHEQHdiWSW
hXU3TDPfuaqipbkwteTyh9DP7ZYU4/IJsCYEosKNk3MdC9a58Bed2IYXfyCoRCyDov3+So6zXbjG
Hs+wIhdhHtsv+R1IrfuWCZzZyQkmeDSHE8bV+KYIFPx3QVzqwD7QcRsPscUyFwkMwqtQbSyi4MYU
rgwXR+bCUF1YlseeUHMfi/9DDMVZ+wNWFTwB23H//1Rd33UMTi5h5z2ik/z1JMqevWcTOZg/8AZd
DI0x5nn8itEo+ch+UKEJHjqNcht+w/d/hRJjmzO0qrdPqO54F8ms0oPGCFHiBXSP+jlu9SCTKDOW
0iLZulEM+SVIYd+x8wu5+CHBUc7V5BcvfPV2uqUGuOOHi6tOc1AlTJVwh86XGkLiqr53W9gguBU1
yt0XtoZc3BanehQpaI9E3UhmpI8K21q7Zscoq9pp1fUD7LKb0KiMS3uuRluDnTgR/w5fLtrJWuDd
9wP02w92JA8Gr0htWGBPVNCvd48CGRN9qYqS2iMtygf+zNxpkScd7oUuPce6NMbxdtaT6d7PmnUc
Dvrg5XrQItioQOmESir18EOlZOkhyCvkCrTBPHlPed1aR7VQoausQCg7zJw8QUkRGun0J28hEFz8
NJt9H4tVVh4VQWnaBwBSFPrwVyCvQf53DOga7cWaosbAZBhXsVTFuO1xENRp/OJ0fbAkiDi7jSqT
i2nIVOxZlmQ/5OoYfgbGdIWVb+JcKz6pr50avu3KQMFNfD+2aVoupAg5B1XppyJeQku5I1g9Rcw7
qtGTLVqyqUTYoGKbVheh4UB6q+C/eXsaBmAxEnQqwO0JgHcXmU0X7wl34soAmYp4ymCjc/nw6y8s
SR9YswEJieLcsmljXwiQKbjcLdkMWAMsQrGSJqDtA+45pj3p8oBeZVid4AIqQtSBce14sJ5dU44M
+Jn/sRADYeTfM8oFAijtZC8BcqbmVQPWwj22tfBtzvRGi/nI+wF1xjIRd9VDAhq/8IvNbXpg/v5q
V8w+5gMKwp/hW4rSRW04lIrMSb8fxhadUVa5s04gGF7zwz0H8bIomZt0jGcAM358tpYG/czw+qnn
pHbXLQ0tcX0xNrqm/iEUKugJK2vpX47HZR586mNyVhxFwedTQmK4ONlHm8dWF+tH2clC7aeuttzm
Cpi98UrbkBmc6gPj9OuRiINllozWuosJArETXIwasdxeyqGkSBvukalB8Sl7k14nWkm1eHa0WYVR
rYWNTrKQTqIhL3PW7fjV24HSbdd4KRWSjpouugD6ehKZGGsVlmoOwF4EiDW1e3YJr2LkV7N0MCvS
vhpuHVOKTy3zHzwo+2yGL7CKCL5AieWHhGLSgxCS9SSK74rU/xjr6abODe5HMLsn8w4+KM9GCMtg
7RF2ZlzZ65W5f7ZXtxxkt54CF21urtTZXackIc+X2oLeR3Kb6YbCqXtogfMR64VQRRmPDDPEPw9d
n1W0Fkjrj/TriQxfJzY20UzLPGJqE60TSU1IFVYWpLcjYISZY7AtL3tDYt6AF7StKXENo0GLcnZV
cKIdQIkVyruTz3Wml9zQ0tpZoUAtqU1m9yR/rd+qg5ftBb4MYlXZW1q6/WqYLBOZjzhu6phZ0ObU
1bYLOjTehgh4cJwJyuDsMuOi3+7qGp5Q1RjhLZeIliWyfKvoAHdjplwBXP1b4N0kviB0+o/o7Xw8
OYRomxK8vhXpl5ncNjHnkjfwyIK6f7jcgetZr3osCvfHG3fHGnTejcH1oskdlzsRLNUpQIDEJism
w4xEpbcBhC/kyNkinskm2ElNTjxMIRR+dixXbiVgcl9TqCgCLBjvsr2nGHI5JX1usk5Z6GlH8+mu
2UCrxwT64Ic4M7vii8JIm6Fzy54DNslTXIzl1JXuzcXUSuR7U6N8NZbPalHO6kfr3itDmXi7+lDp
rouCduiMm2fgV+xFXT4L7HmWZPJ7JfKH5DrcJz9rD2UV8iKUp9Mj0+wLlE7b463rNagO2XertAjh
R1QHW08fR0Ovke850ZgH9Kkc+faELCrXZ1/C3e6HnjCbd4rLPfiXjvYoBuD2SINZ+tPSf7NdsSgt
97Q52C0RzsJ9pOr0mOgRlieGpLCY/9qb6LxfHqqzvyHqSS02TmANUmtmKFLXOntbqLO+eQkp848X
YO7J2vhGkqz5RtMrDceQ4TE8vb79ib5nN8zHIOtNwulUOQOUHotH6hLxk5qsHoWPJPpAg70+cWRb
OSEXcjXoaLm9dsNKs+LdPdOT2oWZMGMMLaQGUhB1XnFb4X6Qm7s8BEyINTjr5SzUwbwpUa5Jn0a3
/K2Hm3z8ObPxmWGJygUJ5KPrTy7tl1V531byDPljJlfgQHu+Hlkc5bYKhiXnpL2hqR6Kjtsx6Nxc
pAAGOxWTJHMtV+iYt98pNOaBFMoztHMfJV1cDt7/Ot50f7QEhr0re3afkM0T5LSpzRGDZy1lh7g6
/uq0oB6sZpPOCZLabu8CoD8R6eEvPRvr4eGRWv1X+ro9GUPOq+nHASOaq9kLqbpO5OR/qAjnoP04
lGSERTdF9aGJMB/nQWFOMnw4WhRzLgUeyYN1DyR6fphS4218tHF5otmK9JR3WHu4wuzfNZ3q0Kip
2NBPuPtSzytAYT/l0SwxmA5JtD931UACd47dRLbxLIbga/5vuvDsQSxOOfRTzsURqysxGxElMkSS
6BkyjBhqFnxd+0dI0E3n+3gLuWTPeVv9OFWFK7tb/fUPB9AKvcw8SiCgC/Xq/wjh2OoI1f1ynxs/
T0LcmVHJ3xE2pQ86O0rHFn9snx4swz3UM1tFExq4c3kkPImv3n+KYUVKik4VveLvkIb8awvx/gl9
KUksop0Cvs6+C6TSbP7hy95+6/PQLapE7LxIgbBuhbghI6OspaTL3B8/rw86HZ32t9CIybogGiVO
ivB2dPp0a5g92DKWiVyb+eOIaLoy6CVeGbVKTK/zg458DqTV5b1K+vP7anTAM2TUryCUrdrw4DEc
hOE8f6yXnCcdjvPMUg47QoQ7UaIf/ehd20tH9yTB7c8NJP15JkX51cZv95bb58wUf3tkySIvJBG9
1o/1Qzq0PHXKZJEauNZK+gLvrb+vdf/+NdXAe4cfKzpkephBt2CjuADSkVOCXdR63bXkYccwk3j3
qmoWaCoPlYrg0DpzbaB4acWjRGojAC3XFgieDz8QnmUh529/2JZwIGqOZIIxca0+zR7AGmFBOh49
oQeQBTxaVyztbx37+qqUTWuxO5Xcr/ILjxfCEfaKZm0wWGdHFjNwWa+HILLBa+CTvMq7q/eH/Vda
5WTpJnFBRtKVYXw0pR8Gu8ZK3LAOxGm9aQjfp63gO6cMWc4+/CEF0O0TDWiu3RUKD12J7Uf0yTFP
t6Ai7rbbHbdt41TY0Kl7oyyskSc48XS7CqYeGOtatUJFbo5jJCaRVhpD3uQrFitEyBHBKBOKxrWy
dejm5HMhMOCMsdmpIwDdgbsex0AWpZCfs2exOBeb8WMUVkWikHdTZfUG1uaR1EYUQshDT2eXks1t
zXl3y+qdU2Zic8Gm1w8KSQxF4u8DtYO5YlIzdLg6AZOwy0v+Dr+pbRn0aQcZQCz/NYNxGmQ7AV0K
eWsyY1uXrhkyDBElWee8srKvsvyHKShBHFXHTDtT/L4zgChwxiHde65g73rMWy7eBF9YGMAqSRzQ
81NcpxuCI2F0iF1Whz7fUDNRJrLHVnW+gXuvJNn3uiVTT1fY4KnAcIX74ChJOyXVFk6v489a+faQ
h/hp0YtZ1EU+zHBT+8WPiPwHHtIZVNf9/Xi4ZLKAeMVXAizGflsg9YOQ1fJ4cKEP4pIFyhn2wlAm
l8HzNts0v5DcKyl29QDc3lgbG8J+dG6rZIryWGNQflskhoQrBy/iaV4qVYbI5jujXjHroSceYkf3
NWtPstSKP7ueAkw2rTXHnE56VYK3USzvP7caACx3LOI9Cn8z/8zGnQYkJvB9ZSHm6Q/5+lFaAs08
ztyFuEbGLIDsOG9PBA7Xt0pAvGWWFzh26c/78OggGbYd88Y62brXwghRSZNKxLYTd2K6TGNhKPP9
OVon7F50IXvm0P6jXb9oqdf0IrYc09UGWthRySU/WOqWVMjE/1wwiBfu+J5mvkRQbCg698ZuNcs1
GMnnB94rMU1VRVg+X1daS3Z2RlOrbBEvArYPAVx8RQc7NwzWsW5vqYp7rJDDqcN5ou4azxK05fe3
zDSOs8u6yPkW48WEfmvJmS4iixBZuw1VxkgLpWiM8st9gYdn1BlexTXfKHVchd8vNM+Rqa8pkF0Z
/qAOrJsz003OyDsAovlPRz4HOBRizfBpK4+G1evWf0eOFNKI+TRsCqwYQzxRHIuEDDBhfiCZUHM6
iM4WnHE7R/a2hXVlm6RwDjF9WLXEVoiQilW8eodxXsNQu0xipG0iLUpD/tucc1xWc7NLaD2fQlbF
CyJ1lLswE7ACYGr29AHlbJ30MqkXvDbeYcyf2F5q2ksiwKvRdnBcupK7xfYmdesBsdxNytEXYB0Z
NiyO4k4kAN1o3HAJgh2UySapmXRLAxRdm0FqDATqsmyHPUuUU8FSGIn9ZfLazwbHU6RUai0Rkws6
Y9HcbBtO6PvAhEz8MrG8VwRUU5bgrQCFlQt9QKHtYTCxXb0GB0ea3Fm4CDE5v+2NFPgc8DMQV23Z
tMMvEDpaPTw8ca8HQIz33dzwv38p0ydNDXGUz1ISpuqpt2XYkvjpXuK90jx+zX9Oq3MgAEwwOHQJ
Phmgo5vm0ytdO5Fuic0LEjMRXFG296shi8t4RVeyvzW+lBA9hWSs9iZrkJpowU0mhVjhu5c79CM1
q36GiicecjWbldg7+Z+OPN7Zfl8afzziN+/pLb95bQLJgIpd1eH6kcZYmRnj7YqzkR4vz6LRe0Dj
qRuw6y8ywKmIZkjnauSx9Ae5cch7DDF+icQ5HqlmCPeS99TiKJguI7I3RsA+4SR0+mV4CIUxuM71
eC41dmDCBIXHkgj6ld+hFj7/Iyy4A1ttscw0q3F7qYzJ1zJGOsppkWIrbWOZZg4LNSPGXmetdLE8
b9cgWmMae8wHolmOsMrCMT7xIcHvRUe4qtBfTWoXLk2eNzS5P7xiBzCglknL68kFswVJyR/vlF18
xFv5UlkTxUpn/p80qhpDpa3V9U/LOs+Pw7xkht7OqMl9OBg9q8a5eCrrtBei000jWt1FSzwvf9ms
dWR+mSYrb4dl5CUnT1kSb8zHeRcgxdirjB5NUsEaEJNJ76c3/BhamoJCr/guqfTrMDQkZeB4DP1r
rNebrVLx+5Kom4bjw5ySv8DZxaxNfZ66RoEykc9CZU7T3GkFkyjsT3ILnmfOwPyeIY7Rntz7Rq8z
OzOuewRB32JuwB27Tyj9jp92xp48u+PnDVoLJVHp0Pqr6kAopvonYyRY9ZSyMuZ9Hyv1c/YzOEx8
ne1n0gGSkMGm9ryO3mMNN92hmxj4dlZYRMbe6vGHD5q8YS0VjupSzjmFKjmk1Y4WzjuICr/wHeYQ
GOyuthceLJZrgMGomT8UGZ9VJ+70VdMXTVd+qe8iwqJusNd++VqPACMZo590f0VTv+MMDJMyxH9b
tyqb1K1h0qRaesXs5PMlyKA2uFGy8NCaXd1bX/E+8ueytTUyD9WjZRv9e2NVxqoJE/h2xK0cSZNI
ngIfM/iz2jZRNx2DZEwDYktx1r4p0v690REndeX4EpW3WyoCXJUhLz0QZ9kSZNbtZtF0jB6K+CCz
kv+h4dlGExi8VEKzZSIUqgRtr8aGOyp4m9o5DKOp+KOtkOlYhBOvIoJsWP50+15xepCMUuezdXXd
4ZnqmEa/vG6BPMqYMcu9H4P0CtHBwGrgLdm9G8mKBbHGjcDqyVaidPs5JKS7PTHXBWmrBREjCjZi
mX3Wt1+ulWho2hkCJVYm5GMIQTVvkpeUlrl2nGnKphRSsGm0lm3Js5f21MQ6kX9MsDayv3bb16DC
dSRMUh4bFRkJoNWIDzHbY1LNkmZGZSvZ3/J6weEZDjRJjWiwjkUljRLQ7zSgg35/+tDX22p2Vtow
t9S6F3EM50/VfINp51Yp9MbJ2b84USr7eKQSf4qT/ucq/ugywed8izEBRohakywZh3elE7EEwCNV
9Rw1FYBOrcPKFtuY5wz++nQxVsaTqi4PQ7KWCbh/7E+bXAlt1BVVaR4r7mTHGN+odVrWED/1yq3G
/76dFN5A2EqnUfseop0vsErBG+LyMpNUHPoA3f0SXruBCUGPmsIyaGPrMVRZMueicv46FfCG0CPX
umlw5X5fdg5jTfCX6qJu2SKhg2eFX9QOTCn8KK/d+Mne8sYvtrzYrTkOagcMCFTb+gHhHBf1k1En
WvHqb7YxvNEg7zUuTbFWwQsnbkaymmJ4P3IxdRO56aYI3gVgW6fnU587THDdP5C+FmoJRiN8Y5EX
WpJwKHSHJ+xKig15KpF7FnVKhRCifH4xQ9fAItVclCOIxC1AQvcH9QA1VjOYseDvVhLVLXDg/69C
MCe9XBtp+SuCuHUvzXPaPgcHYh7mkd19foFZvwfI06Y2nv556D0NArOz0zWBlhJjz5ZPHArxZy9W
6zMka2Cb01LcGg8G8iw2JRxsVRHwnVT3GAnCsz2Y1sa1wJd39TZ/gredkkozO2RGony7mRF3Mn9E
+mSMSalN1F0g45MeH2gZJCMANkX1Dmeb2mTlMe7pQlgRylrFebmkrzf0/OnnJX2I7Y2W73H+6kos
TD+FCqowLduB1ogzMRxx4s9kZ04lGp9icYGQS+PrVSYr0SkqZ02+D2QGhS2miKBpCHAbRe0nOMct
zJEBec2NTBreybm3zjtvPNnM9ZV6VcQnAAVsK+jFhKUthuK6S9hfE9x8DuEb/7Pyuh08J4kK7UGE
/kkNYnS0HwDTkTyuGVjC8DYyU/3k3oVD1fu+Pkk3kaK4w8plBecAcwONMwyg0tz68xi8DS9ZIs8P
/0JG4oL2cZShApiQJPzDvt4F446UDfm8Xgqr+8Yk8pDqqPZRNeM9uoD0M7UbgMPe/N99RVY1RECy
J1fy3tEJ2HvjDAwTnM0VHiwNUEEBcB1bDImT7fFTgING73g+koKoK5nwHcNIot1bklfxd9RFlfpd
btfQRfJawBXyLB/M2hdNvzPQDguDktppqQq/uFcxbXLMk/9SI/woF1vr7O1fzk6+Tq9snmBhLd5V
C3nFFoIM7bPSbts74CC1+JAtbZqSel3wRv38L0+o1tXC4c/+t1wZtuOAu6jUhjFw1rr9e973arkW
v+eUw/INk/Mgs+vPuOAyNHh/1qWnjYmS59VhWpGB+H+2iJdsStP+o9ShbO1ybazk10cBxHx2/kmU
14NWIkiGTt6NX/NO6a3lCK5SMDa/rtQ8D7h4PJ4o7aRTDfPcH+Du1yFvWpSvyfv4EkYcNNt2cbfW
SntS9X3c78fXYxmiCZbldBxwssWAfvEBW2XB1keMovvKBMAJKWCzoawPX2Om+15YJBX4rl1FEcLW
d884tVP4oVVPMIRIExfv5CFdrmzCLT6enW+mFxZB67WOLz8SJvwaR1mSM97Vwv8OYhDSK5hIncSF
xW2Rclqqf0u8Fz+eOmOKKvwP6/Gn9kSSobVKMVIuBXIkJ8EqtLS9y6OAkLPtabO+59ZXyIVOuuUZ
5QV2tBzbiGXlQNbGGJBcNB2UOA+U9dPVD8mhesGji9s+iP8sTEmq/nCJ9z8S/gRO/s3A9O2gkS/B
iQv7rsN0aafYv1y2H12voH/pyKkgoCzK+rbyKvPkYZ2FCCe1T9ne0YVebI/F4KAztA14WdQ3r6G0
+btGjS1wQmgg3tctEmmcWAhUHZCsp8HaVk/kPv0ArEEzhV9xAWi49pjyWjxSaDOWMz1Mbcd0KtBH
XTEsenvYBek4ObgcS5QZaLb1LFt6u3UWJJ1ZkwNSo7kHS7xPObpZuLXp28UgIdqU3Fd15pCYD9q2
woVd5GnebjjmuI9Kbfx+E4XyYUGGr7ssWx+hZBfnGWDwnPdiHmu8NqdB9pmUxqSegPEHQM0bqiwI
4bE7jBkXnmOMfNeVz/wCkheRPuVwtedQTvVpeGAFt8Yw99mHqyHUl0/3UN9DYHuIQh9WDqpsf1pH
rQ++92Inm0r7RdrZ0J5jwZGNsJ9HbhXJsxV8fvCcdr/FwHDBG5BFmDwaTweVavq2E/T6EoFI5/Q4
imUeVr5HGw5JSo+VJttu+j0ToKdjPB5EgWVjV7mP4JM86wmahKBs2mglLBmKcd354063O/RsZu2t
Tc5Lao/RT2jieK/iurY9qYSQTBafEtlRNdIxS6CM7m2NHulTXl9cvLRnSEXs8cABQzBlySsufrlB
/YKVrlLY8eU5uotXsDU6sGWW+ifaGpyhS0M6GAuYKi0SE3OqMp4Axma6m2BuYEaV+yojYtgbft0i
gZmdlEvrtoOCKigcKxPEsEeAqHIj/soU1/IvAEL3d3+0f4VdCish5IucQ97hi4eBsGLC/pXg2z08
UOfPt5WZl/SsZuwk+m1Tq4Kdmsr3gHcB/WcbgJuDKGVWn8sl+XvTHYm/oC6Izvh+jNvuU+0Fd5RC
c9G7koFRiBBG16IiIeDphaXkfdIH2r08UGAx65P8I/sn7BEIbfb8yM4iahNiiwonkTvjLKtYqIJ6
cV92IXnMB6euvXSHWQzwfMUXaiw43HaESvEdoSXvkBJ/uUea7BIaTbcJ9KnUf50wtZ6mnMf0GI/E
1QYCGze8o1uEse+Fu1awDN+wt60WtSmmfKLyhg3HLZOsQ9sJV+6QGQmnkVmrqYQWpp1hhvyBXiyh
YZourrtx3OCIESAZJyPCuxLUqL/uizzcZ6496rI5/OfDgSTz73RCrhyhxvOySW/5nP5vRzpEnz2g
SBBWg8QfIpgpOpz0D/PM5xvcOGRxqqDEaHDbqdTdKlhCnETDzcFsZVbCbu0qHhCay52fx8VN85TZ
53SSCQ535IRs6tREUam5JexpOm4irsKTC4E5H3HkNWJDDYpy+RDQhGz6wBl81QMCaT+7K8hPdXkA
8hwZhljhREY0XEJQPGqdSIaASm6wJxDIAc5U6uwGINOUy7dczfiy7sReKevVxYIaL0IE0415uhPG
HdYaSKUTnb/0gEi6Q3xpzDIvLlK97j0HrAoQQh/1ehfMmeQc+o7Nv5jaA3Ee0cLd7SViCWqqrfIE
HCGoEBIDgiSSX3rLz1dDb3Sg7ZOejJNL4ptiE+8757t8ss2RuksMkkyo5kSEvgdpcl+Td6Wl/Uij
7ynsnHzo4Uv6vujocfZtLb90CaoQ3uaqFizJLSIadXypjCG6hUh0BBxS7lzLDqRjZ8NzQgKHQ1d/
mJfMbS6nFpuwVOyJ764xuAX/+pWxSG63OllEpemmcBz/2ojE5tFnN6MzSzNRlYXdANUblpNp71eO
lu/JZmy3l/h5fePtzDm3S7XJGK8dLgLjJKoSZZ/4AeJRwOmDx9kfUfawAAKsTJv3hy3JOAypWL/a
9PSvWMXxBlQKtBC2jLS6q7p5or2+VjtVab9DmrJLyTN6PtP5I8LK0c6UPPpsRHCb/64rwjYzfXBB
KAfBoGJzXRJg920alPuZBoMq1JmvZCoBOKPeekN0w64WwC5zrDUg5ftKZrl/vXg+hVDSC/R4VajB
FdQepNu1bICzzES/qwf+UtsHcgqWw+srd6z+p2aKqr9F+1h/8IyVPVyBG+y5ymnvHJ1kPTfGEH+S
bX2rm7ZqxB0dDIkLYYjBarsdaLP3lXrTw/ka5Bvo4YDgiwrSRnjrC21Q3Vn86S/kY1LV88GBlDX1
rHMlKjD4qkkDjEglvNlpeNPfj3hUfFSWIi7wqacXF5LS+b141Od7tZew0aJbRAkNgq8Bg/OryLK7
CSHrkLnxYCBun3FOlqxYv/4AmSUl6HcAQEtyRdOYDBU0Oiy4EGjfGcNs8xA/se9xrrc8bWph62oq
gdRlodl1p+0/tjmNO652KBu6uUTV6jL7EAzxRqrVphneumLe+L4c66e9qSXWrH4Gr9dYpuddHnq5
Gvewv1rwl4gB53nm94sjf/g/0v5976kTb5ojeSwvoS+Z3k7WtCEPSy9EcEF7U9xbTjteHryfKjd8
0n1IGFaR/Oe1OzExVQDw+yqHTu+y+KGPomOSx5AusK9LYiolyJeZtIAYl/D5b0xw1PTa+biuVOqh
ixtAxsuW76PFpbdduOtWNumTzJs5ig9OxEp1xJGkwYQBeJYwmkcQ8tj5YiwzyzcQDVe3Av0lVIxA
y+hOUAPrbvunOWxwlvnIYvopqKDgK3FEXxr40ks7uE+Qc90QW+PGzPCiNvYYy6aYxP3vsseWv6f2
UuYR872jOIKZooy2jsLdwsZzspQXL/gMYpz1p3BydEwagv+cdM8Uqqr4a1wHSuoFGRmVul2Z4X+O
1xjJi3sweh5fteRAtRiiY3eaTT5W9oPjk6qHnVkWi+W0D10GUJPF3ddQaC3glyx0YbvMwxGAmihq
clclVmFKhE+uba6xp6TUK1yt7pWyS+WoZCuOJKKZa8+hVME0xBfAZfHgbW+x9czbvcKPJAn/yt2L
Z3ajfCpE+GXfS04N7PAfwgRJud3pvw4B+OQc23g97oGo6D7tRqGDF+fSHO1uIqA6YpMQouxt0CJs
RFDB21XIVJnM8MN42mrg3NN10n2VHpP4g6g4VSlRDQNuEd3mgcsVu2obH78cD8fj+71GD2XwlorT
Qaz0UAoVXzhdgU+kwErLSBzfYKPaBZw4SWp61Iu3JXS8t+RzBzv+QivsesAT/q+r7kx+BCkK5yOh
gzQdQk1ykFAvOARt5pyvlCOzAxqhMghgV2/e5MeljD7yVpbC64UfXzULEURZ834LaYEXAFSzlXn6
a+EqH195jR0EJjnDHIOI0s8ajYu9wtarI671atWwZ3hYdV5h87zf7Rlvze69ghb+QfAIJAYlJXiC
XMOJnMo80zG7nK2Yd2eA2PE9mxMvCicEwB/1WmuHtnOkcKKJsq8BfcqhLz9SEw0/0faz8Z44zA59
pHsUnxnt8iQXf+04uXvXxDgu/nrlFTfuoIlGrsP9M79A+p0LNb7BVW3VUIqltsuY1K3fNR7Plf3h
zyjD9ULCilXI8CWHNf9BzgDPQvsnmOEwzaGoo++xmDRmKhhe4lnwEpJflKF2vhMDTUUIxdYYoynA
ek44cmt0A8RugBpdZiOx3Tige71pyTLaCVTREFGdBRSnZzoQTxP8nv/T8RW900tPdOWmMWcsPkqd
91yf5/8cvx45iAwjaC2jFomAz2ceKC8va3UEGfme7IFiqPyt3drQwJA1GoLZelv/asC0929ptzxo
hxbO0C/9b6wy+DaLjCfg137H37+NPLWCGV96J2IrxyVoE2iDTcI2uwlf7jZTrSP7Rr0tLiGzGEp+
9AWwRqdtqewRKf8G0Fxnz9QaaNpvyBBHLbsZybhngFjYZkDnT9mnUEnD+pPh8ofjN/vNNWP9aQ0q
XYOBaqlOA+WuU03ieN532PQ5sCVy9YaHUTa2MRcLzS6q8OS8u4V6scxmRJFAM7+iZC2OhcHTc0A1
gzJWFFXz7Rzm/LIIQco3G6K0Jkvqv6Wi+N91dKZdLNUUTcjgRjhJ/6SD6NBdfl1BSfH9qLettKlR
7Oc5G1CdqvkPMYm6zgqtlQGHkb/rCbn34Ns+D/w720rZKMiARRAdZWOqAxpgbJSCjXy3MTnXjXHX
7JfS0+C1k9sGiDZr5WEaYYzroB/19evwaaUuqQl+Ee6jXkuxvmCNq/gAQywD2+WIrcHYMYhWfabe
Noq5ZajbTe/Ed2vFbnWuHvzgwF/tWiqnvJMQy6xXfqsQJC57RT/CV1ZiWmxYNZZ36OtjBIV8xycR
Sll6bj4Gsmi/h9gtpUt3P04cqxeq+GcSVxiSYQeXOKa3l9Tb5Ln4AnqB1IM17l+KFQAUNFqvcx3s
GONWBWcDdbcbyNklONv8ZiMYUU4e7J132E9mzWl6p7hc78KSj+rHaaWc273CxtYSM7XtVe63t0P1
UGnDnfmoUzyFqqBVqiUxvJn5RNmtoA9u0daZ0cmCLB1/qsZN1tuWEZgeDbLR6PyzuQ+f8hAbrskY
sXCuWUo9QEnZzO3oRrmoIgx5QfmHWkSfvGMmawhN4qOqXx7yO6KuvwgmRkMVEwxA84ulJb9LSWFP
OMI6iaozwwI3BU0WBpEL5mWu0nxMgEkq2kV7HJGwgU6FPXNth/xIAy2LZFFUqOzXChFDVcr7zIMN
zUVrq3CwW9mVGvTErdnTz0RH8O40x2fuffoKOupBEIDjR5ea6tA5IDLchtOlXI1MDUJIiNTccJMi
iMcPqH3nstlLY7DY5nJPqGfkoCvvSscCGS6vXo5xTCnwyJWlF0mw3Xw6TxaNfuTQl2EdyZ9E9kQ4
PcAtngtmLkVIsDb3Il4dExCaDUp2hgRzp3MHEMI9qzj7V7FsACGjNKy41SgXsbTUABhnE1d7SM2V
xeIZkhSNANBkF/j0WVZ2m/6+cb5PKjxMUMXBvC4YCfxdwGobZMZYrzzb3LnP2uAM6kXGc/Uttbo0
uv/K8ay78E+Hg7dMJGCPumVLvLE1AwB1eQ1n22jT00iFbj/ax9ihnEFKLYy+d32F40SLKiyMX+JQ
YW7x2SmOwLoV5dtsX3xQdmtKl0pOGwOqYepImwRQdViAULBoZ8cB/Yz3/t/aqme67QS58Wq7/IA5
lXytALglKjfadMjklAK6t5JRC7PEraS+F61gID1lqXL8W/dQydAqK7FtGrYxE9M60KvrJDXshzh3
KSov8v24FsG5KbQLnpxtnVK4AfFWfl7c++KGDAbw+JUdCW4fnSGU3C21de4TRCqlH06IytvVIU8p
NPWQ6aSCh9cjyq9ytEpVTpnoEAGj58WEwt77N4tjKuGi5G1XVCN1JaysIu5wnDNiaxz7JoKeinBV
gxXY7/vcwK5XUaoblpsFBdfspFTxz1IIQGJRQgcE6rvMlhlYMViPARJTkuIQ7N7TQJrCg2rV1umA
peU0Ewl2vHoOUYZm5wwuY0084pJkKSvpVNOksmincJ+rB5lrqGhV6XXHXJI/G3E8Bor7fgGVD+CZ
x+7vZHMdkLe0z4UtQNwDo6MJ93X1qsnSUz7ghVtEP6pDsKv6Q7dVoQuLm2SHgn/p/Q5JOWfrwD4/
IZq4jpXuEjDnt2kKgr81G94Gl+etJ1dH4i6QhE5pk7F4fFJPXl7R65lubxDqCI+oWat14Q3tVlVf
9iWg18n5OHc2hvGTa6/c11OF9QMjmUtcoL2cM7WBH/0bUOCp+OgYuQL0azQLkMyn8StqKn5GTkJA
s/B5cydR1KvUiVKwqi1L8IHlynseq55HMGMrpwvTJsHB2+b8jVZ7ZqolJT5I2JEggOci8xWrIu+V
NigRAEr5/6REzbpILKOViNj/b+DoWtBwP8my/vAEdSXyx27KwPdC51Cee7SP0wcPMye24lq2JPCE
nrWd4pVD5+6HnrnQmO5uZxipLE+wpkqXtcFhXt0t8Du+tLLCwRRraof84RXr+9SdkvDRtJ7O064X
KPzg4YFzQt1n42TnvzU89gBx8tHVrmGpKVDmJ8axIkbk/R3k9S6PGBANpt5Lnn1HDmp9L90CjBPt
KhFz3RNTCQPu0xgkjcCihT68Q2hVijprPLi4iBZKafbZlxNYb5HanKz6HhTP74NdhNbSGPQOXCEP
P0Pqr3evvNvU/wS90rYqY7AGCenfaRLgr+vdqstH6s+ejo+WQJhgbeKSPPncuOMJN/SVYao/9sGo
0a7b4GZ0R5W/ogXl4+el2XPWfr0AoyM4zUTwCSRGeoZLEn8/FQwwD5O0y87XECvB3BK5ZJxhdpJn
534FmTUXorJlOOGUWZCLkxHfnHJiqIwdLIN619UQrR0gbKZ8mDIiGOGJmaynjJ1GgdhcBmbagYAt
dB6D4xG4cgd3TnF6+8EmZK14aVxWahJg9qNYgQ3QJR5sMAlfeqeS6HPZSVB9s3IZtKCQ8ZPfCx6a
D5my8Gb1XpemCg/UgF3CgX32TtPhZrWD858PVaDu5IJnfwpprq634zfD7uuok0PmvybhhQ1kj0iW
lSZ/ZhOZmvlEReTpCqoilD0AvZAMxOvkWX9tmB5id8h/fWm3A37mRmnrzszDtoP9aWIWomV65Zg/
h78kVXPhRirgFDKilK9IL+Z80N9Q9YeJ2ZRHeW2rcWyyRxbmbqEek+yZXnl/azsaRo1yLPm9kUtQ
vSU8qNiyoNe9abq01S9N04qHtpIpUzqBe3fbfe4m3BBwQMBZKR9s8JJNwG7p3UTZG/qTFNuEcnO4
0Se0ibRW6a41c3MJOHYmggKkzzwdg3YY9LdnyWnNyaKz/iIQfleLoXypUEEKyjW9Kmqi3zGhXDVg
Qtyuqs5UnD0Cuikrxxvss5VA0i/SRWyU1v51SUsUXCSxZvXmvrmSYdgr+8LdveIpwwHou17WCEoJ
ZNAyguCL31mO9OiQOt6QelsG+pxX65IG9ZeKiqPvztCxIpapTQz1s7RzRFNXu/Bf4mnCmXsMzPFl
tXfMhI9Rv75H7jb1Vh5L17UFbvD5SHcyW1URzTuvyJgUfq3MVLF7mKKkzPCaGO2/9ba3OY59BBKq
DlQ7tEZj5V80GJIf06p1XumFV810VBViYbcKtgfgRpFASrE9kUwaB0h/5vDjOa7XX+KtyeKJGKgC
aLjeKxzSGQXA2UaH5X+T2lFfLmRFtYGLLCKt9jZuteN31p8v+IxNk8J4MOt7lzchX7D7zfrV3gLV
cOfMzkdsSnbuWREIneDsYsvyIFxRuc/NpvmmhJqlRUD/++2DCWB1aQnzxPnrKOwoP01Cm/24sxiS
OKom4t18gESyS8vDSnbJpNE2PBcTAlDP08i4KNFWlC1n241tv/CorrYLpeUrxePo8xbi5sQ/KtMB
QLvBLtMqT/Wtxmgg+OTTxbK+eFhhMvfkAOEuCVVqlv1hpvLY4v4lYXWdgruFzHS99pj73/nQTOBF
PWzLxC+CPcgvzbX3GKYZm4PLA5rVJAByLO4W8MSQzLuVV0lY4I/ibDDlBBDP5WHONjhCSDAZvXJ2
cQ0oJS28NbNHOGqU9FjVcxZ1b30Rj7TAT+ZtawDnIAUJUeBiV9AHOPhBE+/jQ/zMjiK3JTnmqpKB
aiGJcy3ziRxUMieP5eQiBLzJAqpXPP0DjpJiFmN2/ADBmPoAN3XUPzFHvHqMSsvS7EQFVnd2VlIz
Lb9ztFmnbd0oYtg6u9ami5lFY26LBv8tJvqZRwsFKdt9PCVf2a21mYTNT7OPzlKia5pCH7s1uH5O
T2Xr/Qk7neuSflH1E9wyVLI9QVQRD01dZn3B0/QFRDggx2VFZSu41LQCfPza6k+6Cc8qjzVUlc0y
00IoiJzOb8pihUZD5XP/j7jlEF/iSHvGY8j5lVOkQblH+o+tCaPeLqdt6kY26XUrOeVITbWlEyDl
pdO65oG5v6qKh9WO2gTnw8lSS6CdD88GSXmZPUxJ+fJ4oFfoy5qfSyYewIbBo4hhcd8u/jp8o6Na
FXMOHcVqevAdtAdh8PUhIFQzVjqmI0OPi0dwlAZuGwTwAOsGIxoCH8XfoQFQxLDT2M5bI85smcg+
bwHX7VBibNwyviIgsA0GE5CXILXloPbCpGR4MyaAmHRG9k4OLF5UHAzaOEK7ABTUAM055ebT+sOI
qT63NONbLYYZ5NSADn/z1wmQsqWUFQL7rIHYg6N4yBiMpv6UzvwnGYmnkqcIO2kvpdHKc1c1/Bmg
yhoBqZswXRTIJ9HWVIjYEyDIqe847LbKaus54atIlAL0quJ7qHkVl6yMLOCHQXEGibC/eduPGwmh
YU/i9wd7hpax1/GlkogP6hzCnr6dL8peGCGk7F7fvOGRnmQzP07uFXM10gLB8CBCyicAuRDbBzIc
QpMG0IgTJzFgZDJZH8sNL1tDvASN9x+/vToQgN6+qguI5y2xwtTIrOIUcTkjpkfHbsubx25djUkN
yyw5UQGt2hP5rQYfj/1TAj8oqfzu0FTelAGtxRc8JtdX7T/Mq6nCSa4Z599wREBgPy4+fqdrn82i
wMCZNRq/sR1n3Jj5gmVvfZydZZQERLzLctC8CtcsRWfkli0e1baNl2BoF/lNba0UHFpXuCBi9eCr
kbyBHWzGZmZZPfYcqS0ucJieODEfXon9fhllYXrktDVZgFZvEWSvx1qVYdA3NMU4RHQD2bW6iNQM
AMg4ZW6Os86TcROK2YIJpsj9iBgARL3jZNkA5fb7orzDQtGGVa5TG/EBh6TH48rVn4pSyz1FEZCb
jgmxjbyb225kFGDuhouc5S2PRiJo4uqY86Bnv4m8lWViICBvI8DqOF6pO57IMZMe6xkAuq2qHHpa
ekVh9YmPevj67/2y/xz1Oi1rEhVPaYW9DDqZdngWlknHKZ+hgSUIO+oZhe9ZcMdzeDGPOEJ79GIl
pcGuDGPUbNTleqE7mYRVU5VpafZuiwC1VRWRD1Y4tCdjv1QWokpKVecJPoksAYx3inE4yrJAfZg7
fKbYdsMjgRWZ4LPHAU8Q3btCqgiVnHBdIQZm+ErTiBcGX4VokycHDqMu39cy2yLstYodbitJnq9B
hNaoeQ0szGa5Yh9L2EjVUIKDX75MHTj0DSty/nhE8zuaLQmqyBZYhvK4F0pcfHdoY/j2mB+YJvV0
e9XeTDE8WWX+tjavKrqTBQlgSqQlgzSVCOYKzQCOpPWL0PYrmqUeN6+ksUVFRroVirQCgooSXXbs
jHLnijpfHj9a5ypvHQpVPGf5eumnev5H22U1JnDSa5ftFE6JbdDlfBAFK2civ+8uJAvwisqdIAWc
u6vt56u3rDX5YVOCuhm9XItf96TukcfOOr3fC0Dh/7MZQ2COplonKSBjJRQD0rgXp+jpi/+qGv4d
x2ED1XbDMAHo/CIeAbBACBtckhFu3sdB41m6/0tkHnYwt0QXqzRr8vjbFWYMCCECd4x0rUgp5yFP
lFYtnfTycx2vKcOZtggKn9mTYiIvxoODrvEazf1YQpnF76gP7SdbASFMoylna2mXVoPApJPvwk9T
vqjOxhw6jB/KcP4C/R4ktVu1fcgu9R54F8r1FE8GGYflFcDJaYs2aagcEmuLIN4T3blFOTwuBCn7
t7sCLDeem7+TMytGbYsct6MFKmljOoGpt/+iKD5W7iOhWQLDybKvflt08T7q5w1ZFZ7VrvyXBlLU
g5TAaoXJ0AJK1Ve0rrTmX/SVlr6lbNrBzmN3IzCgvMH2R2zW8krf13AW7ZxVVSu2RbhAfxdAAo7p
4C1WlImB/5XjTz8qX+lgiwgIfW9Tr42RFHY4eDV/+9C1cpSzw02LwCqPwG1qIGe96E0SMzIqt5je
Mo1uawq+7M9l1OK5pLpT9jHX3t9SelikkZNCffobuswGtyj81FppGvDiwK7R5/FyXpLrx+vi005F
/Q33/CiOT62lKlVAfdVt9iBOxZHvDIP++KcLVAv4J0+MQTdHqXTVL4ZEtMqExOFoh/MvyXnED8DF
PwfNV5s8UwfL0wewZQ8T+4F1VV0uu5Oo8Bf2flxCuclP1fCvU8MwEGpUd21kGVPB9S1lHbrn66Jd
loU/reJrPevva/p8ySkkg7CBa06aHfbffiuwLqgQSsT/teuCus9dkzxYj8c9T0VInfLMlazp4obY
0+naWLrnRAQF/5xOuJnEKQn0WFHJ5/L2l1ZtRe9IhheY0GLUZlWUYeZAqiwuH75ERso1Y96AkLI5
vVBB/xvS6nY9Qrw1fSnIEcTGtGgu6OYOckxG3U8KNYlBIlcyY/iabnzOm8i67cVowa5eEmctS/df
MUE3/pPiZS7FbBD9ST1ffYYspuaIFlTfR2AhEM5LArZv2ZD7JFdQXhzrjdEnJF78AvHNh3bEhLj+
Iz8Tmx1VBBeJSdMUHxSWtGQz7dhzfeL3Rh6JE0vqHtLt90bQdn5rTAidIN+9raAwEjB3kco0E28b
zzFDtZChZ0TqjKehn01UqOF3kE7C/RGzwH4Qadq8DRLC/EPyQADXXVUUwB+In27OFxW+cf1PyCKg
+ZCxUkkl+6YPIVsDAvnsgltDpZ2KTY+zELR7mPLAqNo9S53Dt7Na9Rq7HNUCCpbemLdJT5RtSKCh
tI5rnxBIp44uA8jU1o/wTF8bIpcMxw8d3c0DNJsD6Mu/Sqnn2o1q1RQ+tODFI1C+DXsDNwMQpnVv
CH6Eh3sNVYTA6T6rYuaZYSGsvEKOret9A9irbYrjDA1KueEim80LAVWrqZaZmuMS1qms+xhBaoc2
TYp51+cVLXPrpwJBHsdbCcr+OKT/inSfRYz/TEEprarVmSpDlUHpiAPLidfGjXEotofKHb/gcgks
v599s2CPzeD3rbQVzWgWp0oPbsGOcMgaCHB0YtvO46VUTJX9z8Ox0IwyMEcW2XlBN6DhQcWJZHoy
eYANOipmQvgsH/GWufGYmi5JX4ZJTyOOYt4Sj//QdWwcbb4snkHnBA3ecj0+WiX/fHWh3ItoHKrB
b+TJcMDmnDbx22DjFlQBVXxoWFmiJQDO7FCHiR7TbBCfvLOKbDYlUmpiocNtyDOyWVK2lWd3Bo57
U4I6OhFU0ojtHiOpZGgbPnC+e+7wn1mnP6ADXnvuxaph5EHdXUDF0VrAY5z9sKMlrczVuk0eympO
ZWdiDUVocYe8B+8a92BsafkVRcunjWTKskLAAh9BHvXLj5PNUZrWjdiVHMJnrLe8qj1gqc/esOe/
nc9W7UVZkw/JlLlUQyHe5Ne/MN0OPAb47kJ2cLWWRfyC7lifb6PhguuqZr6oOh4HeGgyNFIIEBvy
arTGAczWzTWXUSj0laUjEmaqhdtBa4HUqv5OLg1k4XN6xDc610MLUayhJXMWQzIIoUmRN9U/wSXI
U0wQEDPPqL2t09lwITvj7+xf3sZ2oqlM0b46IfCuaNdnf9vt4ozurIGZu5jyg410ziluthKGS2u4
ulk2f8WqkKCvPp/B+y8DA4sfoisxd31z7SC0xkSJeZVmqbLBaWVGLx8A86+fJGoaP3a5jsy73XyJ
S8UpeyHVMw2ZaHfXrWHq/vHwAYJFwQBM5CL0oWBDJiRlp4mBjufgpu1puQn8gYGKCFSEzSSeoqH0
P9q+i0huVsMXeGZKl6e05KEdt9WPtFqz4lQb3mYWCGDbKUgXgXfHr+Lky6aUYD4A47XteapPLU+d
0CCf+HTf13Ld+jGX3vtIeBCisVnhRzoGW6/croC4EB0QhnjSRpfohJCOE9NEXC96xV9AJETOW/SK
T+n/lD792tSvB+i8vCmga2eMbVyQw6kx4I8234pKi4d6TVkko7iOlQBO0w5CKPdyn8OqTR3ja1rJ
2iTCmstmM9PkI0UnJK1v4+OWvDJ3pX1i8Ng1uH5PV4vDKAd2gonuF7dPJZMzVlkSMtvjfMwbhfoV
piFAhNf+7pIGHPEZjyy+LwKngoFP4kDoOrCGJTiJdr2VrBk9WnYw2+bPnFutYmKgMXpldOApp5wd
pT5UD/utV6uvLjXCa+yNv2ZTZkuV5ZKlOyZS6ECkS7FNLwMcU0YVFfA2mmSIHJ6E81TjdoTV3bBF
ZlZroWuhTzSbFSQN9Bu6KWrHgEXpBcXyV8kogHwzMkQVJyW05LufIKX2o3ETLodBOJoyaWb+wKR/
bmcYHY3x0nQwz5f8SRS9gkaKyMxteIMsghf0CbQMUxqUnZM50rJnkZ0Qwc/uciKvRguUCfM3ualS
C8Jc8R9iVdnbO7TTFh+HAkaHmOl9d5m/RT0L850ymoyJyR3lCCk09xv+1bwAPjB6nW5gdIuruMUV
BADMnHFUi6HQyZOmFLIL6zJxCwtf1cDu6lxfVoCuS47jJpXXhNDmZdh0Ap6mTKJTrvXFcgiadP8J
ft9ockfDZNA+4cRSmREsmUi4bygYAhjUSry2oSciFr5r0LqNtDAQjKOKHl1fZItkLRmhrYNH5LpZ
oMocLeXp5kif3NZuvX8/VIcbv5A40cFjLCRGyLko4K+aI5Y1c1vZPx45xsc51MBYrJM2YlMJlWPe
MdtgSHv1VqDiObA3jMmZNYPLNwFBbpKcadPXLywT37w/qYGjMq8Ss1OGZJfmIXg0YYhZiCpAip6V
VywUko9e3/ACic8rmRF8OktvetzgUJ3FGazP1W+PmJBpGGNbeny1XRiG1qXd9iQ4/wMyTcufwEkC
te248lhEnv3r4C0ImVYblffIlowto8okNWowm55ln+E/Ng/pk2Rih0YkOlGhJUpaPL5WuJRAMTK3
6X7JonjJU2u63Tzf7MYDkcGRyRKcXFZYn5Je80jnN3lS6RtwTX5dj0h+JFVGEKF9cEpXHf8AJkCX
HGEuvcNAYPk+KrLVQXRoBDawn61SSdHpcRG2SbnIh28DQNe0QpN01cijdf+zffRPo4M1oekHeKBj
OWk7wXPKc+Aqi+LRYosSQ7JULkQteQeNOH+SlXe2lP4l/T/yDwjDb0XfJfFHqcMxfEMg7YgbFPaV
sx7td2BLYd/Ffny6V0C1R9IH0RP3z6cspunx7MBe3oBCHUgVO5Y5zM2mBqcvcuJrpNkUBvQADktO
KIXtDmGEpzvGZqLnKDlYAsDAYbsWaaichKc4xYxwyE15c4+mkClhjol8X2Cns6roFSbrVpBvq9Cz
2es2VULPwbuNvi/ZLtp5mn30cn8E5xR7Xt80VKvtj71du/1GrB391sml0Tlyl14S9VUFrqoRvJq8
X6WygGS4UoydCvh5SgPDn+2UuIDqy9enlN1qWWAk8zKuKCncvArz/Gk7meyj43lyiIsUkNkSUyck
BVnYQuH3VY9+cTbIgjaGe8J5pq1XuvQm7dKDS1njAE2cKMtEzJdDih39ztaSbYGm+0Wx1bBJOKyg
O2i9PxUCMX/TY4ej9FRoL5vIfwvJhJFSxIM4Bn+ouwAtmO8IMQ+/1hC4m799+r9qnBcyuTvS/Uz0
eBAc/XrmDCVstQ5akhjUHaecvLeErk1BeG9ZmFMH4Ekys2IhVwEn2uxg3Z55GXPFLTLS267MnQnK
6lWM+IXeUQYgiGgDwb2KL8kBbahH/S7SzfhfOZ/ZA8f69GeUv01Yjmxux9OZ100sz1jAKCOiiV18
zo5iwPqzCEV6nhS2gW5L8njXxUvcrnesxAggOp2YTtKYzvui1+6Iese0i3jd2U2yBbjETSo6YXfu
FuCQizT8MlNHv2OxwqZaXzL//c0JQJAqgz6x6FsrlGUHmQQahhuimmaxrw0lJmNyaqeimsDf2SC8
m5FWTW036Xa1AG4GBxksV/3WJpNm1WTOspqFQYCfTUgSHIEB8Sor3r+KM++4dhi3lDz6g5HQba4d
1OogFYUsuoho2UjvUTfjjIjloGpxyxYgczyPJRFf5rq7POoyer5crPDCADKIf2woVtX/FDc4RiIZ
RPBc8oLAkZLrBZbBW91DpP5gw5zJ9P7QL8rjZ4LCRB3ua+yBdjv6T7FlQ+Znuc4KhtyGRTxJVh5Z
KqcVyZyO0jWbK3CCev5hYsUyaEtRrr+pdNHNiD+7RQdI/0kmB3TSevQYIsnvgCinGhrE6xhO2A6q
RfOWgyHlp0zkQxutPohsxcJ2oY/odDVJJ0cBlw0jEdzV5apz3akPQoCWX3OAIEbdtxBUAIBFelWC
cb5i88f1Jpm/isuykkF0UuGWDeKdjlfNLIRtlnY9nlQf+2kTIZBpGF31vEjJiyhV80qVRCh+C5VD
MtWCsVP3HKPRu2qkHGHSIDh2AcYnOhdMEBrOIfP2sUOiK/Gn5j2ylRSWmIn+MqFiNRo84LzHXJrn
3YDf8YBP43Cewzp5K4x18UA/acZQUr+3U3odIgyJkqEaGP2MmIBlVJyBuR8/V917XY066e2kWaKk
OIlu2v7rWbepUSYy3Ra/UHfllS/cxcjAJJQLy3gieQ9fB0zs/KK+Anurf3k7BwJf3rrBchEwLELU
ApZwRL/4rJNwnqsqn0uZ058wKxRon1vE9CrAowaTtEah4dvB+wvQw+kss1ADDGMvs0idKKFsDS8t
Twn3bFfVmhuftYLIL+Z4mn6jibcvZ1Tzy8k/kQou1V7mdVPAyLFDJ93IEvhBceVXJ9WsSWTVAjCg
T2Du3r/O5gA5xRG9iQvLEy4VASj5MAOPQz07zzj8q2iwGYJz02sNWtw9j5HgOZ5pBbaqixe/535x
DQl1VV8+RuhQ/WrKfMwsBlcOcqKvBZUelRIcQ8wMAASdishOosNFeBu7zY1qPF5V2Qr081BZ1CaC
QhMX5UlBeiKszEaJ4bMkaS9HMDs3E/nFeQCvUxlssDJo4XSYWwd/PFt67Kwz8HraQ+Kdgd3bxub+
uFgiroJHBiXEKymxVzFuTBq7zF9cPll7WqQyfzcQhDBFGrAS1cjStRnuPVa95prX2n1pVCT4j4Xt
DfUFpwqOrRqOQWdpHQjdn6lPkb5NTL/h1GaJzhkIBmwqoJ+fz8KFbYu5Sny17D+uvcxuafv1lPx4
vMCUkOCTHjqtkADrNP9k+b45y15NbeVA95RCyYDr+u4AepsHx1giz1BnPWlDeG8sRju0AkXauUdT
jYym08FFtPVPFNem7H1rpzPelNrs6ltB8eY/8++XcPqFvs6BsRq8PLIKylKahcoFtPyhhFL6U6XQ
OmAOIW1sRAIR3hCu2Hd5Fuv1l3AVT+L0mGuUtml8qbjeQ2MLUfX78iT4MuMR98ZMGvq/d+VQMz2R
awGtN6vNJT9RNQtbLW6cDHCJ8bgnltY2ib0dqt9d2ErmafMyRbuuWgj1KDzUiYwEb0beXBTH8QRv
XMK86qBr8x4QEg61glXtJG1WTHL3myIJNqNx9SsUAcBIUQkAxBE6mf8xhvBdsYa3yM7QeCYDLNPc
Rg2KsiOfWFF0dsLKyyqN8fKSTyQ6ccT+QHQxJzYarLEqpA27MNYVM4f9kBZrH693DIaMxFrMBD72
ZTlIvbj61fuLlMi17iT/AvsKMglXVtyJm9M4e3O7GEaubACfvA3JmxEfnH4r+TyXEnxQwFhFvYBd
kLophQoJQrfmn93NmsC0BdpG4Qx0jb7eW7CaSpgPwOiyMyzXLii0Stmh1ymbferZld3H1/ut8DWW
w3V9/pCg8a6yfVJexCcJeamBSniptP+dVrnVGknWmthrBdiG0VgZtajsXz/nrZxDHWreoUDqxCmN
Qw8m6A5CaeuunHvFw1gWqQO8DGEOM4f15MX4RnycUjtQcMYM/EzbHpA1z+JdoIwkT+fwvOdLfs0i
6tGjLtQgthq0bEsYMNnYdCd6n0nSlAA5KI4AD8vFCXdaG/Igg8AKNKV6J6BfLVCCQizB/xUjH4Zj
hn6aEzXaoHy/4DqB8PQHrh5mjVFbZfjl60KTPJ9xzEtzAQo/d0Cg2vvZgE4AOi3oo+V6FkcQZ6gg
v9n7BdFMxTNuUvKV2+V3+LFHeQ7X/8e4X/JAQX7Kygvt4R+EyKTZCPI1FQWLo6nx9yeOujtI8tTS
KrLr6Y4pwTyqK6VYm+3qTO7gT22kJxeudOkbKOzfMnZxUzV3uZ3XLSBiXkoAjAOCCIshKkhqHxQW
htxTpxjCxngrswPcA1kAGDSogS0rYdYQntHzFT/bCBL+JjGZR7dE1fCXimJiXmLq8oAn/VsQBcIR
XZNADlQHvx/SNAOZdYJbbW6UDT4yAiRsrqNVJmayIaD4ebzSNu+aShok2wjzJo0pmNlZVHYLuC7Y
2KBMzmwUE/2L1FQZ/LyKkDmxAmh66WT0w9qoM+eddZMztI+tASh9bxglHmYzwO54TLwSsuCq3RB5
atdFVRq83WthyR+KTKnmp+vsYHUotTfPBg2CM+RQhC4QYZKJkqlgYQ4VbFKT6WGu9+K1TDCsHPp4
upZWlqUdNJd9jGip1JoHhlurwCyM6GtUPZaAUDrhIFBcvDuCKExvgO228LGFyPwSDgvBA4xO4J0p
aSxE+nmmkXQBqwR9LrgR+FRII8K9VSSek/SN1GTbTUR4ttcbhE08KeMTpangTGfyvrObiS2KcFAB
MfUJi7MPRCN8Yg/9WANiVkKt4aiOYMs0XWUXFQ5iAwFyTWzNe+RA9hDYHJ3jqaOKHO2M1vh6JHZn
t08h9/N8aDGlYJhQexCj3fh+Y6ACHmfja+b+rXI3pPf+A0qQVIDqdQhfCNzZIr8cwxznBx7DDjRM
W1y96lN3TzRhuIALruV0TQ3H0qC4HZvnfzgf9/79EWk7N/oqm5Lx8imMQJJjDEOONUE+zuyKZ75E
TwrgiJkX8EswDEXp2hjSG+lyL69a4zyVzXaUYdnklKLI134LmRGMKj2N1jgdLuM5M82aBiH4pTJK
+oAVt8B5hAsBDQ6J7q9SNSDryuQHeVm/ZnD2xERaB/I8hlM3J2TlRS8kZ4qjjcyEO1KHXq3vyXwX
esyFEHQlVgVc550swh/WsFRu0GhgX7847ZMVsQ8jb4jx1yvMUXUukqAn+TTxjghlkqvK1HNANG3l
I9j0SEOVeAbj+z82TkfKzXxxqbgXljslwx+cZXcfNDJdHw38VHoq+qBHfNMoOuteV9wXDeQf8VnA
7CIjYriraPi/dInl9UG66PQWcdbKitxNsKgYqU/yPgrRtRz3XjzOBWUhdOIuSIqE47JeJgi2GvBY
0FeVlJxY1hnbIAhowNfcCPXT5SReWNhA73NDbNwNZrcZ8umMZzgPgr4gZAQndXiqekNGRtMFbrr9
pvcP2wUsKqhxBPPDGQTUT3WNKA9/bK53ask03rzSl5nZhh7g8LgI/ZsnSFqfzrcKz2UKjjSH00Ro
O1lPqo5TTkd2Hx0SVVy/pqAvgsZWALjmwdQmqOjiPReoKAiCuFWGzAL3EOJSNLJkDbWkFsObV19R
m0W6AVcc+hYtRHdOV7rrFR3ISG+qh7W8KckAc39pJMGe7p95VkaXy711rBnwWzw5oc0qucvNXuTy
TpmyEiCd89HvloIohJJX0Hb6rafK4bxbP2hzPZA4qKeLIDUz7+W4bzmyh2s/KPkSrPPWU4oegmGP
A7W3eqo2BrZ4nJSIXPMD5o9hWvLAOmwqO3D4ww0IIyEqMzBs6jlQNqo2nwPOEBuLihHgU2LXtm5O
OBchVLNMJKihw5Q6NRJzUDveH7cjRjsk59QDyAohC1W8GVLqACdjXWYhnr0lV+2lNzMpR6YYCbCJ
CtTCkyiem2V8248qMyf3gSPezlu1vYfJLHuGjFA+AgLJ0mUKLkbmc35VdmtqOPrNUdjeINrfVC4f
Bo1vM7m+ATmkDmPltU+IVgkhbisCvO/KoA+COszD3p0/AI16I9rGCsGjVnKMdwt6AzHS7oVReA/v
aqwgKHW1cedWnEKq7KhGHbZWskNkT+GM46i/cvt8lj8lUlRLWsOwMBi88l8C31qs6whdp5Gj2Rc6
EoSmQofxugxR/inGYKcHqUImFdb+rdOVXDgAyHPKRWPNGwx9AKnvm3wl4BZgAiwmaQqszzPBUPqK
Ml6Ja0B09rsu8BRUISrBVEuFra2XzRcJrwgljZRo+SSDejhzIHeKykC5nXQqJuM9QGWA+p9nUWec
LTSikI/AfpIHkTd2weDe7XrmizcRCcvQ//A/z5nUsh2YzyVmNo4LQFM9cOUGQgyKnXTpdQTusa/d
hb9aySnuVjH24Y3oViuFsuKb7E8D8+rRJy/lwLmF+g1ehBSA8ogTtypQOngmrZZ7CJj7L8UcTj4D
DfdaDzkCkxjsRXusA84V8w752h4MHrrNZlIrAp7cSG9vrQJbDICEefLBfYl0xU+BnEvB3fFQKtrN
5clBlQBcEVaHisll4aW+6ZFOomGB7Z3VwnD8A56EIUaJbMbwolVEo8jRVam8uycUJ1tyVq6V3uyf
g8NCV+E5nCLeXpNYXzV5okE28SIQc5jtRaRy0ggmKut7NAUIiE9/JPLzcBLykVc0BFaKlGdkacrc
SHW1eHhjCzWwpyUTZdqW97xd3UVm51BSQjTmvV5Pbm/5watSzp++td32cjToWyMCrtBQiHtnATQe
Od/niU5OxjAawccGiSKy2DvrILPqv0hbqoEmzbMai7LYwi4wzDUlZhzj0vFthABufVQLnmwUTkvm
BQ1CfZiwWUDz8js1l917u5J/BLcMalN0jvTHcHpzLjbIoRDlfBp1bqV7tR5/X6vaoxycoWgCoU2V
5A+yz+la8Hf/iwRRcVP1JZSs4KJ1qUXx4eXzeY1Kr/WdhiuZyeDYS2X24HJP7H/GUw/NAQAuSehO
a1U0xT75VjNLO0Z0vAq4JCDtU+oa1BHkx+cC/RhEbbumjG/+AGzpH971TRuBxHSfOrD17839kNYU
v1HP2Yq35m0qLZkVJ2mdR2EHp2ZBxjB6j/utOFlkFgF1tbZaxKL6+9oQKm9Ndduy9RkAkkkaEHyA
u1TVQf/wGUfqG4xpvd8KlYsLhGrJdCel4uYcGYP4PnQkzJFIUzZYC6sSKM5Gqyt3iD9QIEdtFwXU
57fqnV6WiRCbiUGYXouQV0dw0myShjhwqLFuwluJCOBJJMeNMG46UzfdMjxlFzlP6QLFpFkPZ3tR
nv8ptO3aAINF2oHoGQmyql75kwLhmq8g2yXTBBzTsqkOIH5MboZkc6MPjNzK0cElmUHNIINp5BmQ
eAEsaH37M+a3aLBk3zefqyqpsZ6BTMj9y5W7U/wDCMOT9sxaPBNvYrVH9GGCjrruVdSGfJzKqiMu
q9QSu3Rp+BywrCoFUTtOVomiHipy1mM3l9khAphlSKTilAkpUfLsRPRvqtlNOGghS3VrflU8Hc/T
688gi+775xIXhkrOB/ZdkOyYWgHAZWpMxC9eJjaZEF/lCQVbBa9fQo3bc9ea1ZTGhWypTM0KjJfZ
UzdvS7DIFNhHfPOOIpWLbl3o8nJBOo8yka1C4vmSU9EeT+jGMV7wf5UVAJO4Xwshp9tOMSMIuGbK
5ZAYgi2dEHm8bzif3FqNH/7XQ1Olz+ziPBhu+eIGgbTgk9zX0WWOOC4kNW3NNtAwo7S4o4gLEKBo
Lry5PZLMLzVgNeVShLUh4PTssc0hJCt5+EZoj/RKbOf1oWlE1zxhYBUWnHXulEq5G0prufAnG9Ap
Nxv5m3MudgW+KMfaaEoA9QY51nmBDxr16leoNzpmIQtURvVvBkJajG+FWna+9h1s5/UKmlSVr04j
8eXDPfxzOsv8V2vkjn1n3rSREjPmsEfT/JbB5X3ylVz+yIcvelo4eAyaNTZYfooX6NiTODjtl991
gQrVlR0oWlFgCmztF9H4QR6hMGWKCDA0ydL2CD6G4uxMjpq1lUfzQyL9eNGcSQuKqS1/6YZG8byB
Qvx34RpkYla+bY0S3ty/A0Sc2vyYFFxZ5Ss3MtSm7tdNyxBlIftPQHDc1BwcMY0BDgQSzblPuuRx
xABV3it0n7y4IwaZ+KjXrilPJXie8FgfNCe2tAJSqBD6v16fo2rgiyaFzd6l3PeutMCkASbcmLR7
MZ8UsEA1m4jIT8+XvXpqmH5EjE3ws1w1eoflf30HMtR4HTTGJascsO/oZBpLgd6YwW0QbriS4vrT
vaj6UXljEELrqAMWKFLFy4ZLNbUNHWN6jbbIE0jRL/rYM6CoQYm/kwPuWKwi/fm7IoLs6HcwPl+v
8bDutDjhRIFGYcRR00ijRndK2v29/3H05pqpLY4Zv8ulieM7hzy3MrFE3z2bfxYrUmpc4UKYlSO8
2rOIzqj5A1U4xfrsTX2GEJ8OIu5AvF9+5tBs3OfO45HstX8CkW2tQAEgWhYKKVmV7L6RuWY68xQd
vUnRSrqUuxTvwNJ6/zl1nIR+92BS4v+J9k8vV2YVQViLEy1L9FTSVrBXFOzFZdhR2Wx6wfIxysy6
WhMViFAh6LfFMdqkBABzkAOv618rLHBUCxExnXZQXdt0hDTV9Kq4jm0FKjie5/AISPhLvTrYQ7ae
LzWhLe66S71AfdSVRW9dNzgHuXeAYdypoIPZSTXH0TKkPNxxnhc7oTIkfDRFujxNtfgoL6U6KI+p
zQq8n5khSyyiNR6dASSVzXaFVj8snmFLXPbFLz4Xwza9Sm7acoSE3G3u6fbMRi0eHJbsx1XL+7hV
QHge9odgnZgNOJyQf9W5NeMXElsxJkYuQCvf6/Gmqt5H/Awn09Vku9L+ceGRzugAstW+TqAeeQ/7
MZq6+IDA3CWYMU5KNHQJyz6EiHOM5JAKmEtClPopJELqxWfyBKEwr10xADr/5sxR8zbHDNXa1sL4
ZaBwl1o+J4gpKx0Lzqm9aHFWJ8WwK56Tx2TY5s0Jst46iex7ylV+LV39h7MrRqkmehIBQObXzW7g
BGu7PLgdYEQ5Yz77GRarvan00Rmfd0LDRrVCRvPbiYub57T4OQBl15F3uFVWkmU9IbHegXPYr+mw
6yn0VeXJPxvC09N6wgsK6IeSkjBFB9Rrfd21m4N/ynqMrZmLaILXeCsW7AwQIyuXRrbSaa9W6wEC
lEmzOgUtFLOPGcOKVe4S0gMIgiR0X+mNU1OdqjZDFFPnYH8ETqquAtLtIfgGTAXCxutA9hxSBThc
u7TGeORTZI/wVGojD8M7Q4hTsUglyICjW+lHplZ8xOYYy1dYR89jiawN/oinfEUWbbDNN719FbUt
jxJUjURjR0zVbRJ55XE0EsmP5HIv981kaO/wSeDftXu+LNYmSjpZZvwlkT+GcCiMuBsnEldSgZJK
nwLe42e4Jf0je05MKHADDwXmJBbkAc+VagMNCLxBwumtvyAfzbfIx9vEgZSeQUkiVZjFsJJPs+m7
KkADU5/h4yXqmPd67fGTWiaHm+Evjf3VkRJPg8rIeTxdmFJe3mamjYiVNoPZAjoZUGmN0n2K8DjV
myYFyrEgUAXT7mBtWsIML7DknM+nTx6yeTuJ2+PA7G+E/0+eCd5PP75EUVp/a/Ms1Ymmuow91AM+
OABVaY5XVjiAP47Zlvj26XpSmPXlyWKhmWRIXFOB/9HIvUo0TDupixkKCwVW0cNLWsTUIWvI4mFL
jorI9B0r4NNDoHPlXQQI02LLQOrCf9tBPt7H9T6LWNpOhrqxho0UuQAu5ePZ5EDTsefBt5Zp1aO3
374iRrqcPgskQ8+NED65QMJzpNFZjFs6z+wnAXMkaWHd0v1VoY6P9ugoki50rQnafoxKwEC87cxL
G0SG/m9CuWRWO8mbtbjkHocsUSuNKPO652tUM1MnrbXRCC8NBXeU8U+q3os0k5EPH7uhP1OUJvwr
dlFLUPmTccelWyzcDWXfD/tzZQ9vFASlvW7m5wnQKVEdx6kL2uC9LvnALVtfoosvW50SRfSNqdkx
yYYwUi0SLY+sBI5ZrgfblsPoY2vdf2ADOqr49lpQTJvEhLwhbZIBWP+dDaWTcZPuLdJ3VKxFHQsZ
COU0cpTp1EW9FNcazYQIU3EIBnq6Fl82Drn0YY/IsFr4tmO+pkxboNrBd6rO1qvHr4UQac6IivHw
gr3Y6FUCsy6dFYH+jX7JRRM1PxnDITaLBbFrhTPLQ8yVSqwD4/cJH2LwE5A9T7qKpPZKq8jiL/TD
LzM9yVshd8BXhExOdj/TBzPRWY8vmaJoxEGgcfBBIzEC27unS/kwWztoH3eq8mOvIxudf3LHR41h
ns2z/P/mcwVg6qdVXh+K/EdyGrDKyiN3/L115zbrDcYn2PmGwITShsp4XpyMiwAZQebWB7ZjHxab
KEZ7vmxM8cgP1JAdVaPa6fS3SE3MNgvwXXUOVQs6vAw3qUZCa74pRmCUHmzl4jXaBL3ehCadXqT7
wjSPbxmA1NGL5qb3bT3ljPXhnjVSOJapt0k9Y/F1Wv4x8wQ//KoAHwicX0xBtVCIe/nLAiZS9bi4
Ms3M9vjIOjQJNfXgcLH+wpgDjBNQYdbFKth48wZTctHoKfCB03QaY92c/RgW0g144qF3mbNoWp6Q
TXT7sCiS38j40ZLWtFGaX03vcs2YmAdA+sQ6rP/PZ/+I43eK8K+srOmJFZdpjSCtQKFXO4y2gkHH
fIWFWeB9QwegZNR2CTv2aksJ5+W7dHfdOEBsZf80Go6yoUOaumYScL5q/2SozwCFBG23nLZb95RE
vdGeNKM73+vStmrEIM56h26IcvRluJU/RLqw+1u7Y/C0N1RN5apiERrE2jvr1Q5fGc6IzcnCSk/M
8vZ+Dln/ktH8PfoD/biT58CocmGkADCUmNt+TaQWlfoJ8jcWg5+KNQ4CuoUrVdhe2lZpGNnHbGQK
99MAKK/O+Kqbk+3MyYr6gsRXvzefreTlXg178n1yHWk5iSahHknXmSUrfvxWEMPn4RqvARQGw5Oq
+bS5l1FFYzFFWcaDozlQzJBygZmyuI0n/pj9E/o+kQiXHZsTKmmAj6Uhtbxr8yE03iDligYhbFGd
asu+p6+4CgHpra07qoXoteS+Kbgehw5Eed9BzJX2ve8cBs31/Y0vBVtCGWLoK/gQIAsZ2x/iDQph
Cg0iQeKDj6wfYwVClLhcManRLF9JILq3WvdhpBYjgJVTLoIKmpVCzJXorTcFnIGrxS2CNCoyUcTu
DOCwhnEnosbwJU4d6Aar4BBCh41JE6dffoEg2Z6bTZI84I5D/U5YGRmhj20ZCyAHmB9N/b3WH8OG
GBtoUsWgkzRnwyn7NWpigucp0rVJbY87cVcUUk4eO7RjG4o+8UgIEprmT85qTPH2z23HJtfl9GuC
Gi5IZ4VW14EmgkhSJv7FdfUUlH1f8n4BNhg8eCXJSt7Ct2Foi7X7LIKp2jX0YzmdL3Pqr6OUzR2K
1SPHEuiil+oalhfxlRBzk8+hntHCsuAoXEs6npIPpaQxeodp0TL2CBZS0B6X+H/O2v3iq6LgqhJ2
g24dbGmw5lHUC1iH8r5DWz4dKY2rnmoUMw21yc0EH0z8NsLvJQ/MkNN1y91d25MWieJe0OxQVKyT
WJuizwVpzAqI5dqs24OZVmQMZGGrlYz+sjbNozCoHiwHKyQeeRxABVz2bBBTr0CXii2CuNld6ZJx
/2cfIcPA6P0rhEyqImbk8FEZONFfqMp1WejeQaGMCZv/u3LTT9AZHOGfRujWz0FmOh3x/NW45C4s
fGia5CSoAMpbyQ937qjue074qMNJI3XtGzxCkhldc2D0YcrMjP9UAOlFq59CrwdaBx3XzAmbZELK
dy/DsMztIIsMaRpG64X4aIZeeTJgh0VVe92wm4Q0haDENZ7OHgr1M/HQA6hvN2Q5Ndg5VIndbojJ
bl1ET6GlR0Vu+0bbq3m73y3FU8nGmsjlliIL4Zg4vIPUofflXm/zqsaKMRj6K1rRtGuXH/HsZbvI
bzCxizcpsfv8S0GWT7F+zF0s4Zm8WmhgyDB9YJ1g0Rg/z9LRADcxVkOmoEyt7UQeLcQL+ZLsTnA8
w1EB7O+Dp7I5SxGvWA3V+ftTFRXRpVoHHebHUCnZLj8GJUyAx67fp+4Vsbf0iWHb9Yt8Ikxg9Fgx
DvJVrKa06RxemAt50MpRQAmYq/LgIO2dX77fER4e5YZGcpO5/42OeK6Ce2RY71uNlXivv6tYDwxy
LZeXrm5hhL6qbvPXzBJypQmU2Xqnl+20uNLpo/ULNRlciCBmlJ3BrG2/4z/eGuVZJLGC85XRRWij
uxGNq55zvZaR59CDDSmsi9Lvlo5DwIkDqAdpcy9jd4D0NDGnaWCGWq395IDHMY/AK6IBCiPUo/3q
9VgiupwiJtZckvn5bLiuTu66deXB6OH9SvCgfn0Xs1zCB5Kkg0FLvLBBGzp1J9S5jdVQw5VhP6St
pZ9z9P/84vplhUv3hE43Or8W3ABqHvOn6QZaEJ2EAdYYf066BkiweV2Sbm6kAcMklXxYSkyo2jdO
G/PF4jfUT8N9Kg9lBMaWCWTy2S2k1MBC6J3RodJ2lMKE+RiQ/eWVenVM+Q31R/OITsmjDjN+6ZjI
euNZaeDDm/wM82LBbJ8xNsCcSbV9dWYHkDPVFJMxzkGz4LuI2uwM91b4qNlOrL2KywS9Jo1TgzcH
goHem8Z+ZTsIIObk7Ru7ZQxHPZr20Dma7Xqs99JZGhQAM0glvy7o/YUONmYP3MvIvtvoVVR7kwq3
+z5UIdMBFlfPJhhiATW7RFhz9jWdn6KuKfs8SZYxXPJ1UvdujGeMQRIevNmsNw4w16gZwT7RKUUP
OsnMubtKoNeou9lMvhh+R/zjiVLo923+nmCdnjSzNC8wvOm0hwlUC7x3jJEEJs8imePNO/DAlFik
yGv7Pxmnr5k93VxFlOx/RED7RLAjGONSt+aun8e7k5c4MyMae11UcvsTTryPZ4SVgE5XaaCsZqod
tSTPLcqpwsAzS+qPS6g9eHu7DQ4PZMJ81quNIPaeWUxdd4Wb/GtVjZ+oT3B2FcPb0Vp4hrEhCUEn
fqAykCV/Qx/cuvgvbn2CNum7E3ryO1POaD9d7kGHDFBBMOIdsH0yTWobgXyEjofUsWqm71a3Lyi9
3E9Qv/C3fyS2LrY4WGkoNNj4i6HCsKEYYe+OKGqBrVqDfG54yEWNzHmgLkvjTbxajgFLfM+Y/hKd
bbMu5UOpBP+t+TQMgoDn5lcGO3YXmFfiE2iT3dHob7sXZJqpmDIJ+cT1g+JlswT+64iuZqHOIH6z
49DxLTO/Wj4NmHMmiAlgwI7HaOo6nNToxO71YLwuXr8QzVbUH8lqq1ht/D7aKiC4n0V0oFLSkGbW
eLq1TEM+p5oJjd4dufIGKgqWeL4T6g/J1DpWqOJOt0dsmIe6pOQJdcEhxOmFnHj711fi9b65v5JM
SDB5AossCxhDDJnS2TGIGwDrvacTgvw6PUQib2hC2GRxEGHzbqloUILt0wwlnAbuzvz/ShPwuE+s
QJL9VUPRsl/AZSdNguzIHsUKVK+fYoH8cEIq7LtkIqM3LSgfWdIjg/7qhkVwXzwBp6zdlxSzlO3+
bZySC8jC/39KRS7cvXS5QH0xo0hKBx3RErL4SLYzod+TND2rLi5HMqKHKMm4gcrLY4GW+bjtS5Zf
fXNNcYYm03M/iJJ0Pinsi9n8+waXnBeCdCVrOxNUEm2kpv0tyeH4TGcqV0LrEK2h2+lxMEX0wpqc
YjaevPJkPomNht4uiqx/+QlQbTWHiO88QvTNbCl9wqfOJ83+zZv8i3kXqEgHf1BXY9SrhFQKiA71
pCXj2wkJjv+sqCbiLOuwHYHmDgnKQx+pr3IQCOqyu3Zn53/c5kC09WgL4Tuq2l2vsfEOErUrfCEn
aPNGJLwhpG1157OapZj3AJxwasZq04kD4Ufo9cBLoMGvkgVAjCNz4KJ+EBcncdOzQlDapcmRiwJN
18KfmSMxsOFG4D/s9Kz8ktMiGiLS3unbWHgWB9Z1F2e8P5yzwsL5K2v0mB9I8HTYid6M92DyAw95
QviRxim+XoBkbZOBIjSyHGhdfKXjYcpAXhZJziRoH/cZRKrYArNGi0wr1mIKmQ6cZ4bYePQF/mGQ
3JkHRJmd6wq3uafL0bgS3RggpPJdMjutpkY4q4t1NNoOt4Swfqfr/vcyOfNst3bDGRUcCInniiPd
JBTG07TSqigd6zxFtg52etlgOOt4mhEQLKws99nL4OQf9Por4tXYfyFmNYcVExW2d2V4eWiIZkyX
sU7RqvfnTdQi+z1i/errAOVRex2z4ilDisfaDBodkkUkjqgT7lV2OBIgt4VZ+95E8FNxYYN3gXRL
QfSlNc3/YmPWhslnAbtNjHrOK6DfTTgqe5u/RyCDd8qtt8rdyCqhYRmwGzPT8AiEei9w4FlJaYms
T7n17JZrn/AwCfxxg4omrHBc5SX3sEKqbfYgr9ioQQDeM4AYjOGiiOz/u2WXnp0heMntxojdaFnT
aZ1Mvr3IWaNdjcrBLEkGvOXSdMDLAJg482/byI43qeO8tHQgltfdlr/W1bH99F/+kgBQtedvvF/V
fBqVY0RdiIGQniQHqObrsZwTMPgJfEiYGMzmBJNLqqL/77AnCEH4FXeQtjHqIKj3PlCqLIFufyNa
WaoExGDA4nk1pFpFG22S8vBhMvBHCE8KOr2fbKB96b9TwwKnlIPvb3NqyBFWi6XbE0DsXmarrjzB
klaUjQF7lWLnB8lF8Ib1SnVy1JxOoniL5QGGbv3GHVIbpATUFT3CNJo8vVLPwo0/zu4nadY/AuFS
t24mU5DkY8ENoNGzYeOjvGK6an9YkMPZesEdX1KqoCmK0JckkAPUXQcPRSuAE6Edkb5QwHSgLP6/
vHn6jIoq70raMOasp9E4PyG8nEWhVqNHT4S9TT0nSnQa8SmvLuo8d2rPifjjdkktEjce5yaB+SVS
zo5rtK1nsIngVEi8FITqR4eDEBvQHXHiqnMysBKPTVxBHKjdPV+k7fmD6giH8JnfC3e/AWFnN1lH
iB0+oktZbMe272ZZ0eHk9jQ1xtqcyavaw1O6Fdn17h6h8y1VzdHHNqjOS0PY9rb9WHo8ryi/4hbs
BacXbJIKmNGcn7pcN0NE7nj415bl4Z8v4wjfGzlDhL2EBmcoAWgJHpnbJe0xs1iknzLJTgMFB0Gr
4T4TjwHKmcz2yp3m4hIH4ndxo/NMNk2cPGyYXz8HQ3SpxHceHebivvcvFScNn8fpAV0WQSYaTmGU
GKKeSBVbEi2sOcOApEf47H5CoQaNZaGqsfcIgmZB19pdtH/2shp5Po8T+SKhRWE9xz6ovJWGifyd
qIHM5oj59LOnb17LL3xIaBjZRfWwXx0cDhE1cTwpTu1lON/q307gBmEvL6g2Ae5MPR6uiprM28c1
4RiOfqDnDd2Cbp6pz7SpT7CdFRk6BQEg5X/WHTnKE2jNBuaCyjbQEVdpi2jiKEEa7R3tI9rKp9rt
jCjoei7ksXQLHJH3k35B2jiKgn8hS54VzObiu+wTKLQ4qCetftOFup6VWcQbQr66w1K5AP9c7s9S
6xjkuUD8RD2O51jQN5ME+dozHBsJc6LvUS67OFSO+z1y/M0Uwo5fPVzpNayJ0XDitKSBvamu3bJT
L1rhXA4gZD7odRhjhJWmYSq9Dn2yay2jAiUBYsb0rLp4FAWyb2pYrkibZxvc+eG10wG07cg7ZTqj
wlKY65b3KI5Au6dsQ90kd9o1GYWrx18yp1U6bEI/6hfrpSwqVISqECX6wp8D/hMwpKRlX4kgPGjr
IzJHRa219BuHJmE6PM2tf15JvlFKWw68HPi3p1J9klWzZ4UhKmwcagVO7MPPZXB2fTFI2jf1Rrwt
L1R+n9ifChZ5Zj5l2AfF6Vtod1skCfj8jLDZ4PCpQ5Y66mnCjUEnJVsWyH9ihxugC1rDRrVAKie0
tABSmOlR722rokuYtWxdzxkXtDsn/TP0HpW8GlUO6yszT+m260gewlCXGL0da6ej1/qrxHL8MV/u
DMAp9YTOr46+/hdu8FvNJazATLngo/mUcutkf/whDVPQA1RsJoRHVygO8fFU/bUlssDX0VQPT6Dp
mBp2dDAZpYsoOIZe3ECx/CRZ6g3gqsqGBUc1K1S50BflNqWajkz/SbC2Wx5HIPYMEKboFDHmXhq/
duzmirKZfjTMpxDZnt+3Pz6DTy62e4RFtjWeyQ9w6bnIAP7CVkBFWm2aJZg+NJB2OM5+1QbO+csu
EEoI7Vz/EBLJk4/WN6CBvc3UgDwo5x8crbhfAUNInE0cQzc+RfuvT6k8h6QMTmJqXkKw7hHYQR6J
kfQUMc+CvlzVehSWGTMkQg1v165qVNNkOfJkhrrgC8CIPyxC7+KvjZHwKOo7JDeCAHLbTFelwFWb
E3KYi57snEhOT7ZYEVLpo2IspA6l9U5rBzirCcp6oNQ+V29jruzL6zZlyvD8vLlwxVc3irThVP8C
FNGk4fLgeKK55MOaXxvbb72BLnqV71C66dkg3ywoFHtvU75Q3h5Vz40NFjT6ZNVTbIZ3v5LdhKFA
Pg6726EHQ6QAtPMG1LCaTwCV3ktzKiNmskhu+6DVzQSuhsT1J6FkC0HDLvfBueXW5bluUXhvdirI
FomS4Nz+ki4vpZx6QhsWwM4UJY4X/IzNFWipmwbvcUo8nmWc47mvZQMMP+X7e0VQGcXr0puZDnqs
EDkkcgg1yiyRlrmSHlZZu+MnMBKHPxDjp0jNuWAXiLy3mKDefNayBBaQ7lKJvfphKPZ7E9LxIO6c
UMOw9jLfFGb5z5p3mIsjmIjtPztNy4gjDdPAL70btAE9l3DzO6R+xJ8FRXs09f0D11HawODa/Yzb
n5YWR/g70C1GAs4A3Z2xk7V3AlK0V1vfjTCQ31pCf9PDbqHifeG8QAiyh+YGvtPWpb0/1amGF235
Efg33ii5kHpPyVoBrUoSqiTKn9HGUWv6Xsawq7nN0YYopEzBpkDxHT9At2dQATk1FaMIx3srOe1t
Ct0h7ikSjxY4YH1cZSGMcc8WKYC4651PUqKXQAdrUKpFnbXSMmsYc7pfJOTl7TAwf9XBAsoC99sz
rB2SV2gdZeVoA98Bk9AWHUhUFW0huvYoRJJXST9ruQJ6097+ETCccaAcmr1/Pktu86gzMj4ioQGg
7rLJIx3tPspjyMtgoXjcdGqjHI3cPq1WanEw+3K6mhqNm4bH8cuoUVmyC5w6ZtUWyMV67wg6fd6w
4f2i2H9BArK0Sq2+jbUU4KcYDYw8M68rO7xuv6eW1qHwQCMuDMMi3TVZdqhVOPUF+6uR78236jG/
O4KFvv4uSdiO2kAtlp3wbp0EHyQ2nUNHR/ILuZICWBrN/J29sLji63vxocE0toNXxL+7ABWbKU/6
gplrUy8NwgY9XAPgMEkgGPWQlaGspPGeAZ9YnDf98qGwVnj+FZNf3VuvUXQp0E1lL833txvFTTSa
dFnOmbeOfbr3YA1AOvWU38BzybGUFGnfvbEhyw5pj7ptRfNANDDRxYLBWnTQSWp02l74FOu38PUt
yhSlhgd+loKnbfvMBol3fRjv4pMtA8CxkBMDW2AZaUq/U/VRLLKmTWbqWkcspQjbZEMSJ7bTAppE
n6hAlfobj4Ozmi9KWds+hwwpBfDGJrn7+v7TKJEF7+0ELrlPXAHACdVg6sU9qX42lOpuSjeTG0cy
WGts4YhBTPuDalQTFhLkFKry4XPe4jbMR+PUqMSNNxTipT84BslKPuwcUTOrkAOP/fc861Fxx2x6
TJBQxm65C4D0u8TbnN/4NgSopbqsRJIOgBSiqMo/XCgYCDPPGWLTy12hDFK7JluOVAz+m9fZW5sj
kikOAHrN/k4sW8MYdmKV7BY/LiiBmjRneN/aEOA9Zl/MIOVfjxbriJUQNyKLtha0jMqtFBzf9k8K
jqcz6aKkbRQ055hWAjDTSXM3bs06Dbz01RUOXm1uz421bHkZ7K/llCB+0h/D7Ftmr5lGOMkfpmVF
oTKh13aUbFBpIp+P5CK6jcsQs0+kEOVxF1+Gr06M7MToZMka5DdE1VkbijEVs0eImpQr81LFSVyw
9NzToDZVMgi8pVea15SkL9eWTJybTVlfZYcfZ0TXme9nVTYUM9dL9+KouB5rlhMwB7CIKcZZh/J6
OqKbh3WnFRohIoTYzrnMQEUr54k2vGwr65gcx9k8zU6znxDMw5D+Yb/0NXl8qbzxzGjbJgpzicu6
DokDKLa8+8pGPazua012UhNu1cp4MNdMd7V9jcnwpEhQZ1XvQLJYC117uM2YPwug6FsSQx2mia+y
yolz5lBhuGxyL4WDTN8YGp/lyembibYRik9v100Uom4ZfPyvptVFWZyUGAT7K7PjcfCK8bsxsa35
4ZxgfcmWDI18MKG7FyMMblwrbI7IWCOOpxRr6ySAK0J2kKIHUGLTW2unU9B4TMt+y6ZLOBLotuGI
ZEbIBhHucYOkFvORIIOcwuE3YpQTIWHqZG48obouv4pUx78n3UXq4XwnkOsJHLQ43xcxPtqyHv2w
0ZPra2Zw9iFroXsW5qkL56w4l1+HKVb68XJFH+p6Vk0exDf99olQnJp2n77w2AuG5LoCrLQMGe6M
9+pZuuLJNKU+DB7qdjdKZpDBasNVEJeN1CSxocw3zSQzMfwQx3vMubaIbaclwaLSgV1GeGM6S0IK
a4faQI5RplOEKw8lS1M+qdrCjxJbi8B99JCSbLFjfqWkjftJmfrwXZm73+SWV/rWJbWNkUKUq7ww
PVSABZDSd455+gpN3sDeTXTI+ZrOWD3Z+P1GWGeZDBfKD5V9zLSKPtdj1JXuMm8BScGT8cIbE/Uh
g08GIdn/uV8HPQh9FedAzCfOF3F9g/bFKS3QGSaXO2lc6FcdWt36oJSBMHpIt/sBdJHy6tKIMQd6
q54t1R7S+30i3rQLNXa8lfV8L6lqj3VlpXy4glPlCOnU9/V62waipjm8BeroyQNoNcXmPRzKg+XC
827BSxSZDfnciegaZB1NVwwesEVX0mwmVBEn10QHcHT7HVeabMldYLjkuKo8+4fEZSFeqNOPgXjn
H1M9n949eet0m9h01nfPH11dnwEsiIjJ7ZyCcDvj3kftAzIjAml8O0aOSBI+tByXnJ9ShAnH9kQa
WCvQ65WoxDFQL5wuoOWJce8n9Hw8yzgiieBoXHZ4TRMr5yD2PpXXVSh3VvP2AwVaXhivXrGAz42o
F+FrU4TK7C67x/36/kpOplAQKM1OwsCkTv/de/aA1cDvNABNPfWPePKyNqT5zgW30C+sKMlrkWAw
cKF5StiOSBy2GzXmx5CgdPd7+51aMgwEmQJg3WGqjYbnHKGw0MOZKVKKxfb/V2vV43TPmy9CiXtc
HRW4nzXy/wZhKki+tkoNsRgl9RBcpdZKyvoaMOSoHpTyKgqlubj0KY5mnsTcG8yqf8KKeusxRTyt
xSQ5eUQJZAG1BpLmhTuigcxXdymPn1Ub4OfYtJTrGZpfDkqkjRYU0W2EQa2ngrYWnJhOkeZFj0sr
D36dt3zG5IpOPPraZtVk95N2hSSV0XMxAMNHdEpc5Z2KtsJV7O0STmr/81aoVQqrc5mFzWhJ4s5W
vAWI6RD7p5d3eyVrhbrXKerAuXM5Yl3IcbF1LEsupv2dWbeE2XiSjmRldyRPtJFiuNa37ByDKDyy
sUItF07sX7BbFLSqnRaH0oWzliMWEC3Ipb5/irV2zmXgXH/ercH/CL9C2WXEMNLNMTnGngEoePn8
kNGyit3M0IO0T/2Z5TtbJlAL4M+CqsC3wbfibQo0ktYZyPjlkU1kfDYWEQ5/A4UHZ0CvCc6PZQdw
6i+hF3eKBzWdPNMf0IRWm78pAYZBylrvnGJrVMhrKijUfy95G9/s+n8geQ2dlcUe04B8I0KwiNHw
6YKedVG2H9k0637qIfDpAuwrfk8FY/HXw1KbzIML8gr75cJoyguWWWvmrOKPmITAaIou6w+A6/KB
75iwe/5CIIMaLaN30bY+TC93Hx/sTCLqVNNeLelhp+nmmtrY0qnKzVHgS4UszFqIrilnW5c+4Xde
XMGHPeVj0pYnC2+opuY28C34DILgpxDuwZyU8DWgSY92Ujo4PpsFnRJzajICsYL6TNzUGs3wpthc
hnm7PfBbO4x4Sr5Pc3Jmfh0QxZQ5JEiX+jB9vWrp+NkYbRLUNOXERZeg1e4Ue1uOFYwKgaAklaZX
AUdiUreoIEcenEY8z9bDteKaFVY6wmw/Q8o4QXD/X9cxWMANOwnllpU6CswVG5xJPiHWnbrn19Bt
+8n2UeHUb+zy8dBQhgNihGtf0V9llhMKMwAOwcA7lI9aecbZN9DdlpT4i7H1k+/v1K3o2YpE+d7i
mXSp2PclXICNgwVPQ3TLix1GhF+In2vzFuD1s5ZE3GEGNvUKctPHGjVMzfbLPbRECeloLdyHwrQF
x9eyJKS7f53r3PUhHz6ZYf5bdKVSbN5coTWtoKaLVV+9O263wdWe0qcilNJPAiBP0J6KZvpfKAP5
r7Je4U0TqOOVlfDA9Air83a5SKm0s4D6f7OkBOkocI4hOpnY98VCih5pl27oDBCybu6iL+OTtpJR
MhJgEquq/LEfb9mod0s807yTFby5XyKrIGDlijnJ5Gr/vDSHVhG7Ng0omeOFdCDM7+9tGEdjt5Ny
eCWfCBYWAaRBRTilpq4h2faCVAnDGwZCbrA0BepbpTPhndnbh4vHVDXcpMRXbQLiB2FrSAS7n5TA
b+Xrrjef+k/wm+fu6C8A8uIpPAZJJHnCJ1nfkxY2dDXRZPZFk6b6F1bVO8uWdBeKaad1GWKgX4Q6
JVVc5kZZIzvqwEOOsGdYNT2k2SqgcMbdcjQayYrAHGcbYf8b1NAh7WT9QqHO4E0CyST7p6RP46vQ
2HXDdATTaSokBanW/HA2r9rIRF10ExTkp1ig2ebrpoaIoWkUOQYHYs58+Yn00bN4+GFLuzEGRuue
9LsjzswP6wVRJaH+Ri9EJlsl9HWGctRANfBfDSYCzztlq47ytRDI2H+ebWR7QMKD6lcWnytvMdk2
M5X5hjrWkJ06XWsSSJSxpOB778fm4taG2bjmMN5RAgauLbQnuT8eLB6N7SN1BOQC2idt7UqNfbiF
KVOTBLpNaN9mMNtyfWA75OH3NTi/9HueI2G9Bb9U+xWzEisLDPhhIjepEnY53JFHLcWcvsJQ5h+r
Eo3+g8CVeuEjHTjWzEt4Y9y4cd8e5zAYcGn4aY9/qDHi2e2Wqy5lcdc/VpBSoAPYb2TllURA7hmf
OolU+bUJ4ZW8AQzo6BB4yoWlvAlyQHdpc/4+XAaBlOi+KeVtQjFAxoGA1DLSVnFg+n3o7ZvKQW8E
v5LAxDbe//lDDJ9bKnp/NwqepH9PVp7t9LTtssMBCmgocdm5vMp5qU2jbeJ5yyYSpcvnv5XYfV+N
N9dQx/icmJ1W+8uGXu2YKZfu0wzN28N7hf+CwUgeIA2jx8NPyd62zKmSv0tXZs2xvi+fPT+7EW3+
zz5oQXlf0yVobD1MTsQmtl/GAYzKmycFY9Y6UA6/+cjho6UptdYFzEMiu42K+Gh1uA8cW2epfGeL
07xFgQk5En82kpSZZ4OC6fddUONerv9ctUR94rzCoS8xW26EpiQaLKSJkIWudtUhIyGwcexCnU6e
SuQxc3cTBwf/mjlPYLFhuf4dWIPSlc5MmxnaCgfIpNRXgQviihdSwjpEyBmN2+C1jvfZYOAodNNV
Glq6F5+CxLUnPa3pW5OC0EkMYGc5QAHKKdkHqivZFfd6mvingtHxbPA2jyrXS0/+eBtTvCUiGvxv
zum/Q9V539BCbCrGc0vLGru2v9lKQkrZEx2BC45nho/QCwei6OnIMT5eZGQpgyRCvrUpqNgOTOpy
vMpnR7Pl83w190lBwdineLE8ZDdVHBNCAxJgB6Qw1NUgQzf9+Hb3TDQ+1udSdaSKuUzHKSwLrqnM
Rz5GfrWRuC658Y3G3TluJbIkC8DnDc++uxgpySpkmN3AQObohWmFGAxRxDpREQkvxOEdoLV0+5MW
UCtTyjtg+ziGMFEofuW/8ObjRxXYEn53l6TmwaPrk2uv61DGC5z6hg43wUCUnfHbWPjAzd2BJyH8
zivdLON3orOhPVaoGyFNhgiSNZIrViWl8WC1B8JpOns4HzMIykbO0Ulerhl7d0HMqVQYcKtZllDm
vOoYkrt2Dp8rN//zZAfgEDdn8mz06MHig4G9Zfg8mUQ6S9ZU+rQLxr+PXB5mXIDtMxYBmjzJBbnE
T24pErxhFuODhk+IRF2EV7ws6R5omHP9DkttZHgR4fUVatzy3Z3p9MzJU7xOM4gyvICJOPESkwKT
7fG5qmKTPVffv9NBW8m2TxKmhToEyYAJ9GaxNGLg2XVvsYKC1RNc4M+1y+3sAxyJelXyvFs3JBNK
iOO1xDTudxHE9DyBf1XlWfV8GKyNZuUCQWAwcsS2qgMRqUaLMqpw5JiQ49IOaotrzuKI49D7FCey
rcliLKk9N03/vIy9jEU4X2LJL2RcDkn8e1CMYVHvFk25POzPbR75us25ihoWw/EsnuluHtxtWLZ9
mnZDYVF9R9lLPkzAVd3N0QLoWufWGDEr6haBhDPAhYuTXd6zbxu8rOnhG2InbpuyNfVjepVeka5t
5ID2Ln0gmWfJJ2sZNtgeRoyp2/yw6NQlWBYMm/lLq8+5sMiek50iSQGlRwLCG+pPkjiwyu5rC4/Z
FuIgzys+yGzFRudN5V1El/GAS1IeoFxd/G5Y4rhd1Tt5Ym3++D9VtVwi2kOsknZ2RTWnUw4M+jbp
Ko7iBjuWNdgUR9YKb3KWpAyI9i5CGTH/k4iyM/r9PtSaKRNuqAeCIFZEGR4MdDFAjLnpzM+HODEG
KD6XhrXe2wyFS6y9Y+X/gRMNKq15cDnrirJI9nDXx89VftO00B4jq49KHghf1VHKLv8De7I+/Ah1
D2L8O/+CbbsLCAPhEdLAeEZhP4UsKxn6AbMk0czS4aQikPLdmq3WZFsl6MbE46gme1GO7cm7M++A
1gjJGHZ7Y0Qqs0YUNC7yOTKEG2q66vefSKjc3AVDnYLVe1zIUab+iX3gjeK93Y7yQ4kMuuhke1sj
5tt6v1W68o38VYfXQwepEFUveDjtjt7iseVTYiMgoS93hCxDFyaothFTE/IY0/NEPwHFXZKNTxZE
jkH5Uh7FFkzz9VfI0zX62vKmOGMIwi37sJDq4O4jwC4hT+bXm73oHTjIP5he37ppJQNOf4K7HIxU
OXgzKc8PNi101V9E/CBh0NON9KQDrMydFEkav6+8W6UOF0f4bKA8Qm8zmfKvCWlDYCiSTj6M1CqT
gDpDapUtlbK91wtFBLvtziJZq0JAic2AoJDdskNjHxLpOHF5kGG6ctU+XDf8qRv0E1A2bBi4KE75
kQeV4ZsgJncyOIcWVwawvcn2vtN0ji6WatkZDuO0iSSm9PPfJoqyDd+vDt8blelstWYwUMvYahzT
gaCI1VE8LLAHReHdL3B+XzRF+vIs26A2XvN5XDsMXMCPqptDQbTUAG8MIpnIK9250tDsoKAsR4JP
s3G+Fe03FacKnCO6u+mLipflrOQ4VTVmPIgwwajhcvbNk0P6+3op57A9GP6czyexiKv5cNFdRhew
7ChCLESA2y0v5Eg94hLA2oFi0yHs2YAlRD5m0h28Sbsn2jaLTKkz8+b53yvm8MliSL3ddPGcd+R+
XElnGskSAytOiF+JveQ28qdTzZaUdzMIzFctxU/SaPnMzlBmm7i3YVqeiSVZ2fy/aeHhF19QBz1R
exs2JKfbqPre6vjx+jMdTw5PeLfCOQACVZISZ2jPKYlLdFvIfH13FXQdLwqWHk13Eb6Nq1Pewe16
O/35zSrglJhP9hPNpkqikW8ZMgvhDGb6O0aBz56+HUHaAQFH8zIoTxKMFt/Hq52xOJWCh1alP/F2
nHdUdoDdp0SyIpCZ4WjlDzB3l5i0CMevIkiFCGQF5/A7AWge6zyAyWrTJrkiKynFUCwZRYoMy+ev
HYcgN26GYX6aoKDeVC7kaylnf/G+/6624rlj44oy/qbpvdeF85poEGgndnlopi7d7G+hiNd/uyQ5
oVTAB7n/xmsdzC4XLiccQUl/Rm8CQGwJ0xUIcj+zemsK67SCOvtyY+5C1Oi9XXWUvIRYsq+edZKX
aTYgu1GBLbIYgQIo6c6gTDAy41oGxdUAVf7VSEkdor6Bzzmw7f7YIPW0yVL6H0Pv8lrbCwUJJGJs
6M9CHWUMWF5xUbGW92Q3oAwJSn+X80gqj2gOxRP1SaljWLWxmhnDJ78djvsl76btBDlCmljUnTKK
2EHFqfZ4Uzm5Mo2Dt+dMxYBOfIY5mteZasSEzcxaIeuIh8wukdw0n8u9+KeEe6ROHIwrdGPoZyGA
sWgkTED74CQnw/03t+Vwbjif97xEz5Ay6HnKsRO2L08iPKQ8st+Gy+h5DoUwEzxDXw6v1rPX+dDw
qKehwoHtyiw9otbeNthICKxiRdw6gkYbvaLwZJkHGkIQ6zhHBwnb1SDvOErEJVh43v9eB6ycS/1r
TpCi6EtVvMYJJrRYICDV5gpLb8E3/yw8Ft6xrqZiAEPYE1oOgv2kIuSTd2Em4ZWOvU6uRYf8Elb0
/Ud7LP3tnp709vnmnAG93xridms/A2bxEHBb0wLUcBo+JZr+F8osXw+Mfv3s8JfpeFpeRnCWQ5NQ
WfF6CS/+2eOfHDFgscxbsx6RN/uiC9UDhhqRob4wkcsg/c6fKEgey9wHj6PetbhytQRFUK0tE7Cd
DCUiDwMI+hmFNe7DaOl9rXQJyk6vWnUFdiwtj+v9X6wgiBihXY9XKRB0UtpwlUMx42OrWsNL2S/8
5v9B77s7y+7ndcyPKVVX6CqzqRf+BPNIeCqtjLC+DzrMIfJ5MVXPHU4sPKArJOYrgn73k+OcC/mO
KVqOFztslnMyBUOlaGSK3F9pQo2goKHB21P9XAsCUNoSXgrhhljhtHXSnmqBwWWc8nYtH64BxX2W
KMl1NUnA072GcrzRa3tP/Sn+mo+myWM9faU0o+hbxH7j4k5l7YbAsKdZ8dy3spn1nfOrRxb4mwxk
ZlVbyTLcXwOcwQB4bN2fMzb/uwBHJw7be8TiadrLbROP7tcPQm0DLecaJrpOvB19p9Q6+7Jr5N8P
cwqVcq7IruKKWHd0pz5lIrxkwJnkfmDAjuiXJ/iqDQhuOgy/7TO0OL8bRd1EazWPuPc3XOGeAlQD
3fUTNCS9lXDWrxjbJnKnruS4ZmIvLqZkMEbRNwW/Nnqq6UXMhENvK7tB06WivHepKopzFBMfPp2w
xd4B5VVbYc3gYsDJ+jFFiTHxFzYjaFWiy31K8t1h+9j8xD0PPZnEd3DkiHKu49leTp1FW0BYoFZ0
4Xav7fB2FqvHP3dDWXZoyntjGbjeVs0qzGoRg6Jd0+vvlouqw69dGtHzi1y1NoXlTuWlZWAxo+p9
XVbloCIp7CIefRJVPV+xt5yz00sjJB2LBdJdqQBeNOgyNzGNI3tZKaebtqbgiwQVHQ1WzC06qlNk
L8E1Qurctf3a+hIvOmqe4beYM70JiNU/rdP3rU/EzXQxxGfPGRRpv0SM+8srGAWw0HrI59Lyswy5
+B3ColCiYEA0vUHfv1/MWWTxR4MOiS8KRXXc2jfDZaeZOxdc2afSUZYmx+oxROX/i6iVjSzcuMl+
OVzyQNIr8ndGz4YY09pixbpObbAgYuxlSywRac5ccOiq4l7ZDMCIhEbwIS/YCJUs/fuG3BT2W6mQ
vG+yfpToy8Dl8mPgjy9YUbbiv/QFJR/NhQbIb0Rw3rva7MMH5lS/8QZVU0m6r5gWT4yl1ZLKte8I
qiInFIeNjvbSJJExQzj9RqBmJn0iCi9tcVtN8bkeUhuYUNBbmHRr4HaPonPlvHE6A5wZZmHYBUGG
CMLx+/rYEgQG3Yx63cdFNtpxJc9TPOlCiin83hFz4UnozK/ixfUfAfCJtY+/NyWXmTsa7CGpH9jX
XgVwUUzjj3grYHJVpf4mRYPwpMZK4VRqIs87J6UnFOn4OfJduIk6aMteSZ8g/o8VHDB8HZ/SDZYz
1Kj8XYv9U7S0dNOQxnctILeQEwIK3WXAl0D4Jai0HWfeu8KQNs9rtc3MAJA3p9Eaz9IhrROElqT3
wO7UcDwxamvKtmR8kC+riMDPXtdo3khZnre4MsMFXM6rk5idEAZqO5s2htDCpv4T+nKG/dhtlb/L
ETu57HeTcjHCHvi0TArrjmSZNiA5oGYrnnSTpqcVHvgnjSUKAhdo1La7b9YEyAAiml1XGLgf/YlL
oI5+ddGb8cPb7/TUrdg83Eqlusl7/fM9DS6cvEsTUBvjkczKdIHBNAOEZ0+PGK1RP/jaTwOOamC7
F7HwzL4lIXEmLF36/hu2emz+xnPviDJf0cG6z6x1zmalrFP5nJ6B2LhvL9W+B09GTjngCap3r9Rz
E3gM+So086vLZAmiQdfT2R1yHZ2wZuSo0IklxIK76Ng48fsbPRa/xXoFc4XRI5cKhH5PNrV68Wxq
CjSxx1ejh94XQqra53OoAORIbUO8+NAvTFCQ+2gR6XEOBNBYJwU0/3yaZ6NI9mVOj9HySKiJhRSK
eAasX6ENbO4KN6Jzh9QY29/uej4+nfujFER5DT4uTrUw8cGfgjxeeQ0I3/sw2D7k1Rnhr09gexEd
4JpAVKArYx9SRRzxlp6z+rE2kjaTf72XSrCyGfe+ECsTPp4Zgq2Z/LAgDwXViiLXSA6wefiVzyhK
cbN1BBwZ2mg+0ji4rLpMhNRw2/AE4sRgi/aqhQfe2VJFTcYNfKh5HnlwR5usfJE2bgxoyLJlie6X
VDWD9gK+5jkwGL22Wp3QIAaDlKKaGGuMITa3iIcytFej6UOEiU4V2GpaXLBT5yrYKZ65HH/MKNaU
7WjERgZJhNUIGP7JmVlx3EMzB3slPT0hzMjTb8fLoWAg5+/t7OhQug3DpCCDswjY4JpcpfGqRtYO
Umv/3sD8CyrHNUb4byxIDN4ia8l0OnUKfOpjBXlB1ZE8ZCcwVpeuO1IkK1t/76/PZDsVU9rVSWiZ
MtclXpxTb0b7rC55JiCR+3mN4OXEmKzOOhzWmbTFTHhOEJYJYRZIyKR5vdH7Cq0MUI/A5ea9d3Iy
1yV8f0yaq/+kiXRPK0rKXzMWIc/p9Yqu6oMMn6PLbnAnyTMAIs1TAigJR2KXuHU57ptSHlCYAKXs
nn+oS/nKSmHqM6jqIDBeZRuzKUUNdBkOHTEpkvo4yM/Y0j2Bq9GpS3QI4iWBD3/NoMSOJsLMc7ku
aZjHv/E04tJXJkB3GGfRjlgTXKdlVl/uYMnEwDSBlZLNA2gl7hUrVXS44mDj6Ba9xOQ5EM/83Mpb
fZQIMQ8ibM+LVKpdYkJTnvbslbhLAKYcY0RTharpmxw6/iY9b/st91gQKwk19c+0D0EboHBYeqe9
Y08QOGKxi88SUMpwVDrKxw/tHpbRFf1yRD6C7ovp97zOrvKSDNNvuzhG3Ix9spa8iBjIzuH78Qht
7YtT3VnJSrLf2I9cIrfu4fXgNDcYiemz3SXaHmjhC+OttfPOHBg7Z3S5rCwy6HUzLe1uRYx8F2Jx
CyHot96cjYiS2TOVnGaOvH0Dja4Xts9gvNAFRIP5QK1ew1LaS8Wj7N/lNbRt9Lt5Opm/p40Cnbz6
fYgqPGI1qhUcEULEMb3mdYPL7Xk0Z7PeAejBQD75O2Skna2rhHsjZkSthqNgkmkf9pjqRjbi9Sty
CaJbzBYnilswnO9jXZGpvJNaLT2xeCMwSMGfZ+Q3smZcxjjlWx0uH0b257GQrKx8b09pQSMOevsT
myTI5OEKgtMaNW/oz87rlLdvs9XTK5W5ytrT6NujSzGHelxhXIME+WIuCwrt2ZVlc2JV27OiV8dc
g98Ff3xsRJaOivkwMyddS6utZ/tuKJ4GzcS7NXYO2kHt8UiPEM76U5JsbcEG7yjeGnfxpDVRDGC4
AII41l8s7FuGDrqWdzWtZKgJ1oM6QB+9uJs++XFaC2non77KrLNeu+ucduab16klix+/o8EwGuV1
mJieMnk9BwF5N3ImK4wVGNnJkawUTWiqK5T8O/uUOY0IrNmm5NzEeL2vBkT21DE/fGMLW9keAIfl
KIrOjxjvFZyMhzCxC0aHP0Dn6G0p2kjTpdhsU2hESumckeoHbLl5Uj4TH+dhU/I8LlKGxM9Ys46H
JWlpDvWxufItJDdFqUyOhj5nCORqex2nsDBkV04Fu+EaJN2oAlCb0YyBSsdXde8axXW2sCvEfLa1
TNPWtjLw8ek4h5CzBRo9IfCtsN2tsDcBBlpz/iYwO+NtXPDZLf9bYQeD5RcJH3Xdol65IYlOmIuN
2mmRrC1qjXRs++JOcYaISzb8vjOn8C7pHfoO+Wo9AsMFZs8b9nIRo+4K1CSnauTj6b7i7k3ZEKj2
1g0iyH4yMtbcRW+2vJWob9bhBEndwzLgFU5VjozbbU2T/5wt5096UoiQS2xCLG0OXvZncaArTNKb
eMGplV7SwPnOujQZvViomM1awV/fyp+s4dVlRHJQqV9YL5u2rKoteFWhmEC3nHV5rXuj5LeZLRiV
xZTc6CwIfvpQTt4dKiG/V0d5LGXPDzLScOY0RRBOPxTvPx9D6Kpe0/Vv8jrrBNwFXc0quyu1OkkG
7vWWbw3arqnhu6if1jdAYEUTkes49vO0/U6+IbddVM3Iw9MIr7D2UF+76eY55PNJDRdBOJCc2kwf
CAJrH9ibxv0RrFcrMfDWHQ2MdBYgGp2b/Lio8xlXq8/O6LHwQQnggi9P0sSoENRgbeUAcZrERRzq
oduW3K9VMywr5R+OXn0H8fBQ0eKjLiQCWVh8XA+7+oOYjSVV7T3FCfCXkXV875o4x5CWuk/aIkbF
niiuZtS5nn0PolzSCfYGhSrtGUOhTbl8bhE+JQyCiwFCqk7d+d56J4Wx0V/lreNvJJyHA2xpybyL
MYOw2Acs5XQUd3Sdela9Ews9HeVQnKZg2IT7MkGk3MRSGgttv/J0xKh9CHxZaZg/rYpFvLb9yvQb
HmllikC/B7ypOX2u6BXSm52ZIHyQZZSwfJVuKl/b4vs2JPZzC21/FpQTho79xEUZLCUaTi412jWI
ieyAguZBn+XyiNStzcGNxXTb3+dLzDvV2mPPCfc1x1OwHMFYoLiw22ZX58bpR1upIkHbM0SAcMeB
SnQ3ZwGf3q/uzULsZy+/hoYK+08iqX/Dk8DNelEYU4KavlHbdQZBdpcbYPgRqGTKi95PacYXZXz+
/7g9h0csp1n18AEBp31v+5Qa4/YBbl6bjDK5uUVr1ZFM2RndJ5HpZ/gc53Nm4IM1BaVjChDxX+Qw
GK3+8Az943+VfP+yi9WpOKoB0f2NJE5OfzErjHSyu210NOSF85FGRkzXkZEUWkdagH52JyP2KlXs
SFlfzJCODPaQo2o+zKDl5mBRHivEOvGqHzWuYb+nbnhpWjGqQpuQwQ3TzczSez3G4K/9lQV6YqkD
wt+TPRSN18aGwyrfKKiMGIuGv6GYDXtgN6PIvQyc5WORps1s3bLZ3niPIh3hG4duFn8VVVxAasGe
ZyY8yp988W7oJLkg39L8cN7PESvxJQcnba+xgmrj0h6UIIf+jAfHNFH8okinDdV153qQPFRiRBbu
xWKy1irlzqmrYK8JS2SnbuuCWUx5rC/PxNyFh7ASnONCmVKW3R36WLiHb0OXToyo3pOzQakpuPwd
rC6Sno98+qaVIraFZbHvKdl030D0yD2ELP8NBQmVCuHO4N2ckfMpQqTMNIP3NrtL8kvqH4SF3NQG
+O/1ofSjTp6BW04aEowtx387LSPPvyF7ShpRGio0OFRtSl0UMFe/uOYzhjPmwDZ6MxvQih2IU7Rh
K+wnQEQCkwbIgvJuyl93q3ewok+xOAx2Q9Vjlg4fcQTEGDIdnE9RP4EfcCFW+GLZcXlaQrnBi047
L+BCBHuO02WF24Gk4MSXV5hOw3JIKgDkT6SPvIhyPw7ZJUMdTqk6fSOCYfi9Gm+cxar0KM5jXwEf
SFKh+VrMdgVWoKZhnUK9yIY9PAaYiZFIughjzo8iQJja/yM/zXaW0Zaa5+2TIxybmLBUiq0CWUVN
GxGzAtFRCtIMbShlt0HuF8MKkZADVAPocnBiFsjdln1aTRDlUg+MNPpRRa6KV4gTNUAtE4iB/U2i
OXzmh3/F8QfsN8MNzX/gTXCudGWn5lMLbTUHTKtJDQ7RpB1cwp3wUC4PwQfvpEzgRr4UA5G1QUoa
iQeIW/5Kl5ICY3UwINr5tn3Ek8nIOgmivGe1tkQ7fllLN4eqLtEb3um86zBHvG4YIK4byfWbkZxz
acqZPdG2++g0g8xDR5ps4l6XX1qebgEJhU/vc7I4t5vxXbHrL8J7tpFPjCOvVREu68Fas7zzxBAK
s6Tr5TnkwLAcuhEejGAtCIwVNlxCImEGyzdGMJlLtVitEAShKb7UCkAf/aq2w89hhKcnWHR4sVFU
k4iQELySwEc2ExJWX1ONQuHR/WaG6JLY0oU1iLXix5GEb6JN+OBUsf/e4fw1DJRDOqqrmV/cHQCu
ikNDWQLjOD1WQwVzMH29Sn8D+JvnKbqsLtB8AoLqU0xajm1eM7FFsoBKow/zDVUHsBnQgx1IepnT
QzXN4lZLDU69dkKI+axI4FSZ8DtVXY8zOZ3/HU5BB5q0vV0AZxjrlG0i3NwxSaTi8B7+BVpui+Xj
JUOajrLu/s0KXBak71jTTZMSMJ2cNCrik7l/DKg5CVDwolF6FKaYsd1wYmdvHv9rCDuqXWxi1j9I
yDj5exX+AnmaVaZJRqgc1J7MCzsQhJPTwbgNqziY9Py61BJOKxKs9VxFTpGT3Ka3Jc6+EIxu941g
Nsu90kPXYumYfZbf9WVNbwsZhKWNy0e/+X1/IvuyWtQbACxf2PCYqn5rSeJyZJIeDYF0iHRKc0nt
0pkYv57YSFkhQBHh+O1i5PbmhAj5fnNoe4OgX08pcD2av3ahKeuiPmIAvqe9YewnDDDyxD6ucWml
4k3IFrbUBoYBw+BC8sXAzbyRw35xnSszgkjhQUNMrcoNAUZtLcx3UZoNKqGAUJUeVwBqLIwPDfya
/oVhoJyOnFF+vnwb+hov9CkxSXzAIAs+7OEnOlLEeNzRKaKt7FKA219iEpiW+reB8+sjV/q2+1ws
hNNKUhcoKRQUi0S3/K2PkkvOVIKb2ozG5SAvrLEOL66rxDQDGRyr3T0Fcw86y8nyiH2NeGYq+9Qw
iOhzrbeBg7b63pu4f5dtdUTuJ4xkuUliutWsC0j1155vnuJqO+9hgmI9Pl/4aGbHaYBfVrXqvgsd
zT2bb9wrIafw2KDkWqlkRZWWVIw1q4jD9Hi3NFgHCKV3SpXDtLb2uIx9oiWozTxnLtct9r45G2cX
IqD9d07bJ4ObQ0m1ISo3lvouIVHTE9zJJ5/B2QdsAWmpnqeniYvoamLJ8JSlmQVtpR4fwGfYpiGE
+94yFZbqEXcbb5cS8j9BlAzZ4WeINBj8Uh9ogdlGg9DlRg1WFUJUMkjluKR3BPqfaTHMWQ328xS4
bhRsn7rD3BlAnaoQirTR01yIx8MHUdb7a+UxWamMwyYchHlo4lwUzz5KA7p7rBhFa5ny32tW97Nh
jClNc6+9SOfMeVEQP5yjEL9TUThyslzxl/OvcVXmtUzlX67gqQTm7ap0SIB5KAt6oZsF6GW8gu6u
tzdLYhNHgihpURi7QtjQO2aAoKR1iM5I/BA/3GIIPlm2JTc3DHqHZR20OhJ9KRxWj1O99NNMiN5A
XR8+VGBXhtZv+O4aw6edPmzpM2hxDDrncQCZPnyx7mLuuC/jPgGPZ0Jic9gtrNv6NSy3tMQslrSO
40/YovkpYYMkSd0JLcBRGg0LSEaGw4gg0tG2goJoGBkmlJy+GADG3VnnehtKPM8nBjadosK6RBfP
aX4EyMiRKuTnU2nrxLrE3OqfX1/E1SVr1g3CnOx0kFccgfEoTbshhMQqsJMRPKxFkud2ZigVzuJp
jHRW+WsRn0BtJOoqH7MmHhkl/rHkiPpeTjkLF7jM+YhAlX2ycXAGLT2dGvH4kKh30zQUg7oAPmbA
+ZCiC6AfWVuEA6ZI8eWvgITGbt1Gw4qpIaLpszi8B1vqwgZxBND5jBbbHQuENFyWS/t38zvGK86p
tSfpZSyNELCGifhIAjOk7F20VoyG4GFCpFYm/MPa7blf/bSEYHwrGIiTmVRMoZlurYhmSr6r/Ha7
HNE1HGCUNDmW5KrZYqfRtcoqxaQ4qyuqT/n++ixyM8jNpkWxi41r1s4W5vUcVs8hY0gPyUr/E7u7
yEKP+rNBd9+iD1bcLTjyfiJ6GgYiM8lPqgSTA04AlA2GIxyI58sicIQWxGtpbcZ3Cm5HDkAQC9hi
XqqH2syloVF31ocGQcHb8RIwr0gBpw1TkvTziRelQpzjvGrXyjo1/8M420umTa8EHxyKtl1lub2u
UpkjgPYwFEpyPmXrjn0WVQrgNbaTnZFwkyJvzO/LIw70Y0tqX9nKbdXLrm5jY77obvm3u6+FX9NF
lodWa5kMpO7/+3I7yole1ki8GDtY/uqC3fTHI6rl44CWB8I2pxinheTuFXLBWNk0JG1NfyjkHpGx
l9kb57sZmIUK5gIBzLZq1K6NC/z0P+PpnBpkhoMhUZuHVEqp82VI5hPkTeoTj2cb3+YfOy9B5Zm8
6AsbBULG5da9IqELlKu1ceJzMcz8p7P3q7Bo+X9FSm+J5i1r3lSt56Mk0UGC1TLJ9ZqzCnBrZaJh
+quDhL+qwxgjeTuebE7Su1hMvo7lZMRRhqI+PZMiURIEuBXKQcnc0HsPlakB72z6RQSoS2CcIp10
DeS3PYcdzC2dN+EFnsqeqhq75KH+COjy/nNn4MCXr0sT6CHH/oJJ+NcQwYbmfZeA/tVUJ9CZ3ui6
h1ikaoGvXsbMw6k4O1cJxfUH/3S1N+eNqfKM5E0lf18Yt74EqbNkfcyqqQ3GIBYPNvZnG5QbokIk
swh2/mafz+ahYurh1PsQxjKAnhedmAC7/U4romZ0tiZEXq2R2rnHHvyZmLQLnSZlpIGesFGvSkzH
vKZYq7my2I06LoxX/kXQKZKyn7p3496nm3Z4MJGIZjMCim6RHFEhd3BIFEWEC7+xs14XjNeH85Pd
Uz61DGK7NvWlYJccnTxFieG1ygnWnyGIpE9puACuJqa3a9D9Kn/PUWjL3FvN8fN1AB7Ib/3YxrPY
Rm/qrrlAYev4JOJ0MWVAR5DQhzR4PiU3Vz43o8XBm/wd6dRl68XoL41hjWQ0RulzuVR0XqviXQFc
qXgzNoJUnuZl9X4g9haNb2WtdTnGsXsoMoWDMQao9Cws256CQIFckSlJvcuTX0r9A6SawPfYDmje
9B5bRO1+aBxkeHMtw5mLK4VJY2m7ifoB1Sc4S5QD3kofw0gKlWtp+SNrg113y5/jRcrh4EcKFv5o
2/TCPay1VwEETLmh76VpKXhzf9pjAiypMzF7xzfKd7jxMMNO8OPFEa5ZTC+pNS3ihmqORA0yjctR
INu/MfYYPuvPJk0tZZJeW0IfSSx9EIpUYi+NVZH/6Fk96bW7PBLrDdp7oGdyCnlbRpwkqJYG9YgX
utCDYggBx8hmiJv+KmPmneWntJzHcrNsNEA2agr0iE/ou4VXtAwbOQ91vt+lKjsuKApl6i6nPVfP
i8ID7rolgtsLaM13is0zH6Rnlz7VG+myHZGAOJB1TvCwIpvZPIQh4IB1BC/KqRKapVTywtFMkWT/
N2LJ1cKyi+U7Ljumt98vmgLvfD/XEFT8vCIx4aFtX+miSr6r4RW+2evJmGQ6MeCUNtUVRGuSLyF3
rieST4GAt+FVva8yYiKNtoGBOap809Hge5qo5rq45vbAeKgtH4qPiZ4GI/5+tEosDhmM2h1gZGcX
vtFIxmxY+kRzVp29Y2S/cpdee2/iuexljz8RUfN14zINYhosOF3bKos3elDWBqNYlYqj+EqgaB32
U/P1SmO7YAfI+xY48x2nT7MLMLPfV0aTZvs7tpF5H7gpYD5NBOsmHIZgEUAHwDoIbLvGWfEPS9Ra
iBg50hZbEdVLWh8IDsEHEFHvT1G6fts4HKn4yNnJLioJKgSi/BeSm4tIkfdGLt75ty0zbho4CF0K
iTan2BgcQgeeoMAA6PM4Xn6veRZMSQI3qzVljBDtMX2MRBy8DyNiPIhEBlM2eqo7flXHbRWgEOC4
JnwW4/+NVt6xSwv9gYoHqQ97dlOm0qLpDOhYfce315UXeZvViUHNstjOGOdpVwWJ/S5XjcLGpFnY
HYhL6vQBb5C3en4IQ/liM07iNj/l4576awa0+xzXLYJrpzGDhu0+9hRpLPc8H/pS+Xcd12VTu1Se
m5ZHzywgmKiuQ5Z5W44hkA4pF+BtB2vRUc8OuyBxDmcc33pz8mgGD8kaACmgpt3Q9VGt2Wu5mHnL
dYbpnEU/pz2b6qTpzsiUa23CV1iLaAOxTba6kKtFjfg3meefmpyYJQebcJgLfR66JxpzPLtVsKNR
or0V4h4PCF8btwxWxQPL5nxAWw3FzWWwNWIjnTRDuiryy07kYlFzdxlTW4bY2hbWZJyP8oR31pBp
Iq+W5nGPgRs4A/rOjuh2xyKS18oarkn1VrkuPFcPc7X1id2G8aIqZ7dTMcCHDTj5ZGNHYIzdDWtD
YGqHQvnOwt67TRRmMa0E+WQPMsqAISw+yAyPo3/wOjC/QFLLHO34Voui1Ji4/eh3NVuZ/w/V6Pk4
M9f2xSUQ+iNpW/Uun2ol21eeNA8IWMzZctYjr6biAaLMrPSQP4N6jyNY40KSLQTAnAEDIXrwSkTK
+JbvJInlCKDV19N9zn/DE314BmknIcPjQW9wF+q2WVrAnt0tbIdmrg5nfWfAlKcPNY/rA+jwwA1I
dOQmEPLM+Fmo7mVDg2VYvBb/CILAAkBhnxhvf+N2sMhYInsKr0jblYzKaS6zNHRgOAsFutpEEWNs
UeRJ4I3RmQqLqpsoEwjgJ0txtx6aDr0STLwnrYKo8a0y6mgiHQrc8qIofPMjU4v2ON581CreCAZU
aOVfcF9UY9RZjZSujQclWBmTNM2LHWKulE6tnVafBaoDtdKNZmJrK4FVKj/IiLMU82s16p4Ibw0t
b3B211HKLnOO9L/Nw4LcJATVHLEjvGPDEE2VMK50RBb/ftHy7ulApRwauKyEXVxdwMDQRQM8v7hq
JuwWdGaWtxUKqwv2JcZsXHGpBxVVNIB2nw/2LZeMeXisHehU+ISYqb+B+/NIrt5Hofjy4mQcvn+l
Aa7e0EXDvGtj9hHFi7vuXK8jyYReNpJqLaDHhTKRR1YvNvWgArPIMcxFXfoaajJb+O32N7whS1VC
OEsjCCLZNE6GtdsD+g2ypp8w4wTtVNTzvrDNWrxb+c3vXkNI7FheOwlZ3569UxbEUGq4P8kT2c18
x+GzwmM2tCkQarCjKu4WhgeI0SCIhSWxAVZHq1/YJiVCVX3TeCJkCVWR45/UI4FyOXCjPErXO5pp
isM7WQmLV7uFYh+QViVWf6TwOaV3VXYy0zbEuyV2QNMKVXDWp2im0SnUzLJzZDS6uwYi42/PZrpe
5R8Q8uQKJ4D88RRsmEFm8iY+8fTTJWW6XSyBiQEzcEQLp+mg/vk79w89Birr9josipsvYqvoem0S
erl3MeWtFIOZFs4dxRAOJHvxrc4IlVeq6AJM8CtrlNOkoZRc4vQXjzzDkEY7TKqEZd4vqrcj2/Ge
Qe+uQek2/LAssF/5Af3WJ5rrFphnzRN1zhsDt+n1qtSnWwDMFmWsrk6GbtnVbfQK6ZY5AW+y0KfM
GWFqPUJMEkthDtTWisGv6QeNpKd5xqqHHIyYFjz/6ubib68ReaQZAodRG1XF2z8QKZ3DLFHIMols
wGrZD+NF8Ddh+8xdfyio6g22PbLjGvOWl+8WRGkngBrzzO+reEkdh8GOQrX82gZYDeJCxET6KLAQ
s5cBkOiPZOpRG/7SOB5dH3/z9nHxUv9GTQCWBdcpzUlUz9b0fFeV/guhGuLdEQwP04Z1jlDeB+LB
1sR7CEJuPhD9E6LCcWvSDxYDh5DPswkTJJny7EnRxYD3Qi+hoCdQcB1N8m86kKkKjifGTnkT+c2R
RR4ORQpaCpykccuhdCWyXoSsICp8BLalYiwQU5cczYTxcPcSGQdu6GFKgmCKtay72gy/Emmy97oT
r5/eTf6tSNeI3AsNjRCiHl8LCayuLNnHQvIrGO6534ujvQuGDZWsATYXrMcyVtswPYXbWTKqBujF
jAxO8WbfzHLcdYzoTSxUcFstKmQ9h5YLeJgCVlFag/pakx4AjO4/0HYjCNyCCjJM/QFgDf1ZcHU/
anewEVoAR2nQnbGULTk2hlsB/I5kwkPjZYzX3eTPwvlKCPin1ATAycI879GygfTDnFg9Isi2LyjQ
QLqXu4QV2JqhZ8LgsqZ+pHy1huoGgt7WQAOYd2W7KfZfQnttL5nveqOtQh/15gtqe7JRvThoqucN
qBuNJNPEWJBZEacXtobmQxClp8LKpCF8oP2nZC3zP6i3c9d4V+KhsKZqg30DbwnvR9/e0SaUwWcM
ShOkFSsEjFhg2SVYZOqGPo4+KQ4E1wqVvf70YrXuEX+/Z5F40JPXAA/AEahT6WvNYj7nwDN4uOXl
SJ2UXVwooBYROuennIfsAviS42AyVHi611ZAcRYci5B74Tud68cWbjY2tJfhv/bDtRIQseb6xF9J
9GmLR96VXmz4i0QDBGpc4snmRrlNPJ+QbjKljsGWrkjQQN6s4r4xOKusQy4O6UcfQE1A/xakJA1E
APriXSBKk5zHrnoYb3+TYA+JICOp5zhSox/8feX8m1ZhMIaXVZCsBmCtxZYhBK6VsK4Sh9R1dtwC
3ZI6mYTYJ+at0dIql+9uWmt+aea2TlMZ6vpEdMpgY9h9ks/WmV/V28/3/5ne1Pdo62d9O+W4I6kQ
Ksrq/k6ScaDepohEQdhmrionrsgkqH/kMY2gaR/DyUxgheX9p9zwga2XDyX3jsuw2I3YGM5Qv/hQ
kVwUurclayhmlr4bzLOR4YJwGm+6IlElDhXCt7E0natHQywHXc1IFEbU8QNBZ7+OOUPGY4DMZZrH
V3ZJTcSE6iaQa9JgJ6lGoBgquKrSDLYY9ITrpRC3LH1BCFhefhAyXESYIqIy/X/OmTOj6FaKwfs+
GeZt7gx+bRR8iPSXfDN0PehQ/Dhyx9Q/5xjW88k7qtrJeg1PPiPVIfSUEF+HTWoTcs0uETZEqCS0
zSqpNMUq8Ei+KS1/l1cOfJbVENENRHaluD1RXh9JtuV3ZifKVyi30gZ6VURy9FeymwAQtdm/z7ZF
doAg7Tr4yfexv2ILBhCsNSJ8Q/OmwTneuJCxdvKZPZl/N67VEloJUCl8ZCY8Np4UyACb8XVmxAAQ
yGOxBW18lLE/7ikNNH2iq53T9xek/wtWf0I3UsywJSvqnGI+XWn2cC2PRvF34qKzE6VMyAXNZPx2
ccvTsTM8IQfxvsEOrOzUG1qjlL52ibvuWIHhSQ745qhGKRGcAji3gJqOuHpaxHIULUm4THcewpOz
bIhZQO7gFrwgxzlAhqSNcuHLfqF5m4pufUxCZZ2fGI+JKMmmkjUg+Fuk8vhh1lr2npdevFTQUWqX
peHBf5VGA6n20DKmPHW5LX7iP2+5ED9NGmvU4sZQPRx1mVqlz23OaDyShiOUv6lh5OiEyrj2kSLq
bHDafgAOUEnJbFg2qdR46cbGXK5QA9P7ZStm0aeQHQ3SLkTlqUKQu7EV8rcbEC4i6DFmjJoET3EQ
U4jGcLEdwTGQGle+fQRXKhLm1ivpa0SQvB3IiCHIjiC+PP0zE/bH0N9Wkds0Wx9M44HbloIyWe69
Vt+aLCH+ch9a0xa0pE3w4PYRcfkUOuYgwQJMdj8TARVJQFEm4bz5yhei6P3KHhEoSh9ad71EC5Kz
LCe3fAWQVDFlVrypso4WqLpt+H6IbWXrGgrDDrLFlYXuHh24TYZJ9tSUPE36Cedkm9NbRFGODEeP
kJfcjdNUuYIsr2cpepDPPJoFqAj7SUxrH0LZmRZGAUSG0MqrsH8HT3aROxHbq55SjuvrA94P5KTE
ecyc7ILyA133MVQjk1X84fr4M1Zi80m+GvkLwEYTb2VO7NFufrKPsEFhLqmJIkf/xPcZXS7ngYm3
Yk/p8XbcQgKhl48oVumVCB5BAzK6vfXdv4jijbZo+nVKuG6RBW+ByHSDgi0AIIc8C3BtsaCv3N1j
kRjENJAyC0sb8Kygv+HmluzHSfiv0GOnKWQV1FGVM2uP1tw5IlOwq+HgLbzWpSntWfF0pQ2pycmh
Ez12zuzp7YWWQ+RmGkK3Ko/bMe5ppS2U4Jfq1JHF/I83JFNaZDOca0i8VeU8Cayw7q6s51J260c8
r02jqQ2vLl8ULMuJReoKrnlS8a2cPie0iPbvSgtAF8HfC3l99BsLqbC2Wrf4rPM/xUYQ4KoBYCS7
ffw7s/1GpbQ81A+Z8djzr2vEqPzic5EAX9RZIe6F0H01rOcIpdGBSHLQwdXN6mvH/nfdteFjOfm3
DeWSDroiXFHOuaO0mTMwTD/s0ioJrYq7WtAmKf/F3eLIxCu9RfB7J/K4JlENFz7m8c/uGjbTbiXA
lIRTu531z2ty3UeXPV/IfnMRsmr9SHJl6+E6wjdJDw9KaEE2R4XN9h9/fdXtDkgb/rD2yfUPLcIq
kaIhp9wc+Ij1v/2c/FZ4W46nzS2qK/dgSZ+eZ2NgIkx47A+KpamcYre40a+wjUlcS5/l+lzH6lGe
fokVq6vTGUkbWxRjBTjOa70CWtA3FcXMwizU0SL3ZBp0IGrh1SsZxFK0SyqhRA1Vyermbk1GKCwz
BoAT+Dy9ln+2J0c6+AxLdhwezwfpkkZ7q6GO4VbVUSrCrNbSpwayTXleLk0cypnbqPEzkWccfNC/
JmU6zfkIE/MH5Mj5i5oryhjedPQyDlYqGDuMLBMbcrD1HRu8nHffWD1eQmqnsqdc7+0gFFqTqSfy
UKG00yvvIGnKi3+pGTTAhu9oiWhUhHiEBvkHX5mjJN6ER4irV4HuAZ6z8hXe+wHZvTwiBr9rXj4a
PWApwLo1h9o5NaXvfhqPPGJmPEJPtZfb9KA6a3S9X63uN//ENwCG9mThGQKQ3m08NHtjHMraJjAC
OzQ4VcLyAmDfckNptxPWmyse4EnVM72AYS5nliTNgskLyCvhIkumE1RmMsVOcr+pLErsQLxgxEZC
72oupPqKEXEm/WuXxDIeZsRFXKSxc2SyKPlQUmHRy+9KTzKxFlNZPiYYE3wNQwDRSEcMYY5JjJMq
oa5OaA8PN/B9kKUjaDicmvDynDRgfj4gsC4EkZNvs1O5B9lC8DRZol/+LZ0Hc6mRbo1xlRhXCQzA
JlS4VW/cRA01Bv6yajm4tpYyVsJX4YUA/3vFRz6BR3Ehe7mJFDRdbkV0NoGmcfbUT3EePi83rtAt
xTx/Y4p4mrjMDmiXUNJJGEvhX1BJrermvqZBnCfbVWy4h0orzOEY0aqdbHM50xjFSBzTlH+YGGak
LKk/F3mKzJbZlXwbEbLiLFILYmtpRqlE4dX7jrGNP0ZMdZ+5pvBOXbo5g0BND0b6ai4JeHY4ncHB
tLUUgDLsCyL8xplQMoCW5ANfCt9iqhqEWHtobzWZOcD8ZLVkhirAY9X1pJibfsAGrtw5HEHjpi/X
aZT+2o/qr7UqV6zCxMy4gjyDLwByHe3QflyMe+Cts8T6j4PqBBMD0y05jvvCAfysTeuOVxDJDoZq
AAutwo9VW7lL8jY7j8qayz3cAoegd1Aa9SLvriCrxNwMB6vqk1WkU7Bd36LAUon5lyMehGNbF2Xo
iY/bV+6mzuGy6ovDLBSbigCMXaFSXezSNPvvYV1n06hhf/TzfDRZBCUbgonravcLYtegkCkbwvnD
VhUh+PAN1Qn6Cw/+twIHxL+osDG5PaPd16GV8HCBNeaTmNvYjwybe4bfalfyadGcWCB9hjpxM0Cf
fObvjb8PunEWBUrNoMDouh1CZKGVM3GH+rouzjSnAdsVIrAgDAXE263B01QPTkFNIGgz4fWyvazz
H6bWurO/pWQOmxIedz2CnKm48Smk+fMN63/YhmkBKTLZlzkTqauBVxHnzzeYir0JVJdST+36raQV
yllIOUOcSUwpP8BG/fOWS5XFlL2qs0tBrb+sTDqidTBpp1w4L10Mu45ZaG2uPPrGpNaC/DN/1R1O
l9xKtraLfh+NSNbe3YchGeoGJfg9nsF2rwjJ+5fT70cQ2yelEMscArSYWqxbyT3Z14OS2NiEv2iH
VB7Rk/GdxqI4+KFXUoBwsd39/W6g33TObj86SjDWjeV/2LOwYu7755lT0/Btgosta/JD7A7wFz5+
akCC2cElhhHuSIMdx1R3xKOD/4IuCNf1BhJO2ooJDY5sFobVvr6krcoof0njBfQqFRlzJ0JcS3PP
WA7BuZ76pUzCBRglGeXRs9Mykoaaepofz7on6wZkQcrONldU4cepgSS2zdQpN8Gr34APCFCcseLw
i94ZfkdBeru+hUdx5QcaL0iMQk6q4llsISQzdu9fg8mQ74A9i+j7QG10FIWFPGzArBAx7wtN8bsm
MDfqN0Q2bOx4GGghJSoE/hOH5wH0faNbOvYZ0e9+YIOVVtpebTZYvhUwmGW0wWx0K7vRAHhcqgeq
hhcwV9cr6tidPYSK17kx3S7uos54G3xOFm9lXcvP/Na5UG8MZZNSHY5pW9MJmcwLAKsxzYmjKMsv
udQ9oYPAYqYpsOWMp4UTW377CGPxt6VxEKBk1p0398BQzocYfvMJiYOfRZxZYV4D2yLXoKD3kRGd
Tma9gyADo2cBeC1Zjw+jDGKtkZSAOv8y/DJ3XidnFabrtrY3dM7ySZxQrBaHJBrjX3ZNA5wWQyrX
Ofuh18tJ1bMSio4w+DPxgGr/oaJrFONIaOhOKr4Rp+tDZuxvu+8XGY7moOUJ0QUoTqytCRqCzUOJ
OzPCAFnNPz56aeHGPFlAUVFphl7UXpdrBOXHAh6lU/z56K9ULtM8+AzL0UrmAnbhFkuFqU1gDMJY
Rrtma7VNHKlaq7eCEhZTxLUJwoituuHiuYI9H6S6jj1WB6qmcZ6Z8W3ZxueB6VKRAEuIhIOW+gRD
XS9J4/jAJXf+bTkQhJynp1ATVeA+p77opLpv55FOF+bLlteIFZ44VDA3IS5mGe8J56XAfELIVnlG
txBzSATrhKK6LSpo+NNDPPP0KcruJRnUAQ595WA0glaSJaTt6s7ZNFw9Qb+pNOzj6X3GbrD1bG5p
lxgcz4MYFBc0/MJDPAAFZsHVzgVBQO7IDsqxSAamXmkntsP8LesKE5aUZDZB+LRI8e1i/zcGu/TP
uFNw4VrPK3r9od4iI8t3VXTHtVGIdbM0xuTdkkEw4a+OhryEvvS37KqCOgLtu+Q6onBfqaW+Z9rh
NO7mvSCj5whMI7CeHQRlv6buuq82Z+r4IRUj39pnXPzjPFX3mJqX/1OIiUypp3ByTmFTygeD5/5Q
DPKmY0L9EfzGpEz+2NkhA+vsIMu6jfEoIdDMKWPTJy82hq1iNlUQp98yKLH822eekJN4dS9YQoxW
NqYOx5AYYfNxrjzgiaAx29JdfK4TRx9bGHaV+4MJMv09iYK12D0jlrAJ6TKAl+MNun3MU+VW6pa5
8T7vaBWMxBHXM0W8IddzUhAgtuG0MM1V77Ism4tlr9YJcYOhsphtPGXcB99X2qEks+gcGtm8dhyy
5Kc6IA6HsgUik3Lsa+ZSZClPVD2GHVSXSXcO4qbeowhPQVVXGVbdf02VWY9HdRbxwq+npl89W0p+
4zzAQ/6rq4GZG/xZVAqfTc1RLVoTfDr/ZFQfPRwzTBYj/vS8OYmUzsUSXNBRmlDb3bvbx4Hiy/1Z
9/rI5aqjyHrGkde61oS5tEO4gLdiG1maOLHHoA7VVR6jCGzNYdq7dosDGh9ev9aB6r/s3NozLg9k
oN+B9cL5RXPZ6tKd61kAoHtf1YCiwFZ0ozRlQhtgukvsMJDBGU6heAGUq5sj7m91SwFpU2VdITOU
F6VfZCQdQWQrT4sKy131RKR0cOcLJWPPJqrYFictHzm8P8UdlGRPCiLGyh1HRj3zUxVTeKA3ZR6m
VTvwWS+Mf7EvMEuALIiaRXNRR3gVZ0Ad35tCiPz7OLQd3+EJHm3uUeSZ0QiNxR/9uaZXyWLMrzMA
DqMSsEy/QkaIArqwDE4uX+Rs/3ELzsXDzraQ3GxPBEgTxwcevV+hMnakiCGCPYU9G/ggOS2wFk9b
vz6vRE//wOMuqk8IWAYSU/jZeFSD4/LY74vLPx15kqh+k9xDJvXnPyCqC4eVQGnQDr9xI/NtPxwW
DySXN7BaxEDKsr/+tHLDk0YuWZ/McczPNPceW5k4VR8Lhy7vrIDvePwsnia/6bxIQyBERBljFI+9
O0s/9fxDzDMHQIHFQkWCSQUobWxbic5WwHEaZigVGDKaqM/rzdzZwQQIvcy0qARCr41E0sNDdXLR
l2Lpe7jmmIbXizunAVjFx7IcRFQsHEkNcoAmWJsrseR6I16xEKBcL+IpMZyPnHu32mEw1hWyfhm2
Yve1t3LgN4koRtED5gyr4kJIgRRKN4rHLu72eP+kzaIsiqxsr0CtTROSdrZ9GFfk9oLls2dZNFWX
m59kvdg6EUs7FTnygDV3VKgV8bK8LCUnswlVsfhhjdHLHmrqCKAj4VI1xSZrtnrHm4koWbOIuRdB
HSvXTKg6tWzbGQfZHc8lLxb8C/OUBdruCqHj88OFRcJYEJNDONNmY8NVqDXPkcdMD/J9acBjgMir
yJkk5O2LmnsjZETet7FbHt+6qLw6ffuWmT0vjeMZGV6Qh7OTF0Tug6PrrwG1YcCKSUda6ZRrose5
aXsHJP+v2YdirhJxIm2gfUU8OpiJ6k++pXkUTS7R0SXh1TRZjr+n3t/H3uTYGBSHHeccxJLjtuwW
dPIqX4JMGNgXrYvalbSKYJeraBEnEKiklCtqYhWFT210ZN9V9DSjVUGTQaNo9piw9ZoHupSw9GaZ
vG39PG59bqeCfr09dUjBB2GRudf9El9ogKUpGowr+zifV3tdkWi0i9eGLtchj+vqQEuo5yBSWy7v
0XgKhWWbIDozShRf6+xKwz6dyaD0dEQkctRRZNUZTu1Fq59jZp0IJJkt5JnGhD8XLu6FiueYnE6y
hFsnL6+sHMF4mXk907K0/KvqQ/S6kcP6OjGYusCdN1lHMVE//SQSw0BEdHh/Ee7lXJd5ozgbDKP2
FW9Wu0GNcgu9rlzHLf5hwX6frKuBZXRd/s3gZAnpc0n3O+QbhfJ17l/eZSiGKWfZIhbIImyyvLp5
vW2EwkVo2t9nr4eu0byLh+LKq/GKogjox6XKcnoNSZZVu13pkHTfRQtBmNWpMcKu2FgswU3EnwRw
ysFe0U5gj84n4yso6NCx5dIOzU6gJyBJGlPqR1gctDRO7xNASSafjpp2qvCW9HzD6jrFLxaVWyaG
uoeZ48YzPstUi8JfTxqVdIg7Py14vBapSfZQyYQ6TO39kVwYnxKpzavKIlMaZZy0izO9z4++fsVQ
ilrdOSu5WPdmUlkkcpgZdEhXwNRlbsmEuBwYItTNsjkp6NCSO5r/0+aTws8lgRjYC3rVVMgcaGWZ
vcwuREnQURSq/W/rHmlAGB3UfmLu0i16F13GFGKc5vLVMRf2kVSn9QWS75wiftK25zXnI2GwFvPX
4J41vClX60qhxT/tMvdCt93SDL2G4hgt5lhM8aea8iHJTDa3IK3/1OK2gxRZ3E4XNhNY4H/0Nisg
PFvguLeAoVL13XB3h3aBh7ctPKwQd6W8ISckbh1L1TCGABHgIaq14I+LlEga9So96mke9crN551N
S2D2ZkrfwlcMeBnu400vxjWpwlCp8NLBTu65kRPJCTUjRbJFFNTk5665jYAkTHuc4RXce2R+3vWw
7XgHofNTUj4dZ3gLAOsYKD9pn07/kc01uioCQ0+xy+pl27HIzmiW5ybXaCoWhXEDpwWUcVHpDqvC
n3zaBmms8uptX85oTCFb0om2YHTMsK8y7zkEJthg3ldbEUFGgUVqomAnP6VOe//EEcYPLNlfRhwP
8SC9qzSG9p4ydKsLgCJheI76zp48ANh2xL2ayK/SJxqqFXcGiO2LL0PN/E0F7HTj6QAC0oqq4U3u
/GcODNodykCME/ITusbod1iMUS7toSIV+qdFsyiG7S7huRk+sf3gV523Wh4ATxq+ffPubLIfVDNJ
uQnopOgzNCaPyo+gdewjIAAvMpYQ3Ng8dBaQN7UupQ7Znp1mUHl52ulLXlkrIDS//JvvAM9uLNqA
x05JPKp/bAAf73WIwoIz9wN7yGhNTcFYH/BRxskrcUMIWIhxUVE+8qmZmSp4Fphbirtyq3D5/95o
JjTTfvZl9EiD9qXfk6/4BqH+jJkYHX/1SE7zn/BfRHrO39vgZzOHhz0ByQnwtHODUnVDbeCJXsA/
Ewcv9di200Ccvp77X3XM3tTpe57BaqglkOheI50vzvu/nz9LMfoMHl/8zS9CpiukVDYKTEAF7q7M
g+WXkzqxB3Cf3K4rmJPX4kc/FPvxVyFZgRvg7Kd8SGSyeDQdYwqCihSbV1gjid0wKXMImZ9hy56U
Q0X2C6tdrWbYxnXS0FR+Tk8MnosSR5S0ZDPzB/8ucjG4CrDUeXgOjJPcLvrkR9SEpno45/2a8UU0
sf5ovrbAQx9TDW4SYwW+KRZ3KsQuV6k2lM2IVrVovWjj1bOwQdwgzIm1/9XEe3r0PvYh5iEA+PAD
lgnAWf+D+eDsbWT4hHL1nK66kAjkNiCMP2XkVXS5pchjDbULx/IHex5hAhuLHH4K0h8q4ODCZLrS
kXOWxp1SFmeUhXKNI5u0vxi5Tm7iWuQuQg2rylwUAFPL0wkcjJQXuGRHKCMqUXUB4tje7ZUAtwdU
9IwYlqlZl+vUStDM691PYBZOC7W5sKk4bRfPDO4wYm8VYVqN39A3pQPrP4aGJ7gMDqCwHPzEsJ7l
d4e90MbKkpMUp0RkmBrdBCmljPr67VHpzFv12Ic5FeByP/NJtM1frbWKAE3uSn+YqCE1huot6JHr
K2zKQyVfPumBT9CioYbVPTFYORzrrnmkfPgO36uv4nosUz+KNYfnvm9PQF/ZlM8Hj0WBOmRKAiFQ
G/N1+3kuwUDTpk+tNin9ik6LkEJsph49VaKngEjS8FtmtZKuLgOTWdCmpcvQantejxClMvXxKvW2
Fh5hsazbMF8m2MOhnolZhSiIiaVThXdSLqOiRYBLGDwlHHT2lhwJ4zfm2JvI3ZF+p+qGtJCo6CVj
mo7aso3fQv/Bb90KsGpdLIXbYAhXCbeMl1Qn6+sl7EvMCgl9NT589gSgaDGuWIiqoTOiKdD+djqH
viNQQWAViItY6kJ+7seEEnJr43SIbqO1N3ekeOsIrAeu7EWx1/qgEI3dTJ+Ik2uJx1staYwZxlF9
Rs/i5PKglsIvtKC3TBqaEhUZ560yFYfLVMa+2eRfaVr4HbEgHOfBCTRIcksRgCmSTQTnUKMJg49h
WOfyOtMJG4dDmmg9U5yA/k4XEibJvFydELwpN+MSx2qOnA9oKK8z6gjgY3f5Xx4kPivYDhtNLkGS
S5AaKbqX69bsd7tS8bMDNFTFhXAhPQUQ79Qjk2CPD3P6abAz87mc9+amqg++xc5bAUCB9aBElZ2M
x/CURBsj7vfB9CWwOE/iZ3kogSI3/bCmmFB92RH6AKEgKwykw+GBnl+MHSkJ6V9EJ3wA+St3Ybo6
MsXdLy57+/10HjTWun1E6E5t3sYD6zifzp0kohinAq6IBSG4DMBsbSfGItjhQ5yf6hXCg7vOFUHv
EZoKUvxFrX3e0ngdT6Il2QIXUGSosC1QmbTUHxF0irb+yyCSHtCkYfrbnn66ufGnyXu0RYOeGfnj
XbGRTTVQl6h68JGJL11m/0bKC5eWU8h6tLjyHJPRpILTVfPxvIKYwlpuG1H8HanvSTrWl5MnuUoF
2TJ/rPDH6+x8aK6YIXzfvNw5tHA8FnEfHyDRky8Fzz5UH080y5G+tX/7xiKylv+o6kITYxvpgFFt
a9Wiv9AM/4H4IkWuf/0gDNfznsyDHfMJ39nkDaX8h3cMsAlGpDxQsNl5FUOFjxsVflPFJlHI4GuJ
KVL6GGYPocGkbsETW6bH6hRQRHPBxL1JTGO3lLjEuO5eFJJ8xMR9HyxmVT+QgGfmrG3rLFz9yKdr
5LhXgIvyPOGWeAQZ77WfftR6CBrnqaUEevYvJOBmtHiHDopW3SXIeqwGW5cSzQsuioga7Jr9MEB4
s1pIK88e/MPz4aHKu+eZHuaLvyS0sODLi1D9TeCDb/hIkbRXIBxy7sA74EkgQMYyC+UzVtVCPLma
Ahjp6wXKMQlG9LF8HGywb1voYUlyWpVMiXc+WmEesix/me+FuvrGOaVKIncsvXcFRwnfHXo+Dloo
7svHGwYryWEiMCCavV7FeVnBaMb0JvhnhTFJkD/PZSm+dIWKktXWE2zny5987hBYXvmjcdN0qvr1
OIMAVJEX71nJx6aaEGxNZATSXGDpUK+ZIwYtj34nF/3ORY7xoDTGruyIhWpWXZvmWJUySLmqRE71
CoQUEeIn2rpA4pPNDWjnLSemcEAy/MlX7VhGU31+tZWxJ92m96GFWnTaHf4iuKgwar/SStg6kmWh
J/Zl25zG6FNiTD6LthBRnt8zhYNw5L9/RwkJWZhM26b5cfZ4eCilrflMrh4NrKstl4r4VSibS9z1
+SEqT6Q28whVD/VCx80QlecCzxlgZmgvO13jVOPMPmwPlIjLpdiv066FSK/FNmjcepTU441kU8sM
yW14nj2Rc3/xsckBRKj/iRJh5Wh0cETzXQ9tNx5rydi+13T+t7f04fmTM6TgyeQiMCgibokXAvxO
Wyfa/6Kfk+yiT6BahcQ+4aXi4S04bbMIElMsMTvQCCPvqNhKPV/WoTOGnnmYVd7FxJEQU27gfmmC
9wbADro20z0sBf+ZqG2ZdDKfOEExdFFDEsb5P1CGAIcpvT0mj9Nkx/IOuW8h1eYiAN/ztf3VQJhQ
GRkOEgQ2rNR/gDmThX98ki9dJwQwYwKp8jR9Ksi3h72U29rkEov7uOXIr0+vCdnkGi/X6ywqOSRK
igXRXwWRIK46MjD5vWK/U6V0UfpRN6UoSzuW27DL2K8tkkQOPknN23o/4Jm3qF1TSJ/Bor9goqRN
E9gdC00PAdNZjrYRC9TpHTHrBiHmHglLdzkaiBdNxzXtLL/16BGa1kSPWcrRZY4Goh+iIBGu90Mz
qOA24WRwYLTMqx6KgO7Ay8ky+oPY7MsoV6M+giLBNYxdtxYVqzv/+FF2AA1pnQ3SmiGqoutk4I39
HrXHW2FCnBsaqLpAd93OT5cljnH46XWcca+PGVtXBEotRhG0ZwyX8FYCJ+1vUuzo1Qh2RV2Kzg8q
tlNMz714DVt6jkEAi9vk9Xdo2MgLOGMswMpa7SBy2n8sUqWkMcWC6572vCxegk5L8UeeAxERtBSE
w8Ip5D7W6SDRAJ7BD1Z3R10H7aJnb9LAM9AJBCXQAWnY4jg0639OJvDh5D5H+qvEUS6V/Vqh5UYZ
Sc6fSmzlhxHHCTemZh8WHV/Bw1evAql+T7IRFe9w8K1fsL1xiqyXZYSnJkhSEpx1vQICLXpThaz1
fs7s8cKIX7DAn24iwq4gAoJMnINo7rRSYuZCKNRZ/SQt05sqrPRlmB5bqGFlfDfuOZ4L1nY7dMv9
5yebQTqVgIAnuuaoNRgx2gMcJTzBSgw1aS8vBmDCsiFSv5pVri/kwOHvI5F1MVQU0dH8ArlSr8iG
mUtvFxyHh+jGV9oqZQ5YjSqigAa6YuRwzULo6aoeZFpaWa0VdXYcYXBA4dWqOBV4GMCAvIeW3fRU
5qYTOuesVaE2S5ViEAsYLpdsJ6JZr59CSryAiMKArJNg/AN/l6ugbKBtYuY94tJQnnGmlPLUXBLR
7189QeuPrtBtCqaYmSVHaVWX82zJXfe1WCdsmThZGAC5vGyfbBsn9A26BPVS+GZMuIXOciaQJ+Hj
iizAuBS7Lu4rgyiQSk6u4ol/1WT5h6zM6IRSqaGgmeK6xCa1R9Z6syWuE077WwWQBhB80OuF+mAj
aJW/MhrbVBWalTfIwPLVpdfr1ioTPVYYV5LOIwLausZlQ8D7yO1LDfiMgGap13XTH3ZdO5UspPJ6
Oly+T/LVYHpo7VdhZgH0RJWOKdSQx0lPXps1HAzGD/+f3Fn1lV2wlFUfY/aW3wMkEi8cCfckhPdj
dmQrISPxHkeSTm2oHigSuAg7mh5VOnxw/3AcULV9RS/pjyIVLukcCxmMNo2Cm79Im5u2IAnoYeTP
zD6FAJ0GcnX9YFFcJTWQtM4ahF7ghYze0a2KDAz8fdzYsUhEhhOZ0q4YO1y3DhsT9CxqWQAbIqTR
13GGYaacWsQLv8czSGoJuItcbofgOlokKEzvTiGdnfR281fd+Dm/Ryk8KV78veJ0BAKUHu8UwBPv
klqWRVPAB874kVg3xe2DUAc3+5147AahKzqOiLGjsjBUAhvJ/qp4Rr5MHigjZYQm5E0TQ7IXhbhJ
B1Mv3AFX74ENqKc1P62GRP5A791ALR/iqPZRUr7ZYGsp9fE6/NKNtmLBGUU9aVfFbzvo9b4SqbCm
IAFQsHwtmu/ji4PMHiTMQkhU571WW7N1umMv8kcbRvqkXxhK9xakqFGFZat1T00LGrI4Nt+g0qVW
vTFCDWDt/UsLjoJiZauaokDuxRXDoudX99z+rqVmH3h60pjKrZ0jdrImr9YrOh7jMnGddUv2omZg
Dm8k2jnDIyp9w6GR4ET7Bi2+7C385VjJOv6eBsHM454deVtgBW4yedWalF+eq0w8sHMOq+WqBmDm
WG5DhC3qCMXA9PodJ8rMren+R65XqrETCUKD0ejc/S9vmiaoFTgcJ64mHqX0TcbAv8dEDv8+drJT
k6MuwD+hpSdEti+4i2FdaFp2K3tx3m0Ittq3rnSCDaOFbyqXYOBzfgEEmhj6e0WcpHk5L72NeuZs
tDLvc4dhVYssXQdH4i4lR9JX3lJnzotnNoD0g1igg9pUJkYzzbLNcle3JWF2XbxS9vB9WovkIlI5
U0vVq5yu3OnaZ8u06Xdps/eNF6thCKMcG6/VkIEGwk6GzW4tvVjv/MIyxh2EgReuP5qMgedgMDWT
5f2ZxnLwhOfsvn2SrVc3uT9MWFRt4SNiC5Z7tjLsIcDHKGoSPkdaPcRHIPXOTrK8CwGt01+COz9g
B6q05ii9ocl+8xKyoaNz0BcoN32mpaMWlgiQlbpJFwxDtBEvQ/SLbk6xun+BDrINcAtIzKlOYGgb
YpdvlDo4X8OOg9jzAZtlYJkbPRJCkpTPiOL0zisrVeEBpHeff162izPnFmPVt/Y3IKGe4fgkCyDI
0wv16nXBRhd7OZdzvmeqpmys4br2j3P9jHQt2U1dpjuaRruKBH7ksa9ha0t7vB612sNN06+bc03e
FrtBtdr8FL8tcCEL3uJ30gKdnaEUI7Q+vmOHZxT5X2qTAx54umEdgyE0fMYlvWbvTDxXHx8hnAuy
eaY1/cA9pqQjmLTzKmS4cKtR+krQCkytFnqnG8Z4i483WZOc4Bvazuj/1MwOAyc1mtyli4yR5lHP
Ll81N2uUWScvX8W/dvvYifPiNs/piSk4ez9mD2FHusO2clBCv6bgBTYNy75m96dw6Blx4xr+WPMl
Tl//99RwtJjCKSBK4biQCuKK3sQeKHs9WwB5HcmkCCb4KTPANwWU6QI5hME1blAagoZU7ovB5JGB
3iNmASfoa/z8w6DMGX+vg/JximeiC4A+q+yBhfqoFpMswvgWLE88yTvgnx0crJGpjk4JvuBz83di
OWeEOqlUgnhjCmfbimkQriom8br0RnbmDtbwoXMgygSS+0hcyCV1fDmf9r5mrQr7s7Z95aX/wYMT
akml5wplxpRilKW4fFTz37ioiokI+pZPS3MXmF1knmtkTkIGgrqKeG+Rz3M/uQZ7kBrJj/2s9rhB
n3TM4w4TFv8xJkU9YgX4QmiJe0I4xnAjrugYKVbDUPW0xCVm/NqDwHR1CqkI7ek+jpVH0JkFMgAc
wkuBeZYe/YNtO2qRdK6WDi7o/4/sYbqWaM7QYPzuUbR34XbG69Ntj5CIfFangAczb9V0BsxXU/5M
545ZRg0M3B5wLpf6SJrWHvQlK26o1N7g5TUwO5Qft401I08ODR/wAIZ5UgEBba+y2hfyX3N5Uhwa
5E8Xh+8ztgAfv/rh7Utu7UZpBe2lZ4e1+v1g9pAV8djrle04ol1tCKhfBmpEL4C3Z9sxzKOZwqA/
poQM2gXvjrp2Tn8Nkc2xymLVs+IayFglceHHoM5lXVpnssAZjEmVMq3Jo1MCd++q8m5fDfbPKJp3
TDUkZLd5i+HRVWNyqON0DQP3J1DQDSwdfuDgA++g5HjttZqrgcAI6V7QtZvve8fuX1HozL7hUGH1
dXOiOB69itToKuW34Yk/9OqmuhlsXWd1u1+mlxYGlXg3QomwhFP/AdIal8W4H3F5uMNXXFvyRf2I
vV6EneXW/17aa7/nT9ydDQN/ZiKctxYaoxNCEto+lBhGcDTvPnPKQ83F1WNXc9ntyASStML5sH5Z
slQjNNkGq1BG+yeKsUFJcU4bq1bup8RazzCjBY8n3/8pSHtuAmIJ5BF2EizX2c8XAIvu9bSyUvba
iopq4fde6tiBMu8/4qy/JIs+3MzPsva3AE0cmKzf5b22hHKuPuEEzXjGH8XxrP0xBWiFcE0jatiD
qb6X8IPtzLEyEf64O34up/1xrOJ7TwjbzPslT+DCCAX+EmUrWRI2AzWVVBF2Ef40tnLRhW8PhERV
BCrH0qW7XY95UFJH1G7qOvFQzoO85TWbHsfhrTYsz5Mv4/K3IQMN0aitAbVS73/Ad+5I00grgTOG
mjGWQ7bXeETSD6UhiJsgI1ybBAIQCSRMQz71/I+102q18I7m+4Q+oU1vPUTFKOrAZMF6B+GX0seW
YBvCJtgogyAU23frYSwyXIi5kuAyj8RyTH62NRl/RbPc2Ru/ObB/ddXfPEH1gfIlWUnQNGb1n8x9
00YKbFDTBSlwroiQe0NwrBoiXl1qcW6QKRs9TW+p5JHOqYW0kCGRZbhGXCmmiOIWiVQ5u9ZVPcx8
u1bywCEXFBMGYNk1+M9xgC1nBbhdFF4i7YOBQ70km5jDnMbXM5aLeR5PNa8Wl6OSauJLyYbrKCua
fdjyKgln6MUX2GaWMVzJlI32/Tqe/qbkgBEY6pdaew/PSBuEU246d+7pxgLc9uGbkdmhhdUFOxbH
rXh0q5P525tV0LIeMc82d3z+b+YL9PiKG/LQjtStt4As3Q9PGKiIUSRiLr2+6yKQVRwcmXi1ywO+
zM32zYjkyIRNzW9K7ucdDFjklVa4/UWaWVOxdKki/Ol2ypMx3V9WYOMISM6BuVIjj+5u6i9kSEcf
zykxF15mRztJ7k5CwLCvTfHpaC9XB/sQyelU+acyYhxRQzlD2haPUJKpystXmjIzTWaBr8QTSHVY
bqVxfJvypbumG5cLM3qx3e8IzwUT7STXSutOno/VpGpWfoxMRo7Nj37DtW6twrLItiPFTUoEQTS7
lHX4J9ejn9lalFDvUuYRcRLyCNvx/DQWv7YEpjrGX8aVNLSBxwi/FdFsPgO4LmI5EomwDA6mJEWY
NgpbyjlaPND1Tv10eBF5r8OvoUZCxFbTnDrSZy+A7CK/4g3Jl1w0rIxGUH2S4Cr9shSu4I8VhIP3
emp6CLVyeVpasTdCkD/17C/glU+66Ef0Lt6tT62XbLw4ZVXsVtT9jZHA6+L2dYM5eHVTcQgCWTAd
yDvlxV0oqw3WrKxd+cmtJ1HP1y+0gxBG+50nT5kw2c4GIcLAnbcCevGynpYalFyHSqOp1c2VYlzp
z/O4yQCgaql5Hj8iCQnzl0rm7MJgXocm2TB1JCFT1LOLJObjdBpJQzbgSrxQtrcExsfDEznp+BsB
uyQDIS3iAT9xcuiqgXAvuEEEV4UB3N5r/xUrQleLIRgGUrTp2FS37FY+NOG8vBBLwiFqQ1Vw6d9d
k843DS+FXK57cvbVKkWM5UfF12MasC4gd4FvMwerwQpmAE1ujFpOvuk9O8o8XaS3jqxrGtFX1ewc
NCCO3iXyiv357yOdAoMMPLf1lyzHQAb93KziJ6h6b710O+Z3GFtQUvLgCXmj0lobk7/txRQ93tSZ
5MJlXAYp9ouaTCWeBgLTgzM1G/87KwQyXODn2mJTxGpRMU8TDj93kx7YgYbfO3AkZI4xuJ4NjBKI
U8wM3UE2ZgKfyzHcp+SCUV9u26DBM5s7IABa17u2yOjGHCgg6EaM9gE5xWVtBHJbdOpRhR8hzh1Q
C3SE0pGU6/nez+SKw/5isQ2remioVVzP2WTR+G68hmku0xezwF7yhg2bnWE9qxiDb2gBKRFIhFqX
zi62UNEXSDg6vPjG6XyetJ49rq9iSKrSw2c8TeBi7ucsaZ1Nc4ylzIo4ObDSHgFIzwrg/JeytGT2
X4PQ5tVFGeCk+26z3GQCfRSHAlyf1g2jZyZ4kWl465V/Hrm9ASE+b5D/5kinzUX+vZULdupBUL5y
I7BACzPibErJI/x2B7L5KvnrcECReGJHq8Me0ONgJ2GPENRdgY7mNOaNNLKEjisgVQyLMMUH2Xcj
pxce+cZnU100b0gzOV3V0eliUPtcpq3vaA0MW9FL1YsloSIMOejln30O7sAnDl6A2lFie0H35O7w
33XWN8faOLye+u5ssrhgy26yo8967an5cJUPy4t+rJYNhbuB0SKuQ9povPB3kZzzBILpjI4wnXYB
TzE7X9t3MRrvxn5bQM6cYbezwoCvfzYrGhqAktAKHEqcYuplmG0AGjDVfkezknuP2c9uRnf0PHpU
MkmIaNjHGb95klu1U/s7AoI8f3ihZ91uZ5V+qhjt2RWh2vF5yzPvdsr+468VsNvB2M0PbUr42XrO
E4DY9cst/YCvqlUZ3a18GIXJ+7GiHHdcOiPxC2MCNErlXjKoUeNf4VmBjJE6fWNl+U3S8ktxqKFS
gLbtLWB/2Au/bHZPmhCinYKXwzKUhAvxfxhM99k/D/IYvNZsv4yFfWOwnwwhFjfLHNO896G0XlJr
4kQoE3Ow8XjNbQMDhmBqIQUhfBmV7KjJupIsHjIPbczgelwCcGUKnU3AstHd8NFFUd4hRweY3nBj
Lo6ad15R/0kbhdHNu+W2GY+E8ivrCeh5h7D/peEKr0JfbGFp2Qqpa7Q3c2gJOLTRLPqYYzmr9Cxi
3wOxCapy/LchuSq4fo1VmVgjbOBq3HfFaH2uXddAMb7nO29gqI1CBcj+BqlsT60pw6YyFQDRN3x3
SVDQI6IfFdlyS47fYD5l+twratd6wezth4HQhs0NFHG4gzeDsLejSJ2ychMBUYXidA7uhNsL1Fwv
c6yHKXozdGxf7bFbKPSNqQZJ6US3xavAwuh51No/5t2gmhDU0rgCHAWyeXTW6Uis2jY7LoHd7/ZC
vmuum6A3w7VM83l5M49OwAm5ubEDEwAauXCASgWOkujD1ebOoSJiydLLUa4tQiUnp/a2tS4CLTSW
3Onk54dnZ1LeRLlKWES2NOaMM6/YV6lWR482KTWkF1Hf43MN8PQEOF2QfiEH1iWZfVvZy80gzoN3
tS3ZsJXHT5nRKvrsEwguxBcKwt3NiTys+aDtCEbzQVRkuQp2yjzLsfiU0lXF52N/cEwRwEjxlSrb
NylJ8D3/kTHYapDQMmtxm6VYD2t6tPEIa7JDTg9YymGfiujD6KB9YV9jgudmPQjp4Qzcum5WonBD
y8b4ZT3AImB0ZltNBFUp2YEEH83Gwk7lhCewYjMc431VUXW/fWiCxDrUGMlmVqPOWawJO80BSxke
LTi8ISkodMCEXhMGtwS6VXmjfD7EFOS+jm6E9kMgBl4H+pjB7fHysH9TeRqEufPTlOPf/WEEaHY5
dI/hRF6E146+oRNYs+XxlKLYZyqXSlf4Ko0zPvwFzYdYfa80RaaSzr4wvHwUf5g3ERXZs7QeTxtn
IJwuSPXgTFhAkD3bcMZOdf6MtXZ/Xofo8+Z4BHY7bzRPHv+J1+SnGxThpLfhBl3Gbeg3y2zEDAPN
Xg90A8wysfq/Ll6LJ9LUj462RkoPRqqS3LtzgB77jvTWKZLq6zENgg1ASwVff1xSQUwEqOCjbdKw
aSorKxV+XM6SJBfjL8Ee/r4jkTGseKihRY+/F9QC5ewbHK5S5cN/zv7Iqlbe5S87KHSLk6IcC8Uv
iiD9j9KTpr8fNHHFwHlGoNjuxRY+l20QqDStQJy5evUcrpViCCATgV5H/4dN6z+7P3cBaWQTz+SH
EpWN6BV4mKbNVmM2S4UUQ0xcLKJJVu/kf2YKyTpPdZYhmjxHKAjz3qAfaJvAZldB0W24m624DKbU
/jgttYlxt+KQ4obbpmw3SFVUw+iZ5wijyO9vCNF7Qbf3LeLu+CiECrTX88I077dhSd4I+0ZbcXE1
UOZ4U34RQJXGw/5vb86cCl0TPeKGO8MxhwV2CyjLv1j9463+8fRIeurzDh47LB97pNgnOu3eGR8N
1PA+9YRMwWsfSVPSkdc3mgx4e8mYnP1sCSFPQXnCQLIoyCynSmxHfsP99/5RjX1XmuwWwv769Q2a
enRVfnYgl4XdSDk2S92jtR8xJaQ0Hn24DUOuBVMvpmf4qA/9l3o1wN5FzQCGEKGmCgAi9mUbArnd
3aEf0aVSKteyA2Dtu/RJQMqST+vWu/F4NL0KQbefq1tjpbbuah24W5hEBjNWOGMO6fXX5PweGQBH
6iQJyIdDoArQE2Y2L8zFwABIpjJfE1suqwvQoikje7yzeJMOgcyJiuaVTMxoAdV9fBAgGziZcJYp
XuRoiB8tob77bpyOkbRp0sJAWJeZowvh22khHOBoGNaJwkuQdVbgOysi9QwOi4qrj8wgjfsUunbN
e+TDvp7Mf/t+kfeJ84CLvUymKmYvEr7L4uiE9x3ERvxl8XLnDQl5jWnTudSGz5h34o3wuml9BUTq
h2ptuJzmXoW0d4d8q5zXhbAQO2hOTwAaat6PqtQQ+1jsGREV9+QUvWXRFbBpC28fxlunmlAhZQYH
/Bqmfz1RyXThFm/hCwcyOsdBPm8Zb7FxzmmEoCK5RxpHlNBaQ2tZU0bsfKy325IQdHfzWKP6eBlE
6uoEft65cH4qKU9TKcLQcFG5zN6kqVWcTMfWHzvQEsY4ezViKQICNkCEIApbqEEDgnlhrlWODikS
ImjYusycrvmIhMAIrWtiF2Ff/b+UnXk9l4YBAZEGwsN3ZJLmnbaelVarLm7/qtMVPQ+s9GXaTwu7
yLuf/waEfW7KpuA+tSEWDVwnvz0NN0cYMwVeoQPH/JzCfRqH6cVvQkVlnOW9gi46wXkIuZn/n4AL
/Gj1ra3boMplEvD1bZ8+rRRpDiKpYYRGy/Al4yld+dne/i+Kh+uAabhuWRLs1JUQbHDG7AZsIXTp
2zQrIDbkMsj5C/5LZOVBYc+hEIlsJshTCXB3QUKX7L/MmbZPImexfFCsYb0j9v1aJ/XlP3qmmsMK
wXmbh4S6F+YUoKmcUCqDS7WdHBv5XahPwarkMKzMcdMI07v4FlkHv2DF51IZh1V3QAEdDE0xOsUD
vEm7fsbuEPz2ohyvZxf5Vl/DLwbycOIaGciAW9I3V74OFBG0VDJTWQTss+FY0HGcLZ+rcCnetq5J
pmnCrUHkAqCMaBAv4DrC+yBaYQeu5dDMsKbv1sj8SsYgkfLaZU/rypJUdTRZoMBdB2Q8ZwwC4UNK
/4uEyFxV2TC81RebJi/CPmz8ZWWgS2VXVxNJ8dY3eiS55H6Bwh9eBD7f3xFulXly3Q00dpru19AD
5lgV+JWpHXWlJd9UtkUozwZxs3Mf4DR8zmHSPDn8ffMwWaElYjkrpKL/i0F5h7YsysgZsVieySy+
xzIiMkhgFLoQeaA/WFUax+no2q2hpFlLhmdSdZN4R8XpphqCCTHoVzn4h+1ICoJaWWToHVf8HGFJ
1oCr1YiKH8haLeHol3iwOLq3DMqdjzk8mjFFSzqB36HWgcVEI7brD3QExaKXJur+wDEzghyuRpix
7lT+sd7mr+wjDYONLXh5wWQo8kLi4qIJ1InMXNMa4WXoid2/3JvYaVTJ+crklQiECko7mNn0MtOS
nh+GuT6dRaIghHJZJGdimI8Q36avw0vUms37Tmmg9mDNkoSXtXuYh8z0oZmRydxyGbWkFPx5g5JI
KcE9+iit2Dkd8WkI3Yujjl1i7a0Af/n7ZW80Ojs46zn+4+vtAV0AdWCV7VJJmNG30hRmg1Z9QsvT
4RXAW2+WcfXXlCDKmzxdlF0Pj1INa0C8KxqFK9Ih4hFSN0GiygE7r+V+FBwrUnF4X8Vk8gIvjeat
93sUqzCMhjJvlDhANaQ4R12k7Wh13oFQbNgOvGr8HsI6ann5DOK7vr+jXL750B03XfQeMrgrjk5f
qar9iJPnSdRPompD0fCwav6eDBL7hI8+5/8F057BRvz9MiV+onUf8GJnpEuICJDNLFbMOqquC1C/
IkXQzJNv6z1ZwpoR6uiWSCoUqJLK5qkXuqmDGXKOSpvR/hcec56xN5vEA4hBTN2xeW5IFtiytXXX
sXZmEiiHDXre2XujYyQ6rDWJt6Xh6kOxLuAn3+AZQ0PP+Nn93/S62jTDkLkuweobfAV0fgqgokKM
qrieK01Pky5OyozRjcpJNYR5o8RzbsCbdFYn1dZxqxt2O23qeWgryGYL3xa+AsPhYB7/AyTnZZyp
3g8W8mWrIy9kv8EITEClrWtllI7oHZefeq5YV5RttVKYQMbdKok4qCqoO121ifuiHUtQ39xbPHPE
dw01+d+CYsQ34We9ltcz++18H5CE/xlfZTO97t6vukABwseim4AU9H9SIq/Ljz/DasUDI2cCacvW
IPne5TMz3X5ze3jhXfN/rtdtcB/bPLYdNtfBqIJB4v9HGqVNE1PLzLo7tZuViNAS0NTDbJEnQQXw
MBISV5R2TaFoE7NJv6OPcBkAIo7UFbVMeeXo8PYyDA5GA+ptwKMqLqvV4K93O+aCjynCkePRxGoA
40Vi+L+f2/vHyLOf0GMmt258pTkvZ9uBM+8z6aXN9IEXNNkS6/kWKc9xR765znfCjfFLFCEG85rw
/2pLDriKkMc5CnFcEkCX90nEqhkqay8Whjfm2pJH3I7UM2Ke7eH1x89f9KFHEQt9HUm3JPiAVKn+
JEQJmeyEB05P4oE0xYAsdfu4GnFaXo8eI9+lLJwYOcYk9u/q5aQcwdeML1aaADt0BtIP0A57bJkR
A+CqXUbZIL5fml2hmOXts0tNJ7SZ6ZTVKss03u9Gsx7KKq2I8yoH3EgE5H1EsDt/HDc/3u378UO+
ZoIghBt8kw7+aHK1izgW0Pd/0qbjz2TP+01Cpl49dxQp2bixlfIawZg4mc40b+MX9OjbnlAKdHlx
fMmyyNs6eelu65l89o8WUc1mIdzPFykZXJaiHZVTjIbJPZUHnhHhJk+/sYvInDy61HxOOqiHAcY9
dNDc+3QQESCBFjfTpDEABrVXztG3czEQzob25VVqO5l51VSGA9P4Mg96ZrHn/VCDV8uLzVEi2+k7
Br1aqE4PnbF7fJPjKwBjHc1DeT/or0lTni+aAbx5/zqeFvqQi2KaKoR20sjRRUcfTH+MZJeSdSdx
IA3DI3k5UHWzMpcsGkAjFoFy7M1ftNjx9S5OtcFn0zF4iU4wLmtaGOOam9o2evtkK3JsTiS0FCER
yC4kE85ReZNfMBhOBCkq1ICJ2f2A7hbUQHp2usEwbWIkSj1Yuv5XXBWIprzgLawCFfnBzpWrw11y
JMo0VdqzTy5S/PPY+QlF4KHze69939fp5jsKrtPW7oxPBko6t53jd0Y/j7dswp/1LvIxLS/VVeKr
jDwa/6TOWUY27nzBeZzuq31MX1BJE10hE1fl4ykq5KFp7AQ3RqnIVCiqNFVNxAYnA9TConqDi3xC
4XgDy/OMhlT3kI1Oh7pwkNrV35RmywDo3pSF+xxzybnpcC6Ez6tPNatbKJ6dUTP1JCnHk8S0Rhtb
b2R3ssPIQJL0mXGEZpnEtbBB+eWmsQ3xOlf/4gqcbfbQVekt73/SxLGc1nQl+WyVg6F6FIG8YnkM
nAJQiISwpmZ0k8YUWhfcDTIh2iQEps/Ca1qnJzscEkApgjHBYn0N3eFmgXzmhKSi3oCynguET5n3
cgW/Ac78Gk71gWVcASy9Tul0l3pEV/tNks2FxzI0ZYoeiObr6s7KUEyppddelYNh/8F7EzlqJvU8
lN+BIQaj0QvaaBQzVDJyMekCO7VH2oM2MZ8D6cdzp7yT3CLQMXswp7s6WGjYmYNatchDsY+6Udue
Vp7VhhP+v2PnCzLdEUmdaGeSa2FMEKkXTuIWrVe0j1pd+/M5WrDEKe0qdTzC0Ov1T64O1XjFiLnI
VwezX+KjJvI4ARrFK+9e2cXS8d2owQNeqdUAUIUpG4PeXHUDJtQzODg5X/L9QlTMBOwcu+23+u12
xhPxixu8KUUbGgDKYCBJH1Nus6YUPVNF5rDHP7A1L6xK+r4ynwwtaah3b4rLPtk8Xz+lUWy+mvZ9
GDYLtYkRH2G9w0mcdBvrTOJKuE1RIZNsBcjnc87eau4qcK38LcSd1lhMj642sptN7jWvjnrM86Fs
myxDuXnG8AGvH6xsj9qADobszDWX9RiIh0pEHO/HvJw7AJkouBDKTDf5f49awPpXwJUo5r1PqGwt
XWe3gG94A2FlSoU55r8hjqk6E1uAny8OvNIJlQVc3P6Zsk5SujuFjkHeWRH0KYHiS4j66gtGVqdS
dpRze7qOrBxo6Pi0pnbfN5zSOIcw9sbym6nGor+epYbgXT6IjwIb7/R2ZEQfsUJ7rPXAEMdabwqG
horKppdxoFfNcUNmTX3N/M0UsZCEIrv+vpNjROnL+NYBznPMHN+7omLEkIrMbriMvETpbAEgv6hF
v9QxCZECe6lRrSRG/n5Q7PsfuQiv1JqauK4ezChvhlt1OoxzGqlnA3ZsjwDJgPWwhyInOZjf/Zjk
vA7UzgL6QoY82cT9sdj5l3kkQYBnPOMeX5tIQyttToDme42z00FSrpUkTNZJBuRA7+oDlGyURA+f
TN7c8FygpvMjA/ZDR6PiW8AxlJ7S3HvQ9hhy8nptffcFFPvssc7iHx+1IR+L8pw4rUHViP50QRV9
+aZo2HUyDFOcTqkvKw4s7vh+CU4NgPJ4/R+1eNbFF8QwGAoHFxC2VbnogOiNvfvkU9Ho7qb+Jzog
TAkJeN7I7iK5OBFz9uZqXPgwwKU4m5zchyy5ab15J4py1wbHxySBCBwgNsBKAyDIXnB0W6wAw0UC
X1HbG+gJM29+ZziIvo8o9ruD5I1iS1bd6AN1kPHOS0RlE5Fg+eTIxL3INkPh4pNqhYtyf+AuumDb
QRoaLb4+U8q9jvbSL3G1dkGpkPGLIf6NP0KsqO6hIcL8BqWF1xicZH3FdR4DBM6Ulu1DaaGh+HjW
gX+EigXJPJKxNcIN0IoLKgQg32dY++XPXRcrprjJlwkA2oo7UMnjiZhOehPbziaX6eNFnf0FVkW6
W5t1a7JR4MhlGGOSdgyG6Sb7WFuDuoxQ5ny5FjdtLLwcD/4X3k85WZzY7edw1AuyQF4sL8rrcsQ2
vUoeNWCOsvLoBoJn8yxSTkMI7/YMyYmbGyaAZ5Uds82Vly7br13VpUn3AlT1Owy/CDJBSK/If61I
4z1Q0Rr6iHmIIMsuLnV4xTt07z47Mj4TuSGUUHhBjGmrYJhjtQuJqiX4ZUD8mNdGeOBACURrNBAK
LXyZNB+WstYGxqShaV422pCpwHj311t2lfxoQODA6R5VQJn4SurD05TRvvuPJegQx34kC+Qd8XVq
axmDpIvvpdQZtoF3MiKr9O7hlamMj2pn93POaIbLDGatcjH/4myVmcdS2vkxgwScMTIWbkEm+2Ix
cc9zEzXWyK26jKqID8N0OZG6pGQZ5n6uWCGPIlB7s93xoRaf3H7WIK50v97Bv8oZtFHZRy6dYDPK
kDna9obcnxyDG0uOYDxXMBTN9d9sD5PgH6bRNNGC4So5geGGYjlbm5QVddMNhcwLJ4oEI8DHq0p5
MEpjwFlSrTsHQptUSRhKNUdBFdqVADENZv4yU1cS2nteUtUIBKTSAMCQOM5B7ZRVQwIE6RvZWeK/
dtVJedmkg4khB2BP0Y/jChGK3Q2VQRZgHYOSLKJZh4xxcKBppaCbrrVQTZHaqcLc6XYPm2akdrpd
dtauaB8aqtqcnC0DRYiVx7BYbga+QHr2qFagHbAWLhc2kufsoM0deoAH89kCzddVr+pCXxBjF5Sh
Tu/ts7Wy1DcYyZ4UXuDJie0+B2qG33waw2+wEGxrUvbB5vV8AX2nJPa5vL/jfUwHhGZzDBqTzleP
HyI5OGIW5LXvrDpCH0eAKbSYrr1IzbHg8ATksx8GwR2BSwgXWABXm1lsHjR654BbJlH1HIlW8wTx
ZLyOtDW5yaHD0SNfBXOe51q5u3o/d8DT2J4kvGVhch39wgPA6YlDaB/hEvLidl5ZlKeMUQY+MSyB
u+sa5e0Il/ol+yIFZBG2A3OSGoE09y8Ojxxg+I6MLO3DU+T+llfWeovALp00n3GXnE58tftv95HZ
jqLiTSEmonic4L0VlH4QmNK3ULRxpczE+ho9ykcO4OhJGk76p4/PNo+h9KUrMleCeOJqtMgqL/YY
4Sl0TvJMwB41rmGHYWhbh6fZMGotO8KAuf+CZHFIzn00g7k3iStDfns6LPSlbiJ7N8uv+L/AnCu9
zXIUMnYyt7UQmj8F+D/p86rH7Y7wmHN/LmNwCTVnum7kpAyYoDjv8FcKvnfxtwgCyV+IKOJzr/up
3xY5Wosz0WOjfPCWD4iHrtObObpXtdWTymNxll8J7olU5xYL8DPGPAbNjciV7b6gdjdtsDpJypGz
htzJ8glPtM73pffRYMkLOEty2m7OyD3M6dr6vw8RBcWha0a4QjZ47nVJ5qqd+aYFCx7eBC3yh4cY
YMty38oeTGwh4wc/wMHBsoGUvezGjQTblPGmzg/ftFR6+LTOeaM5E29pl+kOG4CYl/ny5Qnrl17T
6Y4qShBfXiGJ+fCna22xthCEkKX76KUDU4Fz4FurJLyfgVh2jN506guo+ZD20E4+94A5XVaRQ3v+
LwKitDbteyrBt+soMZ7KWynq1jpg4QIxkGO396ZDsRXkhm+4svM/SZzPPfwjFavhDXba6BqBVvNV
HF9+GPDRQDvA3b9yfPXexIvpfUAVYb8237hUCSpUD1miloJlbTMT0jWsrORhefW9GMUHqsFS4Zqt
cB/V7YHZJwfNadDI2DI2zVGNWJyctClZMdg/LOVmEkMaVKVI9LwVnlhlOVbyGQVm1xIqwM8iE2bN
vaM2CDLvY0XWxmYd+fRUPFAsrKR7Zn55W4fVmDfKAfGEtkBn4ypSfR1XFcbJtQ9aI7A2/Etr7+K1
/PP0DtQwuOdOlFW4HZ/MAhrsP0XEZkYZ8rhnxIEelgAoIZJ4ZbQxkbnBs/C0BuX/bNpaF/MqoT9z
JbZXbske9u7FHO+J2vtUBU5t/kBPprBG4kQdxQgHkGv/FvNl4iF/lXrhQDvwUj9ILHWVUVy6qjPZ
00K5zUsDc4JFVsyxYSTv4dJ3PvgtpEBiVQDIoqxQqqpr+nOR2CD8N4FwGUmdtdQgoUpRg9vuCrP1
iLTeBuR2GBlkjRSHPwd+cjS/wDJiQcdfv60r9MRaBSR6RMz++1kSUBB6vvpsv5C2IA9HLrruib6v
MQHQBITi1npTiBmp3xOcJ0gqNVwEC6wH4zC7aqyMWZGubC+JYOorNqe9UUhHaui+8xcGIa3UxI+B
gaiMuyreONfNo8ZHwApZMBBwDykaj+rzXYvSLmfZ8+JfiwJtNVCFY2vI+sIOcpbAlYVKmYCij3Tv
2F5YsXQkMD3VeMV/obFDwQF6RFBanz1qWEhIjSeRjfUMXz9WkiDLOJG4nABx/5D61lReM2ZvGyxq
HgDmopsplvwZZVFpu415FK1Raay01WfGAzhUuWa+0g6gFAEIfLEGZeFTN6Qbw4spwb8RQaD9Fb3r
MN6zydKBKfbciOqDV3KajL1/Yc/qpWxEkOVdnjTDA20Q85HXuoxYgmmiGYve0b/AP5q0Zw5no1RA
rtz3sQ7uobUh9tWj330XfPQlKRIO/MWl/rNQ3WgZebdjUzqoQsxyIjdPI/zVghpNxr7GwsB87c83
er3OOEflaIn4UQ3X1Poqjx2xr25/FMUscSuI6g5MU89YIJrkbsIYuWEWA2i84JO+iruzVcRJpsEX
Zr2Te5r3qkDqIgjRU5YwladE3T6C4byle3V0dh/w+0eYKcBanYV3TnV/hDNbG8DRoR4u6TJ8aaR3
t1kF9hDBW7mQm4RPk8K1wwYTFIYaKXT72Idof5drtihZc2k4VS75/X+Sgn/nt/x3pUpik5mLPjML
R9azYSGvhHLw/wPNgbOeWT9i/U8aCI2SdcRjkQyJ/MXOA5cOFM2o8qbrryICb7yw7un3j8R6ngpm
OGbqNzgXsyof/AflP7TrsG+TSOVld80kM85AJAg1+4m+8+8zbY6taVOuSvLTM/CY1I1n6uqHdJUJ
vr9RaAzSx16MzA864/hkHIdrc7jZRmVxR2sqIiFhftfZHqmZVyllvpWF3lDL2tFCQeqdPcvC4uE6
3wYAEuGL/MR95jej+YMfF/as9UL0OFlhnJLwws90L/9e35JxMLs+/c2/KcWN5Kdhlki+ork7GwFP
LO8cPsjvWSN2F7SpXWS8l1i5I6ER7G6LrwkT7RkX4ZKRqfDbGuYWICzKbrUoHRq9k8lFpzhsvuVt
LEJ45kMPHkRjSUGxQJD1vOGdSDTS1EC3OwNrrXjXZgf0cA2CjZTsNHLFUlgzHhsvSjh9SYUCuheT
CcQMzUMTpbL5HYjlNOYP28DEFeKVjv2BKWp5P0MMam09ZgD0ckHCW+hH2z0lYiSHN1jv9nOopPc/
sdPSws5ikYefYTaj/xvd67Sso4ccPjwGwM/9uhwmVj4KSUiTrR+J1R+sG6gq7RxZcrpIuuchleCD
4cgOefb3d9BFj44zP4bNMumq2nZcKJcP6LZ1+yKTLtg3guuv7zsxg9/icQkr+KS27SV50pzPvpKT
m9HCQFMyaTUBdPRzhehD8lFhLbHyxOpSgCeIqSXM6BJ/B/dofuZoammbm10YUBzC3xsGrvgLETJI
bVbFu25Y0gKRi1CKaBevOlKhVCb//qh00XaDxmAhSbuWLc3gjK/PRUeCpnm1LmOsCSek1eiMcRVW
mRJf8aunoayhPnf/Rh/en6vmS4tPkKkKzGOn9PskU8qLBOvyFVz8l5dGVMQLhhGQYxMFvu/2mdEU
WauXQk6NAvGfaETdAdaQTy4blY2xfXxeCveFUmlkx087aiZR1OiM62jg3BlSLBdC7BboT+xateRc
H+I/bcHqAqlka7hDvECBuQ8jhj/qzV4gh2tSKy9SKrwzfCKb5rtatFNoTSfYcg1pry8M9l50/Z7S
7WiHlunWlSG04pcM7pXEK3lRyzxVUyLMDja2fe3kE4ZczKKHQP2thyHq3Dg9OuM4GdLsDNxxR52+
pvXHuy82EkfLcX1yYkjOWYaYpeu9f+LRO/9Q/6isQDSFZP5Wb+k22ZKJWpXrOmlSLgdRxQCgLAp3
fIBKAZ1kwILBg+XLLDEvxKP4AJZNXsrYpqcY5mKQbmPufYFe2EJx6y+yG90/mePCCjuqZ02ETN5R
jmAhYGwdAILpyzv/0fLaI7ztOOJL+j42x6YRhlxZLDh2fp3Ck3kLPm82X1W6tX9BJ9bYJ9wxvsOj
+aYSRbju0X5rarwryjUlFCZINZ+hhvYPTUb1LPw6TCyhRyyJy1jy2lvknlsBWEz+OlnRulV24fPl
Ygo1S5+psbxHGgNGA+lyzLxQ7R47FL+u7yJdjhvTr4x1Qt9y0PBUHmwNP/2wG5pud0rB8Gvte5JW
EhJMd+9un543QmSxZD2maHchLFAY57QkqBYglBFdGNFD6ebpDM/RfBGloe1K2sFfgwxuzvQDJ7AE
by2B279GuW86MKgoDHMfHtTuY2EpEo07T2MeNQl+KlNrCeeLGC6GWAxDn04iF3a81g7l/RT+ZsGS
+JXD5wJIxzM2cnXK3+SuZ4g8DQrhSONbeSda5a842QdfY27nqzs6IuV8NotKhaRQ3SEzY1yAM8xo
TuHsIVoItkftvbp2tBvjZrZ4iw3v4ItZur1xHLDJRQggkHyR5t0rpIgMuX9iTxT6SDD7yYwP0P8F
0LR5g9oIT7F8Pk9Sdeei3S/xq+pIZGDOp942iSOFqzL6YeEYT22+jk626fU7gi/dlY51901LnOAs
iTDhwgcbkFHe1jUI1RohGq/Jb7CcxytV4/uK7QIO4s+n8k7fV+ZpGLT4+rOgJxltbFOw1T97ZuBy
r+2+E0kBIvaAHpXfld23XZyJcjZEJ4rkW4Quv39UsLWPivWOu+rBivBg9msf5V4zbbsL+UeOfJzi
i8s1vD9IP3KGfPsd3gzzrW03jXpp/Hppa1jL7XCK0UObXlwcofalt4WAupiO+H8XxSP6F57EuD+J
KhXs49UMjJgNLBL/OwS+66ylMkOavKGAbTqHe2MlvfbUrfUUieF1lQG7Axhs8n841U3D/g/12GHy
s24o4alkdgh7X7JEJK4hVYG8vvJwPejMMBt0aeTcfWJoiDCUf4s1LGNgCSzmuTE7TNExVrfOmjJG
VTF/5G3NbYUQL3brHTPhEOn2LtLERU4EE1cMCibqn2+5y931WtVrzTLWERysKGI5YnrLWUiMTekT
cj9TQxnRQFIzULK/yW6HNZE9dPhPvfcAdaLnqBjgyzhPT3nxm1Ou5ZxWpGw3tnbflgNkv9VUD0nB
RxoqiaFtpDrIx2PEId+mFRXZ0lbc8b7XFTmwLilItE3GQkr0KbUEbS5S2d/EFZH5G2BorYjIYjmT
TXy20u2TG0fmWSrtwmiPjDO91mLzp2pdm2UTTICDN98pKO+cA02E2BX7aG8MItURu4Gsh4SlefXt
YP/SbURzCPHDZzpl9VpZ6cmz/xNRDaWTxG7lI9IsQnz3A+QZU+KhyhyIL5K/63P9u1gg/QCcHmsY
9GJA8qgr1H0fQNqexBVkpLJHA0PNNyLm0ReEarmKwegZsvB8gEeGQHEpMhobcaF6ECddQwz+qrWA
MoS7ckfVjKJaNlSghJFOFZOv2uFX+WvE1CE+psPq3D4WnV7joOqgmDEQZ9ebd/myaQsziyW1uHK/
fejWfPnWfjZnJ7i9zNZzCkq6T056tgLS1xFMuPkLA4QArGJBgRuqpenTxqB0VTBODNdlc+ecdA5D
RdLhDj/u1yBw8V/U2OdbXBEpJZepeLsBDCWEAIjIG4h7fJGRZJGAd6jlMmxBX979Ead++05PQIbT
ykVETebfUTEkuwh6JSxPCM8LvkmZDcSRXozhKf+TA8z1OaYgXwEAKDz41EfTTSWdAdeOr+t+0lGC
kn2/y5aK4tEfu5JXr9S7iZxJesUqD5UGQ43M7JeckN8fp4DBBj2THo1OM2FD9KTABtSDDDdepgXR
ug1tzJeJ9QyJlEKoqzMYx6OLUTUFaIdpOiy8U75/NVmkgSub3Jv2RF2yUN22X+/gYJVig5/VsVqc
+4X12Cx8P/S6shmG5PuzrPKp+h2LB+/IYRXz+79Tyk/5Cr00Q8cyZAp3/gj/8JEA++5VeAu/nsDH
PBibog8ab49StLmAT/8U0vyhxvLfT6Dfr1rlUZdfYwGgwHSjsD6eZ5y3QpM3eqdigWkRRrkFxbMv
lJrc4itrNT5r5C+RrE2yfO5+stm+rXBKhBHp+G/46rj3w4iACLoPmJtSnB+nH6nmuVM02WSWg+6S
BsXXDzAiN7QCxLOjaow9iW4hG8JqfS+LlPfJyQSdxpCSNfN50I+oTBjQL/lfJOJyNTRL3kVTbTP8
7bkxQMl/2O8BnJxEIe7ev2Qz6ltivFmFQ10ta/b2e4GcINmgZs/xGwBBsVsmVr67Xcwn4EtSSXEy
41AN7TwQN54zvvpJHKykXXcMYrrLOVppOvsR5ymtatMdzJLda835Cff6a6G9wzeiKrmDVz0NURZW
bOSJBnsrdh7wN1IXvaqsNaeJp5Gjkw5BsgLmf0vyMT2/5+rNXloQEte7ASlcvwL1/Ip3SElWuFhY
lqiQLAUDwYqxwBbDj5yCkFewLzUBQ6aO0nSRVOaRJ9QBeQBWhxXXNe58O35AjmSQzBxGrEY9iRxH
Nb35GvkdmSHwC5EXDSIfdAXZb2USzRhSnMHJyO+57IZRZ+pYu3JB1W1OonlGl69s4SuN6AlkpV6b
1Lm5Uh3AwnPwX1GlTdUXiOd2krvBQlWx84qIk005Zlso/y7Rv6QwDkofcD5oe4bEEjZPfnfeHNTn
XvUkKuUX7Rx4AF+UNoM4+V4963g/OOR7F+8oCjn07yUs4GjQziAPz63GTPinKAcWqZK48B8/T8bB
al4NgvMKZEctjhJLz/XCAX/mxjebEw3LrX4QgUsnOzcFzCypbTjJda/xn7Ks9yRqd9NxLr2jNHek
vwfFoK8Uvvhh6mvZmj4mtlzPYUx9i3xjF8GgmVvCqu3WP1kW6IPlIYbJOToPjIyliOnYGcePjXW0
zN6D0lUSskduZPuhMS07NSgW9WLGSxYgDJr1QSv1WRPro2DHnG0NaQax1vKx40I0svnCIsv+xAB3
HaDuyyc9NuvRVIDsQddulCymG+H3tYhJzz7Z3LfRU63AszzValYTryM8TkP8T3YdBEM6xUi6jIgz
L1U4wnYdgURaHjcu4Ulr3L3/Q+YkYOxVdX+c18Ee8thnE66PBWPihAzA9D7FEwxrT+Jr2SCHfSqd
bdmrqBnAUGBDK2m3JN12oF+2xl4+ck6EJ6u+qVd6gXHGV960phj66zsycNacpL6YzGpy2EInKRJv
aUVUU5hBymUPskw2ki2v046drdG4flxljU7xxwgTnhGGiAcUj9phSMo96FWvE7czEZ7UcvEWs0ff
3E4uVQc6xVLhlyiJqTvW4yC1PDMQr92fpa2yNqVmmP2XoqnENuVkHtnwQqIktsrC7PhGUoqk7g2c
OI9lTvMkkrJzJNP6HPSmtBw9oP8+94WGNOrcitmtTAVtXXAYUZnyN+cMlBiCz+yxWASWLPbFdV5V
II5C48fCl6y63fYBP/w23S4s2E6cgokBdVOlxppDTjCcTQvI1WWCucBm4JIaHnYLvSIhKW27zry2
5oYFpPLed+mhN/Mohc7dZJDmzEtgW633r0ZyJGhWwOLeYqUWWCkX/Mn9V9w1r93hiFGE9kH9Gv+C
FEALGSAcsPQxNm1MXx7xtfl9/9TEZHCuaefry5GaOT4KYqfFp2fkckqYxjXLNGEz+dUKixIyLLXt
SQ7FLj3xFHyDGPzCS5FfbHaYwh0NIn07bomoT1tCBHNL8U50RM4LdTwbV3zYMarvAGnAd6/xvRq4
UKNTPKM645cpgkCow8IZxNdci9hVol5EOj/QflPz+GNGzy60ZcVqgEOH9whAW3fIGXzaREOaT50Q
kouaxfBE5v+4jmn9wAfLgFcWAfjJRXjhCi+iZisjvwrZ/DUEpKg0U8IIdLobUTmHkRiYqlEPWKM1
tzYD+MY4+L+YCnLu1bQwdqqfFprqckVyeCuUQ515f7elvtSMqoZwqKHaCZGtRcCuQWpb4hfoedUD
WZn0HB40f+9av8fEiqFStQ0dipN9b6m+NiZUL8N/LPv1haxwylHtMixZxCR5Px1BjT4mOuUKGn2G
cr/o64Nh5XOVnq573lpnVy3u3XAYAi6F0eRHLFQtbfMkbzVNslYuWXm1CRtMXUibuCbYh5t2D3FR
FRDoYQBrL0tkI1H6jsl2WQR329WB5LWKsdxePdqc1iWXGZuh04JKcTmbT1H1s69t5gHr5cOZzu40
bAVbiIrttYYQ7Ab1Np4b+uhQWuEfy1BXcFr+G/dRpr8S6RIGGpeekzyWScemvcCjWrGjy0ZNY9V7
BsVUN+kVKFwXAUMDRCXa8DJBfeyy+6wJ4i9MC5H3DE3Ka0MX+1M5L6N+4uHGp7ttQy/MA7mIRt8n
fm5B5iqTmO3lu0n01aa3lSGCtvsOsBH9qfCbNkcUNOGLW12PWfxhfhvRfveL3GVwNQvgd+GQroH9
gffbv80DKbkgMXtjc+wCM2FQjqpikpUVEwdd0CZs8nfohMJkSUbldHHE1gnlfGvA3DH+5JzVa+t/
7hH2qgwI7X2kws8Kk+8un6u9rROWgOeFh8M8SYbvs67MhqHQSA5pe0xfpA7TJ/FbtXsxmY3TTXcU
QGUMB0+7KpsgXqw2aXpcrmJLmLXBfV7kAFRoNjP22FsKo6lTSmBuqXTfCot3qLwNCWazAYp8CEPd
GnDXoVSm+KsCn4pUzqNfgB/Evz+0Y9b/2jse6coi8cIqsKVFDb8NoaAalCKXJVs16R42oSLLZiFY
gWONj/Akzng7yUxQyqZ1IOwLLryGBQUgvrT7hwZG8JACPBlz0PCSI+dXVYI1SOUlVUtWLMb7nRt5
9Ms3ZV1U/2Is59CqB6c3bMRj8mw1i459cgKevR2ySwZcCEcoVdJpfdDBOIlOxdgOoQ7DIyggf50y
DRSREjQbc5tXTC0jHh1SQL1Zku8EZhqy/6DwvZcH0yGroIU0rghpN8b/Up1LDIyxOAEI7Bq2bH/2
Bjti7xJ+DOSRfPjqwIlwImxUtP8F9GIH9hsInOzXRwg7dkFEXbrweXl1Tm6yLFac7Tfxj3w/gylZ
F7shNlK8O+QfP80v2SR2ArxRM6gqnnlgxmKF/98ws4nPrkJ/WhwKcQX6rDLrS94CCV18WtSYl/NQ
DL+FWM0FGBWFr/BWZ9tf3PXs9+phkxtLAUC+rqcCt87jdgv1ZU+mZppC/QBiSSlQSCA7d2Cgc3Dj
wpo4l732PKRnjkymTV/gtzf2fT6xWBcqFhlxwI7PXHkPyctt8eKQDTkEU1Ol/IerX43Luaoan85d
/Qje308CzzSaopl6Fe4w+jbkp2Np5swEpa7fOywtAw4LyZi8CF+jkQ/fXKDzJyzBj8c2rTD5+yID
xSyt96HL6ENNxXMBOL8AibM3yV+j9fS3o0Dq7mxsf+vhAbeZkPCGJ7THyACucGWjHxdYdE4XvqM5
370EZv/qEFj9S/KoMDLrbu1iYKp608p9INH0joAPVwUqBfN4wzlifGK88UbNu/4x4l+TQ+FmWvIX
gK32oWVH03w5Y5yQvC7JdYcw7W/jeBnefjfNCrpGE4rCFTcpPsc2jgONKCxpLPTuTG2NcMAylzh5
JlI74Yn39FCA+Xv2eskja8HUQG8utgOe6Uy0KQc7FKsHBuwbkRJPztC7jckpdm2fbsSVv2QGrLhk
UEO98lhvtrrBW7RREIWg36MD2T1Hfx/YTqRUaLOpvQJxoRzj+f4wqmwjpcxLqhzDjWPZds6D+jFT
EXDeCIl6hwz21s4/PXDjFKzNWkcsINyWk9AaLqO/UZwEFayusAMfZlssdsiovqK8wI93aNXWzf3S
UK4ZPKBfBJyqO0OLoIyEic0wpIvnoDxpae3NqQFXvUtX6J0HnvNmML2+rsnnyjvxi6paVPYATbRS
REB2SXcPxkcBsXdiqPZ03cEJK0fEWoYelOtybKQ6hCpnEDuPTRjMz//7KdvAG0OzQ4oBJ1dT0qqh
zg4+9bIDUYczkzmbMIVmB9+dKjJXv79mK6ShR4ignhpNOnytd5PEdXwZ1MHNYxUmJIauyfic+oWH
wU3GTF10F9MLvcervBE7wYveuFolqhLVfNaxYoi4XJQX0J2CJn2ex7+O20HS5A5NU8AKds3wqd0W
FbEyDbCpATbLtpkD5NVi4vsOKRqsP7LTtZox8G/ckHcrVXp84yE99+brd0EOrXDQujhcO01hcazq
uDqE4H8Fxo/WX7pkhyPr0d34dZCbtHVl1Wgkc38W81lUMAGSTYbUCtPQ4nhazAPeRV+EhaucZ+wX
e7uQ3JNJSlgBahlcUwhpGo3nVCNWOWnI4i0SKAULV8N49UCWJH1IkD4xfAwmAxBdYrrGHBHPB0Gl
yjv0rjs7eigBqRDt1e75WiKrE0JvwsB035GfWKaMP/NLhN+a//pvMOdUpxZsdit9aEIO6OPvNhnU
TR4LgNphnzvGXOrXhswLWggdIg/7CrsHyqNYqo83iOCiaIDRNoifCqCCHW0KXOcjKILWnKXuPyFt
U6Dhq802Hry1a/+eBiWsODmUCI00T4EUfSeLXqmNDY/TQGyRdcCX17RsBNZXSgmqFRvloxJc8CWB
NSPSuXksAGqRCMRUl8QNIa0zIq/F5WR3zyVE+xe9F3zaGfiWaoByadSuBwSBXfBhMKzCfJ3PClqm
uy80uzGQvFrPw8qVixdHOhFbRws4JzNnCL0uGjTDZftCQdx/QTvs4Vw2fQksBBr8+Ulgc8z2qDsk
G8KKNvGhOkmopf+OBKU91E7mk2TDo2IJRabQqHx/BsLe5DRbnpmKl9UFdE4YpcvxnyRETtYE5UxF
TpE3tEB+902efiNpAQfiDSbqpsdlSos9h41Z5kyyf+7x0v2RQmCHykO5JQjmPaxIjxq0oX0878Gp
QvdTm+OF7VvFbi1iHPwGDBejyTzvgYbIkztW1I3K0pnvv6IJIN1hgFoCIdotAcXDJKqcW5Lnq+Gb
DQKaS6C4yqffVIddRjCPcU6bUOza47PVKXMq+q5U9+Vn/4447SJIUUTgfHb2CiaY05ia8kwFosnm
viBkIibygQnRY+9PFeEmgxb2J5baRo5FA/HjMMreo/9fpi4oSX0HHJwQ8gsglNN0Tq94XJv10fYY
OtmaIfBKKuL1/dbVGTunYCBNpfaQrymtpuClkyRpMHH6Qp6xTM/4OnTAmwh0maufdhQCDdOaWLj/
gztGW+9psKBlyJmjcdP/H6878GabO0SgoAB0/2Pfay3ckuhkyhz0+dCOorbs2UKI6IJ2H12rq2+G
XOo+WfZGrvKGXkEDPYMHf+REQ2GMCvaDKrTAua4TBUzMIh4GibCivUFPrtn/v4Oz+ECI7MyUSjzB
6Y2DIkuJbjjh5zS07qxIUQCq+KzomvLE0JYy1nHw5pZO/aprrr4TK5kuztbTh7io2J3oqcJfyHL2
iSzYU90TlAzFfnGK3UWzie0wfdeQI+3cw0h2H+XKxIkxM/bc10cQ4uYTn8OaGx2ltMkDS38XEw0m
qXckS6HDprbYYkpL/1mIgiJm0OMnRqrsTdBDcHvKprMEoAW7Hyqg0FtPgSjH6vY7oTHx/OfiMIuf
Kptw1D0edxmcPTe11S9L3D2tzM65VIcGDXJg21T0MTqOk8YzjVkHBpZq0ZP9l+mcWyJgfr7Fkkk1
qhe9R9AO9umSsAndkApshTOqeOL4jDiZtWpvoWrfefWMSoIqXyy4orTwhNfrpQYyqSyKsyoT/4qU
oUUZu2HD5XGTXZqBYDnry0R6OklSbTgTzHA83jFYOootf8Y7whP5OKoVKMXEnrRGfqQNK7hejNC6
vVHlluZbaaPt9O63RrNN5/bVzFWgwvz0lF7h9wyeM7a5ASrOFQttmnyXIVD3MxgC7UWAjfMMOMh4
MZNKgKQs0gz2c7MwWycsNKdvI8C2dgqpqNK/BPyVVIijWGRrN3r2RokKaPOL4i0buUhF2XYLgsCr
YJqIebLF7JZ+K7JSOcVX09O5cCtKR8PNn5Cs3FoCL3RV4AA8Hd76yH6qAwPRoPzr1v78z2bm9Vna
SXNH4VwZcRFYQAoJbCBxISYH6xtjEpDlHYjwNw1rlxRAAXDOlQhhoNKdFGcGAfDkDWVufCrWNjV+
TVjnyGboouUGplESKtZBfhMQlaJ0UlWtiOzSbZ0vxWgMOGTgjdwPCGgl8UsnuxohXtxnP4B9YSkx
9UnKCC/1Wn0Z/uDm6Me8mSu0fTfTNEUZ5MP0dplKcyLzJcifydGS37d8Fi5L8ZNnYxDbRUs9UmbR
130QPKDhGBOm2Ov4el9zOaENl/g3XfxtPT6N5R6ic7EAiiaFuxoP1EN9/5GDIrkQnCCuuDINjyg3
RzaXDtjuSELPtBIHsW0Gw0Nbh0PCCJOipGQMImGk0jJwDjPYBdW5m8zKcZ13A1z8xvjBhQpGxhjr
DAayDlZxKitIP5QBok8rlWUgW1fFw+am1PxG74wlE3orL6yR+9WDmHgbU0cJGxG/txI4NrYRJAOq
but4V2++6MSMiLvRg2wGe2N2FIkA2uuzesNSseDfihrrFmtG5BAk6gyo11EzYWKXdeN6yOv+2ytK
kis/awPIFBDQ6P+rTBTOhGVeHWeIAqBdfqE9WoKy3U6XTjFybV3EI1KwHqXGRHDxwwLGQ0A6pVh7
sUJIPlASf0fmMalljfWcGeC0gHveQhScP948j/7UFeo97MVhGvAQOlueiy5na4emeEVhagXH0q6j
IWHVByYO6uwYLoAcQwSDY8avFQo0ZsK7wBbKGcGWVYX6P0hs/eFVK7pk062NEW+VIYuHsevqrUQD
vKijcu9k7ddHAVz4W7S14S/Cr0oPjAmBCor9+kwDX2DdIdLAhxWDXF9GO5s96PZGfGRh4CP1Ec/U
Wq2IQTE2yhPAYGteRQT4HXD2RqzuN9iLG6IHg/1P+sH42HNPWxC/i21N2z97Lo5TVGudhzAmkL86
xbZJaR/W72ZZ1H9YEbpSi4EHNda1+UMA+pYzaR6C6djjEagXLGPhqqbcacxIqaWY8gCGuSr0iIH5
tV3Nwyt0+klog/rU1Z+pVyCsRSz5MufjJHH/VQ+CMfy/jPmF35FI5O1x5MV0YlK1AVzvZzgTHomm
0mluL9ow5rsMG0qjPcNAvOhJh/9q2CKIu17v42BwgGhXxMQcZMEPLBOwZhfYF0SXSOMh2EPoylmD
h7wzKdKKk+wtb80o6nFoN4PCaTWo7irUt1J8SX5sjlec2ZnG45q1s7esfn0dBjl1w3JZBfbdBo9z
b53F9zfjdqgGjtZRaFx8wG733BIS79EweAgHQ7ZnUazr+f9BoPx6Ici0XumWeXP+tDTCrt7IVX6Q
unHvYpY6v5mByFE+5nCctXEUriLelOWRrSKl/eK+Cm2e2JSVtBgAuo/bnUp2yBRd9H84Ve9KwzOo
NUl9qZE+RqqjnWjq/HFdnKVwVOmmLS5B9qJxyuMqYuLvNetLgZIE8uuXkwS6AsUV3UtDnkvEIYSw
5Xf1uHEST6/xXql5ANasbkAA42AVf2Ab1z/HYUEZ+f6aE/GY83o/shff+LvZd3T92xTr/6isP+Q1
Bki7myR+M5MtkryZBM5/8ZuTCa4viwykaeVJ/IK2B3lh1W3Zv3HhJURJ/I9uceXJ5o+9AQg4N2Oe
+bOWXLx11PK9I35F0mC8UHJ2UyrjoH6hDvJEnJ7hzeAxviwHeUwvnp/KaAclGMA9EWWTNB1sSwnk
bigkrT50bDhuIBtOgEDvHfPZ9ynXpoO4cmKBzvp4514sZMZPVnjnCXhzGd4ob8ZjHDDMVpGe4CIk
e1ndCSiRm+5hvpNf4joIPpMBf4x25Us1EvP67tjEze5s90qyuZ4WDVnUg++AY7ulTQejGQ65jTrq
LTZTFYFiwtDZ9QocXTKFVoXkiw0S1NLdcg+nuu665cpE16wB0TlNDeKlE/KjrOp9cHWknSn05hBP
+HJ8VI4k1wbhguMfSMx7e4VCktFqmeWzsvIYpg+YKFNoow7jY2NO/JJGqSR6DV4d6IWgTLcL+gJz
vmMsfrz3EdDMZ3k//Nduahee3JqVi0b1eQusy10e85AzfSMiKP9Hf68a2CK5uyqLiSwnYRlcDZGA
a4AQS+d8hnrQykxGnqQIZ0aLApK/jSt+E1XqTlrmmCfx/ZxpPfQjlSez8sWap5HYwshXu1IDcjVi
VBIKVzY8obAjA1k78JxhH8CzhXL7+GZbxOJM5B1ZPfwXLHwMgy43l3e8JKaSmfBePpEg2wEIL5s0
f2hso6tPG87/q2P/43PYPOqhULZ0ngclqV0hTThjC6bMicsPHRz4wWr7N1OwCs4wGFNn1i+vxr0g
nTMuD9/mDIMxkQ4t1crVkEKQj32dxd7Oz7ZR0EP+/mFVbmtrgakPH8qBDgFIZ48+6e+xbyHXYpJe
obkaQiQx5HFBdIoJZyPTOpS7Vf2/XUBJlqfdmWOEiTiw0W7KkZC7qImhRxJD5uQe9BuSRaO5cV+m
XvTO58QfbTWQE/tzkSlYCQTWGTlddBDbmKpCFEDMGyQ14SuV7ioJzxcw+JL+nyhYyLBonxJt5eWv
BMDLV1xd7Zop23lIFYtGqI6aNUEHvLH+50SksFGR4MyjWpVzjYC0yA2F00Klux+BsiQ59Ogs7vfr
Rn+MGE2kSAyZTf3Xs7SJy+FpGIO62shwcGSdcGAKmyBt8vgkyyMK3oy2w73InNu/g6d9aV8a9Thp
ZX/JqZZmHQmtqOrn2uHWwD6QMbyNCjy7ODdVvMMZl7GZU+xM/YibwLQbXlCo/gFk5kJ0pMtTsqfV
wWriNm0PFE+Asv+XuVmyhHMGjZdy+reNBFwmXvhGu0P0JPCXfIrUxcMoGxyodxGqRy4DYgMypgXk
0apf6NiBVmT4DV6dDsdbzJiUOr2S3Yn4p2NwjF3B40NZTr3XAhohc/6dWJoyjufVg2IgieOcvICs
ufFGU3uWcI+e/oPkQMlcBym1hgzOb4B6CuA9ol6y11i8t/I9G/BcI+Sy3zkwsBW3RUIt2PTgGMev
l7fwaWfCWw07s/8cZU2EboB6PrDxCYZT1MbRBM+x1isijC55R4NhlDEmoN3zO5bKaQzlnaav3w96
4f4bKS3o0nzxCj08mLbGuIkW1Twmo8KV/rOeJs28aFucjBVOZWyZnYApMd1L3CrGD2gKVogE9Zxf
2TalIRWgJuGuOPJtOsCfYBga+5DORKdq8vtPeUroTTMMU2kskP24XEEDP8uSExGMnLfRDuMKts8L
9UG3fVwKCkwnCiwquFzEBGPTMt2jJArYXWl56ZQtNn9EJV77AdDiDi9T4hPyAKj9rX2MxjqN2jIl
xJSjUl4U/BZJuflVo+u9oB0J9a1b08712txv2MsOe0pqLXweq2gue0RJSVALxf8Fo9w4boqci/cv
cXzlXU0byYsL2TiifHCVnaO1fEdDw8PDbnxO/5HLlDMfJLxZOIIj0cahDH2ykveI4IB5x069dvEM
nIyVC/nCD5NrH8iVbvurz8Uj+MDjI96k9jqnZQr6LlbgXQXYsluiaRrOVyqO8s4SvcwKf1JtEiSy
bFcp7zBnON8UBJC27GeujzWVUT76hKwc+TX/OWBPSSxQ3en09yneRaad9atqqeH3zZYwaxJnQWDU
nDhRLvbEYc1f98zmP1zh2nA20BEDWbmDiUPLp/ULDJ8bDc3XrfkAuAlw2EhbzmTxFIRpmboPGMnX
4EQCVcDB7iRM/Zmx1tck0fsLnDQ5YIZFt0ixFmjlu6mM3yYw7TN674d2p9zVcONxmScvDVJkX7/1
MVdl4mu0n1NMvl5G2nhlBkrmbnRRrIe+oGKN6j/FqJf8fRUbgN0t08V0bso8v1agG781RNjgN0Mq
UjyCpNLvRQtgWatL3VWkq8ojI3BPwSmuHgGS0JOpy+btB+xJ20nZ8tmAUl8yADGMYLk9x7kMb7qh
yJZb/akVsMb808eRQhBSg1+1ymC6sUgoG8je8qHW2/U9vG/QMCMtYbXQVL37wtl8ikuziWmqrSbF
c8NTC29I+//qAgpvKE1NLz2My6UrybHuEpxtYz9gdyCJ83JDUexQlHXPsUxZwcC3TKOWfhcPu8/Y
Hi/TNX+EHITNHMHFXNTY/Dat+vHGrwcUfgiRuRhgs9VdZepwzZtWofjcNE0kk2ZT3PnCnnxMCU9r
vJfLD3JTXmmgEYR4+uYjvrb+L1z/qYGWDMYkbQu5JBVWDE+1ZvWFw/0SNRRZplaaIGdSLN068Myw
NgDSXUeTmqUfFCNhC23SyLGo9Z9g1NLkb6krfSjkxeeg9PSW3gOyZLyBBZqvpMjGppZWgB5/mPQK
SKCusmmpPMQACou9nKmCuze5g3qSqeXh6f+Hend6RSK/0hNwvry3Z9ebXIh5Wp8Bp01Nt7XaEir4
tzMS61MAAPMK0azxXIoNfeLA34GOVnCdXSi3QKCAuoCN2wHw2SX2CoIzOJNkBLdtY032W692xfMf
wS3N4ALMQ/yTl8RPwGld2DBiGKl6CeoH2LMU9BL8h8Tr5pBWOHHDdJo4ZbKXpPn8CA2ayoSTDVBI
gnF4jjgo32xPQzBaIsjTU7MAu9tyaCUI3BJxpv5SxAgGA13XT+2+HFeBycdVU1yMSVJkyklVSuyu
R/eq2EhuCj0E7FrW5OhMZAa1S4PT38ryAysYihuGdjCY+nc5s0CfvMDTkusOiIRDSYIkrTWZLYYt
5h8rQPYsv/uIO6dNE4qO3y9l8WjXW3zgZHfi3Cw4smfEyhiSYhjqBZlTRPpeZMscx2rPkNhBzb4t
09YRcQHXm256bqarBeUoJTG6DvVCUhLLycsG+ZpAx8RyChbopLTKYBRgWZtu09wXT2bkW2pRFvLS
HfsgeD4VdEhYrbPPHuuzLkPHfr9LQ4UKdrWLOEE+NBiMQkiu9zLmq5+urYvBb/IFxScaFZS6GUGz
kzsCsXWPDFN2LO3jppoI338PD+y64bMlIIz9r7qTMhPHf4oXnLBywC/GlnAhy9wmQQjuRtqmHpeI
wIsuFAGzkfBr79SU2hZ8l+MbmZkTLw0bkTAMfUnZK8C0+cUPe98rciqsdFvgpLAxHiT8v23Ywzje
2xiNqYTjtqQWu1mjv0GY1ZByZhU3TYtyQX2ua3W4v7gJYcDzo7GFCt4V4sZBsdZAQDbucHVjTvKj
KBI8YC7t4yYFsfyNrOINQvVHiNlvt4rKosCmfk1TZVsgKrZ1HQ8tJdCaeFTuODUuhHRagmzM6JGP
ZU7RCjSWGgKBcEwHpHUj4jgkCbW5VoIIXae2lE5qWXUedWQojaBO/9DwR7J2j7nBn4sEqu8HNdah
rymUuyrGMAX7CrsqBD1QR03oHeuxU0JOK1LFu7uLPN/Ep/a79XNluZ7CdoGNKh3TUzeC7JNSRfqL
B2W7F5cen+qOrq7SCnTAORMjM++/TYSgT1e7yEs0/tfBziVkE03KKoAkXZroy07kIsc89M7ywTNz
7BTYQ0Ogj0Lnh0lqKeha+vA7mK8e0uYWtGJl7KBgnaC0Bdhun2nQj14v3gdj0V9WioXqXk14RdP7
OW9TUhptUBnpGGfxSRNCI2MFly34GZlnHQiDwFLvZDyVQ29OHXHNCCtH/BYZAYjYNDDh99cUvGQY
JvanzQ0d3KOVYLGBsxe9GnlyqmT3HhZZ63k33KcAQvaOnsOHUJnvwbLBb+hqiFR44d6bVabRb3yQ
/UvZQjjN4jDyQSuI5S6WaI+evdUfN83vFVzTkhg7Av1/Im/DCtibv93B348rU/ADY8mD97cvRZPD
o72ci7Jz9RJFPNOVmvngBRHYmKqcMnzd3+lG5luoJHaHvQGIFpvNJ/NUYSL7cCtZA9lK+V9hYt2U
e9C0nQX35JxzSP2fH3c5CScfY4c4ONn94bg9+mtbfHmhAGYjdmgOGFjUnSO2iwxXDAhQPWV3O1Xy
NhTvfI8zjPWUGFzIhq+No28sfQ2UhGuqqTQ3xe8VxGWOPjz5C9lRa6j6Ml7j0MhB8EiM1waPFqRC
qRHJ4s6I0ZrVthbHQ7TL9jccuii1LSUMPYfBoGDal1vZaPVEgoi5YeygtGUmzE1dIY0ZJVfqclgB
jXkjFKIqOsqLvZPWZLiT2Oc2urMFReMTcHVAu0S3i4FXbFA96AK6W8FTyit125DHHd5Mntd5pCTE
K6ufckrF4y5GE5tajd6Ft/HJRQlXDjijKaI9l84Ne1cE1xcrKra/SfOfSd9LgpsqVV289S0Ku4Pj
zan3hhcwVk17eVtEBFjTA5TWkgc55iZ8DMw+eR1xYw2Oqlz0ZCq82/KTawxE8TU1s6d5jMmBjS7W
sfWtPpIjL025PVK/Ic9y4RaXYGiOg41zcJ8richF8AYIIR6WQhGWzj226k+xN5os/l1uOJkvr+FA
GfTQ/0r+NIa+NgoOjEky6CiURf0Qc9KqWYAGBZGaf/RpYa0O+X2cRKELJtartawcyoQLu0NfOWpj
hH9AoClBLydG2ZOZbYRX/vcU5O2daaybyO85eVMvERGY96gsbKPDnUvdUctR4uewisToA2ZTxnyY
544qyEy9x5PanWUzp8u250TzOrsVKnsoeRgLbbmkecmLBNhKnmYB60v3ZskmvCvCGkct3y0ULtHd
iQ5RtWgPWO2mUKje3MIYyo9HJhh5D/1goaGAbMO56nazWd2s+JwjLUBbLbjTbJBoxuT6rFyY//zN
bUMxqasuKbgWEmL5YfTJBwFsw+R5/4YuPyZ7Bl0KqnR3bZPDfvy9bcsluP1uo1p3HRC+UrWHDSrw
+/NvyjRA7DJeOjsN8fcmI3uTH6KfasIu+ZgIJQkVR0j9uoPmJMn3cPgOb099hwnZy7gqy0u+PpOH
vXgGVhZkubLau1skI/OBD8BU11pcgy46tn5+WqAx4FjilXBo9fQ3SPmT9/mebxPxSe3XhLZclZjn
yeGVQDExYOmQrAJ/WywmM1JUtPr9xAQolp3Gxs7NnnIbQhoUMqRm+HBlSWAdbVVTnghxsOuXLkft
jV4UALBom5k/IH7xzdg7nX6ro60aZmHbZuyaeMJMMVKCoXOQXdQJoFHtk5jVx76+SAb+gNqPM+v2
iRZPtKCeeBvcrmKJFNe/8q6noY9HwN3ARgXMg3D+E3j0mHVD4qnRd4dowLdjZGlKzuGG0dGJIO3A
UbHb2IVrnmtUShkyj7rBzVM5qHDgFUcsDHfQP+nhVi+7EH68VSjXzUeMEZSNK9cyakclU3Cb8K5c
RM2kgBahDt3IpzJJQzmWSTSbbEUkBRIQmvrQUtZfULRAlfovlZzvWttpoTY6MH8B/+MSSjmAs4YA
v2Z4QH7u1t2nFfOcCuFnsQy9KTgXNhuHcIfc32SwVjCEqy/YtjH8d7YfwVMtPaC2HkAyk11FsPrW
t4jNIrF9WxSqPsdxdVc2MBe4RAm1u+hayUzXz94v4UxMqH94/ecAdrDbRnMHV8VCgt92A0iRuDX0
wwyg228YEbalnol6Rb5mJcusk7VY1OedUgkXJsG0OoaV3g6xscLUbO521p+ESo5B47sv3m1T/Wl6
Z2s8qZBDlsMIT3+6YVRC64yvWyIFQubhpY9kMYd1bQPVftJHmQMAb/BzEnIQIR93PdPa19kMQWvS
d+G77ktOdxzAtCz7PefkTUXZw1oc6UsIO7eifi4zZ6Ld1KcCgm084CljpPEf3mTkx1J8AHnm08np
aabZ+evCQk8bDU8Lx9mE9anAZXhqTEGGRLOnGXPqgVU/sJwOTQbtzdxbWjPhtmU+SV1si32sy/Gf
NUW3RgcoST5Z8va/rY/1dQX9YH6hQ6qCbvxP6itgT5EEbZ5CeTolno/A11ykt8WB5NWnfOVAhWsd
mifMwxohUCu5qG/eE3LDDi4Ijt5D/avz7zlkHJHTJhKkoLzU2nJR0WE2G4kDlPP3eY4gfj3m43gu
oLRvMYQuvyvvHInrT0YLgEe5BuXdVvqxdt4Xim09cfNboVcLfPZIywP7bInzQtAHs1waH86IHCQn
qgtPZejNu+wPA2CDKEHVwejnfpYoRn/Hz/DinTsFQweSg5HZbjojI159wGCmH4khCyj+mbEGPyC/
3fL26/f88GRxajav9Y5eKB16FVahv2Dj48o1Y+mK2UBkO935aKxEI0Z1aGrpEkvfYB12ydqyGuaO
U4kdN03/2p89C9oTQeWvKfl4oYeOWWB9SYNAcVPewvkIC7/MsHoS30izWtQggDR77oxKb4E2Zcld
tviVMLKLcqOLR6rNk2HeoQO6yw7rdVtVPF65tjlug44/5MsN4e2npveo26MLDv+M6UWONJihC+zk
e3TUk6FYDajkVwZIirxBdlcHIABbL+TQdu9JK9WfI0QMvCF9LUZHuEvwKe5vQZG5sdupgD1QOQo6
nhbw3i8PJHU8omDZ5qf0oqpaHB9gkOO6ZjIzfScazLYa3OaZb3ujePVRXmufQYiv+4/YM5BOWqf0
7h021woacdUNyPEcTFkdMIYmS1y6reU7hN01tZMrzj0Fke1y0odPL/qEFzLHLCr2wMtDJkQp2xJS
U70W7P9bt7uVaz4+BEdnaRysBwiMGy0IFptfE6Wb3Ig1Pf+ljg17nEyt4FiCQ39j4dw/4aHu/RKv
nhVtjuA7RY9eYfaVZzc8vwoJN3gWy3B6x9Fi4oRzsE3hF8X4iKLeICSPI8X/u6wmtTXTR1+etc+G
XSNP5c6PyaxI9v7dlJIV7okwE6CwXFK7OyzX1IWLfKmUB75vsWGkn6KmwYRmSMmPenvIICihMf4M
b3UDct70W+Kt/A44apGzW8rtKvgeVsZdzqwigMGOqhQVCSzLDKg8SL1z0rXZzJOdozQy6FvyB2Qg
6JYYYlPMxKGW0EZTI3Oo2C7dKL+RlX3jj2SMpmSGmObrAlqUeQn7H3foLbYBN489/Z9KlCSJx1iV
tUA6bKCXwnUj7nxNp0TfUDpfzuYSvuNEk5TOgMNQM5TGuhesL5LNvasXxo6cjYFFN1Svbh/HuxSG
g+bSFrDKuaghPLrJaY2gwpzGSDYnPE4AU3m95NSed4qulgWBGliAXXbwfvfVboqdQPDfM14OSenD
DlpRjf11qHd0SdGJz80kAmyLJr0C44sFNmDUnE8sGDv9HfhsSl2YDQUKTAM3mCQWrWogOg10fDgD
4uPCx32BFMYAd/r+5hwvM+Nxo2S5monfDF+7EO0BuVbm6j0G04LfB6As23H+oKySoKCSOEFpjIr5
5JoTekiTK1MTC2xoUrZWFO7wwm1rBX7U1HnuXKQ9duFkHt1D1CI7uQd0bs062hBXqQdSkZKOfwI4
fDZpCUOOuSpKd3ZVV3uGU+OZpNtJ4DbfgQEoWtbM2P6GES3Iq4qq7PeDXkuDyq54ctBJP0mzbvhU
n4xV2AFNY5Pld3cR7stVcXyINVI9OaiXgkXyIoh66BdhPSoFgTJ97XKp8PWCCfQB6N9ZSSZ1rhSn
GiOo9zYR598N01Q0j+UOlAlS+1M/VrVNkzjkibqmd2zX9Eu4nSOaNfApSJYL18ByHzYOFLAoJxkg
DMYlKLAmqS0qPdMmbAleVBKuaSn2ot0+aauYg0n/X6wAXghaMnr9xeQQdzy2QQepjTLSdVT+03W1
yUhuPoNMurOzbdNhBritS1n2cQKjEirImlp2fLazDl1RHOLEmCxsyriWiPkmHLbyBq37/2lpF/uv
4ddweDwQb1XJfXL/3Xi4GWpFDnbwCXSvTNsPam0OrnP/m6lEJ8FFu60V5+mWhtIUBjRm3V+tM/6h
f0ZCsA3vqkgt4TpeVpI3h228EZ9gN93bVC3CLqdVjDURHLLxrkFYQS4lFBmZu6ycNf3pY7kslpF9
HaJ+jDqkinIwypqhA8xsj7OPSUwa9iFTP3N3lIREsmveKK5+++/zCuADwYEs5N4S6yIiu1MGEYMc
wZEBXOSK9tOEZ/wJw/leDT4Z72EPxiQNqDJDhjv152whZjlpYXSS/H5o+yI6PZbsfnj3MqU/HG30
tafUnqW8jZeF8/ClnB1Jl9u8C5DLFM4K/Jj3eJ6pQFWCYKf0IjAksQCGAGjjYzzxQ0h+9883aqez
kY2qwehe3X1OJ0W3FC8gGHmIurphRy2JLBIjCWNaOsr0YwyE9rJaLyzkgvaIzu9vj1XW+E2FCzBX
aR0rhSBoi9dgJ+LmnYVBPRmuCCuDORgwzSfVuadYkLkemiAsIguNii9+OkcM7CAgKhhowQDrP8xU
EiYf3eJTlNTI+PaI8opDGlknnPtz+LQ/xIvOSvZK0aHfKGrM/J1AEiI4P5onH2rqXVcalYp2ehsO
fuZ2jAMJHoMPtbEUpaMmfNWk65J4j0BwLtiKV4LXjNObXA1ws1cPE9ebNYG7F35dxZqoen80VoBA
+jpJmwl80YQc7XaJR48hnlcCe1FPKqupXJuERl7ExGuycOoUtoORPkYEM/Vgn/nc7rYWCqHZQYXU
1HGrnlqf1Sc9ZpezxbIUoYbGL202a578uOQ3p1uhttUCrMyd4rYiLKNc79E91tVljndAdiQHBdKz
XHBKu4tKRU26C2Hzx4BaME9W6osxRFrVJcB/fwwaPHq0EbHCovjJaf87Os/n5cOeCVzjjjknL7nO
PLh3lb40OUv39ivOY+VWq55c3Qb25IpW/c0OHuTVImQLUhxoVB9WkCuGvcYvYRrub2X1wSyuLxu2
nZWPz/irYtuTGEPkB2RcyxM8ODYkcmlBPJK+E4lgDctlZnr4eT2gqMvhhnNXOhP7gRz+vu9krjyf
ua1mRBuI1IxyL7Ar3dJNVJuAq01FtXkkRt0ITFRAxMeI6dtq9VTXXA9Gz3akttxLTbSQ35QQaoGF
SOA4qqS92APsDDRbSKVBQ3XT0V7VyiPP0HidpEWgNAKYdXNxL24bjeOkhYkg/DOTC3yFNqLBVDMH
6iKX89yVAZmV63sA11qn5GhBGsNfmU1f2Gbn132N+I92SOiSizxiu2i4Kzm8y0mGjeZmqV9oPZ3F
dvO5iyso/Eshdssp0ONGHjcpV6Qyx4wp7iJkD54pXbGLxBo2tTbX55qyUpVhmKm6XNCo9Z6Z4SWn
sS9X+ylUMcrOnlEyVhmid9KL1RlgCyXyhLLXv6wGVGoW5GRQOclMzwGnRTb2LtJ+uN7/etc4srCl
US9t1vNL5Xn0TRbYxPfgZgHnD2QeUlv0aLmfPG65E4vCZF0sOAAR/v8AEpmlZzQhozHUqWaD5xMA
fDHB7rYxgLHV4UGtG4M7rPfEFM+OBn9VSW0JkUYw4CC8HtntjG85PLnHWNS+wow8AHYpsbdydNdh
OTjPxB2RwvWD9g0WNH92imBaTTAzyZw51oQZbFdkSY22cgoZJghqMIs8dNn2UeIrreE3UP4TA8q+
3Ow+lmLNERhJxFqlC/Gc8VM1JfUb8Tgl+HTMEUEUufK8kw8Lev2rjjaR6qv47vKvLhSmJIQTqFtS
6ACU+yL3p/HiJ6IKrw8x0ckDCA+bwSsz/fmrUj2lpH57UWlirNBsALMLv/SfS+j1ZxS4hlJRpOyX
6mJzUw7UUkuMRcQI1VIvUDIWsUOzA23iJam+UaHxnvuKWcYCIsF8ylj+hK0ivczGQ1402jG2q6qs
a/ciNDxmetVVKEEamsOe/7J+60I+NCuY9iR8H/8gCINwoUEvRgmhr+RDHEzxzaf4HImctqNPUObQ
JA/JKx0NR1x31woGW7Xm3x6WTzNUMIx8wZvNcew5V5YioPNdRT4869LkVnme/FqrQqvv3RbeX920
nxCMHm+ix3SRhCBZ2Q01GeIuJ6E2XTXisu2B2wIP/rhzk5cZ2272kvD0yCO4C4WY73vepVZ0TP2r
0zd66oyFJ2R0vHtjbyweRZrS2twaCqxF17siAFZxJzy4a2DYuCHVSOi8X55N7jCI2EfFKpqJcDUj
N6b9+U+3RHfHwtx0yyge7OuSEyi5Pe7AI2dEvLzWS8ShX/mTEApT+dH7ZkYYTPKDsKOP7dr7YKOt
0JTC2d/nOA89hhbI0SLAFlgODKltlZZWTG202JaZ0gbaI7t+jCKy4gqdLC01duJQqkasY3epKBuG
JXnUdVC6W2pW2ouzCtewrpuq+jK3qAdSl4E8RhVI/DofuG1EyVKibD1iOGP79+HLqtIHYH/r/X52
+BsFYsg1XF5p4RoxoOX4endfUWDWcw3gjJouxyDx+I4/4MSAuntSH8qqkQHRMV7xAnEG/q4yqZIQ
ypqQZYC0dJLKyhd4ZtVufNXrrokrvLE0FI4yjJR8XUb02HZPpVIHhXyEAF3Nn0X2+vTVKMzZQfZf
Wnw4cHHla1Qgz87uzFVECBALUy7TUsePG9olUXZrkyhqv+PzTYNW6DUT7ryL7NMOHhtWQ9wOWnRl
aiXUqvhBSKn69ClrDuNY4038kji2Urt9Vybt/vmhxkoRA/nCUwUMLnKPlT8S48Nsaxm4PS5uMCMp
w92govU8SGlELhVFC/P0oSWS5awD7N8VunG/BzOxv9SG5g91S+NGwRANPLufZ/A3eBbul+/ELYRb
b9KtMTceOH8XmRgXAVt8BZKGecrxGxrC06mKICvtkBzDOPH+jY/fQ/Ia4UM6tpQZ/cFzR6fiDCXE
Q5aNVb3gKCrFALasLMSplmLwzcw9yUA7KvYu8Gi90Cr7Ucn8aPLqPMi3c9Qow/LobrpijIXume6m
a98pZGlBSf6Vav7to5VRSPGf6klvvSwq4PNRNTsE+vjdxaHEuF1UdLgxGrz4OyMWxE6CT2/CBuef
bHTkDw4dFCv2LEsEPRFMh0rNO3NzRD+zezk50zUtV8ZoLozVsOS07oQ1Pp+WoYpysV5CwXLEcNn8
whzC679uyD37hR008WDjXJU9Jxwo/Pwla2AlT8DYbXVgC9kKfw27Ygeec7B0QDdybt0o2kNvp/9y
y0PGg97BGQ/XsJpwO2wa7SGpaQonp1tdEgoCm/p3NDpzdCnS42mP6mn+9b//4/WNgV+34XAfNY4f
KnhGmdxzOJYvg5g5oswVeKMcyw4Wk7GcIeYkBJnb+5tMyBNgUSFk8qjlkrbNkD023QTnb9HIfGUF
gKK4OI7azC2GnU/f1+KtcB0E4PQRrrU8h4u3L7ofHqJA7qHveIlZ0oAUk6JgE9pL9OlSY1sHdKoF
awGi/ti+JA6HeuXXkyeXAq/6QC6cQFteyD4L6aXvkStpJ7Jxluw1Elsb8M0XYaz2Mftwr6C+w2Vv
SyF/6G7DkpNrv76bb7nAjw6jacfn2LAWNX6NpaGKp9gZm5EjBp0KRDNfpPk7q9cG2Z9GEfaOJ3YE
6KyRhQWBjx0QZjy+KlVk4nNpe5P6E0DT0M422nCVudjEozLVD+UPpOYVSY5njRyQ8HP5JQZd4RNz
DTXatI1PapP3EmuV1jhxs9IquGB9N79pkH0q0hXamhm7Oy/w/g/Ow348FJLIIm1gAItu8ywpraBa
FypFnbDG6n6drSufWDnmyJplW1p0+X9zGa/GCHhvE/rjf6BvZYB2kU6CRiUUNsFHMXBIroimWEMT
0lxwQypWduI6V9ZKTQGHEDgzqFTHK4VJDxS0X0ufBXC7762S8cdBK8jSigC+z/K/Jfrjl/WRyafg
CBTP5vM/mYC6K+u6S8oyghvWk/L3BhntRMhcjZyQtmGsinYGlbS01t/q4cadsbsnGP7u1z4WMgJZ
v2q4q64B+QapgYafJF0ObcKdsjriy1Uk4tafS1Q4dlRjoWylEVFFWJwbLcHs2vgPgwVk4n0ar7Hi
bh9l0ipVtwdDYjowk47RchzdKxcgUNj25AQJ5tuXc7634TUKzLVyGmD1MFZ7xy8gy4/Rbzb/lpaK
qz7d2FJkDhql+sTFi5iARr+qlEUN37r50YW8ruTHXfir5rGwJ3t+HS3sfy5X9mtSnqsyAjTLtVum
Bq5P+lIrrFE9pWf4Z8jXz+LUJwQh/uIueqmARB8ppjw+jEcvKGPY3YesYrJX7OVXR4TA+LiYHMqf
iAV0azqtxtZgMRRTVrRyBMZehUwL9Q+49hTg9Cj7+K9k/WxrGeu7wgNIvUSZsnnXlSuwwrfJLKDR
BBT5KguY24TyNEMUlGlM15KrwP8BKMy1arrGZ4a3IRPraLlf2y72cBmqvqWBS+DvnKU6oehNJnT7
gmeWveK25/yQqtlgZhZ8pYzBJOxDBshytC7xB0lQHsotsDYa6kWsT0vHS99Q9HF8XTCT7GUZ6Z4Q
SEtLPcFpus6kd5FLfXIqgqXLrmvoH+I2AZcUrhVuCMd4g1mVkuHuTHzX/v3D1qDUztoCqDoNK5zI
k9EbU0dfm5xTKr5P2gkHyGvSY806X2h6mMpUImOIla1W0S0noAFTiDieoapqexhf2u19oHj9cvE8
oDUGtproFNYhBTuIQDy5xvdCAC28vM5z2SiVEA3sdJKYxev8JMr85Fqene1s1Y/cl84QuLPWt7tG
nnXvI89Ns53aURKsqdLNN+bpz1YOgsW2A/a0lwAjKUszJAdDkAaf/QP3vEAEw6z6VC+7dJgh/n89
jCBio7nhYInlSOimFHVMn4hbU7NSmk7CeM1brZ4c6druS4POlLmTreqRIL+w49NP9ZK/WImyymhl
D1dpiiWfel59wwW2dJIG/r4+z3DLOQ74YFeoclEMUvD3zVWM6jvQ/GioRcbXUwaxYrYuvcU5YqAY
tpeFPVyWkMQ8GpqDEqVxMC8F6cvRuq3YtbDnC5RQ3KhcYIB/SXAmLPQhj7FCZpwM8VNEiibiq8O6
wNd/H/2KIUp7FQTRqSpvgZAv79/fu74aSt1jsnm9KjH+aSAgmhqdyiHuWGG1iOX6io8DpihUp6Cb
HNUScCtHoDb3f6/tdpHJ7FHu8uKtx8KobrwHmW4h39bv9qkCRb7jwWohS7trgf+t64EgsRd0WW32
jqa4d2g1vIARuP6b83WLOFK3lBdriZr9hXGPNQxiyrYcABYSY/JqA/uBb21cZU39biyYBbrUVQ4Z
uS1J18QiEBw5WNQbdG2R5iHJxN/qjNxO2jKEkSGB6JFcd+NreqLrTQ5eF3GK+52lpakX2CaTChvC
dvJyys3Z/ipoI4hHk4P4vMcsTnlzNVax5luw25X7kuGNUdjhW07b3M+4y8tUxr3o9KT3nGKRbvyW
dbNU51LeJJWDgZBUVml6Z7cw5QZ2FK/bhFd+9dg7DqcdACuB6qm/Bs2FjfUylpiKLtQp1dlFwddY
7BMoOqWzgWKEzF+RDXOEpUCtzXMpQnWgM0gzeSTX8A/rC1YJjgRT0Q9O58zMujZ88tu3Xinv219o
ZzekLVFfFqPssK00hNSszAEvz1FdvpMv2h2VzUMnBdlMsJ1hzr+GOXY++g45mfUfeY3jr3nbJxoM
wM1n+kSWJPx5V+7/hPkz2ADO59PmfB09S5FS9XPZwZECXDZqwFPubRtTAZbVahcCEBFlUhxmkCO6
s/+X9SzzjekoGUBLczXWtx9kzpxp/e7ODXV+hHs6lTIPLSZ17fwLeJcWK8iPja8qbY86TX4OnGK5
anXbOTjEIXHB0OlwLF+HeWs050DOYWa8fwLKZ4A8x4tnmJzJ0Be/dVmDS1YX8cmJerWBa8CIojMt
pR49cBYMIUAZ0v+oDOhDXVB1866jF9DO8Pyv6so/kq1yb8WvTawEfGa8ijUpbHML8qWGRWAF1ewN
4is+OvEVvI1j8IQafXjbbM9WVs1SfDmBYepYkRFeNTCvovTbWfJ8kT33G3ZZ4SST0yXrKlxBrx5X
zuLAVW0z56qcVXb2l6yjIVfrZGd250ZFPwsI9EH15ENocyyLsn5G5LtXdijeoiTUOwXtYrY6Rx7L
woC19Ztuz/ypt7/hgrwWWOITn6/J981sidAhsAWosgKr3r2pJ+t1pHiLfy2Et0jD9D1lG7eKtDvi
6SMQtKaX/vR+nrmgvgaYfSOpFNKaBqCUVmA2dTFU72xV0CgJWKWVm+31VhXW6/bd5LuzeDxiqPiM
BfU8aYHGbJJu0DqP7vKaD38NGLNYHqwU3BVFhUTF4+WtOoSStUtBnfkmvz2Hah/Ysl8h2rX7dpZa
6mSwzZRp3xTNpeFKdyXxtjJbqC8AJBod5AQcuTLHhVjmz/to78fygyNsanG0xlaCNEQo/FSR8mpZ
Hxd6Eotfz/TYN13cYgkPrVaTqosLEl+ClxJVNzAE2Fi6+2ENKWHLZPzTU7wIz+MjfFl17NK58x+L
0KheB/YcyoJ6+hN7oFjFcTYKl0fXNguTKqFHoCX2FfOfCJFdU60hVfnVRBaAM16lD9Cz8fd9bDLQ
GQ43LAxG/aXfLdXrMsa5n2u0CsZxDbIR10mERBXdqnM06i+0bPI4iALMW+hudRvgQrjPi+HwV5E5
w5RrswTFrcyoNUxOBFKlNUIAFqzhB7vPoQqhKUo9IRA0UtyJpXPIZ9wwATipLQ2gdPTAa5Ih7TDn
v4863u2WGQKg7x1dARVqYskp/YRlIXi2AWAs74SzaOdlle/Sw8zKQXQREFJFnwKYVQln2CgWjSxT
AjoexudbRK/pGeew53b+C9gubHQecdy7pblKdhLp26FzXJ771QhkilARkGk6LdpOUCOSsFaDwsxh
JA0kWIKlJT7cu0VmyHZFbQzMLPBEjan03KK46rEz1w27XGxssCkEplPLRKqCP1UFMdVRXR4Xt7Cw
qgois+/CfqzIYwxkzymw2i8VhuPFgN/QEgRBn6SBHOG52aKhgIyS5HtlzFuoThEIkXShKYcGeQNw
35Po4aB0MnPCw+Mipx0Si21WvmO9/zZApoPssy3MSRK4L0epgSokZNbc28K8WXkGqCdcsNtqAY5l
C7VhAANahcaoTxHTsRmVBOZ6CSXQCOyngqXaoYh4seqHvvs0ByYcVh1rPWtVzGVtIBYr8dF4GFhH
MtdHa7BFDwWd0c+L0N0cAe25IfOjGxJv4TNfs1ZLgVGrgsa6RXSfx+0TEjr0Kc7qJCASDAtl8LUk
x10aj6dFYp1SeMCt290Kd+zWnvVgYJiehapyaTSeHKr5dzkNJz8/LIvUAqEXUXty/hwTryxYL+Cb
0Ug/SJs89t1J5zIW6SzIcWfCD6MAZkHKCj+duJfPeRi4BOBZpAnV0Prw2AHvhwx/ePxHrkNsmoGd
ERwro1ZpsmTTGbkv0sa3KMkcZUHNPGyaKeqdW2abgMr4hx/wNDyoFd4VBS7A5bH3K3xLz2eFbsea
2GfqZdVMcHcw9OpgNFQD5FzhCwsrHEDPjQAHsiM/hujQ+k+nY2sj8acGXpIFbBXrgRklRRz4g5NV
aEuNGTuoM6elI7Fp4aOIU1SCiKWg79Z9UGBtiDAaSLmYqqsbld/Ebq3wsE8IhxAvIE6pwYz4tlEI
Q2NL0dx0okYdXFeDeKFvjh97Ct7Op/RubjkSd6P927BByAwbj+NI0fze7qThbuFDjq4T5a1Sa7qo
JkaoNXonyGK/5v/Z0Xb8hs5TOy8KUvhDBPpyMBinUOh3te4d4JDHgXGnOAFKxmGVQ6SWOpXlN/gv
TjY3jd01h0TUdbQA25xPKBVtm8KsKNvz1tJoSGB+b+yMF2Sc+NPI1omPhSTNkHERa1MiDGejOxpd
kTxd19QEVbCxXhPCSFtlrMb1ZSWaEAyGfPhh168xmpm+j967PpDYYbzJ9jZnAJptmTh5deENParW
inVQN33jtiw+u+as52H436j5xEUazOjfAMQe/0CdIsRgZtkDnkilKhehk4OKLUrX8uzrP05UZgbK
j1u+psixi/Xc90GpL6O/oJP8l8np1ofZWvd0AEMuMoLKQP5l5dgVm8FPejzVHS+3eBMf3ISMAEJ1
IYcPJ2o8t+L7BQMYyFQDN23KKIU7lNm/+bOexpbHVNYYbQ5pUDUt5ntul4sEFTxgcqo9/NbIdv9h
dONkrEIFLF3D141AabRju3+gNQWppv1SOHKPhCD8V0WRGurjlz2eelfRI5Y8zA47SrWnLHBF+1n2
vUZgSNb1jjZdB/2uMLtSQj/U5IJnIkyyRelXOolnP1p1hULMc4wzjx/xngHBP8ONk5NENcALe59T
o8eI+C+HI2hTUZgBTr5PiJsr9KvcmXWmURxS6q96aj2y4tbUZwjXAg0o8V0uaGcSwWc57Dkl6szD
yhtFCsuAt+ZBE+en8fLNjHMxY5DEyv2DVOFXlYJfcHZR5Nymd9evx3v+76WY9h2KoDWNmX+ePXje
BW4j1w3ks6lbqo6WeUt2ENODS3qIlR6zEQlWhiucorCTqUuvIIkWUZm6DNFe8VXWneVZl1dQeC8+
Q4KTThVIo9DLijP4+N0RaHd3t97r3p7PMYjbhjKj3GYIISIBOCyKv12N3GLTTxOPwUxXIQXy7i+2
4YDcpFWEJltn/rlPvUlCaMnR7NXHt/I8FUgmSexFh686VU7slMDN0P/TmaC1ylBX0INHM+1cAL8b
1Ytk0VWDb2QZwwKNdONEGuEatrfIWREpOc+GpWJQRFIwrU7lOeiQErkwrRDyLxJyApqIhfOskvLV
JQJgtn5LIO8eEmO25tcZRWk6mZcLZG9k7yHM94JJJghzivybC/IKgfpfRYzLW2rZcJk0Xfvnd3jZ
ttNcBuDz/43OoQQ8YG/mXbjaV/GCmwgPj873SqfHO88D4JnOhqbelGTIKD69fMVvgI+JFCN+IBvM
Djs6mpnO/sHovadu9pC+5gyaN1XHpGY2qsLCAda0FNppCBe0cTbxKDiG0oPHjfceB3oz7wJssx5O
F2Qn0iSTf3WnCr1OUiXhv+20gmQ5MI/WT4O0d+WZwQT3UKwdpdBgzYGE8vXh6HIwtA8Y++stQ/03
mn60nBE+7x16KqdVWtl/0advIwmZQD7vix46khNHSgEAd3srKUt0BEA/ZUOkIzXOmrgn3AT1vcAq
N/67R/F8lM7XplQLon16LyAjO88Oc1YV7OhsXdtZQuI1Rpm4AlC86YBKCuTSzWJytHzG8ze/3+Gd
YW68F9WelxHlhqQgpHDeX99yXw2L8xrYhq4+LpU0+G8DmGIJCKLKAmV6r4Drj9CEtTGE2RzbAEhX
AZsjr3yFC90tL/jP/iPmv1MRN1bAUG2VWPbXx0f/2pHjLQ2occ9Hwn6l5oaBBJly57WFOpYGPL/v
DfXMh+ZGe2gQHSMOoSt5JU5trUzetLlp636ILGCTshBaRQvg5X4R0x/XERLDja/aKekyEVD0Ikjx
5alyu0inOPNNjC0Y9JSs6fkV309epbWRbp4nnv5N6qaaruZHVL2RE+sa7roDPZQUmb5gY3CMITD5
RlZ+UctEklQeF4okdqsLIxAj0TRErR61VVJrdgM0GVgYWkGPsXduK5vzEVFp5LqYJdyEkjhZf6kH
KxF8dwe6zNMqlcj4CXUMpjo0GUra6Y6jlWU7SYJHWH5RdZ/DV5Zt3DmZ7ys8XPNbe1H+fkxN0crb
x+X9EzXz1y9EdBp9o3kTN/3Yw+tBqc/6cTF+q3RxvQIDXKr1ygR7df70j7iBaH1ovHyzEWULDvZH
CysGkXXpdhitNOyTdAWUTVK7l7UmfywHwo1+TX2F/DhQtNPq59D5Feo8UcEVu0O47nd20xseFMxj
AyKufHMEd6T0QKZtl/aq0ERho1HCPK4I9VzJBb8C4xmj3h4hd6lKv6zmte6ooXUSZm2/FSpo8XMK
2n0vJQiLsfRjtWYRV2UoeG7i7//6Xrevtsqv/CeL8cJplqW9mzaFnxNKhc5W889p7Gkrc9SKdHd0
TxOw77mJHK7QSXS2K+2aRZFqyZshWldl5PQ2Xm/OVDfeWswi9rJ6o0mvsPod1LhHvRTO6BbYzhjV
FCJovqe4yFO2XxGRHqC6jQqEeALkGYdFeYwMKq5WD4gk+c7LUwaQwfnpLw6uZSVxwVtGp+rxnWG1
6n8FkVDvjYZDn0O1Px2ZsETftr1e/wDZVeJ8kKfvShDxMyIJjZy6vnD3rXcwcps3RlYO0BuahUiQ
9klZqaYotE43hTT8MbduqX2uo03QrtG9gaMiOmvaeP5yBcEcZXkDjtJu5mPbNIQw2ToZWPqU8fPT
x22U/oU3cC84k62shekRUfaljAtyQ8B8RpG8CBSi22yg8npK7CRi9ZFsILEHvZgJMoMIuTBfPR1y
yZ7iiqJyX4VPqZQCvMkgfUQUZjYtOXkZFaPth76GZY3hetCrUTAYPRS766R2cmQxqKhrgE9dLhKq
7UmLov8kB9QXzEP+k/ZxaWZaFPBeF5KoRjUcNG7YUBcZvtdMtCxYDCB1BwboXIpt1iU8T1i048tk
/RaogwFjwHkiuUoAqoRDh+VrdlBqtPwsWTSHHe2sgmdHLugCoR6Fy4Zpcg05UU6dUlWMvFm0vJCa
KUmph66JRrnxbOlUAAxgIbNzpuTEXhmgMY92an+eN+kdPeEmVP9bvgI4pSca7rVk0c9DKMjuCUi5
XJLE7wpl9W7UBLeZ+lWFbABdOBXgpdTylbSH9SuVmZ46k+RDzU4tWpgP5uiIICGwOCiS0aCfluf5
uT9Sa3EUmC/02wvS2YGzUoNNQL3U/jd4U+6W97YmMBDrrNzBqRieixhIHiNF1VYIQwcxRRhYkl0p
T4rc83CA23cHc5khcFaTKoBamYAzilwQed1yww0aFvFRHOvND0z6sOzteRN2gcw6IBcbSxQhN/pP
lSGT+T7VfZtyoMxulMRZKoxGH9lezI++K5FgY8npov2HHwbephNAuXEV7yp2Q7h7cwqntvmQQPM2
HfficFRfXGfpFWf8aCzjo4TzqsdBPCwPLt53ubaqOdm9VO/CXadPohwlqNq09R+9lnyMJf3n5ell
mnaGPUdci8Y2+UUKdJq1Wc9MoIEnXTl4xsVVyyjnmzfDHDCc0BWRThFb8QwqbXoPB1qlfN+6Naky
CyGDWUtwWCDrqwTYQg+TgnAS2fL2GsJG2eL0dKzlIlppeD0NyGk5IHF58rYXKTARx42A+RmSEwgz
daD0qCh6osjevCon2wjeK1hlQLyzBmmMYXMa8Whwm3pRr4CIDoKyKB8hbiVcBnl7crEP2yfvj0Ps
nhqo6+1HTulnaAaIsTA/mY9I/xIwrfzPlXYmME/TEN1F8e5qBbIsjDzcleiwUcxxN2QFQQsDAW5g
+PiY6+MdhBzLMijbTYvq+ua/BygAGf2w+1Ug4yIIMXVhKjn88nj9R1vib5v6D+inwGNbpxXRGnxt
SR9rH9BnVSV5AxnQmaWkfCuU0TOX/9rj4OS+/aypix9vtcABt4MI3LNfW8aAklgSbAw6O3GvqjX+
kQzT3BwsEb1NUUEfRJxbcbwOtEiwSbFTf+IToowWVv7pSXMfSwkcjAVvF4rcgHAi5r6ydqPlzSKM
WE12b9908KOMKubWSdBDlRDCYGTPG3SJNDCZTosuogl6v+wx86e4kq05pqPCnGMj5vCBWkKB4J3f
iyj4GVj4JXVH8r+dg3SDEnc3iPDnTy8IKswxD34H3XSLt8sg12aaOZjyPtb/K4MbrCIOpoK/XF51
0Cdnqg4Zcq2Ls81aFAmAhdnPdST/phCS5qxgtQZrr9ETVqGDG7hOeWZ2Ijd/MYnF7w1nAuuKk4I9
CwptFKJYWChDdhSt8DA9tKI1gELupQp5/Fn6ppc4KyrPzlVy152iv+LIfksUjk+nUtyv3k8HBhXo
un7CKTNTJ1grglVVyWzF9v2cq5vMc4FAB4ZoET+YcVLSVQN1RJ8R7nQemaa6DzTYAoLlF640k9vy
l90GSP4E/5600LyBsPDj2HHwH7eLn+0+UZezDYFd5Vcivu1LeDpbKXp0AEmUcn6tw1ULdFTN6Roh
bHNEtd/MBrF39iMwwU7qkOTW/qv1S/oEcaQLGC0XA1nPOjtPd7NdFjpEj3K8Q/BqfxD1SctUnxLG
ILqIWwF6yg2z3aMy1OcqSepzLJfJXrA3WvnvIl6Z6LICGob4QoxdlIUhw2B7gJN/Jz6YH++Y+qb0
k3UMogt6YsxF70LF10qO3B6cuwPCQHtkrY2q7qYcQ92Xo2l9qkoXpka3d++0p4qvceAXTxHHCIlb
e89vb6WJYQDHNuyOxZWZk4Qi29uUYIBQRDlde+Ax/iGXI+jcRB4sBNACI57WJ3zgh3MRyJC9Tqfr
ERpyuaMA4pxD/SbNzEcOwSdb1aCSN38sVZg39nyAK9KMluODgHiKgaEWeWrGmmSEUsoFkNWbtBXQ
T+u61PKRwPMXd5adR+5V2mlwlYjmBL+W1LdIrUiTXP/qsN8qIH5u/L3Vn5fe+2McX5I1qp/AoAHX
YzqU+ng+j8mRfkrIbaTiIuLq0BIGH1qjKcn5fFdrQ2CxenU/RNqxIjQfw+9t5fxNYGFohJFwNLmJ
CZzhAJViJJ20F93V116rKTAi+1TpAMBNOXS+xT9sdCydaKOLLG8z8LTu2JsQxOktDeau3Wu3gGBV
0AFAx3DkgIv54CBgAERUy8xqIYqCM+vqHhchD/tyzpVP0YRHCQUM5iaXACX+oGzOQXVR8MHsyuA7
+OGMdNzBXaJWTClWmo4qL9QxdTYO5huaVCgJE5z8u9rsoicoADLFScpmOjrR2SU1EnAMZDWk7dua
/SL2/AF6fW9Ztoy3uoPTC57ZGHhCXDQfkwjAPbVThacdlhKWm5PzktmaajZ0fEvJqLmwfe0i1S9O
qD1hnaC8+/hrhTy68JnnIpHZEeBOZqlA2eJNfU/aR/brrxLMkpDeozBD7+OrnYw2StyLaP7TbVxY
NrIdXZn/RbUpmQEUy13U1R7PCoTT64qJoUMtpCP6zYhdnKo2w/3+4HTpXkXdLNCDOtagFoK3NDf5
NlP/uPvAInawRI8CGTxb8f9XUo0bUN/8ERGDY6nY9gvCFE4f7tKRRptm6L0TaL6dc0fa/oW/Bhww
GW0ObWLxxvIglhlQa6lEVQb8QEq/eoEinqcDWpZ9y2Bfl0gJ8erZuzbNwkncF6NuL10SMX5pv7IT
/t8SFhQxjmOcicIn25/7LVnbFFtp3lHvkNMABV0w3SV5MTjQLUQUGzglx5QZYQSdwGJEQyCA3vY6
Pg40zmsRF6AI1qyVr/25ENrLzh8QBZ3fN3O3FyaeQ3Fori2htqBHWPhjdFucef34mkvlPsrJvboe
anxxKSZne0Lcb7qpSWHohEYO1PEjtVvwTZ1QYONOSVxLXDt2So068dogGyG7loz/8IWCmEOhWByv
l4lEVj8fQTGndtg0b2EYNHZ0xT+hYR2yZX6ZAiTu9V0DvBmcQw0urXLRNoTwQLick9LZ9ZtpAm5T
7ZLXB5IuHzBMfi97VLjU1GjoJUYcemaqNPBYJxM4hakhQp4qKdtNkGzxicp7Y6FgTtnCxPhmC9hv
PYA880w0T2DUgRRwZT3Id1JQwmvktjlfO8jwTe0FIVquPtIhQDakDHTXC9mLCY3/GNBePQDAZLqz
9LNR+J05AJtieei/8mPpoIa89Wbd1wXWipTAlQ/xTDTCjIe3IkwxbjOglbCokk+w3JUY4wp1CKqE
LmCbaiGRXGEQpVfJ8T+2TLUy79ScSKxzyfrTXaggYFk/iNLo990l2FiRE6YiNnyCEJ4rbF2HjsuL
eQcqGGOGiVvXhBZyzAPVLLNqLFOsxtIxXXJBJpHXRMxbEnOlRUBPR0HM5rxTLxPOgbSfmto1eOaa
IFsRV7DK48wvfzPkrHFnT3L38vJGNdZe8/wOobjREBZXYloYjmEYW4czR3bhpEUCiiDF4S6qqpP+
RBkLrtmtA0nd+YoWPcObtk0CmrBcsBRTmlEua9QwQBDYqAnun8P+087RcV6/Hw0IODoQ9wHN4Tex
p7j8ghCUSMb4bmpSAPArJB3TDkhYtvpEwjgpPGr5J50KF0vjrNkqzdIDRNUmgPAnXBsFH8iSe5QF
zBjOJ6g27fXBQj+v8PaBvj+M+9aYqLKKAcpXXullYqhWuddGLTZW3ucoSk8SlsjWG5fdjJSGPKdD
uecqBcSVMux2kSXmtdO0P5lins7FctMzPLLAnfOL+DE07YOjA4Gu0FQbvpDXTYpV48TRHCStNwcv
BAp9HuqPi/FptAPkBhOHMfFgy05/dniCjLHfFFtvJ4bSYF6tBNcuMgOF9vJR7Pxufuxf553P3Wvj
TTObaKRMqThfeeFXeUxt4Ip0EOrPNQJc8RI5ue1BrEvY/JjUefH38AxtdR+lRfHWyG9CNHwG/xQC
egaWLjJlzAIlApBuUjPNIs6KUrfxTVcQvIt4az6mNvRmaiUi20O4PEQDdgV0gCrszL/AkEqPSUXs
NOBKKjPNuYGC+9jxraU2RsjVUh69dnky56c17HT62+lEvdvyyvP3/0fR/7/EczpxXZozm20PEQPY
WwYWwCUhBoJuluD9jpc5jUoaWbwkMIu3TuKvJEQG0MHik49fPVh7P6+gO4MHhC3rnjOcYwtKvrtH
U8oMVGYiNIVn9Pyzld9yH5xDLIGaWyP5pU//FEjAvbBI+dytiydfBRJ0PZPOCPPieiwvVlReUEcM
pwu5HZ79q/FyydOk6kU0bTyY/QqiltbNSo1A4WlM+8ratYBxwdehMG7Y1/+gujugntGoqbqP6SuW
VKa5SlaLC/wTNX1hvVuUcQSQ9T6ikxqVNfvm0855W8TcjXDCdJrECxZYQsaEUthMlzIHyEqFnneB
YYv3L7++CGAy5Zw634lum5lw+34vwEnJ3huPj1QNUCihwkjtjTnTJ9MFuJ3mXcfIIjKHlDiWxzqf
V9aGkfk3l79ye8tDOs038B/mG0HALav7KJ/uyySqLAZ8dnDUnVjM5MSFqLEEAb0iFi6fwqQ5PGto
L/XdKI5W6/V6wzo36GK10TbNro7zGKJcSoDnU/TFpVA+Tb4otyleCTMp++VvtQ3XKxD434l4Iq2e
tUitj+YNnUTsNOxZZ/lXFaSRbXZTUOdurmzT5Go7UEppErh5RBdcoF7ntHsxwEJfo/nhE0D541i0
HsjDNyfezfMvazEAJ389P5m5bjscXwVRYznLqXsq6m2I6QrFL6q6lH6sgyQppARG1pguNm4JMZHc
UjG74hIEnQTDkHEfsC2S3twviECsqBRv83U8Emj2v2analsskarjY0RwK6uHBIT8mBjSH2bzuulP
OiRfFzOBs8loCSR0IMYUjXZZSipVSEpQ/ttKHXlrxqZmhLB1TNyYQUd/xXoyoSeB23qUCTmA+3uj
FdLvKrcy+LeDzxKPNfyQRSetqeigSD+XIU3QtM9CAFx2OOPs8ZYt1COg0zc9nNugpb+4Z4cmEGwF
nGiysVRdrmBhG3zk8X2hbGpTHQNkeaw0byKzOnNJ3JXiO8Kewtp/1mxTXL9xV8mC0/WhO69CTIak
2lfQtwuHin5ECRmHJBacNERh3ch2U00sFsD7wB90XNerllnU2fIRsV52c4cWYLSF9b+YKmS5yFy2
L30IdkkYJ/8ebJYlqFw5QNTI9N2R/urAFoj/LZMdfF4oy3lzogLiNgko9ILE404SoV7PrMFamGqg
yAt8ZAzLy7pArCwHYkW/Qs+dgiIdClxEm19LcNPet0jLQAHQAgq+GoQMqqYvs7zqX0/SqrDz7Npf
VpdXYz4zzrG4tb7ArY3Ymgrbmdb8my7UK8NxtWPU3ecr6zteLCCqkdsOVXtvusYFAwlU3ExfzkWv
+rHVXEk726AcP24+m8Qge72s5US24ro4kGt/hRHbnA6hCWerVFhoNJNqcZlqsaomWc5eMlAllbtx
zB6IXr0yo2v3H0NQagjb4zYyjUSWkbYJf58Pt9ERBXzZ5cNf4wYjfG5wrQvQlIObVOgP+KDfLnLK
ttqjHq+bCBHFKHF3JdreBmyW80fzeUYq7vlN6ZtAj4VbErjltnZUb6yBX0bOlqCrUMjVo9kukERX
LS2CvLX95uHPNFkUk4ULHowJvUhidei9sisZgTEbDnhQFobBOF0dMzpWvYz2ZNAGm/gvTEnAU4sg
5fFlXCmVpt/OyON0KfGE0WCM9ywTTERrkxoYIkCRWZpvtOvagiMHymBm284ekflWN40F/F7noC8a
trcZ3ND2QoSrVc6p8mkc9zZ21BX5kqO8j+cLQj5mfRj/Fo1CXzJ6Dc8AD0H6ETOqXNfkL6Upie9c
A5B/emXp6oTW4D7sdSwfDnmnSkeZSkINK6gp6YtjptlRN/09wbe22/IyughVk3slLr+0qTcyfi9n
G0LoX3zQmlLJ/JDUhxmelRBaXvAD73fzJ423CGak1kA3ndHAgmXYgssEEuWQOEmJQ+wdmyJfABDQ
3hmR2RjhwZ7Ron5JJQgghSZvxMIUont6P51SnBY/I1qs+CeaYTfJWhWSLDJLe6uoqLUdT44A9P0/
wlWGUcCS2iLeHRbvAMvnpB0aiYEQ0ZiU8YQD9CyOOK37oFhWIhMzVVSYq2gIO6Wn85QatVI/NwDD
OIE107lW5gO816kJZPd0bz75h6I1ZigoUO1c1pNUrKLmC/EyI3PF4Ccl/6JJCFyvuq2a3ZD1PrJm
I+viNfhh3Kr1tb31H3gA6FKZMxNyroRlTcf7bYtRdwb1zeAASGenOE1IphlC8ioppwNPE62QVTOK
wvuitUMNpFaG928Ld5bFablOCRX2RivUGIeLD8AnRpIer0pNEzcVHz5TgNa/7edPZlILnROo6WvM
MCSP4CfJ8CROxQXx+YWuNzpQtHzaCVQMxyBFDRcWcboHk2iwcngJz4vYqIvE99ECGf8basKaC6bZ
k4AdLUAvvIOaeQGyGqEEUs3L4FvLdHMBJDdWipbNVSKRoskntJXf/3Eu65uJJ9n96pGh0SEHdkuF
MmaBwJ+C/RR1k+2i5255XM8ZqaMhb7GlyY694JmdLewzVzIl+YG2B3U1mgv+EJCLIJUpUOniFVTg
3jIoGMNGLDU1oycMETbeFUF6d/kNU2FMOyz4BQ1C/gACAL+as0y2wqJ9W3OpAlL8mLxnKKOs0V7+
UT88TGjWef2hepXqsEqkx9gvlDnUy8RTVyPfxHkXrZAYu0b24mWpMLwgOKVNKY8ro8GSPiIUFCfX
7ovxPXA5a6STACAb6yNOsh2k4qFFshVVSKI0alLvp0G1ya4WPbnyaii8oyHIALqihOnuvIxA8Ajw
/VDGvR0ozEEDUXAHXa7kxOFa1TfHnjxvBK0eF0deEvUs+tBmVCrq9ziW7g8zuhnjzbOG4w2uB1iO
C7XVt3QeQbX0fMe7lUMhizXboQpgG64LcNUId0ChkVh8fp0Bnb5xZN0OG+WNdKAyLfdd33XAjlXd
Vnju6aj7Gg8F0AWwnkmcFa2AANb1PyVy0GfpYp7NJGW/LoUMKIGk8G/rRpgTtVG3O7wuV1TSglEI
pxBfFHEbL2WRNiJquxy9lPHjI56BRcLPK6QpccPjOGCvaVR7ZT3u6GMR71JUE8+9DelBzt1DahdT
pXmMbw+35wQfcaqeBgwBZEBPoUVdXIT0AOtYfpGBy4tyapl7d5VGpEzxckFv7zduQ1/mVrRpggII
OXiinrF7Pm7OK5uSmVnkan2Ho/zMueg4cCSzjPvGI3OC3ZaTGvD4T/t6J0qJ+b6iqkNGGTGZtel2
kvoFHuvRPEfBkXbeyqdInN7JgHJylKgVHx58PYSALRCShvIWceYnbddAaZcvQauT+FvK28gKuzjw
JGlNdDsZn7bd5Y+1MSth8nFRgdrlXO1JCFpk8NJZSCWHg44SxmwOkYNjWD6caGTm/LeNfgWHomIu
eKhDC2XJHK7iUxmAG6bNVkwHjQdPzsL3KuFiMeVXTOIopTO41lrwRQeyXuBhz8Cyl90rp2ymM0Ix
csMWnfVhbw3hNQTyuVEW/y6DlGOcbhZpdmy7CXArntOiZVqOkB3X63qr7+ZNW5O7LUhYCT1ohYl4
pOSInx1IqyATLWlaaRZXgwbm2Vq6dfA09ihO2gTJSJ/l6kdQrpndXyGxPYtX4UhJzpQkN3Zkls+6
2Wa7/l8ztP+1QJvTcK8KdrtozrWeg0aD9sCZSXAzfmy44sUKZefbZri7RbSHQcxerdlxJIoWaA41
tNK12IcFT0i3U3PvSddcFHdzKqoo6YbScQIYtf+H17X+eIgAasSeW0lZzZ8jnu63U5VGLqRZY/lH
lPrHeoLzEfwu4Xg2emSDZM9CN3BlvQksigoAOWZ+KQJrC5Ch2iO6O+amyefbq5PYLkxSb8z11pci
ETgzmKqVdbKHr9mmwbHul0Ey2oKVsgVL2C/Ay41TQJN9N4FUhXcVnnB5s6C9yjiAMVA7hPaX0Cq+
6l3bEIxmUfKVAq2cIBXAlZglQM0y9GVv7yLfvRU4U2AcSAZOh7Wj0vydOsCdp0wc17VaCYJLWXrd
4Fgp4kyAR0Yw3dWWpjGY6k0nPN6ISlYrs5N3gkcih/3SUv3VcMhSKUuVVZIFnuzKIVmzI6miShxj
ds5sDAN6jsmSqP6ri419ecvIRzvEXZ4NQZlkgBioHoQbciNky75PQHXZVYQixHOs27lAzKdbtz/e
R9DGb0XAc5qjdwYN5T8rrAqQpUPjM4HnCS/OtQpqnobVT4pENga3bswmwvbULpdVT4tWay8YdnJ2
hh8RdQa+vs8CKloUe0R34ELDJ0lrKytQNRE2cqgJ6gJIXn/3IdcuikfM7XxeqKBV0+9ptLNQisJV
+JO8W6kqoAoFnrCwSbquPF3LpmyvvQ4bDAZJeHzLqS3mKKWZp2JlUJouFiC9hmcKPLhAc8+KBa1k
O0hN57kw3GFL2LjA3+GENLlDRB5NhRVfYUf40xrhefe+YxEU145/0E01tQvKiicHkhKpoQMXlP6D
eG6XDLiuY9psQoHPp45RBzFOZg/47FFUo3/hGt+MBd9tlfp4lKx/chDqDbBXq8cYHTQ8U9GlngBJ
B5RV2kbJAcxxZ+cxMfbYdcTr4LbUqVwozj0zM7ZEldeC1tXI2/j2XRpiy1qBoHSbB975nlPRxiU0
sMWnYbw1u6EKlcu1KSWKjmNjdT8X06jaT02hPmEd9KslBmB6G+60tsIW7zRn4yIvvP3AaS//DynF
4ZimOH5TDyMGTtiJI/ab7tzZzO864D4aNiGGDAWo28cJviK5CQDDsraAR5U9UCYr2/8lP2xazqpe
1V1km35YKm/2fW0H+1crGG01HzDFDMZDlRUqxeNGVblpQVCAu4DChTVQsFNbQuMCYbyoC+9r2yTS
4XP5BDFWxbeGIZdCNhvzjKsuOCJGhh4KPfTCAY1lZBcy/J3drTKQjwqdYCHqR9YNxy2ltv4gukoV
9B2JSeiI+W0BN6bFuBZLgfq9MqcaXa9ve4SVefN4J2jrr11ah/cemyO8HWsao99NrbSzDnXFUsw/
KHeJbFTYFkwLDwZJpcC/8ygeORfGFXVx3WYNrDoh2v6IV1i80czcr6FPsyINX2MIp/2LXnv/YCbJ
t81kumykoFIfiyE66LqncrTM15yj5C1kQ9Azmj1KacRiBKS8D7iJ3iWpzJR73uvod9+9ewiyFK1C
jT5XD3xPImnTnxGzlPo9SU9JSe4Pszqrxl7B0jHVtjexxkFMIwRsOuUX3qVWmIyBShDJJ5z/36Dv
2JyPcsGDYnhql12kL1ZlfX9BUlGPEhE0VuybzS9cVvDD7e1B4LpMYXDR6rMg1sV//1uLCgsD79lE
7bxOzui496/KIQ28POtMw3DHnqzZbxufCtQFrzFVrdrtjVxfKXps9/haFDZKXBWeswraXw/ivENz
Nu/teXA1ys6RLtqzMKDxTcpzq8iiUPD9jNX9WPns4eqj389QUTkGpjop1O6pljhkqHgBOoOdEw63
esKOoj5LE28fY8BffS63Oj4RiPNhy5079FlLrHSBmhv/ZJrg+LughA1Th1aYfDf96oDlVCO9yu8M
dkSZ0abGOtw3zDieqNXJrhcrlgV6LsqUD0nLvdeNZcaD0RPGYYWfOVxYqLYUHHaLcEgz5uVAr2lo
jWAfRCT265LzhNP2k+chM1W37iAuUoD2176Bi0eU2uOl89PzX1pzNU4IinQaEmQaJvR2XWRTyHgt
fOOjmFX7SiDz2zKQnOpNe/aqlxJSUfzTANpIHUvG7A/sopbzc6TFcQe1eELSpGfPND35oLMP4trg
QT6NxB+qE885Hjdv99ve0VohcltNz41heQZH0qfVy1Sn+csVFs6LvaVfqEReG+losmrbuqfbTnyp
0FQbk8BfEK1h0Yf8/h6iTIcuHWOWkE1a5/ZGLvJjOh8VOhOP36m1zPQc5Q3t2zItijF9x88g/n2v
CN51BuAKGVfa7bZJ4JWfOXhEuqjsqoJcs4rnUHqCLGfmCiYimRseWEluIRYTbhf1gxISCZYkDrDC
SIwVaWGYcOJiVqzKrmi05vz12iwMFTTrbhpPheq9Crh02DtA4ehMPLbhea7wJqOilh3AVGJB3qpF
61qQNqYiHzJ2F+wEEruSJlobd3OWU8sTn3P+P/aHzYhXgcKFErKzeeOaYQmVCmAk2rWyKpFYeEIN
mVCDBQvEEMI8DtEmHCWGJZkoz4x/5y6dGjSflcwIwiGSXMwG+HDELnDgUNo3aqpbWSmB5M5b5qoq
WrlhMZoNIlkLoKovix++tfXD7jlwbLFtX7XgQvEEjx/vaLJ/RDJw3K4g85lZ5PHKIPSI1g67i2ki
HHjUuiNOSFzzIcqoUQS4YhcP8MKP4J79lKl9xbVG4JJzey43IvYEpdo4bqSd6LEaaAN/V04iGH32
7gV8rxcrNDL8o74aDdTBStdg5jQtsEiCggxrZRWakbvMUvSRgHnn4XthZ+OAk3p6tPJ7upkZQBd2
6chyag4qmaR5vMyr5zIeLMAHZl/g18+MOHR3V85k/O1BXHZ3l3rqbgnNZZvDrx7MPZKSBKlXF4L7
slztgfkFK+TLcz8yjgQlUj1TI3/E8SkEP5XgI/bFsXL0uZ5z95POdZufCKTtpwRJv0zfgShwV1S7
bKs8MaNm65WuEB56m2hCQpj7WhW9Q3WhW/7kqE/HCuq2Am+TBTt7rl8yByxlfSvynb9e7a1vhhWe
e4RdtTMbq4o0Qh9PfZ5uQCHRdnjnOUF4Y9nA+TIAiHQSMrdJz/nXPgvd3AMJSm+X7Ydqyo6m/pOw
fdsqeHwwnAPAk6YEpAbIF0KRenweBI0mlcFzeFvlWK1a/3YomMW8yJp7y2TvCApntlo4u7FOryhz
LQzn/RlW9jKeyYc9k6hC5j73wOq3mN5CYZnYReSiWrCTrHaZTeGQS2fR3Xi46gCNtG0WQpH9lhBr
yxTLdYPuRIz0u1S6yRq4DGchdr7fE4olrek2kaw5jEBBoy388FQruFxpiv7yMMe1IfYUpe7UZNAZ
CmhehGHpfctQpykwkYLJtmPVhkvqwhtPUdqaQaC+c4brC95LZllWKjbT/q7l2MCj7biqM9hag+bg
MhV4WDw/KGPUfOHxNcZj3gdiEvz55lPbsCrpblRjosqC248iv8vV1oVwEHgi0WH0IR7AQATN9EEO
fmi1Q8BwGyTW3pDzzSPHP3cAMNucMs/KM3SwOxouYy9b2tbhbDcI9Lb8zzhuB5VatMdO0dfMC+Ey
EytFMLA2VF1j7A0NT7HGVOcMs9Ejxk09pL17+gWFy5RX0IzCdD6vn9C+AmexTyOGUw0IvX31zLI1
S1qQTEE+BHnkNV3jGpvElJoqdfF8gh0U2/B0KkD4inV6Z5bYseQJXm4i4ptlVT20uCavLZKZY6Pa
zgrVaSAQhZB6gi0dwv8qliMxjVvVv8Kw4okulj3SvSI16zaRdVBXTP9nAa2IMTI2vmoDurtxGbnu
rszXCFGX7iIltxUPlXFK8nPm+xEWdsdeSYe46YJiG0g1CfHOjdTLMbxeQZ15RrNN1oj8iOoTn9Jg
RSvEzey0mcP4l2l9DOEANAulOax+8qbZy0TTxExQKpaXvpiohqTFj5EWgGzuOy9644IIllneKzCD
lOsFFG9Ms1E0lpg0ojruNO3lLFdYtKwCh8PBHuR1LJWuDHrRRt8B0dB/GsTKMJ7VQDyhWazbVgnh
Cj8+tAcEeM6YIrBzss0LUqF3Sr9pH6Jabtt3KchSNeQYg0Booj6j1R2GeOL5vGgCAbwuALsyOK9c
e4n07tpRH1PnKIpOvf8w9iZJfJGcPlIxG7XmiN/XaQ3Bsd7XJbndgGcwq8I8XjoyZjlC6cB5SQzR
tryCIjLzR8tP+AVHzUNFyxz9Mx05BQLSWcREafDqXYO2c7IDNWCI49gQaE4FbSfdrMgZPFZdy17e
VvIgNJToS7pWV6vZoUYytevVdEl9IxflDmTdF1a3eKa21xYX38qBgsLp21Q6mJ00W7nzLVeItdVG
xhrOCo1l8VFnUz1PINKiDcPRQ8KjEf1fNnPO++gT2mDau1e8HFeRlLxcpa2uIh5T1TOxCG1lKyS4
BVyuiT6UWnVVzPfxUgsMpV2s4eCConudA5+a3MEav8hqt0e0vqt3UJxRVCdEr278qN8WKtfjVjdP
2nl3saMYfzkKhDDbs4dGcIsP/usAb+IaYJW0QR+guDS3QXbMiyF75xISOVS/zR4hbehZZKMGhpLu
rhWVP/B0qlOuwBN7v+FCm24FsxlQek0CMRKQwwvKK61eAzCZXEAe5dKsqXHQj2PaGjBrlCbSiXKQ
UnvCGkJVeRYd0BlbXY4U20cxQWI5ez+K/tXX4OPQxlWiub/6Z2GNT9wpF5k/yUv5rh/RMrTQ4WYW
evHdKYkoxGKlFIqUK6fUuTvfBl56wHWx9PZD+ayhv6Lk68YR+ZAlgeI12IGn910GQF+PkoxD4hpt
0A0sNQwX2RDJxn6v3MWGkCLFFxntvbuOiCjtn8DJYekvQ5A1Zf4QoxTb2mdVXTh5EL7u00mawe8+
xpSByuIpIrFTRla4+I4o/6lYaf2j1hBinO8WniIJXHMEMxYYNib0GrUiX8s4CYzUokZURKCT4Toa
663Q/rHEeWlzmaG+ccQQf5zK7ZHDE23+roaBH42pePkbho1jUWCMGT0NiePYtY+CYXWMDPtnMB1u
Xb+cIK2JWnsumwa790g2OLzi96ZbBO7zm/NDRX7RJLmXXfjtWWcld+f+iiX9BLmFY2cJC7zOsqyl
Mp722mSvSlJrciP3pWMW7+Ily1n7WJM7/5KrsTHY5sV9H7QaSsWo+fMsUxLXzTgEHcJOW3V3oxtv
fVKMVD4TaewStBtk/07kyU9astPQAh4GqV+t4WcgUPSqEfg+1YJC2YTfC7lKb3BBReJyZc6KooXp
O0yunHLXKIoQF5+0Od0ry8Z87+qOoDTMtaWK5I6ZkNeBnvQeiizuhSPGkYrL8OWhQy8cDhRZYIuk
QCrX8GSEYhDkhW4C0zn4g+bEWToJDLQR3nWiZ5KUs53B/8tPpO4s+UCjoll+xnplfNYBb9oFZ3ww
CwxJq2qcLLIyKb1kQCr13TQ2hwGF9oI0QFRbKwrbNIimFGMobhZ2jG24IZ/3FZ91r/dZVZwp2k0z
oTXo5D0h48bIklppHVMoNEu5IDxTx8trv18f8TU3uAkE4Krc0ntxV/C9z5lQp0Rsh+vW/IMTG0QV
z5kCP42rtKztSruxCrA/MZ5zD6MRodQVUOHazrZXrt/ToFH7rNU4Mrfo45uI1LwFjAHkwL/BVtJJ
E04NxXpIpRB0MTc6CjzqvP86vJAy6EfmOQiOWI0nkfNTXWkXdtPqwhGVqi2HZ9jGLXfLR+uiBuz/
rWwkFgHbggcU/Uzxbn3l7fen3uaSWePg/lbGfGoT/LbEzuxY03dooKa2L8uLTQXuCSwLY0jtuwaZ
a9sF9jF94TAa/jQtzY2z0fMPz1rOZVf9xwyBbNg7qQVKnuUpXwxsZc/DOW0KZ2wtk70uZxK7xWJi
chfBnzsQL5x/UKWGv6823vGTgQTa1vFjWSUJ+z+/9AdK1Rmepeq3pjikHo4g5+mOns3dE9cWgFWo
0F5qeWMWAXG/nrByfaZnHDUA93gFr6VjOuKK3I8DkK1pN3pSXIDirNt3B0yuysokF/Du3fLhCZEP
LWS2ejRgc+PtWv4ktFl+7RnOFKBUVLKHJf8lW6sGwSM/+8s2MFnk//5J0pYGwZXNnfRVW69aoPh/
UUN1L24xf3BECxrU1U4kpEg8xwMiI8tLIm2Feep3hTwFCJH535vFKAB+pf92gk/+iPs3kxHvfI1l
wDrQAvfFtgfA0zCziNliRzH9BxvAdwb3Q3lNorA+56v6PCz2e2xVamEs6RnLcLYf7r+nH3YPhHvc
1724LbBuL/zQEbb4oZjZRbKutHdtwb7blIlF/qCqRBa4amvyU9KEE+DBy0EQlLWl8HkDmSJ0Rpsv
MQ/3qJMjTe1Pk6//5Q5rOzAelAjvDlm37Faz3+mLC4NsZ6qbMVVzef+haOpKfsfKnDhNIckHaNJr
pjPzzvFbqKm+7LQCwV5WczqQm9eeiPYHG9n8j4fDXrMJfD4cg/uI17harhUrXYIl58EAM4xAb8I9
uTxxY2NIZXgOwdq9bARvZLi1XyU4k8vlvRucQ7oUehT51ky0wBjnP38DO4ZGD5Xj2oFpFtHWREV2
gsatfWnp3zzT141ZtUS81zmMIg+L4bhM0l7CzSePEtLS00Ws6HtDwNrzMNxdjI1R7UMTSZ9lTyI7
I/TiRIWtBBVVi5WCzQRZDeIVweeQxUzCHz59d0g7WZILTZCZZTfKNhhy7LtFX5cq5uBN3HAcjehD
TZDdeShLxVGdpUlKfZyqHg8atIAwy0FsReYtyuFI7n7vNsgBh2Zs1aBeEOXtj1Ii2O3qiw/eey1n
l4NOi7lVPAfsZP2T463yAbEo7aQZ0f7+8eKiazDjWhFRTUs/Ka12+h7bjglaMe/bKkIlz/3MgIRL
mQE0E4AbxBpNmMRiFvFF3XaJscVCUCy43AjbsODcuAgXzvfK4t+3RKBmdQ/c7uJyoY+1BYlq56DV
zvZhtELUWNZDcoDvXlucDaw4PXbsQj/2v6T6IxT5DeMOWgetJHELcZwMhafZO1MA+EYCS2O7a1+O
nieHJhG250E5jYWzc/yljredOU8jQ82WCB4nUmdLDUUJwXnPccpgGL0Z+8SdiBx7doymP6Pt5O2h
ymUfQjblwibHLillNMGoulO2/ir/Jy88pg0aeQaJiRGpaR8IjZ22WDyst+jHC82qkyUCK7X3WAO0
mUPnFVsBeglhznPr0p8+TmnonmtyGb7BHVwe+ojKgTEPZw/i02BZZtZ7Wja0TqwE2Um9FD/ydpoN
RHvE1j/tu9obp/hC7Yn2QWwcssbmhjOPM19aVwbf6bpU7xeZTEs6Y+dP/DhiY1ZNPPxpbnRK2n67
wZtROiSuLy8WbRL97CVO9Qd33pDev8jsLkXBB3QKuh3ENirko64r7r/Zqi3eTOhdI+dGzVTpJ80o
zumg5ZpfoQR6bYa8zdFLquXmkuuPYp6YZIg7OXDTIPbhxigbxV6fDvUr9G/mKuUHCxFT0H1tMWoT
ryeYDZdGBsM9O0vTPvwUwZc3kcBYbKQf3myheKWxOvGaPQ0WZagywCG8eWbnJcALkL2155v1vkpz
mDR1ZQR6cK5+DOYBEZKUrYIXM7hwJ5oPVofEDkH/2UfRXFRnm08SLADz/6EMDpktyn+XmatmDU3c
nbLCxJHnGPvtpC+Pth91gGxIkmYrWgISKNhNQ11hBbfKi2b8+umtVZ9CafEYDkXrsMrJLUmx4Bqo
fCWj7gtIv07xq5UJov2qmaynXfH7UvJuxoM0Ir4XfSTc0gHO3A7lhOcy7Of1tVBISDK5YGxGXtfF
TnPpdIyjw+8mR3mMUthlwcNAiBWsqC6FmLMydT3UTDoh1LejvELzNP0ev2gq3aAXdchtvp5qsVaJ
AjeGRvUW8wgUoZVnGQOkOCGZmVX6q58tD563NK1pRYYRTOJ3Zlf5TOewjyo73p4zlIQBYxHmyERO
1bF118ufrnc2x9DzL5sB/ElQPv6T8oPtRZ1AwIpyqyF+iPPuLQKoIyJAF+vjjmomKDITrFABrx53
U+IVo2aOV3yLskr5Do1puO/1c7k1K/I8RAz9Uqfri0LjOMV8HKDfxNmLIa8RZTweGArd1aiPJUQu
rdn2DixyyF5AmvOWN69rhCXv1Gdj3a/vLFoF9ucTDvNFm8xqAlgMTUh+y6xdZCZpJJPCtoJsTRVr
fEjtbrbk56dFYJCjTDi05NYnyg16+XK9kYUFkBR+HXylEsbUZmBmKFNN0zL7j8VJnnBRa9ju8G2h
24xnzhHOZFdzLO/Se94YvUiXdhRcU8vDeih51t7pKtt+ggVw5hGTAV/nve1XA0yiCJl2KyOZNGZX
EU7KN5kSHKVb4WVj0waiu3O/Kgg/88YVDwuM40Gx55H+GASt0/pSRu3rOfJQQT/5l6unThtH4gOM
LQSDiCnqfaA6vk+KtYXWc08K14aHoLSXGQiy0YZUxfJecEXEdh4HzIycJQ018xi6WT7U+OxEN7wc
78Mjdd8uOcwRA+WnvJrc+NNYCtmy8XUQHt32OOm7sHrzcxp633gQAXU3/EhzZIBZ+9r8Y/Bh+aZD
XkcRm3KGN+YK+c7t7+BbV0AMSnO0NwcYzbOwLnS0mcLOeSa/edWI6x+2OfeZst2niTbkm9Hz94vu
g5T/Nsj1TlNcHAS1wBG6sX+u/fE61qzl9SO5t+LynE9swAUE+N+LRtT+AL2KLkKYRAOT9oHjsbln
K941Qf+kxpmrY77zUWrp3rfbOZMvdmjhicgwkYl8MbuinIBpsPxfDn1pOsEnUacnxO0pCQtoKFNV
CetU3/z8ZOxBHUE6nd7cTKB649C7bYwJOFUg4FbSYlguhsdNIJk5RxgRQEC4utWk1DkR7k+w+ESV
K+EFs6D1FDvYMN3ny7vG8bl18uV+5LEIQ/R1kIuyefWvXMdB3A3abpli2FfBEsPRMUO1oOl/KuWg
W4TjK0GlN56I4lqWos+dMykzOZxAckaabUqkiFRuAl0mPL8iPC2ku2TZzkja4XkI/21ebl3ef5Ef
eOFytRaYslL48lFtbmOJxVPHCCirB/4gaHRKbh1mtaN5wq6svMBHyIktremRaJ14rwDxalDgM9JM
gqGGEsG8upib+7ScD3lYnB3f0Bi45A066L2rWAS91VFM/kts9XKORpAn7GEso2VlCJ+MSi1Cf7wt
Tz1lTgVAwRcFPwnqvDJjNOJ84Sy0vug73/s5Dq2CtruRdrAWKL+6bXYgxWXDEkA5Mu8HPeAnnV69
wP2gBhL6Pc3d8I8CL/SIkTmcR95VgKqOxJQeY6VggrHR3puNBLIldCR1T9aRAKujwXyg7NS9nRFJ
gTGNwIg4dZziN6YEaySF/X53oWY+FsXa21eFnWpftAYusNFQz9HiLfYEfDhZWl9M+f8Wd84gXzhe
YlTaY21wGqoFaQGv2TTIoM5HkU7VGk5ODk8qoYNqedBTV6WxvDBxIbGTvtUqAARjHe39PLq20hI/
V3QDREJtAc6F33BJss9CW1tZ7TsbI5vrHaCK5IgwXXEz6gvzVX+CHsR4cI7Ce1yg9t2dGhd9loCh
KRBI4LfTil0+Lk+n0Np/4YV+0QpOY8XlE/zirhB2lm+UVvBEFwiOTsALFQQTxN/EIjVSJEzPp6LN
LaUKWrU7fnptwK4z9Ou34qT+MyGIX++hwu83aasNjwBnEJHLoIsaHP7xnxh2XnxJ2BUE9irnBET8
vxWds7Yu6MxpmytcghJ8SCrROyCUkfyLMfU9Lpa6TL+ifgCnSPG+IVo58q5JZK1WH/Y2WZQIZvrW
dIb26m58EHZKtl384yiRkya5I9gcIPgrF3Ipvx+EBs/ORKSNB2ezdm6z2LdHCdJuH7CNkOKBvMWb
2B7+3bZBhw9R+auy3U4KG0HVE9s3WxsK1PvjDSkbc09PZX1k9T1yooPe0JDQ9wgpHfk3kCUSbH3t
kOFg+DnDn/U5+GmBMRiLlqpIOjPhitqbn3Tw2jp5vcA3btzvwolbMP+EXrvK6K6POKNL98MENioi
Vh2lWwCt1iV3ZJpScyquWMIwKKl3HfUyTmiSLip0EII3ZOuoxGnKSOrhE5WbP7eM8ysdI7v/qvR8
3dBBbjIIhyNtDsXx1ZShyRGSDY5hQRPW16dtb1/pl+f1Df+zkpmrsM/Tkk5YIYGe1llqZTU8ldn7
fJHOUHKFAXItOb9BgitHXJdDm3YvUbrqhwO0ON5QLou+OZW9OC61haCUFgLpPIRpLgD2Ak00X4CU
xhTeOn38gPfkjadTRVAjg+WOuiGTi4qgRAMyWulvOP7y+Y6BXQDUL3Wqb6NHKp1wiAOABOXXaP4S
yR2eY6Vygv6BNLJQP5lxE7wsZZ/DUyy/6Z+Pp4MQwAuZQCtyKDVFG+1IlK82T/lnhz8CJ1U8Nzja
QfuEHKlspMWwFDzTwpvT65MWnrs3p38//z5yLLI8GtpbwXAY+il/xDGl1EMYsDBJty+bef0eSrxK
e9GKacFXnrvdTqQBcK3LGtBTW/aKMtHi5OZrvEZPFIjMyPuiQk51VvZIM2gbQtDYFt9UfxBKR0bR
yeeWKFrJt6UfSWBHMFdUt5F6fYYVSVolrJ80dqEz7JD5fybwyje0d/xzHS5kwhAt4LiauvTMamWs
HU9YowciaxfVbM+7ctKSfOPPA9RwMA40CslzRpbgVQO++a2taz8s3kOh50RRuWWc6yxY9w6McZCn
6d61m6OIVl7ELZnGHpSb/CaLBHYrMNH8ocfXWVbJ++tNbCiqi8+K0b2DayKdIslMORK3g+ESTgxA
RDtHQJW9BIyGxMZlCyPdoy0aFJjeMtfnISCxPOJA0LdzwCr2W9ErF1kzFE4Ff5cORH26JdNHGLHV
JdSOuEZZolAQdhq/pkZi6elDmJZv0mgPnOdQVFU7tF4/Dh+o1abr4tc/Ydj52CD50zFA8gwoejli
FzeYH5t9ohU2h7eso7SyxNxtEH0J2ebpc4wGPZs4owkWlEnpOt0PoR5m4cHsxKIMBt2TRLrIjtOY
Jbb96xPjpGaaDKtzjnt2eLCiGfFImi/GrSBiYsCNOdTOLy5YStfafthSlZY0Wjo1pbIFx48dT6DV
QU8JoRsYPgHd1Ee4PQALD4iNv7sqq1h2m9/ntUu8Vwx2NkEPOS/qxc56QpQu61TQiNPYodsq2rD7
JGzcH7lD3XEgvkc3yaI5+LLQtSmI/iu2b/1vW/kEihZgla698V1/h3snrEyM+idW8a8w9TzH2J+e
AbDUe1DfmsAoS137G0cl7Y4X2JPB1RDxpj2M+vWnHbFLKT3MWwnq0hC8THPn0U22gITqsaRH/6o1
AlKLgwWiXT+50jb4LZAQNPFniOLmlcFF5ZGNcRExbgK9hzKhAbQwAPKc9uk3m3r9JlWiJPNwV/LT
gVbSAc5Wf9WP1Wn81RDrSScN8JTwkhQdjIY93ho7zUjqFQkw+WI1LrG5F8zssicv7673ecQe36td
wLiuNSwo4Z8iu1bs6jtukH/zMX95/4tY/kvrxYUlNYI0+9QloBfgxfmXgsJzD8Dp9duYLJyqW9IA
kmC2KJSkLxHJgZBfAXx8393BiNvMtu10xydLBNbU86Ywg8NMIyxS9WMrGjcOLNhWXHeFHVMsn+pr
fbIKoHlRRYfahoBg3OxiBJNtEpkna/nV97cjCSlphzw0dTQNnvvqUJSoS2UrBegNdprQ466bhxk1
pxWQ6ydhLVknLHQ6PjRv+JGdaKjOhod1kiyPkmwqTcrljQvK6SkAbK0WbiacpZW1X4Jnl7PMmRB5
G/lEkh87V89eAGjvqba79LyNKu0yfuxA7oHiwaacuSVq2oKfeqhmJuKJVM7TUgvJ5NFEM0OYmIm1
5N546tko9FoNsOMtQRGG2Kz/YQdG5TtJr6tegPX9oKAwb3wrRqniiYarrjrWx8fLS0HdEW/gQ5Bg
ZeX9GsSlDC1kAmQL0zmYTn3NA6rNi/2xEkSOtw9UOrRPxYBMVCr3MvAe8rj1ndDzCS0ZpNTX/baZ
WzumdDt2DGp4LiOKaOhRYKvSCaXY5/nhr3HcTtxJusdyLQWjCV91qzqr6hTQ+IvwGn23OcGeZfY8
56F2RsIgojuAKiQn3LMwym1E6/QVxgy3tSPpgL2gFFfjts4DITQvZI6DJvMxI7IYZVfYN0tpKDCe
mAq9fGs2kJpTjK2g/EreNxM7z/yCiyg9W8cmw22iZwwapOrsdaqlX1Bcl0SVbIzCHEfETbXFrupi
sMLY8wiKz+VHvx00LAhyDCrf9e5GwKXD3TSSAGDMdXoh2OvG1eNXsPCm4k5tdRWnop/Skjt1xsXW
8sRyMlQ7LjHfYJ5TQlGtPaOeE8myO64VYSoiDxT/mEoZgu38yezAenMn5GHMli1RQU17Hh7zYjDW
ryX2WzcDw9PJV3YYowdA6yhnobI0svyuVZy5MfeFSwWYO6GiX0ERS7vMalAk6gNb92LA/CQpbDqA
I6RMPSiQ09nx/GCBanho2Qa8+ojyasO0jYRuDr3ANkE0yXrMPOyxuzMaLVuAo8Rb5dGsfn5jL0i0
s/ttg11NNqnrUXnQFUZcJQ97pSPdBVq+OZBxUVldq8ZAmjGKZYUIsgfI3vfGpD/c+jPvVBjFh+Ab
w3kcOtpq1dl/o8SSAGcTlp4kFhjf847sUnx9YHVTX+W/HMsm/03Wx6yrQjkuV9D9lZHCgRnPjR2z
iQ1+x2LturnGM+Rh80TRQLhrGwgzMICJFhxPxSYASOIwBo3BQ3OO1WZ/Vso8Hyy9c/tBGrJPK7aI
3I/qouZlzsd1KSbVzJOtqxl1VFtNQQkQawmaUDpfnRDJbwumjlg+QTFfrhq2uuFNjBTFqBrkV0kg
IqWtCfPHtplZxc9FdVR4t/hjQJYU391Abq/2xeLrLcgXKwGQH/lVuPEk3F8mnfxfyvqwpbTmWjZ5
WBHqfpyxPf8ICbNnxG1YluKIAADrsk3TJsSkgxKnKNCmO80yKducnXkX60I9UWkJ1gNE9AV/6gu3
lEVUOh0oT0QXSco1PVUI1qTUlRUm+udXyPklyJqq9eddxXWhIsFyFcSQtoKGt0YFuw3srou7TLLh
gOSiXfWtTqQ57Qvi7uz8apxVk4OsWPvWsuLBQvWIbjqz3WPuqYIXqX0MRfpupHjQ2TdP/J+LrzB5
wOptPMxy0a/3iFGcOvs+w36HmyOp4iUpB7OePXibnLoQWYBQ1A7bqLsP/WTmIAzJZgQZn2Ob01ca
OQ4XlOL5VLYmSYya/I/Jt/byUejpBCErVvQuv0vQAEsEqWkGiaizZ+w78JdR44IGstrjRsQxuZnj
r7/wa1zL3Ii534uhh+oHyZkVgOeHmZ9be1gFH3oD+SpHK/xeu9TbtJggH0vhtssOtwed05TYS6p7
KxuHpqvE9TUnTtzyjOdOLn61ProwIzwb7IgKscWEzvLPK3w6dycgKnmax9cP87nn3mwsUpu7gKvu
RyWak47HVyKDLW4vJBppKs1qQckExI9GdFREPssyETV54uEtFR58P7YEgWWoNgNkv7JUVLeQkuL5
bNYQgC4Otz+U9+PqKcuMX7aHzDtKx7xUdoBXmiExL64GYU2hp3OK1Oh2Ku7IvqX/+OCx8THus/Xq
Xwp6TSYRw5DvdYBwtIu7frSzRNkXGg6t+CDa/wYPnGUGxYmqExUVcqgtg7kRild13cW0HOgw+bz4
z6gtZfX9VqAKoZtAxz0DguIufc73Ys+4/z0ONARDIbsGauL1GsaGusgiTzwE/AV4TzH6R/KLtJeT
mCPY80h6QvHBLQvz+sxIOaFMUvAxqrrdO0ERAq+F5nhJlRKd8q2dWICGNBTxkDhU3+nt3ryf3fSr
3TAqdn5OsnHMKf73ns3+dpeZMp31Mbyqjbn2WWFlyvIWDn0z5kb+gieQAclSjwjoV5g33R6myp6t
J5lUmkeo9EzzhRc3FrngUzPBG9KpnAdPwEfHrILDbhBKTyaagkLDSToAq2iD+5mFgehV6V1MNtGS
UtTJunZYwO0o108R3vbDqSEqyWY4J3GS07ECghu82VNqUTxjbM8b3csdkdljSS1WxwGw9mJ9KrD3
kExwcBMoZLCCsjTXlppK5VBe3ClHlgtkx9GOVsUz8HqeItr7BzZTJC9Y5OH+ZheQTrMjn29ukSW3
4QUQxHQhDxzrgy3aAlw2Sk1Fa8AxsXrrxbCrOd5BnM0JMPfvKzAUqZPGhfFZlYNezWvNI8HM/QHB
rGdVe6r0jLxC4uv55bpe9YKNsqyleRWIlHxJIG6iDNAST4mn98DS0DUcJSTCe2ojX4rlnDIYLDvq
TgoAMtYDKafkhg1nrMUg17BHzgHaTOLO2uPWNFKgJNiwznX/BUr7TVd9EeG5Nyjxhn13PE8QZuZd
8ptNubawI8Yny3pCu85z2n/hV7p1gq6kp6qlMBziUpetBhXiPZUrQtVZ9KIycHMMekB3tmNAE4Oc
dblUqMw64eAft/J59Vi1zZKRQD5MfgbCgylRiYz171q2PsseXuvR4k/RzzcG5+gGnDz2CT82azwj
b1I74cDq5ql+hghngXQqWCSf8mX8K7PjzNIDbdpb43fAY+Rl17PcccL4AN/WhOfXMNwW5XNQAIvK
fXr1iEzis12Ii8wQGqWNoS3m1/MS6wLLUWgfwp6nElm0w2SBZOwRMWMLRcECaDlLRHdwpjOVU41e
cEAM+r4ve5SFGT3GSl0EN4i0rdJLPRSiCvF36TpdmEgGMaoGvd8+Q3fDSTTSqV8piMmrb11onSqJ
zeRGlFaSP+94/HjjaItDiT/huTEk8IecSPBvGKa6adysxHRAz4U+qZO4quBk53LiutP1SasEALzM
QzBCSqMxxUOpWnN5ZlBntE0sx41ZbsVuKG96N5bgh2DUmuv6Jlmpw3TlxPPEUV2HWA5/maN2EA0T
RMwbksHH2QfuX3kiVcHDbn1hnC4xS6i57jqGODWfjFfWybF4LmJyASSn9Nv/V41Su1zeRkeXKU+v
sVX8213mj6WQZIBw8UUcoHKg8+pBVYRxDu6b8dmMZeOeC4yPp1Cj5SL+CqsW/78biGdc/uuA8MJr
JEkQDcC3/oKBAJ2GizqAn5dJUUpjDTinRWHRmM3NKAzeJt9yKLvE9i5N18AbLwZoee5lYdEL4qLh
zxR5msoXw+Sl4mUGm5PYyua9Ev5FAom9q/sEnHMWFN4+4oUVasWyB6q3gzDqJk+gXukg6DrPqclJ
hHQUWzhjHls9F2iA98kTZCAtdb4zjzCUxbgkamBCcInXkp3rtzFeWgSSAXuhy2g6hSoPJ713+/tF
5UFfRiosovuiA01yP0msiP5WY72DenSDguBRzxApeApfGE0lAnIrzZUtpi2dHN3LYk4wk/ZfF2lK
3wWApeUAh28dDhav0ALAU/ph2s8x072HafOoIa7gyWmScyNMczyVbaK9kx4gLUFcHTSRf9mvKV5f
2ZB3UEkvP/V1Y4CxgykRi7WoJk/rT/LrA+Qr6owln+1MW5bK3isMCs7TD+jknzCnF/o1wNoRkCAi
1kPJziWMbDtwdOT3avWANXnERThDKT+r21Q9joUgjIxoSy9amEkD7IhfD6uX5+gg0NNbAdxxyAi9
BZuGpY2GxOEASC7nkIjaA7UP6dTPTfthYeX/fn7cV8QzWrqAzDUeHg4IuxOktnjs8YEYY9fGyAQ+
2lHQNVNdJ3P3Cw5Mls8/eq+Go02G7Nb1OIv0UKN3bftya6nnxh85vpsiBa0NPcVLkErrJckVvKkm
H32fKRKYU4jRNZTlDeNSBkGDr9UNf2Z2Y4etHYw9GcPwk07bjXwUFFLFRqiYxH/lX04Q/NPDMHfl
uU9yHpLhLsTfc7qtuZNEZHi4s11Xmxji0W6erqooSggHvMDw6NPQB/0qy7BX2YeVK8j9nnWtYi2k
JzUy3uajzxPLNk9wGKUOo6Kvnsc4aztHrgQCbfsn8eVWzWO6ZKT1Nz5wtFejewUE5q6dUVTvGCo5
iKCwjecjNB9CzExKPzUPBksScooQBNfMQ8XNi9DiJbQbviw964EKttT3bmYcYXa/G7+e63AjfyXp
/YQuz+0ZnkLzyULsS2FVyNJtq5AxXvRhyNHLSX109OIHrHURfJ/XNmrO8xYMUot39glteFSJXMR8
kArmBGRLi0zhfKZyHpufu7Uuv7MezlR94B+qcaThubFUo0sT3dJRMbH+l2VrItY609OsL/NcytkF
TVOCvVcca7j82ooY+13kfX+xRxcaxTK9GY4lmzcHzd2k/hsjSO4sk3n17M0JaicIiWdxT5UXGhxW
JlnAzOubcAutX936LQeVDfIrC9hwGP9gtpA26hiH9weN4bIeAMkaClhSX6jZzKGkuzmodKq8csDe
Nb8521zOBDxQxf0Dlnax71RXgX2X745dLeivx7U031cYrBDO6+6mdq4/VBT/U9G7Vx3PjajuQrys
0NplP1T2j3VbUam4yNtBkpsfvqWnRR+YZdYCwRJsarFRj0EJfK8aDR9hg8hD5vmoC1LGVq3uKGqx
9CXacCGWiuHckQ0/GfARMpRPgTxAhk85IeHQreuR+RwKNOfoJ2LGy+zk0CEoWvg2NOozrFkzHO3A
CKHt0kxFlUDSbrdazp+bPY4v+94joLARy4YRh/dDfMl9uo2xmJTyKLseJlbKo2nrIj4bUlzI+PqH
27pz4XfPHBrj/hhhK+qDPhbsaUx15/tNq9FmmTcgTKp5p0fVfK7jo37kKuq4G+IP2coYpQdz7vQR
jxJG76KoDW/2LGnvFrkVRIF9aUB1LSFOh6VlOiK4GJ81GBp7clyk17ci10ealoNYZQcan2yTlG8Y
R4XSQZCgBRW6wrjzLgtQHt7qpo7q5izeQvcFgnK4f1Id7N+SiHPiVA7+WBNiMcK9r9BA82BbnVy5
5SrKa52wSvmfTo4YrFeb7cdb9DneYwQa4jXx9DITmaUf7kR3rGwPGF58mFX01G72ECPwzc0KQx7x
QphFkUkm1OCv2FAvy3KEfuFfkwslSPbQkLUD7Oa98NUgjwv3RxGLcwigFd3tT7ijKKW4W0y6Kowb
fazSp263O7kNETUc5OLfrB/kkc2dqB7YWjya9oB/5a2GPunbDaHFxXoO9f+EruhVvDNGiwkgazbI
qVMdnPXIF7pzotqHADw/BOnHLPqqBswbanNt/d19FPSosl7/4b9O4YbxUwj/ZNb1rtk2C4JJLc/6
nOxLBQkyppQUf8lPWv/PwU4WxVtlHvxgLQTWUPem9XNf0wtCVD4UGh9ErPdL2GYVJ+cFPZIWQ1oj
LtfDXAo0Cjw904bvRcvS1ylk3xSICk863ya2yPXwwvsdKQ5itERSd6WHpG9WdrON51aQd5+IiOQ9
L21In8GqywDGA5UE1BpFVV3BKqsJJDp9pDSNmPi+xMQ5o6JxkI7+8lZTBM4Ue56HbMwYYZplMuQn
2LJNwzjdikwZG2xWnI3c7t4nigbrtsDEOl83aT+BQwi7hccGz37Sk/zZ35HdcptooRDQ6Qwzhmwg
XRmqXzf870RJkz6p3K0hoJttW/rTOAkN2R/cBEHaPIUQvQSiKm1vfMFD864vQuvcZnWoSSV4IKX8
v8FWCh2AIMYp+WZw2B3DetYEBwPMPCU5tqMLxy84CSlrVViNtyBWi4EY/njHwCOK0PhVHzFSBnXG
UoXyq48xseC69qtxKlzN9esQgd8PGWAZvHxudGivykUFifkYLmke0SM71P+H7vZFmsQ8v+eBWYQN
TVxHijolcmU9T/Y/89bduMMlxgGkqzVpcWcd22RtzC51f/hi2qifbpdCGse0NzDr50K27/Iy7wrR
igqnl66qBFUOl9R/QrGWD+uT1aOvXydOqkAIr2a/+IszcGaU+ggyEnm4kxC5seXNHj/7E8k3l2pF
eQr6kL6pABr0qZkj8z/C+9zuntFUz35Bpvi8B5cpusZ9BSIsvCU5gb6v2vz6eDX1JUkVLhgdNuaI
n728H/0mVDrrNe7b0D0VmcauwOebcLU+4R88JI84IIdG4y3twr5Fo4z4W3uPGMTpJuNWFwWfLzxR
kI0jD29Sh+FZeSUiY6JOZr09bKqvwpkhApN3vBgUH0IaRe87pCw2jthhoZVIfjRoG0a4n7JFywU/
uAC3Lren11U2jU2K3bylCk0LilhlQKAwIdSdAuM9VxnGlLPAgFLZOhWp11fa8ZhME9w2Npc3zKUm
RC2f81tbwnuuLuOMVWlVlIM8NXIyCLwr6ATCVUahs0PJKU3e1RDubpFPvP+7YgeJXPCm5eHHoBsM
sqBYV3DWeaXgmkaMElJkJincpXbZ8yNYRWYCx7IFqBwaKuE+jK4mmPvCkTANa4vm+YU3sZhc5nbY
hg4GCX/WnsTHS35A83Ut+/b8kXa6daH+XC+vr+3uSl99099mjYswF6gk9Lo/ynz2fEavl+GEJIiv
cHJMuuu/lEZ4HseVk1K+hRgUorrA69AT6du3BRPCZbb8sZ1EXLuGV1T0RF9U4Q+kETPlkJdY8qh+
SFoH/zAw1TPLWt4F2YxLXSiRmr6r31Vp/Y/LJzEIUxGY6qLhmJbe06MnMzFHnjqalDvBjsZcp2kO
tSXcdJnum7fx6eUwoN4QyHJa3rAT3nH8SKurBHkBcsnXYN0lpNKwwVztYYK6/b/Uz1RYh6bW0XKf
8pl4gNMHvLPQ5kqISGTevAlLPW2/RIOLusdeN3Yov1HIZd4ISnnYWcgKEHIUAwOJqmJ3BkCookTb
IqYrvO3ZLohfMYnalLYLbebn7jJGvwbElLe2y8A1ti9+bA6odXyme0yI/Bz2xns+OS0RZLrEGR61
ifL/Fu9jiKpOXPTuDZE01sesX5c7/KyiOCE4WZL/76tpFE/1Amovdx3BYj2kv9qOYcZTPVFk45iy
tvPcdbhhN/rBmzCE+Hx/zACLZK4tIn7CxAi9d0lgsy3kyHF2RC1HzGT+MAIGDugCk+Oyh6MKAQ2s
MhLuw/M1/uTn4l8MZtN2dfsUzH4qPtuPapx567oANHyWNb5MpAYbAoeswfAo2BzczRHvPfjDGAHs
/+JFoLwkIHixdHnDyNJc4QYqwcOgtAvOSeSgOvZcc4kl4SoWxhWGyW+91EKDHVVTxCw5ajFaPtY/
BjyNOZPRHtsQnZmKSzxREYEmZ7dotCUFueaqeL1ZjxDUNsGq4epIAPz4deO9c0DEFVtux8GUB1QB
PXtasxwhvyDnc/ssa+HpMlRssquRR2exrGs/3BOFP1lWW0tCagdI0tgpxSlEoFgVbqKCcE228ocq
8AvjPm1t/RJmIfhkmPFlV49sNDCeKzCh/DnU7d7RmimM3eSIH3tiTQxEzh51gbe14d4Hw2ms5TOU
vDijWgooem8LkBu58BCHI2EPqqwa3QA37NVFkvsqz6ylBlenlMgyXdUHZ/beCrz6b/sURyrL+l9P
YANTMKJD/ybU6nd19bGXEIet1QRISuFUuAtDIx9uWcSmq5zpfLZduxMro4JLuCD0SuqcYMCP+Ao1
4dAR/Ou2xvhgbyFFfOefLRePAnznmA2RXUptljFso3GgVsXl4xLuYocuWAjmd8+zTc2na6o7l3dy
+tr2EtFPvbuSkywZpIJNxDjLq7UwWqFkMtsEiUw093uzGSKpsvT4C6BDe5m20sYVnsAVTdgEZFGN
lWXgICKSWiUmwp/fNN3BWlmDmrDmsvd+shXKH7om9HHx6iaDjugBgoYjE3PZBTYH6OtzlbLNBAbg
O7vaZwX44Wj1wF84v56oN9s2XmhWzNYzmVeW2fLs/kTWmT6eUs8k6McpPn/9715eq6olpVMQm4wk
wWQd/hG+BsWeO2tkikL9bo1dobX/uO2mQp9kLpYOCjrtX3wXDLY9vpNJpDy2pGi3XEzf9lP8u5U+
Cx5Q/VqE+BHoxIYcG9Ia+HyXMaGbNQNage+Kr9ynDVhRKUaHMxMonIoc7tC7yBBvYpF4OJAJggmC
1jmAErXUhGwB6VxCG1qx0XE5M7+XtUDhuLUFqSZecS9c0EuGF8PZ7ALMXzjMoDqvdhI5+dOPh4db
Scxxjv6Rz02TfeqyTCofvKd421xhGjfB6tzXk1KLx7jIK9RTP01ebroqbV2Qmcqlz6TjfN3pUYOv
adOFLUsxVQExXgg0wdGK6Rpd/fmyHjcZT/TPhmOBM1DXtbcMPIUGUlw059HahDo2iqv+lJbcQdKJ
7Lj8vTGWxXboI5C53ihyw7KXe8X7nVFPX9Xx2Y9bye1ggbqn7rFOLVrGnB16sUyg5caXxZhVfRZr
5a655c/VIhwfL77pZZz1fzvGUphdwcvEAmkGD6k2LRCdsELlpvlAlSuQNLkBwZqAy9to/Ipr/isz
H74XEZgw1AoQqTkElH1TOTlFRBgjM1qsvk85nHtlUcPGabyaXWBLqPE1Bd6K4NboZQf+6bYAzAqW
Hf6GNYM3QRkF2oXbkq/BSoWWmlx0OsId6v65YN7dumvi1fHEwHPNSpswXbTf4/OniI5FSUBR6l9s
z7dZHgGyU+r/OnsHI/84WQTn38Fes/hpEIZgBh9VTq+qVEy//cXCrG7h+AkSoPaG/BCg3xIjkVc0
W3Ypfas65kxRUFPRoFhf2BUiuiAX8S1t3UGunWqQXW2mf1dYXutsWSABcnanKbE8OaQbYH+SxjNp
1oQz+b/5iH/Y+GhgFG7NpQ7//WwwoEauUDV99Y+nf6P/1Evf4R9J0iCDXbLzzj+1WeaBebvnLnuR
KKLTAC2EUYo+aUbChhIrLzkKtPaFcqf03dGkerJwxVCxY2ywbzuBrNfCg/bgCNRjav5ng+YqSCPF
xoHdt+jmG397Iq390WLLJKtS5LdYX7TdqW3SaP2R2JGPYejNIEQ0U+VnfpDS5wJJ0eZL6F4cN9zL
dD1ZLEDCtVTRWZF3agxv2Nkt7+uNcIQxnmLSBvhB5J86Z5eG2tubyo15e/bUM2UwGPdyHu1prKhq
bPkqCgAkJIJpk80sFv0fi5B2TiNZpyPWo35kzuMD7PgP1+bcXgyt2KE6Otx7RDZuR/IUV8CzIo49
3wmpD65zr4SC3/7aid285WP/njdxhcXqGoQniGwmdxxzQe1O1KeqRgshqoFZfG0N39FLs6cNgqh8
McEDWL5E/KdfXUu7vur5XBfciuf3bbmZCUn8Yf9qvUqfLAso0PYmOGejCK7eFVUyq2HkJAVdnPcv
IIdQ72ecgNjI3w9U6OiDR14UAUcrW9D8iBmeVETl2gCk/grAILmjPjVfeSv+XyofRfOgieYQiGWa
IgXIYG66e115zO/1Ba+oQuc9r6hpRWVXEHMbEDEhAa6WHto81UPhtNyU8tHbNWWM7NfGcOlJks7a
SadfzAUu8M06nrVCYHme+KcOMiN02GkZbnyjfmc0+yiVwr1ifZHAgZXS6O/8aZ6/vOgvNfx0def2
yuX6Fxxh67z4lvI5SsqSMgqRIMiVVbkgAuuUeE10yjFh25YSd62eWbMAYzBk+0N799HLAvJaMbKG
2sBcUoG0OQo8TuEeO6FCNIDoCRxJILnNJRNMWjkh2gyu+Yxrj3ZlMK6z7NRj0v7yCr22eXwXYUfi
ClohXhiyMsE6tkgt2wzY/vVYSer7QL81bcajsBEBBpJscbSo6PtU/nO9G5jO6DClZgcRwzlyVmJV
rIcVJ2CRB+NmgJntHpfwwPp42YdvHqlcKwHlzxzI+ffFo931HRHiewm6+uAwWM54/zs7GgMip/6V
ei/5yofiaAN103uI5zzkv3jw1oQdHSAogkKcuRf6wOG+rPkzdfHUh6z5KqgL/sDzN2/4pZyQ3BR1
YtvqHQEFDueCKpTKDTRtlS3/E+qmqKZ1GMZpaPbw2Rltpm+u+HMDll85bA4Ecbe5mfz3ECPcckR3
gSSidzofEYHUHOiqZH45UOIu7VR930573ZgeiXBEaLqGcfm+1kMLx7gjOBNw6XGWPOAtKu6vFRv3
5oFDnSMa/ih8QBBMLinJkHlLloOpNR+5NGnr8S7hEiZBYSGFpzS+x4lNir2L2FOtnUDTDm3wnoR1
5xLsVYWBEGVcxG0QSaUwY3ECV2gScpp7NWS67lyQ/6FUKbAUIqU34j46E//6JtOpI1Bzb7zCEK66
K8Vewuz7XCmYSlSGe2DQgZt03gS21N51j/+AUPdIGx3kpavykZzUwpJPevzYloCscroOIj+gZLn4
BLYyulel0Qb46z8ZKWVw9u4PMiMv4rpu2P2GK188CrEMbkNm/ZiPwrkc92sydZG4OUc452cCfdQu
MvzTkP90Cj1jKMh8Pv22z8/UwPibCkZ/ivaT663i4P1ER/2O4Bl+xwGExhy+B0R5hbtC1aEpKZBo
MotolMu6E/yF+znxi7/mswBzYMRfWJMNXCbxb6nK9Hi3Zvxopg2MVa/Cm6veN/GeWk9kIPXvi4gt
9llduAiUH6QHbsKR9j2rdwi6xMQO6ISspIQ3Q549tNIoglVcgNpydiMQwuz6US6wxABQqDE0FbkK
hoFXVCB+66wgJE/i/BX4fb/VrtBLrsVe6zsjTuwtglhjS9uEX12uC0pCJD3gK/Hmhv3WJ1ic/KUo
rhlbKXa8qp+FNviOvWz+pSkWM8T33vYe0BOSKkKaPAwws49g10sJb7ZxFXk3U1qT2zqfJ7j1RE/y
TsqvC40IqHGpZvwhcqQGlZfPgdAJ0krgwPIpJm2LIVMOQS8SLPCsbTrFywV0xPwGD3+ZSyrfFh0D
NGodfwRVIDNa2GL6hUMOLytVK0jM8Lqwmr0ixca/cJ6GTm0J1HzLtOvPiDhI+c1mLV07gYbfQxbf
ePSXF9Fws0g3xRCyKo2INgPite8/MwUUF4il2zjsXStmVdl9YkDxynHTKQ9piQ48dLupTC6hMChA
q18AIt/Zhdt/7rQKgX9Mav2o+SefqumQCsuuLuvoUikrwJkkBW+zDJ2cnPkJC+Z8PAqv5A5mGkNk
bdKSosu7/C+rR3p/V4Z/S8HFeG1b+IBmWbeb6mtpRN99RZKErnqjWXL8W3hjsux02ITbUjO3Bg1K
42Wa4Enx0Gje/a6Wxzw6ZFUTh1d2SIojpCJQeKVLDkTsIKzGlShXUIL6+pINQePKJb0RpjkZVavn
rE+YuoA26qk2uZy7+upU1YQFd69VlpphPTtN6HvMnWsZVUd6HyaLFixF4pgp/GfTBtUZjhgJQqRV
N/aJuEvQrzAa7FkJkUamCfqrF5nOjSd7AEnwH7mgCNwIlnkmnvkDozNrXKElR5thA8qpfxufdiqI
WndTc1lPG9ikFIfH8+TMkopa3QKMi98rn0hZe0fjo60LUyHSIUtYzXxH+TXhKfuROgA8axgxETok
u0Hd9qJYTadZZapO4wOVdQa+WSiqEFvBMCD5G8anaRpzXEi7e5z/9xBr3eqsSI61X3cFFZHTRP0z
HT3nj9G2s/ddcL7sUQwnOZRybZRUyRjPjIg4u4VK3H30Fesq7HsyhbwlxYmfTEY383mpR4q79o4a
ZlVH/M5Fluu5UsHTYyYpIszy8KgO34puz4c8ayjcPrIDJXfmtXMI5aEofcSUHH5I/YtEaIgDyMjX
ljN9dqpQMdinM7h554xW7c06HgTgoNKuKAAPWWTRC1WOxizsI5ej10MUCl0kW7Bs2daUskbh5t9T
J1iWD/DSBhPCR8ygyg67uUyz9Mf5RW6MFtq2OYsoS5zDyJTztyJJbghlA90xXXrU200aplJTuIXw
whnezmMfmJYsg2Isv8V1KWuyPYGx+2/qspncb0ih0Ud9FaZ4wL/w1bF8IKRRoDZb2kqQPWuJCd+r
CT6UkLxIRkfVAaQfXLY+3h/6Fa4vpK1b+6O3UIGnLB20b6ARFSEv4gLXA7Iqo97phv+BzYSqTa7q
MDxaa1nfvhEJmh2AGieDi5zsSIQD0AT6e+fUnSzji5vCFeUcCzALzE600n5wzCkpAWyUsVvuYpFw
ir7teH3Bx7aI4qhAbkr2Uw/wE4g+iRydYb35u8aL/VuiYW6BsjS1jXs6qPrbB/07bgpJ00xaHPf4
TKkSSFHkxvsw+cIP/C9PN2P6nbBo6AitsXOwF64632x0sA2Pb35E/fQxplcMuwID+HpCKKlNSTXf
h+Vz4/jLbJQxf14esiG/no1WBiz79a/RYNcCzyGDItxvlmeA4MIUYzwHuAM+JNbkRlN942QLDRjh
fj7ENHPpPSBCGOFz4M3tCYwil2hEjk+Gm/uN9hHZy+QYNdhZnrY+3Xnhsuhfg4sCsLZvr4ulcykB
hbYQlSnqUsl63vFlm46obw9udQNOjmVlJ/FLqpJLCtnl820xBolfm13WCoMwylvF7r5Y5Q9iY0pb
VjdFbU7jy+GemCjLVUYeHpcVmTz5G76nkBYUpyJtVjIk/3KfXf7bjDxPtmOb4jTCe/0z3UTGLd7u
6BhOBUmkGRNvc6eKKvVTh9sbvulIeFTXFy/qWJBuUav+IUYmby9Dw8w+hIT4iLFRpbe7Lk5L6pbG
MwcBnVPJLCbfxntZT54EDnRFO6th/y8YVl0Oc4BkGEETaj9fXR2taNJqBNw4Z2WbOQWxYJdrQfAz
6MERsNm4O5tcXNge3F+ndmTiu+9YKVNVQ6CWOJgrMJy4OxxFZ2EYMfWeRDINegs0h9FgaekryPIj
OEt8UbP0/3dNmeIcIiD8gs0cIp3fY8Ck17H2nXbQT/xiEFrhmxqYyR4o3dujUIA/6wLp5ZBTIYCL
4AHmhzoec71cBDmPNQUF0+Qc+EWxlBxMwF/AhSQsNjfXF6H82CBPRXxgBLVe5l4KKhjcdOCmF4zl
6uY6oy3vHURWz8+T7hz7Ry4EbmC0tMoW+Hbeaz8neUPUVCF4SjS9Y6Bfe4I/oYV3w/XTanFQ/8nW
YwgpLWxREeDkbWYYdqAOdJkYnMOdsmUJn+JlTsJyrdueA4u8iMTtX+lIvhsmcJGc5M/UKI5ihoX5
c/2tXy/PJoOmBBKvBLZWyuE7QsAOkM9akoq8La8Vr/E5ynQ4PaY6siKCbmqrM3R4bgUdZqINJpho
caSCoFghsiYwvm9rKihSgnWGThPsnwqOmcZ5dgcFAJjw1ibziUwQx90kdnYwcS68l+7nHSogyDq1
kPduJmakeoR3ZgqQ0kTJ6jYS5VEuISpPFK0X5cfNQHESCiO7/ggec7iIhZcB6eqxKutRC1+vwJMe
Atg1arO05zI0Le0RfnheyCl0Hn5UdVkhDqN3NcJ3VvHHC9202e6DEwNZUrlNSGlJ+uRMWxAYs/9K
wxJP/9Rq32okBuUOOI3J90vRGO/dXEoMmwWy0y7n0ks6tPEf23/FlqtDW21FffkNH8txilTpByrv
aNC3Cmw/C6BpteJb8qkXWTTatbMH7q2etUOLyfn4h9bUA6axVnTWsy5KQJQiKqoC0/j2BDM06oSc
AqZE4Ly7VPEry39PXDwlv4JKm5POU51m5uMGgI6A6Ah1ewK0ROcGWvHlZyaf5+Wd1nHAElxiY6t2
dOE2sJsUAmDMvWtC3aVg+6TXZTwPoXLZ8TUiU9ltTbnq/ErgL+xBeAxA7vYqV6n6QgDP6nrMRD8K
GwN3A533xR4XJNPDWfkIooDN13XLwiKd8PZcnxEPuKaZj+Q2vM5JW9xij1ryYrOAeM+JaVvZXRkF
9aO9tGz/3kWh4gVkZT7FdUChK85zgjElywfDoOqQewFpRf+Hj2LSAG2fRO9XeFTejdv5IwMu411B
dCZJtJTudSPeXtbfKAx8RCrffJhXEXji4syf5dG8bWmghmeZzHrbmW0LsI6gzJQ5DO7pogzJ2KPZ
/88XWGKqXHuLrxuLUmILP8wlirfFeIvhhDifIUQ85CMtvdAisWXm0eu2tORJSkikGI43B/Y1ORRD
TBzfQ3nOtmlwR6agCCiMFPxPQz5J2s0ql9LMv8f/HeJX5Lz5Ic4+6rpx3EMy4nYh/FWoBzvUA6uu
dcMvJSFQYiRKclmbgC4Ed33G63/nAQb/E+3XHTKfJRGaJXY+3MKz8qDOoI6TZX15eAVLgf4hX2c+
uZYq7j2tJr/uFiE72vufo7r0LpYAhLkQwynP/0ilUtsmq2AdMgOtMF4sCNsxLnjCvaiHkDdQu3fy
1hwEs2w7vFuBF0vbk1/e5FaCno/dlsbI/kJtmd0B85/6WbXJJvos6iWM2/N0tNEtHlDcVE8l0lg1
O1rdYi4u3+kmr8ZIKt/ejbxm5D9SaW9WG2HdDj38pTNBBbrH/G/KudcM4QQDyacYAm2W0Me9eEy3
UtzvEzl2DOCptWbXeM1JzbNY7gmuc2AlFdXT6eEqinDNej3GXRiuWRK44fGtcqVnM/jeIKTt+Pta
coZuzJkVa8zkisaR7+71uUfnxj5Tdzk0F2008AcSHHWvc9mN4I2J4y13KpMIoFzN59LRRwpPOdw+
PpS3IFL0CS1OWNr+1QAiP9DeQ6KDUNNkdYAMgRzO5vEUC8Yss/0AJV0siLDPByMVmwmERWKduUN4
94GitJmhHr4nqgC0jzPgUJ8qn/wLe3uvVnXYj7MveBfSpX1PQjuUo5HpPLKqe2sEOglSR2E1FMTV
zVMW/4wu29B9wa0xu9RNKYRMr4qBUbsASGgkfKzMcJaZXvNkhT8192Iu9Eu7XsgHEz4WULaenyIh
6lltfqZ2p1pMLnmUqgefWXXvmlhKbrJZ1ap0ugy2B8FjFdqMFPCaF4ItI9IJBxRYRrnsNaHF3snL
qmKKhAsLxqAdKphGFZqBDm5tqdjW7oKH2qzNvyH4ho+1UqTbmdmkbzxV4EB2PgOus/UksJbv0+1h
lbmz/wNtfad27z7LPZU4ut8cVH0O/i6HV3QPXxhFQbH3Q+Rl88+l7rPDWjQxG9aalyPjABdYvEf4
NFn4mVd2YkTmgUdi1Nony9W2Viq3TZGlfHZ0nq7mz4yHpAGKulIR3zRS1YKnSYaBIlhGSRtq9cxr
dkINZF0f/vSyLk/Oyz5fjgNKgTeJz/mr1n8TrwNT/jMTeXHGWe0axQJdEvXXQM47d6EWxBBdKnBx
S3b59ox7u9oN0/M9gATNHCZFgmasv6fLFSsYKkhVuabIAc2S1zFTNngNW72lHKGmiW8GZ3SudhSE
fJ2nEq2ximYwvKR78nYVS9zyVNdbhrr9eB13gcB6MeFFfAaVpUTBkkOUSlGsAsGW+FjrYALgpdz6
Gla6uXpvgYJJ1KX2vaAU1zDqxtCzAxDqCUkA6E1TJFfe3fuvfP+XcFl5J3PjE6bmRzJBHHcYGsB1
aFRHhvdcdD/yqxuFqNhdV3Q7ukvj5y71TJuBBqPx2tbbBAPI9HwNluA+XowO6D8PxAfQcUZoK7lf
uGeD4JI7j7XfIPElAFpTvVEA/aHmKWT6UR4IPmSLMZcdOhOb2XYwl8oEH23gnuVmnv2EeqFlKUXU
/ZKQOaZlvh9Enu/zy1Di15X2uVSDPrmOVyzoo6pfrKLzmJZR4j1smr8nYIQB0dmhdsadoHn+ySZi
nOE7jm+lweAFdgMIwiRnwLFgrcCJumSXvStrxmN7AZUy+xOMh99BIx365OUH3GwuYRqVh5kjXmV0
YB/1SOeZmBXIYhKy35+ZxetlKv/4ShQnnTpw/KVvws+g+/v3R9DrlHkTtLbVcsATM4Oy8gxN7ZlG
IIrzHuOM/g41YuH6rgyzSpuHZvTtvRv77ZeukN9nzAb/Jz+csR1pW4DMSMzKeyc3xFRN+j73bKjC
3RzDJXaYMMERNRGetmYZN8Soa6h2CG3wI9kH/XYL1krUH0BhJ2jApXmmoyIR7dMO08uw3flgllZS
/cN41G2sFEJ7c6hnrwzbdrjpTpr/SjAtzNANlxdsmUSy8Ih6yVaHxZatI3GUPn/vPtVjVWbN/ttw
ezGAY9KRTa2/lrJUv87OQU3ArjP1GzfC3qiNuMIijZIhdwlKPfgnUYb+4FBARVRzwMAIH76+H1wC
wzFVg7cRDTyfatn5viuIUGXP2BkQfja3G75MRlojF+JjHkuovYDpUmrM4oN+YmCtq0/6gu1rVZiV
VNAwk1yncs+93UAJKwXyXOfRL7t0SEYNEQP9bV0jp5RmTPQQepEmIQE+etr1X0q6DczJxyN8itVP
kQUFeRC3Mt5Ql0ILQyBSTP9ovC7G5aHcGRi0HOOJ+9nFf3vnl4m4xv/duQ/+h7AU2MOQPUcmF8Z/
ZbvvErL/3lct1bZygxi7mBmFE6Iyu/zMWrQYqbJ6CekQKItJeRCE6c9cmbZrwWxo8qrCeIlZmAvb
8TyxYe+hO9+YBfPXajHZ6o6u9C3uxj6dyEVJPIDDytXvn7QFlrQ5WU42IoI+jAheh+7WJNW83DOL
Uk8We82rqqvJm6NzK8RtMW2VM561lKIIlr3WB8qHL9vtZaFmu7LlH/sdhcRKrxhx8UCWWIGZF6/U
8gppW7w+zT1IzUplgP/dauwx1IulqOkot4jXtO0Ryd4wezS1c6bTmHaZKyCH65oVAR3mG2jgVal/
AqyqoDJstpGKWXrWGzHLyjXhJ69MqFTVaZyakS9cVUwD1Uhg1OT0hms2DErJK6nkvTDB1CRuK9OQ
ICAkPds20WVq215dr7O/Hgsa/8+l5QdJ1t42Ilg92Xt/6L/s+QQXZAup4q2fnCwazOO+ZZobv9Bz
gJg7StwKZF8fC1BMftoU3LYonFloouHOG1YiWuEw9IZpH8n7gAzABJj4ik8c6lT22vtltNY86AuV
AxsDc1DBG/vjDN7BoQKGMbziSiL921HB/i7BtFnUvvL9pKl9WcO44j6GywSSikyPQnORgkBv7MZ5
aktNGhdB+tgGsgRV+D79gjNycZVXBB2uxlcGASh9d7+jBeO2BYv3arqn37XNjg7W4DWE+JxHmF79
ergB1jR19rct1VqAbFsnqmZct8qXmfften2yx+1I8VYbJhiljTV89CWB/zwT+zQCj5dRKXbyEeel
Sj7IZQtg/u881VDcQcigu8zZVKfo7x8MPFdPdY1iHnMFqTS2wH/EhGBK/FBWwgA/oowkS2t8dAxd
SOX//ac3+X4muRCD9lztcJNH09iKyhDnYYRjZRIS9j1klVG+YmCkoT1mRAeujMxbuqAMDjwHnju7
V1npfS7e+bKx4knS3LVNSJqGNholMZHCg2k5zf0LQKSo8eCPf0zH2N2NzrwtsDCnHI4T7PEVlNky
rKpP1jx14wt2lYmLU8L/NXaXmPeOQw1R37gFhrwMkbr01g/GjOeo3Hp9j1quhYz7pCmWGU2eQu18
gqWMfHUwNfB3VXSEME6tbKmwufA0eQo+phlM4MeqFjlhPAutVpfzMWr1Xt+Af+5rglxW7FtSM+Sa
uHz73RMORW3AKwHR661KFrLBUERfewH1fQlKFXWN808IBgmopMpMNMe9gZJ7JJq4cy/80z17/RG/
WroN59+cKM8VLAg2syhI8L6brST98EdqkjlmPVtgE31hE6yOL5PF0j2gszAn9mA4ermRdEf0GLTI
t21YlFDrQ2nCc22GY3UZrw0ezyfz3VSB0MCJI+VdThWdJdRCLDA714xvlRl9VlYF9/B5M1JrQN6N
3i8wnigQV4HRIObt4hweVIHvHCn0LI16wOEKp8Apl3PB3BGV5QvFLwpzglxI/GjTLDSFSj05ueQL
MT6GS5cb3nsJQL2t+bYw17sBg3AL/SCQLgBgbn9pxMkQYnM+p1oTjGyKea2zOiHjcJlWQjQr0BDv
8dzT5JziZ0AIzbror/WCZyYe5P/hSWVI40sGerm1ohoLKn5wpC8X7EncRgMFQm613cv85NM15Sr5
P6lqXxfwTN1ckRHR6cfHwfgcgXVrKMvBQwpejGyTl/WXdtJH4Xj+CeVIYekjVwEAq+n8uxp7G5tC
ijCr4XSo3gPHgSx5QDU/Oh9aWVR7X9awnN7l7d0z1Go7K4TmUbm4zTWlyNXvEm69kWizuJWmYnVB
bWFHSlgEuuRrqa5LzPdOoD6WeKEd72dXRT0hxmCNe9YoHIkoVuz9GFQ4NK1dD9d+8B9nQLI0y1F5
b86zWxWJtiCTw2qkLyTRy8NJtr9v+FoEyNodoXfWLGmAHZjiIHEkJCbh0bioOe/r5jn8OKKHhuax
gFAVo8VIhWNpyYVRDLue+NCUae2NY3Xb/Hdxfx9ITXaAEao49d4ZzoCfBTL0b74ns0dsxAMnYEGH
sjvUyzXLjTTjy66FxYnN84JPhzKOcexA7paBySbtNm/DFYmHVEs1Vhx0BNVlHK0zbC0lhP1VmYne
Xch6lNCuCThzuGLoUKcWXHGZOw1nZD9zzgsBA8D7a+t8Q87dUISv5qHMPUPi7v0BUsSv8S+9WOYV
nnfhbsuCdVeD0hZxF3jHUq4EsvI105mZNGhx8sDiVaEE1DEcDeUtrsRBAqt2UiYIShN8154LCOnk
037q5ffW06Yv8X+AZ2CPEEH4ExuGD0LESKLXdM2s1nqn+6fE4+Qu3rjPgvDTtE4jWCINInLzFPY9
UxH1NL38wiyJEwDiV/e+ZcO2z8LcH/V9EPZ2wr7mArEReqNU8zDWUGTPIMAF14ZBD0HGuvXSS6WJ
fPUHoN0EQh1dtS40/Vpw1/3vShTNZ+yC7KV5Q+XhPhj3mn6W1U/gdXRvKd4oF/TlWlba8K3Wc0ZV
AtTgwhDmWIOqnZdl7gChrnkKtMc6+FMrhV3z3R4zCSdObNN7Jtxs4LEZHP2vcjYAtj9KoAdageLW
ex7CSeItoXY9xtNdPADs+lBenmaiLbWS1pUsExrgttvjb5nLk7n3NjnedxrMlE4YWeP7cEWA9e/V
Ciw+fE9CZbzrPOeRxYbPKr63/TU4iaHCaqDQ3vmjodb6kcZKZ6e0j6g5cCq1VNxs6A0Ni5MmzNtY
ETweNsEd/NjDJFWE+SozKba7CXixfc8ecA6x3Tv+oCyRUtV8l60fjQ52wjrXfYdHLvh4/zqG/Afc
GaPNbe1bE3felX3kSSwwYouRS0aVy8D3EHifhBi6kd/KVIhUHgfPdFXmmWbEiwGuzaRWbZhYXpda
0RonvGxDTHsJgKOfLHRnNxAK5fOVSDqxcltO273gtNEyMN7NYhe6WvOnYdFeZhwhbLQBhtOXpZEz
2y4LjRBTcVyxhOSBiw5MPyWEQxol5uzwB3NYgQQ+eOIaaMv01MkO/I1EZ8FG5BnERhRKxnw+X8b0
Ir+lJnTjAb0l1NS0pLlj6mH8+0/ZPr0yu1+xnXEx5MXKyGrn0Xve9bIgT/TrJgGvD2bJmcKbyi38
I53hhZYobQEa0BLnZy/CuAmre09e9AvxlClM4Zh5OWb5FlcZBgQcRu2s3giU8mPVFGc9fSMmk1nD
reLnmSGIwpY5yKAHg39NNxPGnnozy3GQ89uivuCgzsxk7C7RjNBftEUNghEEAArK3kAdM+EoPvUB
iM3xaC42ZWolhKCklfcuxzY/FwgSqWssBNgaykRkhmCP4fNve/KyXxoCOBACBdKRE8GCybQU9pwo
u1SBOLiRQKlyIoXtx8d1U/0LIdBfemMXkkDX9q7Fa5FHWB31wug2X/O3P2nFAp0lrGwGX40Z9fRN
ANhUk5YYnhkl01swMjxfBDq5TN0OCTLc7umJBGdybtFWSbtMUAxlvfByqFpACs1ZFcrMVtUT5Y0l
fn5aHfxD2n8m8F24+RjhPhnVsQ7IvNkDtkiIBbJhFfqMH+Pm06+aNHm24TvM3IfdJucHhKZ56nZh
xVuCtqpIy9y+lX8xuyPJqEh9g3mRJ2TiyMdtu3X5rZZqnjNY+0w0V6TCvR+4lpA7eHaKyfHMsKnt
SkcIMk449uJtzD2ErQ7M7tcKRGz0GsCJEh5xYywb+mkqD4AO5X39zIYBRSocyQb0vKKFfmFu2yuj
F1nHkl20hm8dGK/STPW443FxmwGONtAYM5o4XqphGPWEuZySxIFHO/Ee2NvbtnUoFzWi6ksycloK
Inofqqd+i6lNq3WdY3XliUEymrK9G4FctGhaRM8kEIyAudx0RwKj4znAEoiXnS3/+Yl4p/MRLOAR
ypDPLU9Pi6UKZJAxf8P0szZ1VNmKWJ7icFD4vtweD+2u4vmuiM+lfW9eyuny6PlInYtsh7f1+rSe
qRbb/QdYB0/sjoFstfrhgGlGAJ2YeyRWposUE034Rpn843zE/F4FT5wYVasB15ipUdOWnVhPIHgu
mO5+YsKZ1Sei+JulDsaVV8fi8M3k6avjhMGxRKeSmcQwYZ/LZz/7uT0DbX9ONvAveTFts3YSArXJ
qKl9GGpQ1ut54y9EauP3cnl+i3eUkaHiJ7PfMVNWhN75xlG8cr/d8YS+tVId4pgpxvQwIQENB/yS
DNSeZIqwdjzNu97NbAI1DTzWxRHkv/dYhsjSEYaMw8O/+cZzervqWgLjMPpXBaXS7eXW2trrK9p3
nQIhBmGoFLk1uzFiN3nj5HaCOXORMuZbT1JlUfasqirWdX9Jf20/yidGwcXhF77KQUBgbfAemNI5
wKD3vdQWVHEWva8GmkFy9SiZlKILeWZABpSg6Fm/gwsZien1/Zl4MNk7P/iwHWSjWeEbBPoyAgc6
Q5OCETiVtXf8jZYCY1CYx4wHQhpTXk+7C3PRLI0WdIB8PqxKWKKJ70xD03NNgvZWJlmxjyTIty2k
5jFkBrrgVCguwT4cXsEdu1ZKR95vGxzk7dhhgNLQsyEVTaphsefRCMxXkLeOLhXK7qV1R9pBP1DC
XPNdUgvxX2Davglqmo984x6Xz4F/l5yYpKQG5VFyHsDN7HRy2Me23Is4CyZTGUyzIV1a3kcPgRWp
Ijg780RhnJQwA795n9237rzXGZZmTM72WcRgThGT79jZ+VBPgQTHf6VywURIh+io1OssXPlmhhQ/
QciXqvz2F3PlxbxrttOYqZd6CXWfG5GMgO9emE2js4YueH4mt2NkzGP53KZlmNxpKbm2PCCOk6I2
aR2sKMXAZ32bECSFwJUX+fGLDmgCrX/9R5VxGU4j178U3VAYofWhsSPjMppCbfbLUUdgX2goMW2Z
D40kIWIY8LgiaVumsZNPKGtwHm2m3o5BstXYWV0ePktEA3whSzC0hfexdp3TR85n5ZJdqXhOvfOb
UIK0Mjcdj0/QjEw4V03gnKTa9DoDiw6Fg94nmMScji4WeihxXO9raUoMyLskigJaN16AMD3ULGya
5PhVHRIUQj/f1pnPlph+62Lisqa7ixrw/RGipewCS9l/cxvRrjWA7G17lTt/WwIZ1/Tdhi9j6Z6q
c9kDz5fCjooc4+UW9myh7mA/GCnWDYsvXBrW8d0wBFOh7NB950iSHMt7xCiMhfe0yTcqH3pm2qBm
zVVu8QFPpODBMK2Kt7xrzWZNkl2NR8+tWWqgaGImYolRvGA/G+0/jGCepkJCzFu7NfH+26GtxX7Q
1jSevuNNTNMgNdlFkwKyRjIgI+h8UL0dyTsPDZbnC40y9Wzx5xdPMegdQTg2KtAB2rGNK7TZqG4A
pDtgAmJSKCao4dXb76mvZm2n0o3EM5S0SmlaO3n7lwaFmNBK9ScfNyBx7ddx1Y5yYyzplvrMyXZL
iB69tuBuTjUkuw++iO8EtWG/K7EiZ987o3elsbxR+NZr6lG3mIDG3YMLWLPFLvRV7orG8wzAn00E
FIGwEY4hl1SrEOOBczoFXpzM5u3jv/dbS5IxD0NClus9+nJodwjMwXeGApWa1NmLXdUl9uaAKihv
bVJRQwAMN1DFQuLlAvxVFI7xZt0y9xGO3HKLgAPDlOWeltM03Guy1lBquEdVl1kDQu1cWtf5RMNZ
dsEl9PqDv1KQfJ/53YMIlMTwjD8UFfTWY2ttfgPh5qWKOpy/5yF8g2RcD3kAbDKb90FQi4Vsj0ZP
2XoKQjAVbtgtfYaHQVXWYTuhniUemC+otEhwJJb26xlfTe2yyDKum4tY3qQL4tA1TLQYLoXngtFo
UjrZMkUR3gAq4IuFlLokykwBgRsqgTNR/dCw6YzlFRLLS8pNEEyjpaKox7mPkoqKppzusYlwi27j
Yrpk9jYRPMZnUxIJV9aMjurHgvYoMSAyvbPfjGOlxCVdXaMIoYctbwKF1Ub6TgTJiAKRWRnpWE1X
DmBAEx6ROHq9LpSKzGel8fHR1lPQfynzhpC9SrU1y35KP9K74aSwPD0TuN/rol66ljzP9K8Eae1b
8ZkLfTb+d3u6JYcUFawHrRXqNQtmw/OkrQsCmqZ24/NuXNRrDqAYb9y3TAWCnU2KbsnKGyk/1ixt
AyToN7pzoYzlVBToN1e+Jjs/RvS+StKUSMy6NmuwVrRiGU5BS+y7H/+YpSEssBBo9ROQ07FDy8Mr
2uRU05LQDVFVEOrJRd03It7UXWI1oul5TFEVLh+Ndw1p18J8yOer5WNVqtdy1jnLdKLaDr9gKSVM
WE6k6aZN+uwCVpLt+3p8vrjrr2YKSAg7nac+ui5e8B3+21Epuu9EPFxgyuMNQYMbrocUxUbbuqsl
0+Zu/i++ptu1I/U4zblcoQQ1GvbsH4PRP5KuaKVcEwJQa1AgV2jFDEA5/fz2MHj0bBt0UQcMgHQl
BsCLQ82XCXQ2tCC+hy3aX5BsmgfNXomO4qg6WyLGEfBzAmijU8cwM+LgVu/WxFbi142IIw170QxT
PMJA8TNyKRbS5e6VEujAWE7oDu0bbEqzSw0fWjqJhGkfQuyt5hUMynYyJGq4xeU4tpZ13WyVReOA
/O8Bs+vctXtYggblTGYTLbzOmJWVsFbIpww0yzeQ+cOCQCL0JwjRKkaG5V+lLWW1kaK0cuR0OTHX
DS5Gu+i1GGkZwHpvK41w2kqdM1s0HvlgQ31Fo+KfdmjaRqRcNK3+OGGXVSvbq2SYkh8Cm3wqTwTt
ier0l2bRD7kdbFOoOUvLZY0d6Qw37VSzCxewskQm7DXlnuXNKcJz3QLrAt5M92MZQxQNNrDCOuxJ
6m7KQcXZv8Ed20XLdx6pmDuEbi5AWO9XHcOIa7EYCnRc67THGOZyCE7yWUPqaicIoZDl3vGrdTlm
cOjsX6p4T+Sfc8ONhpKvicNMZkqUBt4U+Zch+vKpN8SIOwrQKmN6Z4sJnSOK1MPsYeVO6HHedOaB
cEk4PLaOOYk8TxLyTYxle32TfR/V3Osro0bP5//VF+sm9x4/QntaBDlWlNZXLo3O7AB4V7Zg9pkZ
Mj75iUUbLgGx8pwUDCfmPuCCLvAO7DzF8lNYKpezhtd08qHawvbrFx2CKrCiDIgDUQCINr46WwIq
L6qEqCgZ/AF9+D6hnbgX2wcU9pYoQw7QPyNn7MlHDdBZ2P/XPXL+PU5ZVsAlRHNBpnHJO16MMBBB
iFhe7SqW4kQvvGDyg3Z0Mp8GCdDXQFQu4haBeYkw/jYTl1utL3mudfEPbA+QHS09AUanYgOCEgFw
JiG4bEyTh47VxtToY94GJt3bIuuszFpSSNAgWVctte4dE5avcO0oZLrhLdqnwd2Z0YYl6GFM63VN
MsSLWEzqN25/4bOc5uXmh2iEY25/OewDpchj4Xbgtar3xsJao4bPRt0c/8BSK5PykKzKx3xIvV9W
lmqkdc6Yx1WoEx4f5aM+jNQBx1mRxxIqncu1tmlo+se9gwgew30DIDo8o6XQLGjlqyGCWTMKSwnP
dCZ4QE0CrGEdKZF0PKvMtZn7puPRUGX/RpPcDhylRJPifu2QSUMYbULD0q5QwMO1p5UXCHcTh5WS
h/gfeTsfltLHDFu2yrI4FMUsEk8iAkhctgKgwiJ36V9LZLt+s9hLZ6A8hNxJFoC5ViKcvHlbbmNi
rXhpxPpFGD6j9ShusS9N53jF2v598RNohLSG6F/ruzzO3ElKNtMZkuiqqdFe6LfBF140IHyT1JSS
ROyhZaaFuLgNDLCQkbQGA3F2KdOpUl9GV7LbmQZEMroXKI7kwVgg6jxO8HwU2ka2khiuHu2rNXkv
AO9it6gtPIvmLiqxqGwzBc93D6th58dH4dZDN2FI0crvCj9STbI7pSbTtUHoaG5RgQ+sVLwUbP0Y
P78KkrWLw02Z3V0QrUKuRFwJG/ZV6hDZG1rauHPKf7oK6BULO9yi7BS5V9rz+bnZqTuhRa/jo2G7
/PtIDE/kmhIWyY6NrpF7u4+x3aIwZqhvja917fl8tMGpQdI9kqlqH+1r30eIIYR5hlQiFMuOuDUH
r37zv7L/KH+QaBD9Ye5Y+MzlX4h44aPVyguiTOWZWGpD1D/tNb7G3r015N9wZNF0Au4J6T048zhQ
VPgnXQqlDl5w8ZA4nDw/JnzvUsCsONq51gK47mJ5mdUVthnUoRPWYaFguALgvj4UFJNXD5URw7rm
WiIhLyUNHVn7REYUZAbPFeJg4HGQ3uTueEd0K1mCFQB2rJSPQ+ELwfzRzwXDjQa8GSvBtxElVupQ
H+CwHMSMzShCPGbQHzPVegfA3JCPfOFddInb108gt6xb5WYrcjAowibNgVtn+L960WyC1rYGMQBc
N9qJi4X4gRwkJSF+aBbdUZqeADo8vh8R92ECh6j7XEg5n5iQnJ/SWCMZ4VY5qgQ/Kw1EwGvf4bNm
xTdhApprOPlzzXrfQMbDqsqxISyCaju7W+/OQFjwMUPNYy0GmkAszvRnTE5Zw+e4Oq1KUb/UXa+N
sEs2YeTRvx6wkb/a4R5NEsg3GB1A+hzriGUdI/3/rcyEDM/WtrmsWynyNqH1eBzDp5nmugYuQzAh
RZiSaswXY0wshJ86wZ+EnAi3P/IGGd3qAuqFZRz0VGBPv1qxH2VNEzKw/wTRjah0lNY7g4+fVzMI
L7FsOZlLMR/uwqgWr3CEWOHecCa1zYLiFfv75M9Qxxh6kacCzce36LyZJDQLfd4/YRlqocrwwUh3
FAR6zRwEduy93/HarLz/x+2QjrqLXr7coe/P3GZZU81OzzOqvMfEOS2fZbuVgl7cR5ABPu2tJ4U7
mL+9cl6TzTCc0Ykinws70/nluKU5nYwN+1zL6GB1ZIW2KPpKngtQ0z5CLZqdBP+9fALp/W1e5EUc
E4UIskjH0hbfdBip3JtA6l1hJMgTnq8oOgG5LBThdtdTyRK8R/dI65OxN85AwpVqQCsVwM1p6YVI
MS7Obj3OPnBPG7iYck9ntrRsMRT75+Ln7ob2v0JFtp6b5YfV50oAOEZTeMPrpk0pBniz04/iA2Sg
q/ttxownMg8DQx5mzp5p6xfixDMZoh4wu57cqPl2reQj51mPcz4vv1Su7ggWJexFFTyOs+bFJBDm
2aqmyYly8wohhej5UtYNDKvbtBGGL5TQxdTxN9GVtptebeIft+sSClQm4ACzMPY5D3szP/mH4z3x
B2gjkMAo7dSVuQN32W9qRlrIRIxH3TE5W29/H7jxe8tbC8LNM/WMkwmU5lESygXY60f6xx8TwRmp
PMHwGy9VQxSf8Qwcq06bDTOXq6DDPaV/rpt+xwtyZ2y5GEMLjYin3J7Ni/o0SBJx2k0zZUGHXcwH
ZEWg3ZNXvwNE+mG8/jDRg2FsYS8mHx5tx3O8snEwl4nMNCawVQhv/66obH4l1iLTgLZ5IFveQgqQ
0oTPtAlNZI+tlfps1lD95nxy23o4OMVtrb/te4EK1ab+KenmFztPWEcRBA4t7pFaDx51jqszuMpP
jZ9ugJSAMmx1B88KOSAX7E9BvuM+ZYsWnR1j3z9ULnam+Js7bQINhZMJiAF+PwvqKJlHY8s9fbPj
nkEiBNzLjKpvx+U6lwFKaNj4n2X4oDXvG65nORYmXsKnwoZBU+gvV+CcDtnGHD7aqzeCKKaHPn1/
++6hp+gQpaagJh5smdAYFLoP6pwoK1D1AtXnWWFPrUOOCaSeh2kPw1C4C4tSe3+NBkOAYXDHRCGj
pVYRED0OUQpY8nibiv5jxlZ2OD4YX3m3uTV2k/mgL9WiXelgmLnt7KgVOyre/ku36tXWUt3ZvWui
U4xDZzmPTkLJdsWWzO60v6MnXEausssa9sgu0klGOt1cnUanRswJ/g080M/sDAFsFO9DhSA9Dr1B
0XohrOvTbx6zAwcM82xvjsd5Qdrs5z3WHEGXNnzxuk+cXPPx0ipclMK5qpGv3tgU2LAIlD1gHPgM
0/OG8KN6HwyrITPdBFzjp5QMVunoiCjYkX9qTycqJryYUGQOQQlSzcpVW6a4WkkxvRbWRkoODAX5
LlOuEKXYVF/8C+nydzgzqhuEfnGXjfIP64D8TKyCVgT/aHw4VSPffojQNE9NztCzIFYr0ZqbIFHZ
+grcrnUnJ4DMXH7wl+prYLPhDKT5W8H2OsmBNRB0xhBFHrJC1VCBDrQv8JcHA6f414t7PYWvl/ml
8/FFJY9NEBWDuRNcP0tK7MME5pSU/83dzIZOf/XvjY6p6iZqOd4qiz4ssePcSqurrB/RY5tjNWx+
YhccvRjIkI7OlCSDkb1co11zX1Pe9xLNtTMP2OsUCwIgeLItKH4YObFMKGI+lyWCRanLFTubhLPm
gYfVDPjnuVz/hWocq1ozzl0VRWtZyM7T86c7n8I+e96fumGdpAr4CIkm0AfvN6L2w6I1Jhnopw49
ABt2zNkv6V46Q4OnV3UutlQ4gLFIeWXP9IsC35Z1VCLm+hMtla9qFhSajUXPe4utl/W5JKMpg8Kb
RaY5mGM/lMcpBmuNBsrzXPXL/nfBYYcCcwv5BP8knLJQlTnhkygjnrhSzI8s9FGdCcLgHh8bRaGr
MIADLUHRzm2tsop5y0iH1lH6uU4ZJBtxM6qk5fopHFZz17e29uyQcgSzCh/0CDedl99NpN3s7kjW
U0Qr9J+NaLL2U2b0u8I1B9yfuKNJ3kKeYgwVP/ZjQxfTIPu8bAYtn3hL/6EIB30U0qqomm5Oq0A2
5bVs5fhl2M/nmIlyDbscp5p3ifi7E3yiFa5L6HAFUs9qAoMumVTSo4M3h3GF6BMrzwZPAmrnf4MR
7kpxH5vO3slMtr/QW6MQ1+QZEO/urKhPaJl+yL2M96TAd/uiUOYiKbUPsgD1hNacSmvfAW3HLztM
xNzNdRdae+s/U4iiQMDtq2i3P5xjZGCtHeBWgoh1GPhJw6kGz80xrs8wjYgVwTvSwSsP97m25tPK
JsHGx7zdzbZ4FLYC5RP8xFJQbsWkIca4EJXMbIfdxNUP+gfvwjtvsl5bvsHZ4D4zwZnhC8R8Vje3
EuVJ2riGy6Cxkwe5VXrPVIjUjxCUXhSk8864Clc/jdaPZcKjkkGTyZqqQTlh9YCH1B3r5zU4U/da
PcwhlaQQ7u6PsnEY1lrXY1AWEPO8H+bIAMUshfoNnvKykgiBjus3imaBtBd3aJWTXbD+YbNkKt6u
PAlAoCjt+cvO3fw4Qmzir7z3rT+dzJvgDutTaQ4p5siZ9Dql9Gu3VH5fQ3HqejD91MkvyUX9LHqf
Z1kdl7Sm0UDeTD8sSzKBsAyCYotpFmmSW3hETx3kR4xwX5pjRkoYVnQJ/TgPZvK4qxdcWtPtQMMA
xC2Z0lusWXSAEj53Pko6+YGDsMakSW27uFwrKH1Y0GNLx3BJGK1QmEM8K5gLVrat6izxFXrcublC
gUKw3HUdorTYYGbQAnNHoA0LRFhLJjJxWrYqGFIy+BMsiLk06l9xfyWaIlIPfrCSLtmYg9VrMtkr
FuxsBG80tOzeusJkbPo66o4PDu7Qzqi5o4FCgAeENm9CG13rH0SE0KNFQ0xcVGw0lT8LE66Yejcy
rd1vjaOcT9b4iA/Nlrf/f9ljfvDcPBG+2cP2zLzQ7P+DpN6fF385pmLa8poC7priiqxjxIgPja3w
ouXd2nCJWFHxVO9lnNQ4TCaoXAkr3aul2H9bi7e3VQAf8V4iGG6XjyiXIsrDjwv/lFTChyD9idPt
XmvCfngrTi16iaVSlVfsr8qgkGUEN769xiFnuy+UxWIH9064BURLRUKdfgwnkrkSJ5eWerXSpEuk
xi0Wfp6VVIgyGcXNJngrqarMzm1cps45TUAnPBAGKNBCgyz9w6qdjbf/oC8KM7W9MQiB2GfsTsKd
yuaPjRaTS9dy47bhA+/z0PR8QrDln3hw8pqNXcsp8VdPxPZpmEjZCHIEofVDfO6RamZIABnja5zN
KFd3BwCtyxr4cZ7PvGb8NnyghjenBnqS5Tfujo658eDnRgllwBsOl5vWcWvTLQ0iS8+azlxe/UOh
cI+5JBN2u45BpygawM9UA6kMwlNUkwDKAdqftaJqlosoc8AGgzUx+4IOqp14ujqnrq/xCLZxRkEl
or9CG0dMR6QUPxtOSveZ9+2YzM05iZBtGALVoyF1W/sPr3bDgHEVI1hjjcgBdg6Hn5Cs2gXbkTNW
Ls1aa8IpagbRuhDnyy2JVXG7WLqPXfOZcoiK0JVmUf8rWn5ykJW7QpXglYhNadFyU0vjXb4v7sdz
dZNxvPSxUpIiuVXxoL+NEJZWx/gxKL6iLnz3KwLT4GYS3RTX5REP8+DjNtD251n50j560geZfoU4
9nIzUCYd4meujc5DFO180XF0s/oRBGM/6z6KjYBGs1S5QUb/a5gzvYmsk2a0XUz38GJi5vjf7UM+
axK+kucYpdx/QKBTL2EBYXy6tpuRko4Tdnr6Ki2HyNCS8Flg8wuLkDEC4Oalgy0LDLQzzk5rFNP1
Z/EW2TngG4TEJdiLhB40vQy9S8pr1F/svyKwaIrKaUZDcJ2olILiB6NBIqianNp53VileYGLS26W
Jo4eDrgtMdq41bvHoeVya196QXpeQOeBasWjwEe/Os9bIZkCKF/TY7Q7SbRpSJV8EJQCuLQuYU/8
zzBA5hfgZ0Jtty5cUup3+G2NLG72p0AeaOvoVbEqxnigdR712qz/U8wDtNK79ko0dUrodWycCpmm
Tsfe9XOMY5XhUM2xMPQcsPug9qN02XgmY2OtJ7HDS7jz/KRMXO1qam6MNYG9InNnYH8rHPnghF6j
jpsGwsT1h5JFdeNO/4DxuvlOy+SuYBeYxLdunz/SUbVh0L9b1MsD4wEAfPg1OxNB/MqQH5ixrWpw
BYPpzIivndBFb20mb7xPrNdv7fHnaW8ZPYcAaEOg7saqwvcBa7rZz5j4dxT2x3Yks7Gcsx/bY9dP
nUCURx9otLiHCyAkam3MQZXCXyb89O6CsEvq9lTtNVaV3KLua3IoPGTeKqzbrgcMe0RbzOtAbbRe
HNeLdXVW+SxRn4UT10ez1o+JCG2q2+lu7uuNyOGRrVsJQh/tF6jnVHQTRM21/Y9yHdKhWdJ9eyc5
Emr8c9vajkvpkf3BVTG0CIb/NgkExe6r2pl5qkP3IY4Mo4ZhERR797BJFj5Vl14tBParnHuDFqTP
K2zMLMgEMASSMZkdQbYcH2eYICus1pfxetno3fOzOaR8ltib232LaIq4xfpad0uQmcTo0thxQ+Ay
6+vMMWfhV8y22aFOXuq1/odJvmIgVmDRA2QFvI5alqjwPnz0q5KySecyg3RX7fmy+XSKThttVplg
GjhLqoZWbRayiLb7t/g9q+9ohweVqcfh4kLrOcxx9NrMSBPSE894JrwqBZaQ/O9/lE64z8V/bGkd
wNNtckU5MjJGA8gfHcywdPj9E63Evkby1MxRJJ06PMrShjKXJTcQx3mJ3sNCboJDslxTcPW62kZl
Q//uzYQ/4cN8fcZcUsNeikCoCA9AcRMOowgQmi4tZ79PmhpdTOTPdzxabeXBnZ/9t6UsyFvmP5Al
nh/R4439gmJ4ieckTBtib0uOClry4qFi+JWiBoobX4V9SltxW6bajf4oe5rDCnx4upPdAEdPe2Dk
dCX0lzsq6lzdnjR8dSR8KFQWR6Io+jGCvRpwjJX/PmnyX6xWIjtouznM9REsfPXmtT0azvUzd9dN
FUFA422F39Y84am6CT34Dz0PbSI2VvUautkeNrq9YpW1Gi5iecFSxi1UATD8VQuLYzqbX/0eE2ff
TSl2Ye18Gchuinptb2rgwcP6VJ1yVzAJkkyd6EH2Z2zQ579eWZki/PCODLkGiVZEJFnBHVlZ2G+R
myS2taKco5BGAZ0YInfUcmozIawGXlO9fPUPjx1PWmgZo4DWC9zSCks+jDqGw1XAn63YFEBBTprS
5hYM1CHe+ZRycSWWCREXIwcrkSY/Yn+XFMPPdqozwAwHfTEW/XsfANzzTvWFDuOAPVqJJCcp5wOc
8GmZqG+nbPcI230rPPPyqOOV6Iww5Wvu3WdmI3Ua00q7gKh67bCu8d8PrmnxD8huXk2hmbpaLl4g
VbHx601uvkrtP1yMNkYHRy5dg8JnnN7oIceUWWIaSekZoCUz3AeAJ8kqkmIlXocGgFGZv+Vq+CHw
TSFXTfA/TBlLzW5/5v3BbPYUPMjiE9zRaLI8bxFMtbuibt7BAIqtfUsm0Vxv5hP7TomEpERHubB7
gAx1XPQGkwNFgpU5AYOmT0EAV9j7PA0OYA81QakKatNtrwKjcTHw9U0rABCK1TCcZyf4jiPwchUQ
Mvaw8n3waU3Pu1ow+kca+Ujmaimjjsmg9D2jCuoQgxLx235MGtQzOblt2Yys4Ob9ttR7pEN+wd82
1pXls98+LOiiKx3SmaxOSsS+AfjFNO7DUFaYmqU0W7eqzg61ujcWjzLIzqBhphMPKtakFK5Ds5VP
X0UgRdNR5dOsGn9ATuZsDqgt2gwlsiVUxCLuQdCCq29/LxNs8n//X4OuuSl1qym3hjpGBNL84B9q
nJRV3RRcS0Szgj+Z349UBmFEWD4lsZG9BXZ0lgnktURiw9E/1YF1bYjxHgEGlWb0xfdLxdIngOB2
O/FJ9YN4DXhXebPy5kCdOF7ZzBwxLAiZ1BLx2tVPDzkywaTWWU2MQTe0Ii4ahwX0vXLJVz6haGaT
TvALMRG5IBw6O6BExmaAJOW+zlCNMW4gWW2thvWDGXJNPb2tSOi3wL5EkAm5GSesnplEJt2MXSNf
YBP9vW7I+5/oFV+rOz0R5+Ok71jQFJFq0oQ+hyt/UVIyDuo/pbIlJZx60r4LWIs0Cy1JjcxTZ0Gq
DCCw6gBYJBv4C5cjYRf05AZx8D6gpThO8JQblj+T33SN23Ow8UfIc9mlzxh8ESopgJJ+CcpxFQPw
58O61rhEkYU5BvE3xCmgDWru/8cYO97+FG/RHABV8HvGZOJZ/qe+W9/5DcyjbpkmF3BEOW1t389U
SD2I1LtSyF+qYhkK11YKvWWNA3zw4edPlJoAE9L/KIIaf6OP3jdpmg0jtaOgCfezQU8iQQNWI1/z
RmfKRaz/gWcX8+VsZ/fVjDt62B4T/9VBvyg9NuVrBN/4NzbrMvMWnoNXV8FGNY2g0vBRr2YtqYnC
6biMux5d1XS98jt2fdfZ10JO45yFB2m+ZQ+JBJ0zRwgqGq3ra4lVX7V3W8L1o4Ul9KSEViqRdLXB
5DdfoAzjuhQxZaA2YADYomGPGMj4DJnKoJlYucj1O9gSGfcwyB/+lS9xuaAWHL2v12A04QZJSPyW
B3NGXw5kOUdiZ1yqJwIdAELySXi8ByLPpCs9E9P6kkHmCVPdIg0J/baiPSixpI3DMwHgSWYnkP8E
4lzTUCrySMxWp8OhGJQ4EhqdeASwv5UdBn8XhkQn0IgvbOgfeTF000uBDTApXosrYcksimdnTm6B
DzXMvqDBci+c3rGm4qtMYfOA0N0tEvGBrWE7tk3jbD8GmmGfZDlsyCLTxNe+Crn5QFC1BW6gkpPW
EJxoFfTivS9CNrSx0wPXcSvwW82ylp7TnadRQLto2ALBFQ34NTBVi6Bq8HKX91N98PuYZc2qdV+K
kP2JOzeWIyplCBf5LHOCweE0aUC3iOHwCVIDPzltIzZMWehd+vtzVFeAwJJMQ06oSVPLKcLTT4kz
/IoRhbS5C3HaGYz+HQ2unHjrciG/7EoJaR5BwSP0Fp5uRuWpgjOaMGi9GG7fLjU57Fdm3KnJRF0B
3+ovhIZMKD7ztx9nHrUnKa0j/ZfrtKrXRTl/AXSXMwDPE6a2ZRc8/Nwp9JERVSrDAJQ4QHtYQWZF
klmyp3LHeIAgwDj/dNeQKNlVrrN7u7S6jmI1ydN88DjcqVoDE/p8vsPO+Czo4woQBaW104R90yGD
7n9BuMkdyDr74qlW6SJ2yhzKTa+cN1fsjjAGyEgLTUQSQH4GgqcOMuNtYWcFkPLAkRrsOIMglaF6
nBwspXt6dlhDpOxZ81DRcOdeuSgcZeZXnDZkvXGhOnBJOZczpRubkTUPkYxYu0pAX9Lkr6V+GEKL
lBTvcjJQz5JDjTZr/MdeBgpfVlI1Rj50zwkd5k5zWeb3l/yHQQyb9oxn54W5QZGoiuT38qchZKw6
DkVI8YMMNWSWxqHBMAYj6OZLfwinOXOSGnqIjXgJ27cNiaygUuzPJxSBjRodZCTLOErh1s3xf3xV
Eihm3UXWRb1O/eJ83NzDIbZQzihLCwCbukd+XnjDD13rhXZ1PnlWw3uIsgsfdF0cSTYkhOdRUXWl
2zyd8bjp12vh2UC00tBwBqfsveKD+kWDgVjEQtixPJKc0ibdAomQAthoA3hegBuuRibF6moJJ8x5
WsJbulPIQWqEE/6hAD06zElwo/5rwV+p72OmUZ5RUOewMrFeKfDS1sCK21LV0P+nRpHjTt1bYhdG
LwA7B1BEy63GPvOmdFcMsYos8Cj5b/is8dEup5HDCez9GsDPUT5jqFVpQtILZ1sZeAU6vCtUfECX
1fRv4SwKcimggOtQQfcrpeDJUUPnbC4KMR8R3Yrvr5OfN37M38SAgYVpxesvlUOEYKNVjSDyQ08+
7nQej/Iepn/ASweRCIGaMHTQMRxQtghJdZT/DP7JqNGeUQhr7wFGKdqVRK4OcJhbbqs6FTh/rCPi
8aU2HCFTDuRlJOtJ/OkgKbHkXSFtw9U2Q9BBpdOUfVcFVcr5LIJQYR8aX+BpwL0AKw95LF1Lkb8u
GrZbiXUQ1afMO+7DwNJtCtVWTvsptNkGqa4s+6n3cMHRpZOxgY7wHbKx+ZkGfjOkCwrL7SyEisuo
kjHlPPIJKvZM0dDy5ch+reLs+su+3TcpQzLM5OOvs4Yc4mO5YSGKZI3WgMSyCGBsXEjM5ksZcKT2
/KP3zN0JhUkmgHytOLAV8P3ad3ut47I3MQWR0EAYNQ91aXfbyDU4EwVrpoHMXFdpu0kaXRuqauKk
eW+YkBNs3t3T/VaNHVpgyKsTaPgXzkj1zdLnpTWNSh//4S930/i4AtEWWHvh1vr4OQpgB5TbmxvX
wkMBer7mmbdrWSNCfOjJ5TMD+dHvg8ociV+tD/aZU4WRlOzAgeGC+NZmlrPnhKZL+JM8VV7haWYw
6ImR8/KVvqV6qGP0R+dAFKERcgRiWhV2MuhZ4PtlS8Vthge986mL+yXsY6Rz4cyQ8IkOPFHN176C
GOzAIE1FZwSuI0RRLKfNwm3C+BhItAw/Hopjqp7IbcvHEgxOKS7vBEB9DBpFgxfLJKGnzhivGASJ
lGZuYrTVOgdjREJBEkzOVVeJDbJAHmKVFFGuZLts2xXw332rHlPhsEge/8kJ8iSkKNwb1MzjvlOS
7MoGdNbiWU9bBd1uZo5bPmifR0iV5kogKcTVBNvAYjjk+nORIoi4zhYmAXEPyB78VXmflrAYTde+
9riPzCQxUkChgEokioeUhl7vorLIiwgYk4EVqBl5rnscnbc+oPhdDbl6owFzJ3F1L4A60r6ojIaG
4iZ1hhhqFBP4VjQd84/bVfXcvvmiEkoQw3PP7Kep2TCAJtEggn2ILhwl9FZf7mi/f/A6wMmAA9/T
/mu0eFwB1J7/gHtqOan+SJ+swYLrKxGWN9lzZGCMXDEWWq1vaVM6PCzX1Xw01Wa3SdQ1eP7BcPj1
8Yr/UlecMpfH/1+SQTDgkxR8Ekm7TgfFRAQeIFsN6K9EbmQ1nRxT+XVtef0mD1Yf/Pigt0huFuZO
VK+uk7HWhGnj1GmMEkzISX0HgiattJgVqQskvVc6acea+zPdF/jS7tTgN3WBgBUsd176wunieB5f
RfmLmOiZwn006Rh1uEGxuTaXPhk9lIoOYsb9GL5rYi88swmc9E9KxB7rNyCO4yfsksEHr0XZy/5i
zUNyOFxBbIRySdnBbOF5gXqz1yKUnvbgRT6Yd/cveQp+mG9FcgyKIg4YRDLRAb4MZeE42TNA61+W
l9z+sgYcHeIWMa7mzbt4icswIQWOIIaITq4ULRMKtEgSPmD8rozTTGeujlHrdbIGPXtav2a4UilJ
2UKsMlkCKRvUT1lUDqyi3bJWp6xqOvJWl3/0l7CvA6kibkPpICDsfp5I6unhSgJ/krz2ApnjjrcQ
Oeykl6Z3U3s3S6DkftQVr/G8Nve8uecdfq5QgfJfWNLFbJLkXBNVdlp4UHggZ57DLTjp8shyZfJQ
B6CoqpyxYT7HpRFmTkn+usIBhIWiGcXHEmoxDhiLP7zAHthTRNraznKQc8wLPlbnsccN4Jdai2OH
LUb3qtuSgwst0XCyTfqBSJP0bPlOkZoahb6MNHoSPaYa1FjXNUsXNR+vG0g1kbhzWnyUEQoG/pv5
hZdQtmS1WgI83t/JvxeDmrrsw/m/ifm/qyencxCLpY6x9adfETPX48v7BOsr9s/h+5Mcg7988BKd
RnuvmrMd7eESOkvf8Q0p9naGIfG1w2+o5eJoGBY5ofgRBK9aDiO3Vk7rqUJ0uVqwUun0cPuDlCnR
kHVu34bItiKK0gkSGKXRU2maThPHkt2PQADJYLvXowPmZnylECRUvn/52fJLqzeAmgA2ENAoQyRe
R8tzPDqvzbsECpecWFcgd2Was+1oBhV3cSQ2UcknpRTg1kCmoxDNWpUJruiOtEBwlFK3vCCbkgkO
YzxtQwLBzmPjnEGD1Vkw2BgrcspS2ThnCi4QYq+bgOdO7MHEqZhD9PPoTamh1uMwLhEA3uRKgQlu
vgjmuhyK10cUk5pqeQiLjSRSAgCy6Vlv/LkCySYVN9Ezv1Drxt2NGKQuTM6BnbQa7AlIWNHe9iKv
S/QrJweAS5nEROnWoBayHd+xUksXx00iLi8jf0uAYbP6lCDQN75kAZt3tUdFAN+hojoHV87RU54O
N9fw5MmrGuhofzctD2kG6fm/4NJNBpDslMlPqPAalSlKfE6pyvhUw8RKwv1oOon/JsVOrbcMZ7Zm
hI7C1ebgMkrDBacPvYqRCXiEJBHDb1wNPh8encpwz7mjxJmAej39whAeHuOqTlRMmboY3yg5+Q7z
+Mnf+M4ujOCo4ms7ecD1qJuB5QyiVYTS/GuaXjxikdFda+vcrNW5yqeiTG6M+N3FjJL4Z570QmiP
6G+8nJ4dhwdaBbDsyaUi71gi2Au8FH7QX3suj35VM8wD9g1Eu/OhzTkHs3g99lQyGiELsOGxcpTJ
REgZgphZrdraZXx1ApwKP/p5kZHpLpcrimUy1gYOxY1o1Wn1SIkBkWiccz1Rg9aMQgIcMV8ipwXV
BZ8HAFa5Ud/ui5Ta1qtWTulm7OGGy2GZELlnY5cFF46WxRakQLUGLV6mvbFCTY1Sn6xAiTdYKlu5
pKLDUtmBtRx8Y6FUgJZf1Q96U3Vt8+3ftHVlsrf9qgMFl1c8tCD4g7cWLWim7u91DePdQ5mvDuIB
vRfhE7T0U5tP/ypec85V4/Lh/SmUUyivpeph9TnLxzMt3Nnb0fSUmEg07idg/3ugT19AcWHkyJJj
Dl8lYO5bpDqvcGbRvSGVnNZ2wFUBRQbkZck8djJF3M3s+e3c21DLdq1mKnL2/r0cuJksruFVEerO
RqiavbOHB2YxgA+bVBs7GsLpxuiHHN2c8ohkJk6nEAd3lJ+alSYUBJsjWUQqmJNOecSQlZuJ0MBG
bMlaXCakA+Q8zBfH6Nwze82dQTKmrU1xWLtbsHRwxgTcPsM27MIHeLTCWB4aQG/HJOopQRyk/tEc
wTNHXhO8l9Uf/v7Zqa+pFeMTbVZdtbXffUd+sWgp5YBtTOpW6Zegd78GvwMPxhyAJ2QDCkcH9PfG
F2pDmnqWC5/0lunCA68dDbYTQ3BNV78yz5KQEQAH6ANDBVl1DX+OioZVzp68x/NCcfG0TL6at6u2
6uMyBhNxlwQICgR/Qf4++MZBkg9NrM/TGiuxLZiWwv9ZWeYtt9QEnn7uatLSu6grN8PqnSHZsTmI
6oi0qTLP0erJLPVdxRyJX9VKM/2SkcIW95+NCNAtHJmGZdkN7PgdTH2I9tCHdyixtjN8bwSOmoZN
a7pj0DdgteSf0YDIPR0A9rKFmt4PDFsAXFsCY0A0AuvIhz/P9QR4MMVFnyNqCn1+vcmvtfkJFgnh
nUwwqVaYXrLm7hsTLoUZC/vzVSe9CrzmqEF92jUXatVOQzEtEDWGZGDUxmHE4SoQgM5Vu5I4FxEJ
msidF0b28hevB+1G3zSlUOjLdHtnNcfmnd80RpKa65hexbOVForU4oWx6OIO+C3d0KEKmncZKBQg
ms/kNm+VlhBsmGu8Bw3efNGohHmIQC2xN+1Olak78tNpCkYd+hMeK+ZokFFAJ3jeFdNPTR55JNTQ
CwE1sq9ZWr1zfo9f6YDjBfW8sjXxk/FtVK/umvQV8azDxy8OX/QcVdeiLE1oEoC2MFEKje9getTX
GI7M3yxVPkvw9+MW4qgY8O7eVzQln18kOzz7vInhS9YpE2pMiDIjmzJN8MvH7Os/81QUTzd3RujI
x4EgR1l5L8Wm+qKIW77c2AbKZroJz060s71kYjQviQ+0JCvfYg7rzqYo0PrmFtNs6J2Zr5W3OEAA
B5vzE51yURdJ21qr/1egF3ZJu3TItqOMkLK7eT/OxNEKtxNpQwTa7IkQS43/clty+AeHdszxjTk1
zJ9MZOcZRmuCnMv4CmC9jcgPgLfQDsXhKXsUf2Prlr9ldJ1f+vxIqxyAddIZhEh4rOTohL7ln6Od
Mc9ue4JCLoB/p2J7ZudTAtjv++WF8bQUwZOIDBZnbtUNyBsT58xnvqLSYNQKxIOzw0cgzTmsJ0HS
pIVwckNO6x7SOogR2L8wXyJgSX3oi2sYf+kiRdQG7x2en+7t9QMxxfCd5v5SOJujGm9bVkSTjKVm
UJ+wS4Rqq2xOJI1YHnYMq9PGlBXxryjUZcuYyZaEKnUJFudG9LDTwYVEsteFDcbCZibhkuWNJJWY
/LqCAJGCGnuo7ep/vw+kNIltMw21S1de2zD02k5KSOBybfEgADYM1kCvSHhHhvyzkzeDMMIdqVhX
uy/3CxB5t/tzKO0d0qXUbs35H/Dm+zrmNG3jepnB2CySt4KIRFLeYoSio9x+CnzTNdEWohdkIeDd
LVbZTCscNytachEcWUC0aWc959EUijfC1w065pi/sIt4+ZAhEjjK60uGuSZpFxo6WxAaNzHJQdPz
94hIpSWhsEl5HJ8Y7kJy32GeUc0Qs7Wb460fL65d5teT/OIRdeDvu1qZRWK99JtlejwOAiVcnfnM
u4qPl5pByXGII6yL3dpM9Xlk85CbcS/R4+UE0jNl0sKFms4KWRdz/R6vF2aJOV466Pvt8UkK4shm
l9NFxZZLfRWt4pkVODmQ01cfiL+yCtj2BQNxPRI2cOgTRZleOvT+x3VtRE0+HR1dt6ResYqR8JwU
3neaG2fckBQhwuQk3P9U44kYpOQ+rHxuVt3+qMy6N5DAHxhXmK6xGcsI2CjiR+s0f6PMiYVRgd9N
zf67Twf8dfb3bde6USVWtMJZIsgwaPZibCmlvaJdWAuzRZzjhcZp5VYJEN5AU606n87C5LNlJcn8
P4e6pb5zCH73wl+XA8nvvoWzk2oMxWA8xPlL8lMW876oIbx4KgcRi38fA1Dgs0V4vozTtEPwYsVC
oRBy0YUjl05mpV+bKCmcboIldpgyRe/vXmnj/tawLYjOo/gy5NRKNYah27zBUXY6DTbAe371kmKW
fI4LhMfZr3r5CklTrq5O9vHKI5nyaz+3/CCfeyzDxF28VKLBhxxdkQqk0uuTQggGVDTLsxZOqnoA
ZUBkvEhv1GPkpT05HVB7KObG3+/HvWveKN3mULtAXEnhUbPcFCUZaOMGEsDXgsBqRBCHBcwPbnsj
7G1jQ2xeCdNLHWBl6IUAMFg4efRlEoZSh48XzCvu16GlNUUFEDeByqPzgIzChZSZLEoUnYoEQsGp
0D0T7CXr0sbh9J8+IdBLs2nwX4NyemW6n7FziPkailwa9sWWg23YW7KajdL2n9pvekXzCzjs2lcG
MZdTW7JliumPTS5dbdc61AFNobZJZQasM3J2xkLgxA/OTKeIqY3G5GoSdrTX/t3vHU9lZM5nv2Px
fztifeMjtMSIpC6O4aCTX+EObam6rHIVxSnwEC1U7kXzGs7kxWLrkYAPgRiDgoOUivns6iolL1k9
HpQ2EbnRYSArVNYMUhWqODC1wC/ryu+6vy9KrYvJv+CfDvH05pchRVf9vXqeSojmv7ZcZdGP+57r
OVjroSwS3Rm6JBD2L7p3R2wZM2b9JkuAqW5q5Myf4vK5HoM++Zg08RIQb/pop9WOZIpMhpKlk4ug
kFJo/S4f4XBzF5T+McMh1OmtdhCz4kqaIVhuv5FglfV3HXWNIWKfZvYhBsxb7CMTph6dDBaF2ZaT
PWLSRdGLwd6PPcnIEuCAr0vyYPCrA6MwZLJ9ca2QtlwZ4bWtUWdVvucw5KNkaQxQbeuVUqKJrtGg
Nv2ZfkkhNdsGGucPoNFJ4xChPuJF3S65APqgjPFv7Q1umJsi6QmfxynfppgMclsTARHUdN/RLffU
ZSPrYkRxGukH8rSd+jyymf3vnQMUSq+EoS6Y/CsBurnmK0EY1r7tXrgE0vx/mtGVdiGTZuGWhxY3
Rv48qDYHnC7h690Tes/jIE+tvO0/FtLEs8x5NfAlAt0p1tZcOlo3uEL533kBRwdrSod81ezaR2QT
iQFpq6rE4CkffiIt5LcE91oy5rmj8MObjE1y1oNXLvBxiGE2SZ1KalXCS9KRzh5gZPCdcEP0qhW8
4kilT2lqBSMEt/qL5bhLs3KP1lwgU5213rHDIG7L7Xwl4vkm/guYEmAms98QzW+R3KWwUyj3D+nW
hwIhtJi9B4wZYvx/Kuui2PZ0RTnhiRDc+lDr68khDCNQdmed844b4/1EpWKZRQmdmpkveoDBb2b8
IO/dVFHnmn+JHTte/Vn+Pys/HD6kO/LocJNfK3OYcEQ1SOQxt18GXlufihuQuV/OycIkaAATlfVK
CCEn/mcovNVhabaFgDanfA67PomPa+6p4A+u6ooqaG7XrmjZGwIBccjpD8IzRt1INsFziczhBNR7
tHlFWOOW0WYXq42HLpwLAVezJubH1npRo6DwbYSF0znzJVwLjGqI2SeklGmwqENsgR7PMqiZI6Ha
5D53Ir/6QE+joKiQKdqIUY1YDUd7+kI91svBf39Wp4sx/l41zJhqD4YmJ+Gih8spUePCKGJe/WDF
ZlWBI04UvPmyUSI/OO4Mp7sfUe/lh6QwX+9Mr4bB2pXqAydaKiIbdCBE962ILdTaIl5tOFJM9gtq
iQDScmnhDvcdIRzuzp8jDHh/dg1KUpBxX07XVacJvw2kuBufdIdd52HZRABCZMEBZtp1sXn8x3g6
8uVXsi5pRtPxG3WPWPCkFYdUpxLpHQneDzsv2Qb9ZjUCDSHt1H4Ds5gMeam8zlrbiRpleGFu9PJP
88VJf4WLC9Fo837hdbFGFCPIqVwGj6qgwIYVGNC/5lgbLw1RxuKEKbcc/YScOyijl4T95vS5pj6y
hq8CpVqtSW8dCigok8yZhDASnU4IUiEgRkURqvl8uRdXOR5Jd6zpD+BkMsDJk5yakJxpVfmmgz2A
V+8BZVmRclCFjGHZ7GojiocjpA8vzgUJoIlI7KHpdyGZcvwIza7f5TL6qb+JcROEBQSBPJ0DagsZ
RyH0o0BJFJs0QOCA16FzylOeCgvJKCt+YHWwwF4azuGkdMoCQxQnMCt4SlfIooZJbdzhePaousOM
mS9Chlw5fsAs62BRl++MyYj78IZU4dXdqHNdMelzrEg5tP0Kqlm4F6tK0Ox5SfLzQX5ha0ew2gpI
j45SR35ck+WXeBNr0NZcO/lSOpmOqbVWHO/JSQn/xx2ShdmUqrkC3zFlGu8/d2Bup3aW1x9QyVEs
GXp8VlF03NFtBrAZ+gx9zzKm01vA1c8MKiDNaDAbcoHLgRpHUDX3HtO6lIQaxR93WXBsyjLkWEst
BZFsDALwob4mKwNVpf+PKf94/edMzPOeDQX8m8aTIFcFoij8krl+Unqc9XIrOXK6PVF2Nekwg5P2
eSMUQexLRUzbb86aq+SPx5UdS7sKy3AjokP7dJCcrFHy9Fqt8/P/lqTL9AivmBuSR+xpc8i10N5d
KdpLLCugPNE8a+Y/9EHSgLT4hIlKxht54dS0t2g2IgeOZVZRpnDD6WJEaUZM6MWrt7Gef4YkX2OM
gisRb1Ehe4Od/ERLvfUMaWFq3r6HXwKfZjECZbcU15huJhESfz8iAk/KpVF06xXYw9Nk9qYCcXbB
nAMkTvZuaIodxQwf5LDrKNrGjzJDqpN9o/eVJWWjiqQ5SdYTWuA3aHgfxWw+pnnqqMpsxBgst5mu
BMPRhbdRbrdB+aPDJyDZWCM3rza7sx2ms/DrDPo9pItXOeIvmUrCVUCcku3N3k31OYgh5mSHY0Ik
qOac3tXefjwcTaPTa7oODqL37r41Fnnxlm1ih/jrjgt67FrJMH1Bup3NBKQ89N9W5iN3WGzJ/Mdo
03Sz1ysRYxYjczHYS6BQbETlno8kFlJb/KmpIMXIPc6GFclung6LsoCpLUB9rLWK6B1cSQiIUKRu
J1eujcgS5J9Xb2WMWM4JvTWF6vyRRGdv6sR7gzn6aObygC0DXzgjtkroFX115vtVonK+Kh2AA5Gt
439/RTfTkO3gvhH8xT4FS6rsQPtwGkA/E18lBEWNsC/d68oqG9Kc0GBFQ1Xwy5U1n6hlskPyorWG
W8OqHbgil5dszb2u6/aO644KNrEkpl8/3kgZhTWK5arbS0Ej7Fi/oFoSXq8ak39b2sCQgGdEXvqV
tm5O+gIlrt1aWLvp+JQZFaZ+p5jrMXs/AA57x/4B1X9MB6+9XQgyF9KrOtmqSKdTUFnmU+qB0YDg
S33ljbElMGSk3xqlp/Ip7Z6z10JLwk25F8ypXAk84paVTd2Nmp2I6PdNmOhhoJO7p4FB1wsFGO9w
HlYoRtUcmWKPNpKyCfJy6+NjjJn6PbKJHiJnRRC6TFDEsu4WIYlmqYP4cpZ3Eggo49lBMnuHRDGb
9BNWQO5OPkWP2sGT54KWa619fxZRXARiXapIAjqykUWxKnNeaibkP64FhfcEqommF4MHZsrNy94U
C0LiYHeSbdUbdhIPXxwxqHhsxOTcGQsA/1NQA6fqdwBM2vXGIf6v+nkrAww0WUdY0bj263B16CaD
DkOu11qOnAiKiJ/vfAcS/A5012FzWcZzlKkuoRfbCOrLcIZQKCMiQHVXDgl+7wfkkx9+DkUecOQ/
Jkx8uZ7DaPG0v9kkfkfIradSXiuqPh0ODi73q0VfFn5PkNLI3SqMOfX3xyYd1TtSpwfkINp8DrcS
Y32dmbZQJ4qgYf1xS4qwsoNqv8npbzFUqZMlKicbMHpjWmALnXhnbVQv0qd2E46spmsWEb6buy55
FmSKvzfezbrMcb19WREpqr/AU6Y2qSLJ9I9p7ygqJLAp7ly5h4rH1nHOWFkfiPjf0Qzu+aAmhIlY
cgxQXSnnriGmdU1ACTExPg5aDYeTmiNjAztYz33J9GJvkukOz/ZcO8onyNH2CZ6sLPezmxumeJXO
ihP2UGyLxxwR53yYcv3L6UZ5qLV25wn+519golF02MdNS/8KNRHYLoM7OFJohequmcM2WHvH608y
SFgesXAXNUernAVCTTtMkOQDJKYXWs+qTV1N6EU5wIqjBwH3iZkJ3FIf/QG1RoTazlgmw6y5Ias/
WWx9AXo2EgtQo0wMEBgIJ/sOZWk39GleHj4aPDT+cGL4MK3xNlGQNnszjmNFwNvlIK5eLYka07Ch
Ho//HB46pwv4059MVmV1JH6XBytGx+d4d1N89p24TySzOz3yc5wsoOR+I+dmfJpDAiWiHpa39S5/
r2mSVVagAVuRTB5t8QFdsyN6+l9Y6ZGOguX7g5IbfbsfRquKCyyz+FR5uXN4jpAOeu10PIfT/muQ
e5emrW5kZpaoutVQtBMQsYBICia6HVCBrIyDvXVanw/kh3NSRSkNhGxIOaAPaiyYCTd4sE0h+ShT
rMFxxeSJXBQ+AUAmrDYvAavu1z3c1whBl2713xFWCi7Ls2ivThu7iHkUs171jUWF5gYMwPrxb2YM
/8ZyyQHWwxd/YNdmdsJheSkTh3fex9f7C9nuMCyUxddmx9wzb22cy8uMAGi1WseQqzUrgJ0FIY/j
G9MIfrx17D5jDMSkOyhqcfywzXZlZhc3LytUd4l07BIfXVY1h7Al48pwXSBRQqEWIqC8yfJChMMd
z4PAhPJcjaq6fN+lX2ZjZFu0kDtXM8/Z0l3dA9/S5TOyUs3ZZxV4bcjRKS20aWJogNRuwLawUszn
IBTymuRsyzKgPQ0AY/19NpK8+MCq5+kxZfwM9CINUyy1o8YAfgtsDAIIY+THAJ2Kh/E2XFfBktfV
rB88kSf/zdh/OCgxsaBwJtiRX8L0FwVy3Uwba4F5K0vI0Ig1jMHSVPKVr+yFyvYlidfbKT8cN6zw
2foSpbkU3413v2RuaAiMlQULBEqhs0bg0aaNvFVr32QXyEZMazHFLLMvLTzPBoS1Bjk442H37dXA
bCUmyzykWBRFNvqS2AceixQ8ojhX/hE72jLxd4Fah5h2BNRyy3LkIzQo0XxNUmHLkPhrcWVp2DhF
wbsd9RFafddz6LjFasraVW3ZpZNpAnyM4Y7Iid/gotwM4wyn8sIs5DyDWnXMULyozstN6ZWYvgjT
pKKTY9Og2ts6gviXXAckh+nWM4lSqUg9/Zly0LPCQCiLHKhw1DHCxUaNWsSvkwqLcLRr2ZjXfKFC
GVLBJ4zvhcYqWqwaILqSd72PM0/kh9uGt9LENMhO+86adAII7p/4TWHPmuWW4NNq3WWjydJJ7VWn
sG/MF2/H+qKmXY40/iI6xED13CQkIB8e+ljya7SqB7zTzKnl0Z+vGghAAvSKPfnOgHmYkii8RfUH
EemtsRDMqj6aVm0pqNw8Cp/Zin9Iq1oo9ZXaQjc29sSIZYPO1pizxBEjTN/cpmODo9QTWyKf8p9c
85bpOA0Lxjs67e0pDcZvv8q+pATDpQu9NLbTubesK0zJHkCTi+vTqNlZHI36XyzJo0C4fOVYuRPi
SSLmwYQR4K6z90OU2kdJi/CHDtsnX86Pwc4obXt/2qBMDGbSElUC68MbctMRCSVRC3TKRNxZDuMU
RW6v2jglxDGKKp6iEvEMai1mtQv4qQkBAtRpp/mL/Ue4I/IJvrRX/DAgypnywrlPjvvKbm7I9/RX
NnUrSb6WYivrimF1ih2E/mv9pq45zXrn1dhQVtZQ20BJ1ZeQ2wwEn24ugzZwQJga8US7oiy7Z5CY
itPLOUi47nnAaFgk7Fw5oJpmq7sU+qSeUDYuxFq1rugMB5F8/T3Hk/OsJzwSQIjySqgAuXCAx2qq
iW64vq0LSdbN5cuyzm40Nc+7kkYqPgNUZcdzltYWKSBr3QH75SQ1k11ZceMegPFSZ1FGvlkZksMa
0/fN5NcLxQM06NVuwl7rs4X+yDWhCvXKNfc+DY+fa5+cEsETfvTbMIJWaj9nrgm3t+rM40LNzpgO
NSovsJluMnABY1IdO2EUyIk5/y/SSlzBIAlDXF5oPcbxlNtNfa6Eo2fGHSeDcI2Rk6F72riGGmpU
hW65nAqzEsz9FCEzCiPH+d6BzIIJBoC3IVOiQm4CC3HMIumboCLbyQJknigghK1hQ52scVkwkKfk
YDC5HpE4MsAYpwmJnEiREiiFlMi6osnebkiTi3lMhJHkc4VmwMnQiUymTLStwdr81wXB8e1eMN79
dZBXoNfCGhjqsbHl9sn2tMDgmPP/8rV46ays+WDXXXdjVyLC7bdzmYCf4jcDIJbY0j9ThxyaARYV
97v+2k6oFd/TvGqH+Dy5mUewaGB7bBpXWmMyUxHfc2PM5uY1ljujtQvHz7u70B7qzswGeRfTU2LL
nLembeOXJLJDOuZs0OBKF0aitxM7ztoDWdr+atECDitJ6ijPE5LpYsCron8k0RWvI2TzWZ15QxLX
EJuSY0wUS5Nx22WRPFP1fSF4+t0xNkFrLO9WWsU6QcLIoyNV0IMw4/ygsw1wjUEIe5muVLSOpFSs
xKZan0+yCStgzkFA9wXpcI3FExOqDGY6om90MRCt2mpxeqo07lS9puJ+xoLoJdsV6SdP5/a7lDCm
7pJpoYVaozO4Bnam0tFHkxh1xXqNw49HUHM3ZfkrHybRvqrAiLb1FxIak3Zg4qMJKYxpKcHl5Qhl
G07i6xXpbCxpoDzJMfvyljqVLnaMOmRTDg8ifDijfL6pP7IXOcnt3Z89dtNxrKc98/SRwMyfbyLf
C8hVyrvx6s4bOU55pmg4+qO02jpOpw9rEuBLlHKzXOJY0wHVWPhXjCIMHmBYT0oFdY4v+r5N0Mxu
MxNpLFnM1ebSiRVOFF10+tiFjqUmWNnL/1bl2Mgv7AVgUdGgoHXlxwMduX0GmxKyuUNskIToEQBT
6y3o7AO5NrZd25RifyLEpDRlXmFBHof6ojzyfuPVZj41LBqNtZAmW6QtgUExsz/A9UKYR2KmAdNl
7mzrQjCXuMZSMhB5klrjubJVv9UkK/AOuzKSjYJSE60Zw44+NUg5Able3VDw7gdQ6yCqdHyJ8Ylj
UEIUJRX3/0Hv6bbO5NFdJYeskO5YvkEE6uSobiiu3nEYhq7wJTSatg/5KAbsvRze7czFy52JlVwG
aFiGET44LetVYqJR3FYGmUDfwqNQs2ypJi5fpQq1MUs3FYx7mW6Rg+8UkwRG0FI9DP1fJrfmgT2y
r9pkgN6xBRqQ9o+1zPCF1cAoMzDJ/UMJDwFa0Fh8SF3CODnNbVlFGEcX//XksDuw56zNNv+oo5er
rbZBFyPTI0sKZzcWg6o3fJso1YfARfvhNy2eBm8EDamZrDN2wYTX4c3xJHJpfgdG+wRYmSktzpX1
j4IHKihIAvlrIma8E1TI+rlaE05THbrcU2VCh+rrWWJcouJtNf4G2UwK+TvbJNHyriAFD36NoGNK
596OgJ67LuVb17oEIF5JK6+WuWNCQyuJVJVvZZ9zN7u74GppWMPac+lnJ4CY2LHlVzXdQJdVLFWs
1WYlfmAYlbtng/Q+u3qjQDanq6fRlL0PI8KvceGX+qKqVuxROTWe9HE4Nw9kb2m36AstcdDXnTtC
8o9GXPjSfn8EsF+1F3sZa/eS4revvLK2MfykAKY/f/oP3WNN/TC8pDCGZ/G/bnLSkDMCDSeamNMK
XBmKt6aBmsgkUSW555hs4XnPR1qTajFSH57+K8xXuhmmftoipUsRG2cfL6Prhz4P6Vk/ZoU24NEe
pY3YLBSsySTKj9+duhjQ9zN1fja6c2dXzUJyYBEeZQJ0XBY3iUDcrmJ3e3mXnSMTkAg0qDN0fi67
ybldhLjTlzZseIMBczZM5uDmGtTYbbf3Bj2sn9IfN1CNSRFiUpmmDalinJQkLZrsPHmRCfzSu8Va
RB4udwPZcuW4e9ow748NG6jxxYpF1qFUyrVmBllH0BZ8z1t82GG40v0nuH3Iod2xfWhsArrHQ3bS
XyCUuZAmrzWW+qcdw5pvMP+DsBE3e95q2z4qTi/mhXbpNogGa7tN27XoFKHYERisT3pJkNgvNOsz
3xWclnJtmxdnKUZDgGe8Bi8C4oN/Y0IOHaZry2TKhLiaRf43ylB1Uo+yIh70fL5fJfNC5urT3mDw
IRrWdSlSRV5W6H/mYmFPICdALEkckr7GMvmGnfW+W9oOFxpaJiMK2R3nRw2Mm+4zgflHxgSHL7Bj
LmmHpm13VFPqFjk1u4DoTpCKuQf3gDOq94khLqe4rWf7dZxOdmFwvOu87eqxMkT/hgGqaUCUlipW
nrYJpbTew1MTwzW53+zALGfBnoyzP0RwZBKO5mhGrnSb0Dh0wM9HzYBic4TLHmkFSSeMrKqR23zo
XGtHnmdOn8OGDJegIwMwRbUPTEtTjVJeHwJK/FgSCcJXlQIbygO3IE9bl8gRrg72zWD8OOlg4VFr
bHVdAv+2JxMvB1fzWYLZGBrPdE6tz6aTBJt7+g+7ZPplHBWPNB1SYYJKUy7pnkOPWRRdVfnesveg
KbcubKCv5x6uf+jpTDoN30RjUdmDtNM2b43Vmw8KY2C8ihym2JlESHtt0b5YBJyPPRD1VNfJwc+g
5BJ2nK2JqLvIhlcA6usv03+RTUbEINtKl6eAcfJR8aDzTmcA+STBODJ8MPhCmUVHpldHl7916pqC
CKpElVVblqG9KFL+z1j+P9l5/vhFQMuq8zpOtl7vumqoNbkLm+dBwNstUueOPTd0Hm8vrn4hYuLr
5yLL8s57xW8RML9yVZgErNTlL2F8iza0RGDBoL9yTP1wb1LZvDy2CHH+HkP8CxSvNFuedU6wcQ85
bzAQmxXm8gOX1Y6FNOuoKWKv8bdNNhSz4J2AZkslnCsmPNe5XaKksc7dcA73A3nXZLB5q+INFLWe
Un1O1+33jz1n8SyhEYTyXen2uwWXeDfbOgXnzl2dEwZuOQ+XPYFd8UhnSsckvcB7FeGwh9Ar6hu2
A00virFEyQuNDkCmYmV5OY1WPRt+HYbKsyWQCuqcMyDDjjNnA3ASbkLDx0WTElCC7gBOCxy4UCWA
l0hkHz5Psv5/3AWOU4TYWopLk2w0xRriy9VQF6hV2C6o2Bfwd3tfuKg4hvkafiQRZaFLVByJNvYV
aUkoK49hPhRG8alLsspWm7TE2MR97ctyKNRwj0ORbpD0LMNwkkhbUi7Rb4wKWJObbnChUQ8AnAJX
IvM0heu0hOeWCLB1JXF8ZYpIZVCjKD5KWG4kb6e132aM3tBOMZcihObIEQOFv5OP6qiM3yOLhxEa
nfr+Xrqig8J9PWMUn/kerFEHhz6N3u0NCjnK/eADhD8WZPjv6OJsJcX9Vu7WRUhNMNM/ve6MxDAW
s1WYfTPOP0Yc6TriqcahuadKOEhkFKRoPnrRks1YmYSXsSgCCCsMEA6ojlC2MoKtJJYiOfv6hh7c
VTqRjDHdQVmMdbkJD5KET4G8NL48uMFX6WphutGiT0/ZR+SVj6vkXl2zFZclJcl8Um8RkzW+n7Ze
69dQTgjH7b9NJlKpkvJAvgxj1PcI16Al9JRskZnQwf/Gr7VG2fO7ZJTFcQYBWJWES+Cz548sK3a8
F0lzzm42xVxvCTszNqpeLylJ+bt8XXfXba7Xulpk3KztD7nE+y1Tekz0A28GLvbtC4vTcl5vGYwD
7oFWnv40sXmaPnnKYichsoTxg3TiyeM4kGh7ZQb+rJll6hA1VOookEX7Soue5mBgoD9czAf0RV5B
pzGY8KN+r7ZVcejDFA2worEAwBubeNBU3xd6TXtNxPNHt8hqjRsEm4zjpfb6GC69AxURYhmPtN/h
wJMqT8/P7jVGswykoDSBfPFUw38w77qHivy696M1aZEh2AhvJKIFABUxVx58x3bfkwqqZYtASera
h6ufRgWUX0zTej7iUjiax39avVExNANARFJuf3ILCrXms9BNvb2cj6ekbVci/cPgeOcvjyRZT0fp
vXXUWBKwFvB+zhNJR6AHXKtCXZHTzjjao9S9SE/a0Gs8eLqPHya9vh9AQJ3RdZ6Waj3N5Azo2HS9
jBeF6C+XVfVBOXT+ShCBWeDZrGYZqoIWKKc8YSYCSR5dTOOuk7SwBvCpP0inAK6ZqCC8g7iMi5LR
VW9/9HDqMIly97AJEPknnzfGAdAQHAjFV8BI5NxSPKbueyJwXJ+JoqagzQrtfJqhD3vbHtaXqIPB
As52sS+1rTcQVN5AK0Dws6CWb333nV3bG4ylKUXzaSw5OIcSTxtuC0+ySfMuDd+WeJvbARvcfv2r
9JPoJpBVlHLijOnoZFAa9OzCQDO2mzQDv4s3HmdrgwmMkNWuZRiF27W/RQ5/QOolkcGVb+dWICC6
jTYKCT5V8mpKR2imupSkF4ycVExKoFfNqW/4agvLgmjTtC5+N9Lc+i3+pPpsaIQw3kIvKj6vdAPC
YxOqgwnyfW61YSJIvj06XUgDoc86uDslnsUKVw9eKb2imrVWhhnwlLLMLZ5l/bxJwbGukNXzNScE
fIdx+fBcokWK4StKqsJXrtXwHRtPDGGWFpcp4wfNWw5Ldlbw1RVTAlp3aS5DdtfNxkfSwiP9o/zo
H0BfDKSKJPU6wsM4fABSAJIENMs/AT3eNMi17kwWXFG/Xo/q/zJjn0m8LTpdzOAbldWtPlgDraHx
1K4zsrLN+7y59qqJgMyqMf8LusY05V7dVmYbYGhjqYd/7cf6R9Qs2GAPjcLmdpr92fj2k0f5zf4F
FKf20oWuwq1t6A+Ru/z8Y9x4Ee6UeAOOTgb57ElNxyebyV2As6k4iMMk77NV13lGCrEh67dwlx3k
3iJr/SCgpsaJRPybfQV2McOPUxCCTJ899rFhW5jx2iDkYkTuZzGNF5i208ZHAD+OCC+a33W3vdL4
AN2vInLk9oLSA0lgS4Pejj5hZI5iBLpWC600SXh6m645SDX9p8Q/09tAYFFtW+S568gw3e3GzTCu
KTP6ZO+EGvjjZ1OA0HmAuJrcwkrKuZFQ3xbautgMNuuK+bihrT5QBatvXEd5y6hcyvA3Q2BD1aPL
zsfQyC88bvefOYaQhJ1l6noN5Tc/fzz6pr5Ay8fDZWyobLGvTl5ZiNT68DM1VHigO3Vd7Bdys0rf
tVtH2N77+hH9NWpItUOpx9HewxLEtqevG4Qf816YhuYN3Foy9k/eHX8WO2hcqcUHPo1uTA+Yh8Z/
/XOrl0K5H970huaVNTo1d+h+9PlHM3be2e0bueRvNUm3dTlViz3EhNIiKfwq0A9naDAfEDiARzGD
Ko7ApAPIN8bESaQKhylvQpazujkonMlEo+sCKOhGEY7J6sC3FluEKNu5AANqUE4tfFXoFHJ6upii
J6SvQ7cFeBduXwQkxfDQViQJOQexkcgvp+umKcjhGsBMWDGrlNWQGBVmtEcc1CdK3zqQMCKL+V0f
txjL6of+xL2oTI6L2WdNHrC9wWX9mBigFOdCkuU7yRBtz4EOSKt0X7up67tE1qGtQOf+Zs3A5hrN
PNHIjVQoF9SU43eLZsTu/gwttJsutsuDsXPvJOXHAb9bmfJ/OFlnuey5Wg4T13u48GQX1H4YX5kg
jz6EJjXHd6RLWx9uUljLcml5VCGVylxvkMMkMCQNAVyDTyYad2DenGs5uZgaCqxvd124PgWg0Lwt
VcBb+WDEhFJJk0IJYEj4JyM+3QMMdnPH0t25Gd1/pvg2yBwVy3+qkkXBuOEMlB/J+0UyV5JGpqR+
V3lavwd0Kk2i4+pwG2xBYscNxSoCPRpfviA0KKtjXjyQPPjSDGH7oQT7dc49O3PTenV2BuPD9z//
UxBS8VBmo8zSG5P0G39f3ZKqcPWDi3pfwz1BxWRWoYqXx9TdkUeuGyjBe4LFeHFerfKLz/kUWV87
HG71nSVtziezb6aF0d3bj8Kik1y3bbGAHQbksGRgUxlPmbICvgZwKRsHCzmAbTC/2fYiZhZ35qTn
Do+Ugkt72/f/J5y6DzohZiYAhGCwot18u9T9ZB8LM1MHsBS7qQ22Ua+olAws73805WApr+26Cf8y
ZoNrZn7ZQQHdB0VurCHFYw19wdBvihhGMca7vt1rwuu7epB0XqFUWrn7mgpq35JkHpP3hceJpuuA
iss0o666+2iaQrT7XE8eyIC+CBqL6BTXiOSC24MrA3dQYo/t9zjBx8nfaQbMhk969PGhgRMCNWj/
CRP/evNSahuoau6amL8Fbf3hlrs/IqrFVF5XhSA1n6aU/BHNtWxQQp0KNhdNpYOgkRAl86ZAT6Tu
JJCjjnyTxTatNQZZ+A/o5LaspDRIE1ZeZAPguHVPfZslHywsWDKEZ2+Rds3ZpfGXlH0igdS0zsI2
lrX4j6SqNivTKN0qhyBYINevPDSOjF41ZWBBvfDJeUA1S3Daf7mF5YrqrWvn7lSNzRxPfErN1HsW
MHXgCXxSK1eCur5ka7j8HdemkqebQmpswqOAm6StYQ8Du0bn0HcaIjZRnOCdIuVXTNriTS1dr40g
vOK/qlJbnPKorpPbwFOBMq/QJdcJICsWzZbDSr+N8lg2NRAu6hJYULt6BLBSfD7zl7mg5pqUAiNc
QClqGjZL5aJs6W1dXMSf+WnI9f5J11zWPt+je6Qf3RPa3gUjWhp87Cd8Cu0SIXI+aLEuGN+RJV++
/j5GI92fcbLQ/qFF5FADYY7EZBLSPwN77JpLqM+v+5gFtVP6aSM+0M90HF0+himTWBAXGPmKSl0r
AkpiRiyP4yFLOdCNmAESjAX9m6r6Hb9xJjQ5Ea+D/MoRRwI8KRej0N24UhH1kqgU1hKZBUlWMQqP
onEN+NChidDuxujwRj2DingmivV9e6kr1Zi25gHeK0rcaOsDAR9/vYiRgYdb+NbGRW+Qfj3hGMkW
ubuw/n2KraDb9lRcOOXFrn/QATrtQiIaM1OfDOUoGhswgbTewns42yjXI/TjePiEXR2i0CGvqMdM
PXcrv/Ig+xYTEl1DmkxgbeDbxX61k7SBHhpOoU4qiiCn06w+2Ynz2FrX+3IeSoAhmM5dKHp6ZnSt
yWO6ivRZjq0Uf6xGQ4hbe2acoVwXZDz42VLagvQ7yNrgrjnwVARN3Gu2mihPfFncvMhXc53XTvWl
jLkw1QAZZwWcS48S++mFn+BW5iUvE/UZ1iuQQXE/VHdg4lTsXH5frGYZHzCwl/oINVixzQ55oVRs
C0E8Bg7m3x3MjCkamzsdFgZIkgjv6hcTm6lIQTdMIbAyFE8ChcDBgPcNxL8BHdOhiKMo3hUqaLcc
9/kapMUCB430M4xahDmtZC93yk3svFbHC7gLT09B3d8y1wFnASlMROwh/l/hkOkjLiMSQtyLUJnr
R1ikcrC7DtP4Li8r351Fcs9agD34oPsxuwFSqI1CEDtzeMOL+y6roMgmG5e4E67154ZhuszC3zCy
HBqxD34w0eqEjZNxGzGjynMX7699vZSub59l0dOF420kxOmslqw4UaTKz5utDsRVEybdHgs+foP0
RbY5hzGepwT5bBK5M2h2kkF4bV7uAN2fNmHUx3zKuEUEaP+KO5MsgTWtZYq485gfNh6Sbgf8ZcMe
v9ElEzzmG420iaMrX02cm7b6TF0Zx4Mw7is8/O6h0cf5ZvRqP00EBOwZivbBRMC0vp0neQulFw3m
gomqfOFIdtCYADxIPoS8mclD6ND9OmC3TEk8SZ8RcPM2xT/zQsV2DkNeqhXLY8JK+6DnLintkWn7
2VhyPkfdhh2WB+ognwZdPVbZtL61FhNZjdN4vXC/Xzlo5WirPKB+/QiZ8beXzZzSoJHR9TNvDvsr
ZsBqzphnkEKdXq9v2T5surIVJw58kAeipD7U+r465HCCL1qd5c64wNY68EClDuTW+guJeSYP61uU
w8Lj2C1nHkfxXUEhmsbXkCAsitrTZW2//Zsiht3x+gr/LUWimd3p72rOcBAdjNe/VyonMtLtPkbt
TFuIZgzIMCY7Cm0Sj03Q0VOLAbNMui8VCzTj+iweNykUkEkuzC+d0gpr+iXz88HHpd7bLHQrerMX
KXcR+4QOK1t+ic1bNhxpow9NrCMlHW5RwylJNkue9K/6r+4rhVNhNwZZ4dHhIB9GmCsdTu/lP026
zL5HZOlUy8B7PYKrfcqRWZKIqF9ruHXY6E/Y6oxdWv7AYwa+BkM6C+Nra2e06nSWsYFp8u+xAv9X
tvDyBM89+e/zRp60VbgOcX//9V1yflal79qZCPUZfFTQL7R5lD+8MZhFFtWtreQBNdS3NWU/8VBg
VHa7KpE8im8fPIenx7lJIliynKFdKTkZ7OTIDIqaTr4EH4xeKeBBoB2HFR2USWBK+kjcgTxgaD/g
b7GbzqE4ouhcYGh4VTejbaGEhQkMg1cLS9L1WpKAvgW7isvTfFzpp5FL1bJtqOgkVfKb5ATBe1IB
lmYjmgIA+rWxY4XPx0HI/Ns333zDD7EW0RNhz2HsCM0eGJ6LqbSRwmYsaF/jPVp48AmUYrKR63tK
C5GyzpTcLPdNPD9K7MM8SIqqlUpvFMBevdI9LpGpVuWT3vk/Z841LuWONvjtI64ZHSsQ15hbt2sg
BmNXEJDJoW/iHJVQGkyEQ+/JIBX49zlLHCGpdfX9G87ISZXFYJoaTLAuuJyvJVNv4sQAr6S6NXNx
8DBu/CucCDa0LJIJJpXfutDf7WuZTdrDnSKthHHezbvLmBe4I8+vos2m+jDzIOslg+SFmuzmynwE
YNNRZ0r4hgiK12cJj7udC2lSUsZ1Y3/n8Zf+ceweJE+82T1me6UFkXvGS0ykcGsKs3CKNKKUimjh
cC71nIrkkWRe/fSpYuNZx+b91rVdnJyjJBRUZAqWNGxBt7yA3mjksv1OqrLS6zZjQ3JrrDA08zZB
7I0xqAfQuPNL2/we3+7G3JxHzrcEWjST/sRWajA7hCbh7E1JYXIZqSreDTkWr+lk3z4++pusrECn
5EQxndotSDWOSPNlSC6UX8eluQS9p1Hpma1VLCGdP4CMI5ylUGpIvbGmc9IWTpNXoQIwXtXlSXUz
NhJEp0y8RUF+7H9T6GE+Hi41i6dpCIIMhMJ38o82aJoneIhEQvXbwZjv9WOAN7z+wybjvD5Biyl5
t5LvpiRVVEKcjswVqwsIaX6ID4Yd5HUOA1cgqpO+juWblqSmIINnh5wcNZyARnC3sGlDAcfG/scf
MhKLzn+TWC54hTL1qN/u5UGt99WkzzdqClqyDzTWhwHEpwqYkFRmXtAOlz0zGCDdXp9nhEmOSmK7
zfp3ZyQy3b8mZMTM2gCcjuwrfYwNO/J+zN8u7UnbjEhqXAgSdlwJWnLNNBDKEdjRKr7xFU0eKpZT
DLEuDWIjFq+RJiiELpgsF/9bh/28P4+PmMzjr5ElNGEBjL04tMJb2W+I8pCwB/YvA4038Ddqlek6
9BZ/nnHZZLEAb7J4keCvLFZ/Zj1/q2lH67lx1Mm+pgpLp3DDdQGtGJUv9FVDPPgkaNBHoEDcrBVt
O9Fn2lsNExDl3+O+jqac7yMvqfvp5LUU2BG9zgt7u3gY0SUcx4PNz1yQQVxyzZwnXNBt8mt1un52
lrqOi9JVnBZGbR4SoEgWZf/XmtLGn3xticO60IBVwznBPjGYwliRTKDQ/rRWYVyrjWDEc+DW+UeZ
hT5k4nujprCWQepl8u8tUmk4F0lMoxNGZx22YyYqVxdKKBQBrV25vu34qWaSeis+3rSFvUn6fqua
sOi+IB7eE4LRxqQJLb4CYqMpnfQLNARLay//S4zgteZCPhQ1KwyAye+Ub+52p2W4sn72kyub5sCl
jVkSWSnNrakixJ4DkLUd3idVEVvcf4kZ2PgqVGwRtNOFno9G0rxus/Ib3LiZGiVIyS/AkSKzkW4H
BwRjFZ6CjI0c+wLEecvJOqt8qcqeQ8zEJlUYLCrpYw3nMHIFmMxA8Zduwr2HZ4f/eZk0P4NqM9yd
vY7ZHm9I6Y2v9nFyEzEgLNThTKGgpA61EI3mVOSerbI4CI1PY2xNtXhQPLNLJ3chMc52Tv+/JYJc
Lh6rnlL7Xqly10JTwyqAbspu/lz0Sr3yzzKGPM1ausP4xPFk23Q71/zrkaPD8a9MaBo+nVx9wM1w
KBejkIihWtrm/bCgmUkbCDC77IENMjFCXnpzOKKyjpNoMVvKcmElNU5FC7mncyD5SVKhacjMQqXA
58pfCzZF76anQYmG7lYU00B3GtVUN0Fb/ZwWv7vyjEw0C+hSPmp9z73WWAqOwUnMb/snZ1wixtok
kX7/a/u4m16gSAuRu3B/4I+q56AXZuikjjKLi04YpBOF7+XhZYci3ayKNb6PANkg0QH2bzTbpKwe
6qeeOBvyfCsdkOT0fA2oOA+w/0H0nBdHn6FSgsm6ZyBGcXhs0GbOUMJNusmRnxQ36JpdDJXFGj5g
HVIverRwNlhtkUkdsHGqRjUGayjI4TXgpf3xW5J0Oe7KUWGL66XJKvmRGJCLcyS4YV0vAQCKEoz/
q9zQ7SLsYGxnCTbXNlzVw8/aSUwtB/sygKBk+e4DLcNkXDrkZNimBuTbZkCIyhtbRvWT9rnfSQ62
tW/2aY+MAua2xDmXFRpnmZAtJrlK1lHusSAStUQx9YAbgsoYMH37pu/1/QZS8UTpM9eM2kV3WAeR
no6ipB2DEEupaX7EE9CF5ensvNcJr9nFsdzaje9yJskR7bioec3Iz6dXpuqefZMZuqeVmRdu1Ku4
LHGiR3fvSbL15HSgEotBilVjD8pZZQIwfCBkwL0NAXlkCQw8gxd48FY8HUer1Iob7rNcdV3YfmWx
L0CFJCy44GAuUaciQYIf8Z1iHR04hofhg0LSoTWNjrOASfHzUNsuZ0XHYeRccz+fmXrZ4/aoLe7p
+ToLwGnCN8mgx5Dhvam059Wtc3oCKjCfodmmhF/Sm63EoNn/o++pm9BC3rqldH5wnrnaxiAhrsm2
wZLykPTbwTo4a5HGK9jiIgjQ74UdwGBcUechcRX9hEy1anVsHP+cHt+qLlgRkFsCkls4AZIsbiSQ
nIXZn5k6AeelPzibjZZFLXqH76L7fQWhb97l7T/ykX/c7NrmrgQGA00hpHnjUOGdUjmcMqkDGozu
YGqVzTVSnLmeJzZA8eNf2397uJigPJfJ1D9PXI0971OGd/RaPIQ2wtUSf/CngDwbkgPg+4WSkfoB
fBhzE2x/LZUVQQUxLTWouxBmdf3FEC1q4oxzMu93zIegK3lfHExCrFd1brJCvYgcB9kL9TSI0XLK
h3NE4g6LOBh9Ehx2rI9Q+b0dALr9oTGsGaNj7Kawixs1S4Nz4hE05819oT/NRzgIT8W5R8oDz5MO
poHC+qozaWSEh1Lck/8AQZA376wrLdsz8kRCkxTKGNyU4T6dK7KQFoR5h3Jx593vk/Mj3l/4MssS
voManG/uxNDFukiMUGQCAuygJ5Fzf2+7ZKlx5nHXst7h5kgDbYVtKOZ63H0lgKio/7YdBwCBiWfB
23ymd+hNxfMhxp1YQRYmYoRZux81vpvhHGLu4qWEp54IpaiwHgG04rlejWCuGAoA54aH3P2Lcvh+
tIczPJHhDKn4/Qdqtprd+A099jG5+HyGagLkr9yDVIEm+MLPt8572v7QXJYAhC6EeeoXOSi//xFk
JcZUFi5k8aNceNwUuIXpE9+t3dbFK7vVxsk6odDg1H4+VcOrIPy0+OH5Lr0MSeoeFfJTG2gB3s3G
1hiuFxReXFJN4l6yXzZeywSuxLhZYBP2pdavipauTFJrzswHdSuAeViDZHuDX87RO1Izgi3Q/Jpt
dIKeedClItUkCp8XbaWLEqZkgCgB8B7jm0LYP1lSG4qNsYNEVBjb7IUmcYAEb4RIt04OjRYUpf9a
x8XyLLmH+D0gqIgXHOhp+IloGrxuuBBWBcUsm5jk7zISQwbDH8YxCDNSFi8qkyG+L2MDk1kyLZqA
JnTC5TGzDATBybX/vKGGNGEJ9hfNjS099kQ+LTkffzjJ5FTDfVUS9XEIFjocl9V3OSq2sFEoQ/hG
X6z6wzX2XeDnehCQ8DCaOYAXtPsczRhR5pIldYADuBb6zRtp3QqScttNl6WP+KWV8JHGMPcH4a0V
BOeQLddM0m6ngfjDv9eo1tXjBcEoYCLXGOJ5rSp+fW88bZhJpNMI/xJU6wzHZe1PH0OE7axkWJM6
eIoHC1EZWBUbMMqS++tbpNwOe/+DMbjGStH34s+oBpfC0MzDq9KXGVgqBfYGaC8TWYxag6bSlr3L
xs6VHpSgUblPg5LcJV+ffOlrtUzhRJ+2Fx4mFm0vW31NxDb4VJXWJnauAT0MRhd/Qjym8HfLpivQ
K6buWVxhchgrIuz3gAifKQmhsFUNiX6AGfrEW+Awa/HZx9RpNOghvRluv8HiIVLFOyQbAjyOTOF7
Cm0x/hokuiSTFk9NLDsQFVa4wi10C/DIbLYUQ7Yy5hHR+gKwlo+uCP7E/0p3xWgT/o8+gI8FPfWY
33sYijB3bkI8zt6Ia0yt2+KDHcyP7Ey8qGdXCy1B0HCBbK9oe58hlFBy8tPsVs1BkDavq8ZDMg90
w1YX7FH89pmNgG6vGv0QZWF3Ca7S3b2QfYxj8pJ+myaT4vMhuVeYd8Y7B80TTAfbLAkL+KUmeZ4P
4+a7f1DPZfiG/oGBy7mCDFwjFENrh3ZyMrWrMlrbXOk2ZiT/cNMydexhW3UNuu+5o1U20378a/YV
NAybel3X4qacm5qvVu3jQRGKubWZtLgC6t5fkkrPsPV/+F/ynuD8MX8zQC0WDXjONe8WOEErj8LM
FePXdMRJZq+NKSSf+1GOChHeh+BRiz+DJ1hbYd+enPpapIMsNmBafe5DLiF07PFXGyli9s5k87K4
+RhsgwCeK3URVa5PSP6bpV6a062mcUcfVZyt+E+eHdsFjGwI/DfsimX1vjZgzGt+eZdbLz5hoVNH
Vqa4xqMSw/AQrg5byQqTUWM0R9Xd+wLFgj+QTT/4XwGajQ9JQnA7syqgJbEHlfIxYOoWZ86A8s9A
RcBZG+3zeS89ld1eXUGCAr+LI6ymQBy7X9+7cLDU5xU3lGpNXZATi88Abe89hn3dKzJmpKAYPccz
rB0pAHu4dd8zuMi5SciUN1qDrkwc46Odg5Bvat5R2aMg/tW+b9VYKVqjEOf0ZYCUM6tAbC3p59+9
DQ58csjJ+Shuxp1JleXrKN/pp72JfHLE2h1dSOtSSJNsVeB9o7/p3gWuOclnpVX9f5vcU/M5g59i
xQRZp5LWUeCo29L5wiEYD7aWhoscIvHnw30DtNX+nCLNvB6443us+uvmqTv1IVn44EaFax/uapMS
/jtfe6phpWpvV8ovFOmAxFk8ELr8g4yGmVpL94C1EANabkqhFKy3/5Sg8xnkCelVE3sN2lRooRAy
LTwv3dZbpl36nIVZm3Iowus0Vi+snPe0D7+wO+QjHFW7kfokGS0KVdt30wwwpcN9sTqf5jGEaDrR
2wnx8jRY8W/Cadq7ajiXROl/lDMhQUGPWq6F2ExJtB5eEQGxFl9aXY2H8iUhexdULpGAtPEPsE8m
C64NReXkcPrXzuQH4RYH2WfsfqCXGtn4f/j5gjLZT7gEPUo9Tc6nV1QDyI833HMoTI7yilxxTLXD
9pyCvgr1i8h+loUAopYpdA/Dpw3tBy6drcwS7aToOEKt7auo3Y/ToiIULt9Sjq8/LETgbaE4AqtI
VtoBrhkKk2aAOfvSO5qTpGN6bxcnJoxNuRvEIUW+F4P4jCQ55BNxh9NqsGUsFcsEnNabCXNU3btd
EBpDAxYRQ/8doFUHDN3VIztXoxTntTo2r2A2xxG400rII9f9OgRIGx4oWemRmkfK4K9eRJy7apha
2f2UUhTfMmgus+uOua1Dvt1qxZ0JuenLuByPqn42IQ1Te4ejU865Un1fiLxOjXf7TGxCFfOC2vQ0
GhlvbeVOjkKyJ9hS6LLnjG63jO5aDWsG6rRVdj8qeNkl0KKKDt88MzWLzXHPa1uvIr8zjqwtixwx
MSHw8bcNz+XKeTAF1Z7TBeKrMUZTCltycyWvRSXqrmX57Fvf3CjvPzi8f06UI/sDmP+23T7xy9Bv
CASebUo+KVr30PaTszm/9vIn8xc0cvKktWAXQRwlXkZn/a5b98hF2KGHc+u6rrWFj3wsLf7uKLvv
4PWqlzlu942bsLsCF0KgNAxhfcsjEZeiHeSepwsLmzJTtyFzHjian6k/tKUbVQDxA+qVVH8+P2Em
ei6D09sQPjT9sM1FWHLR18CDBwiJNy9VtJC9qEqvBoEH8zit2j0IfT9NHkhHvx/5ZTPTYh/6EWwV
j6NzIXZqu0z2tRVsd8KdYh40rwUMdCgeHyzYgNx0MhQSWClXrnmD51axyT+Fg3ZekkegcdosLws2
ouyKziy89poFE8tj+UdQuvHwyx5kLOl81zSrRgxmp4AR7dtraJsZcDCOJT8+sidQSUUV7sH43/hP
kgERWZDxfkQGAtjeH2AVnKZBxavUtCHkX30wErHcWh2eR3rltC+wUk9sOcjAfXObGQGp7wpAn+mQ
UnZqWUmDLDj18W9TLWrJFaokEUxXP4XbLfMUfUvdZK8g7A1cLWrdSuU2lyy6Q/AJKqub6HgAq1Np
IhX1FK3TK8/hkSc+Mx1/bJBkT3WuqTxQMRHHAsr7rxxnu+URtbCdAuMXuHXg5Y5wDybJGBr1Zs9E
x1Ts4F/d90o4xifEwnD90sPgrOLdlNFnodTwwnwM7fhdoPa0XSW9S1GC5kvpSKl6v0mjyKTMCq2A
cs7qgzZuFmbB2sXS9MQv3p35cdrWZfA2EN3BYgnnb4v0vIbH41uIxoZ5chsUM/jc42f7hJXvd0Fs
Frq8FZd1BKTnz41Eoeet8v8HZ/g6hkv/FrpkIgZ4SCTrfieTpTWjg3vg0EyOFy5xsMoWFHTHLC33
6eig09+IXh99R7D44eFhQnsxh31UBMwJ1HKMGlACcSN7HrJvjnFrEEUzY4TTHgj4bChvK7M5+3/C
wBGttPWhNRqxB37iY+GJni/GiMv6MibhGw69G45Yc+WHvH9lkCtUcytnhztQA/BAF6rKHv4wpdJT
ohE0qfrXrF1gsP4XgzmNxz8X3IgRdQ4Skbg2zmEPEeKR0YibNskAXfPWvvqLyHgkljn7kolVJgXQ
eRvNFkLa+cqzy8A+C+8prpI3NEQMdD3TJhzHfEJlK3ocSTjUjYOEjXZqV8eD3tye8jJ8BQ67O8tg
88Gz54Y2tL3DSsLeEmJKH8YVM6y4W1q507OnN5lDsXP0LuW4jgfXsg3v6Ygx77mAxtricu4QCikj
3PglfHKnfeJmWQA1cAXxt9dMGWhYeRIl3E6Inr8Pg5cbkUGnPI/KTaO0RrsdMNJLhYjzCmpaEIR8
zggDhdxviCoswGVapL74orloo3thCJ1d5dhlMiQz7HvNeGnAbkieogxcXx8ZgYijY//zhno9hdIt
cP/pTAeyfGqcy/Y65yjVIauOQAeApO0Aniyngtqchfv5CqXW7ztOefo+YYgN4afH1F0C9kdvMVRq
5hYL/hPkDvm4uoBs1G5VH9zYJvP4lFZ+WWjEG5HGWQAAc7VFqdUAAfx4OWLj3Dm9dY1CTezHyVxU
INkwfe+37kKbfHaRyaFawcGh0nbhZSpsLiiuZrhlpPC+JoOMUhr/WFysMzgZ+xTAqQmIQEMeWAXv
c+YYXBk601PTB+D4xJQM3C19OE4BZnsDj9PqZCPvZ3t8mizmdi46r1UuykFkq8ufLh8FAAGikJgv
BQls8WH6/yHjTuoop4Y+SSMj+086FAnkY2CMzRkwUUiaOqP/FZjZ1puE/ugDmH0HeSqG0qNCBrfY
DdUc2uCu6QyeKCEpew9Up7nl5YFkFFy2CWYZ3+q8SxhdBJOh4EjS2Hxn3BoRqu3Z5DgOtNOV1V5s
RQ+pQ/+bGUZHHmBJ2Aic5f0a3gcYANjYR9sYSUbU4DAb8gDvDtPdEO05EJ2wVRRoBfLlnx6v8lV8
bUKOgIaAihPBllfI+QPrFZms4Nv7zMKGt08870K9FoeRvA2lZbxKajG9SGx+gGSKxD3Ss41dDeuP
D0Xd9IllItM2dmFXUw7iHwHYsD/ZX3zLX5JD2I554lNfCm81fk5gUpze5vTwibWJSU5+NU9pAD32
Yf6qLhlJ7VfMfQDGAF7ky+R8x3TJrLlB4ux4MrTWSkWOWyqTQ61nWclPKB1fds+3Pl96YpjJUQdV
eM046S4xc/9FPiHsjk5j33d8F4z6lnxQs4u0v92XbW4HXhdPd4vyeB8pH1t+zickjcfJcWRFZ0IF
pRY7gmv3cA7NQFdAIsAmvavK5wAFy8TGO4HWnN2bsZJ9M/C7qaYuQqmkdsFU5yPOx4/veAdA4AvD
4w0tGEnnw6a9sN0lSwsnzSzVn1KIYQxuQ11MVyx18UdL/Rtz6ol4gsj4TKSqAk25g1fwFJJFZgoJ
ETsqy2ABe3CJIMSh+Zx/1FAHciZgm5W/bkqUCb61iaxtBeCtw4TPf4rCFxa/FkRHMCoTuNt5zD4D
RUQWVn5Za9GBca6ggzXWu1OyD4hPcEK0s2n/YPmIIqDdn5lkCoIXpbbtoqm8B7qM76HsNDlykV6E
8rYD2qIubPnU88nWMGwjn+fKpu3AUUhlwi4nk9G/8N06A6x857ZRybSsTQK1Lu8BNis3X0fswW16
yHwEZBMZqPowWUpkXS+Bfdh78mX4UeDvKkbP5PoeUKuf7e+0nSRjGjSpsKzuw6E32tCCWKjuAMGw
UcoQYOFv4XBysJWVHelJ7HF3Yt8KLq3RRA8M55gYWeEWh1QGzVqSRVu0siYacxMnDiVH9DKESfI0
/iebOLRFgXVJIxx6mfvSTC5YV+BZ+QB2sTrE6czeDH5MmgX7XXhZjy8znMyEmX6JxkwzLuF/qZBQ
mhCAyMUp6YkYHcRy37FKR+s2YWGiIXK1NFrPBJtZjO6fJzQqLdJibI+lPrOWwtNDhT8Fjji+s20C
5rnKTCiWM8YbY+2daKe17bAt9gO+vYHn9ggtL9XfPhLKVdn4MarsmoWyMSQMk63iJl2911GNlz2h
O9pYmJyrOYkAnSoqTkrMtDy7TI30y332q5+X5NeUT5JZo3b2Rn1Zdh8D3f9VXo/sEfevtMylCs7p
Vj5stDyK0V1zvPv5Lkw3/jOhS4DAkQiPGgKdgeyFXYeAOGknPlCpbVTw1I4kqGAmUF0Sdm4oEQpU
qBiuOk8SHSjU+0C+7fSE40ihlDcj0U04eYLuXzsJV7MNPhedeoU3+gTFlWncO+WCT/L2LizyBKjg
yLQjh83zPeGDAHmIP3EesxLRSLUuAVm1sZNk28ADxuu7ThhF2SKiXlUbq1KnNNhqhi9x+aFhWFOa
BOo1UvDkWxdXnLghvO701UoVbCGRBLDljPOgX81HkXifcHTZGkiJv47/DmfO2WoMmXe5Eaox0hbL
zAc0c54uefFsvnjvqEYY1Z1MXDvimV3RTdwX4THenctm6sK6okCVgZi8usECGZ9Om3DhS+AAIh84
Q3v1chlH6gpkWzMlrTusg0uS3ars8QUsD7q+xlQYcyUsAn5oKZeqfmDOMDJ0O6g5r1auwXuiZc80
e2zyN10SM/wZuoIrnK3ELREsmBP6w19fQ0krrvwDZjta1JaUowbdtLpqmjG/uzt0ovl5GNM5pEBz
zH8YORxTCL/PcTs29pWZyM0UbFSklJUslNDJYzhx+NzcS3ChaHRk0RDRHvYznVyMyPRq14OMkIGP
TIEcLE+XyEU3XccmEtmuVebMbNTKD1+q3lDGdDgvNhsc1PYP5nh2C71wAcWjc21PxHtSWynKfyZk
QYI8HXhixThSo8YzWPKqv5Y1oZPRSb51J+RzmDYks1uEOAvluTgxcVUKJoVVvqMdG9RRKxsZUCi+
g53/1A2azFZUNv3vGwNqR4msvGxU4EyfTNUrCJtGSR0q8UwfK9/1W7kwjEt0wD/Qy4vvU64w/Huv
qNdki91AMXJxaFag7UPQnehJqcbn/QAV+3B5CawRml/KWbD8PNhnGlb8EQS3vdWckt9Nw31V4osT
cfM3kXjeN4dYwSUmm088zGvzhMsV7hsdRdfMvHulQm1QAZeFo1azY/NeYNyrepA9fnEIVO44WUEV
GrIKIJZNrPR4X8n7jb2tIdCCq5PgfWic1gxDwcwmam9RzdCJCZArWkLfjbX299Kzv5TksgmQRhrg
B8Jr5ak9xbjusPwn12JqOE3hZfjhtD9OdhigDGizKpyv4lC64jRyoNVFArWJ6DJbmS7f+8QhJCI2
C6KLceh9rGxuvghJkBABwwwxoV5VNA+EHKlmpszSvWIGbJZvAZ9j/lCOZ+kpO4m6V6YmyuI5IUkl
CZOqs2AajJkPXUXIjpg7aQN2st4nGW32Tn+WeXBL9lRbcVK5sHq7eRygPmRtphBIbzjEUWO0MBe4
j0ta0rxZeOrWzyKGPtKjloGibmb8332CiaLOF0mW8q4TzcCl7Wk4BVQV65UUkoO6QZMM3+WBdHQG
0YsyPkpUB/Cz3fXXltLgdvdRgJBdQzPfPZUv80npbevg4jpEsdFJyN3qe1DMr0UdoVtoggyxATaH
cb4+a8JnUuQBLQXO2T5KLoCniNdzdsQwUy5HxDiDMwOxBKaJxZKtOeis8cDdYxwE6ASOC8dEUYyM
y/H202Qu8iqFfp6QW44Xzg2ausWwAXQL4INnnfO/Gwky0RijO0BTRvf7rjK/7Z6329nzObKcA2Yj
gPxnXl9hppEg/uWePRBpEn4P70j8wei64PbnB8fxZeYmkIOBFBvpUpUgE89gF5Hz1vfmrdp+Jxxf
mRfDRJTLSYqOujZF/SsD22531eToSio0IeMmtTwHaL6gL4vfE2Q9vhJc7vNa0yc9YQCfyS9EFM0i
xyUK7Wa85x1OJm5NcIqKypn/dWUiXbZ/s6EQMZazuTqaTNW6Id11UkDfrnM2dBj7QEStDSf92IUN
HExHDF0LL72F58ypb/dA4h7AwLgqQp0gX11JmD/OWI5/l1Z9efWI1AEYZBg9HMcqwYahCosUtnOD
B3hiOsft8SOKd5+WTVgIzkbFmsfQj9ooqUqP74aRy/Ed2uAlbwtHNPRcIwo2j2w24Y+HJiXJNsA0
5XlerWYT57NqYQ0cD0knk5NTJ8wCt2O5ndnhas6O5xBVq4XzsVHKnC0+otwIV5B0OBaQbrpzDL9R
4pRmqcaF2/VbRpk2LlGmZBG8YRp4w4xRahbhMmIa3XbGrmN7kV0f5sPPjt4GBqgEILNmsPWRUWcD
WS9xpKcbbqjHViuu9PAgjbjYSwiu1RlNwjxrcuonnmggN7ROE6xv+bN22DBILBzHa/5L6Ohjy9vP
littKXjYhU8w2CnOSlazitZZsmEiSINj3p/7iYNi9sA7fv96yxUN93GuTzNPdi0YuJ5nxRqzrrgN
yy1NeBKQ2BAffkgHyKYlWN422wvnrdM1D+b6erImW8uDWmSIFn9J4qT5YlBaKH42eLbDh+96DlWm
pPCu2mpYZ4dEFtcQPuzzgh4MF0s8K9cfCxtTGopsTymzBlmhWDM8keu7+RhuMhGapdABX7qj8+kl
Ad1LB9lcwggtP10053/1wB6KlXyXenprzeuGMWKBNfmEXJNg+m8KHqA+pBdmvIIv29ODIkoJNs4b
eDDHQxYx23uQ1txg8f3+hAZMR2HLLKRgKH91L0EQrEfoUmkKt3sLvxUkockdNQWcyzvk+1dLvVx1
uYXrRqfab6U954WJVh7utJteQQIrGlA4spsu1eSqn7/WLo3OtJB1VHl4DYDt8nb5UEPUZFOo4aRg
43V/zs3kbGVgpZcIJYwnNWgRZXinnWu2GRjwu7qv77/tsYkZ6XCoUJ9ztLiopK4eHAkVCeWzCaz8
BaM5jiNPxd+CITHCNyOpM3NcbSnpjukM69j6aclPU3x4cPG6jp0kx9o8aO4vrZMgurRQ46GsjBpZ
urXL0PNJFQilHKgr35BwNycDPBPN9uWVZmgfxVjFS0mE9nfs5NZVNj3Aj1NZno1RBSXpCWs2/zPy
lHse1knCLaR8BaUZG0xXyWny+4udX5xt9uqgK7F7JsGmpdMKrf7Rsgb4mHHrE2paVu4O6kJrl9o1
i1XwFOWiohezYQGipStLA3sEFvG7XsqdENCaUGeuPJhK81EbGmt8HBeLtoNyewo98pN6xxXRz4xb
NyQk5l25VtPwfjWte/K+Y5crPLWpG0TIUABCCCwUhtQavDjVWbv4GX46rkP9dWef51Z23jDgaOvt
/HZrVtrFACEG67QI587HgLzNyc/v+1kcG/nTSxUQZfC5Em+j/za9K4amiR8MSR8ufZT/zKDDLp3L
ZSM6axrWyPLfPHCc9Y5EBHM/XrOEXCDKmFghsmTbcPvhqq0HI2VUZ6t+6UNVgwzGlO/Kuj6Pi74G
677z0SbDGT0A+pcF6jL+XTjaChc67c1t31/DC1Uu7Ye5PxKLCrkFbMH45twq16QBZZ8eWdg0M9zN
b0+mNuJor4ZcE7rU6c4Fu1t/NG7fgMBCDEhQfPVgW9bL4FKzjVj0cnJ/74tOzXzGj+dZFhZz2mf3
QbwSelqHYcztRCqfFe1mKTCz1zqd+YgH2r2HZh2tBje3TWUY/dpdCvBSyFPDYsUGkq+N8TS8pQuQ
U8Dn5TjXIeCTeLqTd5fzpkKe4rsMtPDzdZiiNlUT5Mj0kc5y/8QT1Q1wKWefuLRrqE0f6NNJd69g
H+5q4Klfpy1uix+gPim5xf3TB+TX8ZKI6al7NaXAQp2Bk25tKaz2LSr9WE3RYpNFfb2Xxw04eP5J
1J6bTuYiyvfG6g7vxKUtUiQ0a+8Tq4zU0W/9wWtdEOkjrOTBYSoW7NGNbCAHAc2NhFPr3dZVXcsD
jgKw3wdh82iyxFlrlHuwqQ9aiRhlR7bqAIY3EhPJytbKlu9ellCTvOeqgs4AXsjkTID1+5SjqjRJ
crfyHXAp+UIedhXL7wYrIXhmG9ctBEaclM4gdmN44fuxSqSNoT6kgYg/BI9EWIvymrBFiknX2640
F3ugmNOlys28X7gPSlHhGl6fAPabyr2y+SoFcXtiDNya9X+Vn5JMxC7zrxmsSIXzQ8szTgM+ipLj
f+KQAt+yt8LCmAnYOfUJdY8utioHaaqJQENJmk/YR2l1Iu+bpg1ZponuypFuTA9uZIwQsrTYxgPx
spOoaHlI5XzZ52dpZO+VuXX5z3NhmFmMmFTK5TBBiEAdg41CMVDObEwtxdqSBxK9RPeGXmJ3l4Sj
53JjhorQkE4ZCu8h8oKl6jPjAcmJcLUqo3A8XFopdkdF1jjgOPrSNJ1Qvmxktr1ElW1kiW/2IEz9
86LvJjb8Rg+leAFM9dSKk5ohKQ70Gff76fZApyrx0b6azoHiPBgZZnF5N18/M56V4y1EZ+QMldFV
HTJIH275ED1i9LS4eRFpyL/ocHlr6BM2YqegPCq6Of5wgZrfdx4g4P1ydyiSLEbSG8c9xn0r1w6I
fyKU0JWi0kiVFUnmsFeKFOHn85RA5yMnZTl8ccFXcgRXAmcrRkJzeXGNEr7rCr+Zs04CSOAIDPib
zdOqrsl+FwsTIYbUYTqyOmqetYxWztdkQYeAGkADxmbelsMpVZgWBDlVVIucksj2/f4Kxe7n9yyx
Akv43uqX9ueAWU+jjjK28RxMRMec/kEgLDj4w39UoicY5oHUXRI6FKAUS/fS3pEF/JM8aaAugFKD
SFLWJ0JMhttIWb4xQYbI8ufpaGod26d1Y5WRS2BctKHgnIzlZUrFtQm0+17gpRIU/8WFnmlNvmo9
erv7wxeOq67QCxyJTFv1BQc9R41zqeN7bii6sdUp2NAg6k5tji7l+pUL+N+IJZFeM4F8r7JuxE82
WP/PzHWhdsf7N4O6up4wDSoyDZ8l8mIZKWMgDCBTKJHjHqzX1Jx6IWJbB9vZMnUtsY2g3tGoK38T
FhYw5Ie7bUuZHTYd+OkDEgs0p2wWjcco6hblNASR3RGZWubSggZP8AWiXaAQ8MrwlryQLFS4eqGn
r6JBOoApWEReiNfZmrvm8e0rxccy2HSwiNYoAg3mI8c9LvglrELsCorXSn4YZPgGuUhrgyDPIUjX
lrrbVUESOOi6YTjs1e7OUUyJBokW5MfRtUKHVvn9MMPrwvpZgi8oa5Gow5NXlABPZt88b1X2qb1k
XGbfGqor/Mz/KipXz507vxKLz6bu5ENQTRAHnsSJEIIK1w6Qb2vmLMe9FZAXqqgm1DBwN6Ru+k12
TxU/0suSxPb2zFzTWznLhA6G98TTlC1A4VRzVWZxP9P6XvrzgE3ImAyL5lnwTPk5Xsz4J10ijFJY
YpExJmDkg1IkyLNjUxh44PYs+zfFXhTpK2mYvRQwn25YCMToRk6w9MNCWE1lQSIw3v59AmfvkwvJ
OHBwf0qIvKwKeJjToLzUgV0v2R+hzg/O1bnnd/X6MZU8Vc7BPePHlwu25lEtOlwCl2kVqcXQW4BC
qJeuJYm2GB7rtEdHzbuWHjoX7m0Y3Je9c7lQxuZn+S10q0ubK7Lf7V/LCd3PcyaymvWti+3hL77l
GcfZshyVJVoEoY/5rYElMg6EaXkWMf0Gzpwx/K0BGPT1F578mhr6nc0vyMJvkqDI6n8dJEHXWdkc
6nrT0zzwYdWU0ZK9h+GSbsS9HnF03uQGM4nHmHWvre3WHCsJ0dVQyLXS5SHYBuOhKdb0QIrmyRRy
nJ9Z/0JCEyKm6Ty87HB73lWNTmfSOupXQ6sFoYSPrhtn+Y1vyZhUhMGA8rjsQ8JytYww2zEEAPVn
y4qG9gpuUeAaCW0E5Eshn0Xsl9f+v6XRz17HECtSfvzPz85jKUkfN4cVglbQ0XS8TQrowUjs+9J2
VJN5HeWvtY+4tOpte3Z/7S/ekBNN/eNs8Hm4Qm8VnGa8GQQ9qz+acnBvMGo+y2K4veT1gv4uzH0Z
sq2UZarbFajDlfU/zp7Psab3Z6JSbJD1FNIvVXiqTPAhZNcB9QtmuAAvy5d9k3G01ZnvvzAX/9tn
4FZPZ/ShTo7L2LgLF4Efdh2LhhlErpWOKY8nkgxyJ36xRlFB20H4iaQK/cnMdqd/GlBPvHejMDWw
MrZPDELyWWHFTs8SRJ37NSxbMGkd1fAXPuhm+pA82StgdgxK34MVgeGt1pnZXlomzVc0fwUsqHLo
dh2VHxxRypYs75hJq5HPKK8MY6pOeattw+g0AGaBUNaxSnYUtMIt0nzjinsTdaoKqPebZz79wPTo
V2RwoxS4MPuaGcKi6o2AHgpAjN0v33F943BVPNZ7UkshSEUJ5oGie8spRCXabeD8e5V7TFfh1Bap
ty2EQ0crwwlSteu5xptXL+0qg9iOy3pL330+JeDbKKQzap8bo/l9+lgn4ac+qFnN9Ca1fprgKJ8B
S1iL922XBhnIsXbd6YWqtmb/NNqDR2sjoWE4yrAKedu6t9eCFYl2q/PwKbqi2w2v2po2aXZKsKeI
PEqT6GgZ4Phu+xqerhQANdUHG74eS2guQ3W5msxCbK5QGyetEXiAafrNHKEeVKvQQHv1xW+q0XHV
506kO6VZ6vwxYYdaoyBOPVu6HWMcKfiHebFcgVMWmh/cSSR1UUyUrrtL8+G9rfgaub4LcnMW+C+7
fQ2nxHTkKQjd4YPVFa/Yegk65LaEjiJUPC7r68+YN4hyl2vSdnWIp6txL60FQp7FfCcwrVXQqZvc
45u9Ruy5OrMTRCV+UwEIORUois/K/yeel9P3GlvJOnX6Iu0tIJdVANfzWGg9TLNEoR6xSmAmGlKN
EIUNBIR0vITkn15QBfPq8oqs2C7kN2zrBu8KJtWuPuUJNudzrfKx6duK0A/OwMy9YQUu5KGWZ/4C
xnyDQA2ZptoXrrcB++dUjvb5F434WlQLO8Vq8VHTnLhYNshQ3OQp8glg9hM7HzWXC95LzuXbefJR
3ep5CMVvSUy+WZOsZ7EKhWatv3CZBHusoVL1OZnEi03SNFbjjdSqWHVvqTyQtprpnfhfzXPqxMhQ
MXcwnpWmSiJl18UCK+JzCmYlWDfY8/2JgSLWF3KhohFQb3dxeQ0BqjU8k401hXySJPEM8XtuMuPI
1qkP7Gq8ilNZ9JGbS15PYG/zVL1pQ1NH6Rkm2DWGkL1iBMons9THV7OekKqktozfNhBsacfiX1WW
ixxyOb8PPU81IutmKsYQJJPRAFmqkKVooSxVHk4S/97+2JAd/WYAe19GaxGEUxOfnr+D63K9YH5S
4eMPkq7pC3qm1a0enMadfGb/bWNEcYcxsPQaJeM0aZppHLDTZCMwyXI0t6B2ep/wtQSkGw/2lzU/
90zTHaxZ9/R3VyXMd5P3U3TtnGVhDIA/ifBviOau/29enITUaZrQ51moN9qSumBPfO/cCBL3xEYS
pwFcCx0aq4ss5birFq2KaAczh+UBVyXCGPXb4HlxLR3yPMyXHP80X2NO+x0t2pt+SuKtZ/5N82b7
smGDVEqhHI2rwL0/bGSUjGduEqAUr1ZO3M1uAi4fKi15e+4feCkXkyCv31wReTaVff9OlK/IMW7s
cfXB3MN9bv86w0CzrHpk9JEKB7WhVXxfirfDk2HOi7HOtJflXKxDca7Gv1AaWxpeU9tWwmzPCjSd
8p07pgI70c8DHKpw6CnfC+iYE1vI7H7QczesWJs1VAj2Z6aaW5pqmJd58wXkJnU0M2oO7SveKyEI
rhLHmy4SWDK47tAdEYqaCaePJ0uW30MeFhCJyhJy2CbDW+YDlabCfenVNg3GBRQiaznsG5sZq8/Z
d2VA0YN1ZtwH0CDvNj6IL2VuULuBz7mdBLYoKRIWM7ChirZ2XQJTK5Hdrshd/DU1+soQGsE6qxnM
m7ofFK0GETUbBheySBBZ9gVClEGEw67OITE/YEsl3Sb+0StybSuwWo7+CCKzJ4tk3xBBz6oLbrAR
TSPHy81zq2WSF+7Z4XYueA7BU5rG69WXnP2GMZsYnrfq4DNhSIfPwzyiR9smYpFFTinP0jpFJ5CB
SU3VXr0HUwjUeeoQsx2vI0NTOInchCih6jXzyBQeE0aJDDEFwOErPwEICPZ2SZKfpLN4g5tuTRH0
btoO8GRH5MlSrETX8FX04fXZqr1XrsPp9jLG08XqPPCjkRj0N9h2ib0fr8Z82FRlScp/I0LMhok6
a+3gWq9BmTaEwK6k8a8LC9HqzfokUlVxXltwLHc0LcCoQlVr2Bfkww2FxL3suAOiMRb1CQA3MZh0
VAXoKs2cOmcKLA3eGUB2FxPB1ydJ+86/bz8klisDXJ6VU5l9CnAnSJpSLoYSE7QlO9/VJoeIboSJ
lmBT0qpz1P9bPD6IaGPUsHVunyFOBgSFff5HTacJvDwpI0VBpxiSMJS0WZ27c2oM9sjmodpLTjUl
d2SZce3EecM4AaygcPvEdN5mmGzr4J7BTzwRKI7Nelf3sSfT1N7XSnP3ZnQqu0b5XBgcKU1whPxZ
ak5yrUX01qVla8BDSdTb+C77wZT4IykqVMzXZPGYWINS0CzCQ/sAP1Pnaog8j2N8HipXUQ/R5h6D
r+0O6ddUcDlytwnEDwCJ+1uCc87y2a5XUAjFudzwQxSrnQVqGYkomQRzhOqeEM97IlxR+pGKWDhv
YfJ/K+K6PCF77C/LrMJEQmff0ijgTSzGTDNOn9CPMtvH/NIVnHoGj9FpeT/pYKSejIPOrrn7f6/4
p92/WPbwurgUF41nhXwYwgzFjn+GXtwQvkVFOXVsXZpVngDLxz7LvlqvqVISNR7N/oH+MML+7Qjd
zgaWEa2EI6kykf3Kuhn1zxDJpLxJRZSA3WTpEtkyD9GkyGxD1GGivODeZxWXZjRhkjNqFM0smxkf
Puxw2oc8SbppO/lrHUJLwJ7Ma5B9XfPuYhbPjGag24a+6othReoVnCFr7wNiQatJY1RTgjjHOOte
lhNw6Kxsh7HWioJF6I9Q9Gggqjb8eXEjpagsgTPDaFf+UzM4L2CfaZaUmugrZlXUCtzBdHiN5iVz
pym/r8LsXuOFqSFVUHF5m4mvxpXYeZxtbvjhkJWKFiReW5tHTs3Q0twWV7qJOaQ5EyEzBtAdyQ+K
Yn2N7YdfayK+JiO5dqdbdiksEp3zApDI2kFj/6kCi7HT7Bz6YGFYeob7gjnS/5tXGdzCRpztbrcJ
Sa3tgsqz8NRyq7qiB28AMi7pKgz9lGrobiWReD+qOzykuct2GwU9vnx5MCAMcZh26Glz7rf1QM70
dFkLVG7LhmJ3w+EJWvVRiD5UjKeUGyxW69WZ/r1NJNr897JxBtm0uHw7KNdRXXAqqCFT3c149xdf
5j7VyRKjc6wjFDzCiIw7jEmdUTdJPo5SSA5K7mmpDsKmBEIAbBfSNs90toOLlbp1NqZgpJzZdImm
FUl/G1+S+b37m5Vhrdc6yOqc0nFRcXbFJ+D2JmdYQ3Y/rSYlo7qc7dbHAiMKKwBlfxrJ/qF6xN3d
ZCWk/fqM4FZVw0KS20h1WyTLJjRKJEUAeheoqrF+m1WVXWPhVpe1gLDXoRdOjdx/qxtm3zMlWiwr
lf3fslAU+do5QjdNI4QmctjWWq74io02AOHLyaI34GSMeTG0jUpHZxBINIktzI6MDEnsInbWfm9f
gwoY3QDJIpfNjxatkVFtD7k8v7Rd55IBuXULLWtkIF8nh3QALEhl/k0v8uIy+ATukIC7xTwqBJF2
QLwmVqQB3n4dlB7WOuZtT8+uhWSIhUn4yx40QQoJzM9uCKTAQBMvgYfi8hPkRMkncafa1RjIwix3
asPHKCc/kC6G2VBDD2VY93VSSijzMmko2KXLom9RxuSAp3oXd444aQUNX7W4IBZcXZ+7+t5CkU69
au1od1yFFDaMvrPy1YMJZXxNP6orp8t7sNh6ObBty3UXwSvvFcDoA7vLliE5EzrbFTD03Q7AYZ6I
QcZDXkUi6bK+LFnXflgFtgXmFsfu2B4NSnC7PkKlK7HQ2LU3byerwFt1jPZ1wcK66Iwx1SK5ZjdZ
B8bQRZv158iCgv8pzjlR6uKmTbsZeHmITT5W4hnMBCnVpzEEufaNP9VdbltOKjX6frYiu1weazwO
SD0kdvOg5s1UglfeLYBzkSOKDrxRxoIXVURZnWJALrBX9Y8tGMjwQajGMxNPbdkd70sHHORQqADf
Zsb4iZ++cAQbV1VZRPVswwe/tfsZUGtn82dTNSgbUS08hpJKNinTGZWmpfo/90lzkpRObmbrVKyh
7zbLLkoaVJnkbGP6u/v7NsAgY/sL991PeiyiDGFlzK2As8gdouX/1Ohj2ttSIqfccKcvYVoGTyfo
ZV/PARHAAdep19wjg7C5GbyidonZDwpTgZO4GTLXm03PFfapdJQ6bpmHZtY3wI5rP49OXt58b0zt
UQO6cCa2/0UKOtqfOAfICQyrk9DJq2/LBcPdwDtYlW3xvss2KRgg19/mMWpOZ/0sjz5lpCVZXLUx
QE6tDpZJRs1OZhFLhaqQL5dsO1VZVwnoVD66lhXSJiSGSboK2r5FK3LRUwvBEHGUZKf4X4Sf7b4C
o1Uv63OjYHhmSyy3hg1rm52Z4RcMZrupSs8b2MjwRdxtBydffuqoiMSsO/2BYIti7OTvjn955EqM
8IgZS6t+W2etkXbImk63usLYEx/s30G4MmK2FJ74qXEkOJzQFa518OCI1A55h8NSPoImOlScUjk3
1lZqTIZtcPKXpv0ZgM2bh16qtfNs70M3qSJuI9HY8cW58pwsq7ZGeQgKX5DGk9oMPPGlPA1J6Nc1
ME/q2JdLbJ7+1ZdmyX2bqQP8taaKRHATweIZ8xT4yEGXy8CiGY214xY6Be0lMfR0oK1SvaxIzChk
eEdKeMsukm7glbKC6MEdlJc4zieUzeOCcnb9YHJcZ8xw/NTbWQzdAVWnHqajuWEFkanswkN0KlEX
EuuSsDTFAufELV4sUJbVYl/3pjheFWQmLIRK5gln7cNPAqO4TakJx9t5sgvXKXNKZPYv7BOmK6Pm
SFivp5z++Gfaw66iQPXMQesOagdgPQjUwUR+IWcPnK6UH3H5I5DRJFQWOmw+fVtB22d0/zJ1YEPh
2x/WgrzjNcDdDDsmxhSvxX1smRlQYAX+AeIblFesEl5bthrD55EQqqNqsY3LD/KRNwawhTtvJk2+
rZU7zsaY5fs6JZLKz/QeyKPQ0aWUlOmBWh5wlIYAaPV2+6DXPV6EmpILVEEY61R464UzWQ3xKZPM
a/PUvS3oDNJNVaeYIDPmcApPFAGt8KFzH9T4ZQ9EShk3tk3mPWYAbhrVpIris2eIprwRYfr2W/37
0FtS71WIFBZeIjx2+96k6vRApqXBqU6eLWmGXkruIlpxgmX23HSeWwIo2HAK4LBltK7uSV3y60+X
t+EyLC5sSfOa1oMtZyP2wcyU1lmjKG+rRnbLEHnu1Zh9WmMzK8gjsNgcN80ac8YeRd+2aE0NgVQr
RjB6lO7v6xP1sa1DtVTynS9lJANULadGgDSm8Sz9EsvLefEXB4fMq0XRwW3j6GMNm08bEF7qGaME
ZhH5IKWpPiF0pxjleF32jQKeIOSBE4HiXxnl7lfSKiiQJmo1ptyhZww+3QIc+0LGsxRmsLQdrVig
iV+xz9jftZa2WdWkZUU1yIiykqNraxVXtkQXFBnWvULKCwNb088cjx33anUmmiRnLC1a0ziANvRn
rg3ZD9y6aOGpN0fozh6OuHIRF2itI4n1n2KY6YkOJtFC6mBCY8ZYH7iTZsVmyaxtmxiODk4A3lJY
HnWOBpiFhzHD5HCfOhmZo0H8x4Eg9AegxBJZ5gX1DJ4Uz4mKnIgm6jhfkWyTA2rVQK66f8oYUcGV
Odrg/4u2Nr0nmpCsqkIHMA/ua4ojvh+/DWPVuCf2jiKY4oM7RQ1/veyzzBnOnRBw0fHogvBGXmYm
ybiaLqsjKR0VkgMnCOQvi6lZ9zmh3P56MpNYpC4jY/Yw3ivhmJlO2VyZIPZyge2Pi/W+cTu3DiDk
B0VqeK7G4meaQ/zPUJCYjLjgxCjHhxIDz5istKAvQ8GCFigL3NPeX2jMzhaBm5sLj1q5sPP1rXtl
JynOX1TaQmP28NYD2VYT4jLLkQ41UFc4eaL2iKfQv2DT/bwJeRD4zntwowTeEsxZiUlRm6I8mKC7
dzAVW9G1zoQ8z3wqxuhS8gvOOn07Izhmbbi/FGwUqSTcNL8tk1G0z568qaKVE0yeu5jxhmkRCvnc
gK5y0rj8D2xzNzda36MZzUigGoUIlgLV1qWfmdZEn6vJS/pSrdDPQ1pIUAL/RZoEox3y8FnW0Y32
9ZqXHoHyfT49VwxQ9qc8Fh2isQVmjI4rwYaAApGrHRvuIbem1htHPv0gFAk8GtCO6ZBxJ7udtiAl
FH1Qog2SohXV+MvID8nUtvvO0YItHczTgT9ZPh1+kN90jG1+zTvNZG7Eb5eceocgKIxnueDa8J6G
CedDBUoam792a1KszTAXYFWLSvc/U1QhYamcYYb5yJqumwVLxJLLKgfVP3SCe/UNBGYybFnBw6oh
rw+E1Y1KiPdcQDahpPunS5jtQmLGQ84+4JqqWf6bluJ0bs5OBIqe8sqa04qaMD6Lc/G9NE08x9/4
QkdF945g+IBh6DgrVZNRSv8SYMVemETtW3Dow1S/1vs0V4TwLxYI5Gqb8S5vhXxyg6mvzIUDL0oG
drBVTfhM+impAiIg9tPMPvsRjlvq7k5zmeIB5l6YtvhFlTmSGM7woUFSJD2VWy+QBbdjgGZoGflf
R45kiB8t36uGTSi2wBjwxDyka430YjSoO1egkNhPTPEVwcR46g8sNAHK4UhkcxzfbpCxk3Ke/Lx5
SeJxRYyK/VEPA1rGFKGhlknoj9zEBjufFuFvma7g/3O+rtksguH3GCE1VtXbTljfFtDVPcEN55lu
B2F/J+XpN4HSkL3SoTyTNVQ0AvlsC6oTTkPG/qr9e3NqyxgJto6MVCMFodGeXQ65kEjdxc+j5RFD
qqzwSHLlU2m8IGX4PO73aZa2qTbXO2rhAGJgmLWEUJURt3+gRVtmpnuCIY13uzBU7KXMp6Ge9ICV
uD6xJ8slbO250lhw17KloBDDaYAzwB11iyI0GSrVKBx6nfxr0MSHeFsrnYEldaYWNXXSsJQBBEIO
7KRJRCn47ewmmqditmX0saYpeJ+Xa3ai9rEwNvm0nTCQliOt53E5j377Ej3tDEQtIvroraIZQxy9
WATO24tk5SXTubQkbXxDCbOU6BIVMYAqFHgjuOdW/7evOWp60LvesXDlTlEcRervC3p02IM8IxdO
FxppfsSYbnvSsv51ifZlaO+FiH7VeJ+05b44oq0cfogdZ/xSQlMt2lAjxXr763en46pPniPkQheV
VEcyuEn4HPld6yzMquP8/J6tEpP1VsDypqPtxfB4avS2klWvCkojTNMVOmym99vnPUOJgy4pWXgw
rb0YOS2dcWQXiF921euwmCEBQ4pW2daVLOci/HMQPhCYweJhmSrxdW2MLLdMXGfJFGotSlAHmJE1
FYwG87NRZRBHgnXBcuWjbObKsuhGtnJHyDxphKqr1VutlSYxHJ9AF+j9nnwZdfjlmXcNxtKdBxxT
QNIqA3JlTGNpL+o8UtLKkiI3p2YUoTtWLsE0hF0ikqVVmJp5O0ezp86mIp864OjKWqYYTaplB4ln
j0dDARXLPvElgniB2+FP7X8cpBMOc+VrU3vCMa1lAR6iJZt5WcdrBbpJl3712rNptzz5LaQraCkf
NoPCYpU3SAH0cwoiGgqb0YLU+yYz+/VbziwpXOKFU9TrgFpCh98kBpbos1dTRS5vo3hME4Eh1Wge
wB3wmmgUEtmrhyludDnI/SctMS5MVClI8RstYwaVrNviR8y4NjOLF7obnjdsDil2SGIiqhDa5Gjn
sKPCdNShUpMr3zJSz13bPkdusd3oG779FZKkLTX/GFV40EjBiuZzHZdUugqYHH7XI0KVbpOp9+i9
gCsu5kMQaTxEOzmWVg3VPicQPM0qDxKheqZY7Wudpjl4IiUH237EkAGedh5x97hkwqLmhdbGmV/5
oX8b29EK+IQoy+cY7ADQZ3T4uUAomJxDT8hk91MARlbqNDjFTXMbGBgLypbBrK5Oj2WRZIGrOYGk
mnQ6UdVAP+TjJoXc7FmegX/4UnMiMDRTKs6Ttk6X6l/bZYJD9t2m6i5zZzpJmMO30fYc3gxZQXhU
Ll+u3CmjZ2zYyBR2n+Rnkc3iabN9IEbKSv/Nq8JkvxqDwNtnjJHFTcJ1JgSJ2OuHnP83T22qAc5A
y2l0YRyZAWgOe/LYKcJZIkWhwHv3Q0Q3BFqdIrDoPDLV/h0dild3dEUBL2n3KL69syvJKzdGGJNN
08u9dv7KSq7pfesRUM9yi/83sba2egi0Xa7l9v/xWYk8+i8lvIqF0+/GDpI4aJPUz/M6GPSIsTgj
G1n7gQkThYEUVHEXOqwbra9MJSS9I6iz8MH/q1jaszMRviEiD1oS49XMYJhtMVic05o4Q688nbDe
BwVF1iLdIjS+9U7i2QzwCuElOyj8kCvihkIFsXv36OPiDxpaIMgtQswNgokNCVqL/fJkggqhSydQ
yHGosyvRZIXCLZxaLTMfAsKglrfzW15x2oDVs58e1RGOWbX1OSsdxGlwqt53ctAAPz7spqTFq2Ht
nd0Ngwb3xTLt/b7/+Y6PKPYlKjmYfW1lPUeihaXRUISUPe9wojtNZYn/cL13OFKKmn8xQ4YXIfqc
JhTn/GhWK7rE2bwXQCv5jEQKC1WuPg+CiHDVzqbvCRd2Q6eGUSEirHdBpLrfhI9x0J6LLepnAdBW
FnIFzR2zK+e1XkK2lxN7iua3n9sJT2lqO/ljiafpjzmbkc4ys+M7M4qB6/TEJ12P1VT6pq+g1Iwa
aXd1GOn5H5SZwUTzpy9lscDXgBH+DpIATHAcw5zWzM9jR937KPJVrebuWl4xFt/VDLWGhU+U8h2X
UMQR4f5zpFTXumtYFgCYUkT9outfGqKGYynDmVfuRdIUy77talakjXflbJpOy3h+AwyHLITAYwBY
nUNYLlwKe2JDGTH8Gwfiv2ZM0y9ZY9Q5oR5vCVkDzYwbFdvEb6Ib68iodz1GoxPuxKzd6YeZSBwC
fXiWwjs+rBHi00+C7kQ6tYxVtpY8zyOQhbHUiag2kSU7gpaBpb0J7x88EZei77gIKzQalbXR9zfI
ao+qOLyoJbkjdDaQPZgr4GwgpK3LmFjY7xylvwyIzkUIMTc5T3zed3Tlmv9fI08h0ZaHnAceDhM/
DV0GKRPdyfnFVI2f6W3GJi/g9q+iu8LJW/xUx5xAQPTjKff5x4ZA0/Qed9tWyYNyY51vXrnp889C
ZCGuQFx+NumTrudL2XqaV2YuH3+bLNEpRtCToAootUju/x5SPATw1Fr41eFK++ZnsdXNmHsi6q4h
+LfTUtFDGw57yh4jD6rc6o6SmTtURiE9OHHs4iGLkBqOVILzqosvtzp9vH57f6d81QnNqaCa515m
hb9gusqsyjUzzjln4NuzV5+JFp6zUIaSWZDrxss7oNDXKrS6DGxquBld4/jxinzUJ7hZPKwhcFot
v2EgJrV4hdh37BrMEIX/0L41eMix38ePfiVo+jhEK5uUBYLi336m7fdzFrNSam/AxN2M/2r2YoMo
TSgLEv1EAHusscBq+5AwBrdNvDCv8hUyo14jLSmBHpt3wcorW7xY0osdjsBMuugawhXscW+kFLEn
1JO/Z7SYOatBnWSLaBPVsZOS0NKq9PtUH3XvylC0YNUegVHkWx7g+1u0Z6Ez4aQxCI2gEPFdnT4z
ZVLGqJ9KXM6XRkKutv4KY7jwu8NG18Rsf0T2Pofehzh/268wkCoIpQL20HKO0W0FfiKX2qUGLGHR
QRaBCmTI446LEZQlD8va/ba+V9/3RyUPLd1YpCD5ORBIvjZeiBVV6IDGbYZai91We+4PQ/JhEJEg
KsraZkXvyUC8kPVSH2bvLH/cd3bIfXtH9audo5vnYkjo/3XtzI7l7YSgXdOeVO93CZaWXC9o9njz
Md51oXTWdwA1dn+Bb+dJ9R0cpQ3ik85u4Eh+qK0/YFgId4c2NHG+KHnRRojV5UYNnGh4QKwM5KMg
z0jmZGAZhydmlpgUTbQ9yvU/or4kjF+Mg8Xn46Nkh6GWwGvs9cJpYbOOdFNrIBR+INSFVgk5NtIJ
sf9NLDjnjBUYcD0nC+yx4I2wLrFru/OaKJ5ZcKWER2fLPBMY1yobCzU5aSjEBVF66Moos4ffwvoq
pdCudiRh5JMpK/aeu3jdFkW3RjAPCaDgNlRFMMGDXTTWZgoE0/2a0HoJFrYbMKAv4tf5+NIfOJn1
ZQQWeppWYKTO/zeMDghtvQl5jhqyOboBM9xTjBU3EoGlMHDRRDEe/lV/fhMQax6Bgkx+nUFb/AhJ
ewn93bWu+RDpZQ5EpIXvTCFY6yL+EaNxlExQbH73wcyjSMVZkrk28FX4wkYQdLs3EL/+4q3g3KMr
7cQT52zPrfnPHnXSEannovrmTVaB/uKvew916G9ezhg6aCr3azjVhNUQsOjBZ06/qYix/KerAHTb
rURkTGMksALx7ekK85wNMSIopzsckDLGavwopxPgCwdHkCrhEiGtXfrKWzZL91l5asTYvyjdxEAV
tkOvWD8J3BN3uusSPnQFuHDWZwkZvs3HY2LhojBxKDk93pnu+8EzzLDAT0833vEm9ZKShU92DZ+Z
zC4jwp8MuEmMI+eVOySkMDQX979vAWZHr5K6YjDfBGO+kobxDWvFMteDk+YyBHwX9Apb1ULY2PuE
UzcGjFfzAAhQJDP7pXNKJB6JW0bT2+IKuPdVL10jOQAI2OlxFyQ0sVauLuwHEVkWveUd4uKf+bt4
dtoOIbODut0Wf174tSciXuDdRZvq0N4WYu0cKJ+xIkzHenfY9KURTxq537QDrqig53XAot9gU537
CfcLcX+ctPSVrRyoHKtx0MU4yYZ3/8EjZDclcMgcKAqJ4uLuoD1d49pjTjkGVOcqKoucbL/7g/Yv
rr18AnFRo/i5JigcGdJrjDwflJl6a+LyUIeT4qc+ymbauTHRCQncRRMCzKISyrPrwFCZmM9kRvMl
gu1f3SEUlKVu64gs79zuEhRGZ95ngKXEFZxWK9SUj7V2cbbMpCIXORDkfYVI8XNKUHBUJ/Cnu+LB
PzzXqXljff2guVsSGCkwtekoG+TVyLdvWFuRZgiCOxDn7wg/RAGMhBAyX5XiIvSUsxrow38iy+iL
AHKgOms/W21s8TJrzf4hsj/po/ef13nP3q3EIHL/UMpstIxJJp+Md5FM6t2iI8fpd5wSSujuKbDA
9mZVOafVNfMCToB6oksN2JrNSzxrJydM+lIIXR7ml3kGGok+72fyOGB6kkHsXYI02D+wQp4vpCa1
B+K3pn65wFySgYCPPBxuGaVXnG7NVot0/eK32vV9vzvJX5rMcs72wusP6VQoymfeThqKOuZXb7Im
aSYzArpiduOj+v0olbgWWZ2MxLCad5031qPAt+3bs2EDZSc3jUOElBY7gbfweYbqY1zbcjsdMJ4a
LB+uNnbRwb1AJlBGkN7p+ABWLtYcLFg69t6mZaXGlpUrKP5YpHD64x4RUYxqxl8LqJ9sIxr3RHiP
g7yU5V3Fkz3m0s9kuSE03u1OXFci7V69ClkiCpu1OjcP6mVxKy+BHvKeGLXizl8FMs4pXKk3ZtNB
1MgFHFnfI//qE0IfdAQS7il3sJE6uXbzFnPnT9ESLQLyZO0uIwGLBrGMuifIgJ/Woq5SAegzcyAs
yXrXk+1Nw631tKhacowMWLeysbzXmpLuxftRMZ1D13wyAiY4IROkWTSKIugYy0VqTxg2lhLyBVwN
mVKH6kVNnMXXkUnRiNLrxMYDQ4YJhV4bBz3fR0WW4bu+jk3lZU3lOYyQt2RInAGjchjDZO6OxH7n
jv1K+KpL/ECk4StGNhFIXCInO2Y5OdPxzxdKoR/XJu9LyqGgUdQmJinJ5kTondNesm2bc8Pj5hhc
GuLTJCZm1mt1jL8CuTPGOoBNEgRoqDaX3L4iVeG83ZOP1RLjggIzNPvdhcXYfbvVojlGzqKeu8Ec
+p4cTFoGlaGzvXFq+kV5MaqBorynp076/JW07D4Us2lK+7pOIqiQ+YtBdFLzLM+GAVwh7DfG+PCv
2uAK+btXAHaXzTAnyYpeecigYrh/Pl1orNiQ9aduBWukc8LmTsoQhPi3HVgmwNcBQzNULjvETGOt
QHfrBz+x2nZEek1/NpRl3+aFG52zwElKAy0IdzLxETTvMB05VKqbVncspCaaWw0CeVr83X4NpIxt
d4R1KmIXz45bMJwCxKBkcG14GalE5zVIj/OZ3+Z1jyPmBiW3ck+nOdYeO3usmnltVmSqFWDhDnxT
aQXwVACXygk+8pxm7ZlEs7CmKkvgsw/3OKrsKxxMKOlJY8cc86tzBRj12qdQ1uk7jJDq1wyOb93e
pjIPlS8qaRHa8ZDcj2Iol/CrQYsfS2dPqM08iAbZpf+OVqNB+JrzAzv78zPn5UqtGqGDmlqsZjvi
LfLfdJjAcsjO15gqOGUqnvZEuIcMuFz3JBiHQTZcZgFOHim55XRqwfUopxhg19sphlD8qtV4ALCQ
7lLKgo8hg2chMsHBRRy+PXQ1hgXkqhWXRdTuld6WI2hoebqx1Q2vf2s8JYGmDxXxbGrQIclzY0zi
GM3GirLoCqxrqL9hG9Ha5VVtnhyFa0ILP7X/biwl3GgGIJdLsZST4gdUrkmmUdBPoHbtm9e9aaN8
hbLexQR0D7R/bMNxXbfClglCkgFSvhjhC6W+PPtlvpFxHXK29rlLXn6IuKCK4hFduei93l191EW0
Xlxfv6BI9F98JwLKKgPyRSSRiL925eJKK1ZQ/1b7WCTQYPY5hGAl8DGLTRhptvkDwBIS610eRHdH
swLyLUFpQCC52FiFUK6jySUTadNjiB6s3lS9GsM9CMa09Q1Ab9ZK9gk+rYTW1iQqD59Q6nETjUYn
ZJV7X2YYT1gy0YwbXt5uXoj67wX8yAnbHkltJ8cResPZTSye0kW7qeecphhARFNzCm1qoJ3WarsI
fSjGIKRzg1++ghDr9T/ZeG1ju1Q4XSg6X4qo3TGID8sxVh344OHDinaxkgmUUY4hiy/3tO2lbhpM
VmDujZnWQv+XpFzK4KUMSoeFnndGtYmefR+a8aJu442kSVq2ppT5556sEEngQqqCGGY9J7sCT31i
qHiCnnGI23a7m9JkAw11ugb3Rv5cCMbDxzCGuQyC+SebNyGmM1AFzdf514kOWXTjXJBQ3AWdMj/n
CX+w0wbSCtqJTvEhe5NvFFfbeTiX0jtU2CycbUEUX/pp2WCHD99GoGgEZpCBi8PTx0OVSiU6AqqQ
HmKSRsehdgLhaeVN63tUQnfPt+lkVUZbs8DYJYjlZE/tXZJl+c/uKNJ4LwF3iSTe631iZSr5CVw5
EjGD//oiGnPI8VO46lp11dPdCvdqUk22utidgrl75RSPdAdWBOD9dZRtJaUitq1b/WxwrGZEwOM8
NZzJkAbWBIDgdRZNxhzmVJLFTJiktVN273DD6WZHVHl/M7j1eT3SI+aS+UYWMxdxLwZYSOuPCT5p
GfZxcuDfM8/D7tphIBOjZjIvnVgomeZeOzJh42ts4VN6AJpW9JLPUc5mKjLdPzwX9Y6WQ4D9p+vZ
vgruRJvICTteMBimKihbTcSG7jlJjp9uNu3GCYNmeyJht/ko2y4NwQR7l4zW83iCEx/IXfZ7NUJX
WMvbY49c7I0XkTiuzvtXO/HLqcaqfNodLhcHRJUAUusNJlLUL7Apev7YRiDdbFwwNJBNhlR1nlXn
CyjDVcpQ+DDMO+d0EFKe0BWRFXADaSKGxNYz8DPaTCdgaleVVJAUZhgN1trqLVQSIDuSRdXZgyIj
UpMP3QyNw/itAwplT88f5Cbg8YXnIu2PZT9JZZwlHPUQFxWlHFyc5IAGDak5gsRn9Uvd98p/xBE8
cTDiB8K9pgrzNAUKa8V8sl8R01ge7qSmnLvhbzVJwd7y0/bwzAHpCJmeO+deAwvfpu0B+Od6vOQ+
hEWVtHddG1WIK1ewI8uX0qynf4InllNhjaEl4pWi9kSPvcrbsOEC57al4HVw8gqNWgTCzRLLMa/4
RBbqC+xy8ov94yTezUYszn91dVdrmfbc/mIa2a79+iXWaL//2zXWjxh/0y7GwRFqmzwSjqNP8wyG
t0q6IH8q65TSyHFX7Bs3QRsBBYAEW33jR5348fHav6zJF+yQbxoTlbqDqv89sMov1MogCBTmAnTU
Cbf1kIdyITvroATGxLrZmRaw1nCHBGX6/v4gKcj2bhTPHkpzwP0k6lD6wcWv1pAeJw9xw53wklcb
+4cnn22h/lGKM4D3ugh17rvPi+gDk3sB6hygO1KgeI/zEyafoev8BeK2S8DedmNIJbc3dNi/EmRD
PYPLK+Y4UMx3Utwvy6vVRcok89+PmBa1CzLLXPS//SW1Lf/w1amt7iBBkc8iRQLXNTdwMbQ1FRTU
NQs3rOcX66ptA97G+9EgvHPjnUfOrFPhg6VJFm2GDLbVag4d9T9I/odpyqRAjdhIfGiArAA7tVbp
fdYrmK1V9UAKtZxqfjsTIS+LTxMbxHi6kc32uIdnlAXxnRsDXeY4sRoBzCHUWTTRYmlYz/Upysew
MWR5YY2NrVQcBbW41My00JjjzhYU22UoEeXejSlBt7pLdJWPXbJy2RJNI3LIs48uQJiBQCmn0uzC
+yH7dKdiyz0Dn6VMsirol/Gsu0tb/rzHAi5NjHwrGqk0yOJ5RjATp5E7xwSw36zrslZJk07zhxpq
70TR/Oo5bTEjxlMs4WZmngMCqGKJW1RZYImHx4M+2lPBgmyPnIqXbMIfSIOKc7ay6sghzEytdHlW
Us1d7Vru8MbbEI9cIWvKBERAhM5pPf/oVONLUrCDy4dgxHQcoJe3zsrjaj459ll/9Cj2JmiZPcXL
z66muo7krUBgBso8lxFCnTcTTw7z0IYdu0Z5UvPudcGXShJlDhDyDSooKKKH8F7gqS5Cmpa2ER0T
0qIacD0ylR/Uz9xly/LtXS54MXPtEBuMhhW7yHoILHpg4HYtF9ylqz7xkj232nRS+5KnmdiU3MEx
aJ06yaXvggDj/OdkYcaFpFZUjSdD95ZyxSCCtG69qKO4Ar2Uuem1jrvRYE2C1dsIx68p/X8MqHTE
wwxjf7yboY9uXOs9V0dpHgGpiLzYk1C61XDCkOo/l+3YCe05cbYK9vRRyli34sOGm7BvV+AbSIoc
XJbXBUxbU8EYCbXwPC2VYa5RKWCjt0EpiyfmoSJXz7115szsXijc/nHicxXicdlxLfkeqcBypdGf
nybhus1sX2Bf29TrJB0sg1zMCaoyl4Qn0NxbP+XefWIsuN4nsHRMW+ukRO1Iqtu07a/n+efmFKIM
8bsBWGIIp2t5RNNRGHKcZlr/Ty4tlAYEihc9GsIkDPqhkzA4RshKr81N3xl7wfDd6ic+X5R5luUZ
zePHZxsJqsuXXlU2xY+M4Ww5qSUkkxOsZZBnXxcIX4iGUwfm4VyIBh29hBm5KHT0A/XLalooRUL7
st+V7HCDp06CUAanas6D8pa75vKyL/XP13gpaTUoWMuwGUV2St+2MzYeqruKpWOegZjDtiz5fB6M
KlRZffzhxwH8WBwT7L7xbadvHMxDZhjps7vMMhNd4gI51cdmqbWOlUMFHgYmbuWQavCZmGvljjKN
xthp7qQVBa0SUvUFwIVqW1oHFyV520zeggoaTVP6GtoI+GEd6sXIYwKRj4+b/W/srhQ90GgEgTz0
JoN0CtI04Lny3jTY0Dx15AL5j4QgO4AntY9jTPes+ZUYZ+2lvEWnFJw7uyk22yWZisBzVuuh0aJb
anCbnw1p1ptyqXQbefKe52gjflTLrkAuXOOXnAZd3HudMDsMoYiHj+XzzhQ8kgtptGO8VOZJw6/T
9mIWXeHKC7nlzwfbK+csBpPD4g2O3ax6MWc/iKFOo6rLpmiORV+WwChOthB4W0K7w4Kay2yTsI9F
941TauiRezA9j4L6JiMxS3JTT+bOXt7i3anOEsgG3kr736E4Q07yTH2hBJJaXaFuqUmsDycLwk9E
lqKzX4poVQXja9AJLck/PD9Np3mi13YYSwW7M1qnyEJOwcAvpY0kgzFShKlCsPtd/dsTuEQOguT4
7xGJrkeIpt5nSrrbs5+9DQCfKiNUZ3goVcjadOAPGTtPdwD2TbBv2wtaXve7NBIuwdJMtTnvupZ8
DFmoqvxSei0ObDPBRyW4M6xw/uiWDuQLLXmgl3z//9EQNuJXwwPtNPxxjJi+wGf3TFlj8zURCvgt
INRuK5aHCIcgYzT0UmYdWkSttWJuuThVfyw84pNQzcNOb9CWisl1bNC3fjz0/jK4PGLS/Mm7jHvc
nkG0wi2zjKlGJqti7MhSxkWMhnXmd16YOmtEyDkt5puY4YszV+g/M5TlTL2GsesQCHPsGhDGE7JY
JjetvEwB9cl30lPmS28gXnyC/LzSpOiOQMBLJxRC2J8RWFYGm99h7kwVWaplxbpoGUmKmaTi95bM
lbYrLRUiI+YjhLt9Jk5Ccc9j3OFxEZCELhHXs+SzYzRrk5H3l2Hs+TVhcGtJsdKV/yGMWsTDKEFT
DoMLXtkxTtAfAljphvP6uf7r+ziGanA3TwqYzxdOMiNIvoEbb1Z6zsAVajc6Ipc5caxDQjSm7dgq
E2/XkcG3AfYg7Am3VauDaAvehndWM/NPUkFa8yqiNeGmWQsyAt7MSCB6vw9RphTcw5FUkldrCYPx
E1jH3shhGOR1gt+La8T8ZomfGa9HqiwVVueJzCVJF5nFMQiEE5wpKtDFkPsuWohequqKtJX61RA/
0GnAe8xmjCGip0Iw2+rkNiXp/NOcXEKFQtEWArr/xwBBEtrOW8Da7UxPt7vSuC08SM2oHPfGUpY5
Hr2LgB80abgK5hPkSvxeY44dzR+NI9ZNwlermC9Oq6Edm0ii3/wiG+OSWylRWF+07x4yFai3cnND
0imlN5IFDHbx5G0WsXhV6pXYxQrGX2fPkvQ/+98UGbOSm84whPg6tleZla3oT3UKTOOUt0bjpXe3
E34PDlAYZtxqEsn54HkipOnPYHcW53/ROkOWOepR96L8IZu7Q+VowyoNn95zcl6PW+ZVoXDvGDDR
4xYi0IYP516wYrSasntsx7TvABdSMKC+K/zB8dAAs6G0TxSDwwysoVhiEodyUgim7uOD9MaKUPVk
l739GeJ8VqTf3uVsUBMstl+wb8YHCe89YwjP+pNlxfLvUuu53QaJN0rfNYF51S/+CfvyiYgerQ2q
q/XDOWwID/yKXeD6o6l/Sy29w4Pny0ELbY7K5XmF6zkVIYZdWNe5zAcR5IhYrlxJhaRCh7tq0UBC
twzLWfRDk37AYmNeHkrdP51ObYjhuY1uxY9M2PsnUJXPA3cYKHE+QemIiNgdx70t8RZaquUqmP0j
OuBi197ySx785hRrqSLSsI7wOUF7hf6BWDN8d5/KsF+r3w+Qb0I/YRkHPXb9gf9lolIl6pdqag78
269+HpZS8/64PpQ5Keev/KivDSf98H0Tcx2Nn1dnyNmpCaUS89+tNI9mCDLHU81PuUc+J38qKhFV
r6rnARNgb4wTVMHeCJaOY5lG5WCOjhYf/Qa2zcqt18jyLIjtNeolSLwQF5RcodUuJGRhJc5GDhyn
gam9jPNHfN+2AMuQJ4xFh8vYM7hzjGIiTv6j62LKeR8RD/oPtMrsE34VzLqctHY1gBER6U+CtWVK
fDLq67sPZ7xlwDak4Ib7RBk+Ijm8pHeDlxTeQL7/1Kv8sAD4UzygK8Y78+bfqsKCtDGnV9liHY/W
SetUbvsdcWwjfrodnOQTlcNR/uJEgi+6y3rRs1GIgWD5BPjwmwTfxHeh+EBa0dJFexcZsD2e/sqk
n1NVppu5q70/h4FukpKqHxHeXpOcSJH2IUGOD0XxOWYXt1oq+nwlrPjGjp5rIHTvglwhW+je5xp4
32iAxP3FzKsOGeZdsdsSswbuZ398rbHGwVREiN5LZ05hTcGveCHCpsi2uJh31f8Yx8yVZRGylcH2
Yq4I/HPn5Fhxj00A5Bx/docGsePhuyYPiOND4BMSVbKpZbAJhI2fWpwWf6PIZFSx3nwk4wSi4zv+
aOPj7PI253TKy72XNN0wFLHdGZu53l7OBlEXJjnOM1EZiDtDnJBdnQYpKIY7ii4DVC0CY2ReKKnk
5Pmdj9lykl3yF8L/BfmzH3CFy6uCFVgiSI6SfC1X1t0SMnH/koIuqArro9i3yiFZIulKsltaPYwY
JwY/RIc9HOce0qm5Jz8lnEmqBdexTgdLlSHOsLLewEBwaYAAFosA+ngjhASSI14STWHEDOfO8r2p
UXORtq5yi2OnsF2o3zTy/DO1y9JxkubXGu9xuQj321XaWZC/m8BrYzX8qE80x5dzljBUdPqzgCZa
X93f+9I1FX09GubQ3YlWmA64Luql2QmdusGe+3vVAk4U3JcFSdUoUZEWhoTjh+cjs22gli3ki3rR
YXb1RJLt7mY/+1MUGiIzIBA14wEJYOQB84HqT7VnZep5fLRFTUgw4d9FFQ+XPUAbkqw9LWOLGATs
Ug+1Yfa9V5VXIoXVxKbKz6TFlrMAmE/sxR2ejVJwCm3/yCk5jNe+2FY4oYWvsY4qUhDX11Pjn7Mi
anPhY5hz5RtSTJWT8NEqAx8LSaxxiMUJQPw+NXNYEru4dU1EMHq7koNwje27OBqp0DLEsJdxhU7U
5R3VTh1aMSl4JW27QbIRjImVWe7oaql+mDmd3ymk7Etu0WUGvL4rpaBFKVbDNe4+UNWJqoFGJxWv
LgqvNEeK1RGnBJsBANWdbPJulGNYI7gTL5DYFwWJ9i802Chd4dz5bu2FDzKwsxzNTz7F3E2ZxfWa
OZXNxQQmfGd/9WB0MrXkMl1iwbigjlKNT6tPqOq2/F5wSyGu0K0w/C1ea+HwD+F1ZF2gZYXfbOKm
wXxuKgTn7n0Y82RRhmpZdvmvVkczEgsZUoTCFOaQ7BCa+PiDg4jOCgc/UAg/IxsnoqGo+oiukS2x
JUvp9BXG9K2y+X87ws46BtJkCePrcuBt2GwBASMashB6yCwWSRL4JErHSCA/XX1xRnPvg9IbLcyA
OIV5KaNteSzLovEPfsYLMoYFOmHXQkXBTsBO0/7Q424HwSWK89w1U3BF9O86sQ8Mmz6HIwgi4kZ5
f0PG0XZ7NUCTU9jVaXTKNeZT2VQfIMJmOHJFzeBophcJz2iCqTqvfYV0D2QyPaN3thhvlzrwEaPf
ZEKC2u5OV7q/HXA2xbCMIVjZSx4kihBQEuA4wg0MPwQgtLKOqxpZ0IbGsVwk7fL3NxLKtoUKIDLF
hJml42htZYOb5Son96ptuPnt9BItd9UkOfsTWeEuf56nA+UfJWrRdU2lUkn3ZiOdDKK5wPbZZL7H
PfmMjQtY7cnXd2LaOGqEX4QfXpkhegdnj1wgITUSjjd7aLljvqrnc83WQ7vvo+sLGmiS8PPetKJZ
ILl5XCSlk6hUeibi+ezqwr+63kHaldTK9lgGuaCQBq3GpQP47+9VFoWawAfEQD6dwCPMesUYZKhX
dK8fqtRRwXjh28X0n/jaV8EybVflIqd8oiw/7Iqe7n39SdP/GN80jPTmPJaZx2bvJEuiqcT5gPnq
AhG8FPwibQTnORdhbSQpS4haE86tOyG1/Ej9vSRDWnROCM+P8WWegdjrFQlTl2Iu8UYXCu9GHjxs
YuIhUauiT1aAuMFItZQZaFt4wHmJ+nnIsvDC3125QsB9Vh57JF7xcm2J1R8Xv5worabmFTMTtvxR
t+5r9daHLbbypUUxq9mLScGTjn8Uf9uaIrc/k1ADTeYOZqOFvx/19pXSN7f/0heIrfPaGYyF79IM
YJYPvm308baBECVbzCtWWrfdVYOSfHbeVhOSVa37eewRWIE2xV6y0+ILKXb5xjwglRI9ZudyoWb0
x4+lmkVLhEdxfBUFc8qylhLKlMF/d8zrrov/Ug9xMYzI+R5AsavFS4DF8u5NYMeCWnPoskL8jmJo
UxNcLRXxVgsvlkD4TKzMDgbyhrdZqQ+cPYyoUKOhfvSgznGtMptmSsq4zrokQJji9Sdho9vGPwDG
xsM8urNWbCSBnHXFN2GYbR3lXY6u43l1YGCETEIgKnrEm2h4t5DcNLYQbn7uRnPlDLQKj9OJRp0P
oVyjnU+12A0tJ5utAn2DIqzUC7t7HVq1dy5oDgMoR7oKID7ygGw89xgi8/+5QQ5FJxGclAEAxFb1
X8StuCwcckEpPAhvZHZW43B82MzRWZNSqwR3GzYW4szAZSZWkgfM0bnPrbtJcS+AxPn/NDdWjml3
BJRPSiWz3vaRfEKo4V81JGEudeuiYUMvFLef5wXWbPQkkVmBlSF5Zcnu3H3U2j+GBXZXHKQ/6NOo
SiObTO/N+hsQo0GQsnFq+6X2rh0oQugEMI4fBBE/K2vE2X872mJYBmCG2wiUxDl8W0I9V1Q1W+jN
zzVTP51Nw5HjOYMl0tCwFvI4PShE1QpSVk9hixnvL/JtBT946xyUNySJh+nYydbEr3+DMz0Yek7a
/j7w16XF8GeiBdbn1PujzVNfHukwIE8euIXgGHAv+Td/vjbre/BQ8N5bz2XDgcsWOwNMZvBZeU4E
yC8H68iGfXvk2eJRhcWfXVwYlBLkzvGN4w0YiIF7pER/fl3LSND0FqvvLpS1fqpkTeAtPqaL1ZWf
Wne840BcBIhpPurFvXplwIwGjRafIzDSrMO1UvUWge2LnlgWOvUYdwvMUhqVxPn5FQYxjqgRXXok
PSi8WZOrBZ7iiafJb39CL083jLmLu4GeBBDFexiT6Z0ywNjWcws2AOqojcmX5oxyHP1j2JEpjVxY
EHgrjDm4hvfzoH/R2M1l5d8gi+vRGlVy6SIwY4vqCHYWzFhlnN4ui1i2wrDpXCjNT6xjSQknqg/g
4PvOkFOgj3/KesDK8iO3KWLnKxXC0qhN6XsUaulpeZwEyR/HoZ3NzwaKMSHxU33d//IbjEKNZG4Y
BQkciDwe3C7E2thJo7hggGbXPSN9gK9xMm9z2XxV4mhsxbzFw/Mtmcp+Jg4NtIV6AjDaTfE3Q300
6WlQMkrOnksr6gnL+UONWpcYPjdNCUZmr9RiA7hsXAn4apc5Nd6fnsim4ehQH4OwL4IzLe43Z4GJ
vYfG/W1BZAGOYAVcSnUFJ7yqATm2hVOhoCAhzCKI4fesjsTn4KJFupy73/m9AVetyeuyra1TED0X
zd7Av5VoczEdAVGixi4DnylfUX9kDkk8ZqHI4K6RZ6M1yWnNSf3JqQVKpVDm4wFrgoVrMDfWefTU
Zr7BzhfD7+p2YC+zH26/3ULIPYVNx0TjiXvp9gzbiFkOQ/AdJCrzYh/VDtEosEqHZndh0RkY36mA
dEW8VfeSvC7lM4EXR3Z9urZTRuqwwsuREKbissiXHUsWdTToKY/rI7CR1DdW+IZOJWp1zOCkAq2J
WxLfvCmluC1xB6i+YwEN+mDvOrAUjB9bRue5WvLo63rfoOVkUWqLJipn23F0ib7RH1LJ8tPKPDLk
zShl2nrCjiz05h7hDOmFnfEoSuOQajkVe3mJ/0SXuDr4pvSs7QRXUcTKCUpGzu9NQJaiz83FtqwR
dw6dXyd6NbAIXEL1gzehbEa4lkuKrN4QxuhS91aX+SS7i4J604h5AVN8BIZFVFXxAXaQ6vyDXSXd
btR4QeFdlsk9IerE0XVw9WQlmCh79kIOV+dTCyFssmY8SvJUkbof4Xt0a7rfwt6i5BioC8OpR+qJ
hb7QxueDk8OW8UiBTt52+557QKiIMFGnRUCjAVUJHrVt2orDGKHtaYhJfYot4H5gDVMpbGsDTorm
NvcJv/2ttBLJ2lUd4Yd9inrm5ZA4r2iSL8A0X4aOBITGFyfAPDI3oyuIBWUl2Lbujywf5YbD7Z2Q
vUpiYJmyN84z1JNrqV0NNQcvoT/AtXESjPkjM2omdDGBSGQ73mIr75bGX2gmCvM3EL3+7NJjAcRa
lWqKB1UWHHk6sFr26S9ZHtksD1HYrxdFW2VN9ZQcKpB+EMiGfXLXBuYdZyXrhb6D57WjBeYESGgd
abs1Fp2kzEOv8CBxPlWf1uozSefnhylQf9Y3Lh0DNacjcrw4ZjT/kTejIi8QZNOpxHO93rS9vtpy
644MEMWRyM0GGeSkimdRlnkz3MYQNqlOmTMK+priim2vjwZaePyAGCe5w7wX3do+3mreRJI8/0UF
x12iTFqWOUZiBKDH/pfIm9ydqmGoGi3yOxTGFQ6mvu5898x3PbTy0z9pvXDNu6MK+OTNyrfssqHk
1hKscuh9fXlocHcMIJm21oNeneZAS5QhBzeBmGOl2KvcEKQ0Pt+cPCF6Us+nzLKdQDWumYDIl/GX
MLvZ66KIOm1vt2e8diBMsNFa++ZfBTVQDa0BjAY0yuJCI/rJ0EdgL27C69Cwl9aRpU3GbUlk9iuY
uxeFlxfQTkjcT5Yr7IV4U/FMRsHkX9wLCaL5sjtKD3VV+rZwDeCMrHncYzBEEgN32rUQL8harovv
/C1mNJfz6tBOyGoaxK5fWN4Tn5EyedvW8ldPBP7soMXjhqzbj3lTxGlR+QEl1kssY3Na4VYqs6Bl
bJF/1x+xMp3P+hQ26126LXa7dppLaTd8i06ziyWiDe2HkZk/N7XbuaPBp/6nhe8ijhJosf3JL9Z4
e5QKn451p1sFS+hx1lMTxDMGiVXS4fCXONy7dfSoMajEztCS/CifK/tfckFk1CorjbhEdFdbc76x
IKkI1MfWOFJqLm2NVThYQJGbFEtWHhC9gCGUfdqDp+kGvnXL/2nrOryyURf50G4bbWfecQQm1ojO
8C7ty0bzk7ISXkRM8zJOAMXWMFJwrFG2pMd0koUVgSqSiPqdO2LF65xKsxJqVYVYJxvwbJ8xmDIh
0+vWdYGiocxsmO8wVpMf70oofH1yPqwKef4F5aNVP0E8v1ko4hDApf4oUJDSJwGliVdgnBENii68
3tTsSh6vZD1gVzSkDG+Oo8VXQrutzboepiZP/qziXkiYhJCDvlVJ7NvomdyJB/NVbFoTVFGqiYsL
ExJs1bPUV9JZpfS08j5idjQLZ44+Aqopv7tPAydhzbhUXn8EsPYMBlGuaCDEOglh8TvX+qqrb8cq
P/++LrS4hUNAl/HOIYi++F6zxYKgDWhPRUSQgHPXyceL32jsOqz+wSAD8OFIwTADAfvkeHvSMTP4
FK9OdFCYE/kYzImLeJOC73de6BF6l5OBPXgV3pkl3Z/vm8lNngzwJsjpkZO+Gtd3qegEp2/hCPDl
9xqAK22uvcKgoOgQXLBL4y1hlI5IcQG9JqmejzzRPZUn6//XkkhyH6pGcEEQXLB359HM+/7Fa5+N
Zb9w5xT6pW15vwgUByCcQRIB5FtpRJFlDPBN5vz/tgW0Wk4axOmxrfXGBn3xTJ37lXGV9pB91B4V
+eLWg5WSJ3N7CGaYpmXbM6FIp6vTCUIZbOIFHa+bA1iOgM/y3WDfQawrxW9vlo5WdBGUO92u5yQN
y7lQyER+x8era42sbuJUsgs87xWbRMkE8skH6rT4R+2tERLM2prsTmMKfauGYGxkQBLk0IjH0EO6
DjR8YG+cM0Vp/L9NzRV3IyO3emJmpYAFav7nEbOtvUgmygjdpTBuWLr9QehsX9OBLIyW0pDp0E3l
WlfL7l/ZgiW150VyuSxY7ZgG4yzxhZMJlSxt+YRJj7OZyxva9xcPUlgmWJ/kCVJ7QIu7nwvGsYzj
9VdWjowcAJdUVjx/NF+28jaBDBHLcmFGnrFZ8ypFAD0LdvYjDBcvf8pTtV50+zl/1P6d6lkyqxgW
qSih22rSxQSzBqT9jDxcOHnArOMR4rSM6Co+XHhrNGRjVN0fzqzhYkoN5U01nHmiz/gc2GQav5xh
DnRbuNc05TWtmaFGi2b2mbEyMku6ThunwKV5j2zz4+lWXa9HuBr39Jht/vHLULyTIkSVleJAK2lJ
gMTMSYGoT42oDR/N43hJ/gTH22vCCHTgs0+z44jKiu/uGqT9FAaeHYF7Vu31Y26WQWlgu2BRbxL+
1/qSeViR8iuSFbGymwV9CFihoy0YP2ZkU5ULCJOX2zoBTeIK4+3wyfCcJAbQ5BvgLrUGWbJvvbiU
R0gsv6MnFcrJet0Coh9eCSYAXP7x6xcJExCTUQswmxpvlDMu+8Fyr8SyCDTPs+3AAp0V6GlvLU6T
fK4twi5H1XDpcdei5zUbkoZuK11yaLagUlEmaQyg4IKwhtVopsteeucn/QlT1hkG6KlDQL3si7PF
zYHLGbKKd6OUsFkDEk5H3TtZdxsbmeDvUVHKsFyfWY1qMH4jfv5/WscPd/5Qd9v5x6kjuhBiUFlI
yOjXh+ROyiG6krYX4r12aNg4zZfRubFjJYlOZjGVrulDJKhlXvHUPxGL+zi1v6eEjT6Hk+E8UjKd
P14oESmTUK7pCduwo/Sp9deayW4/CK/gwaViRgd7ltTkOz4MlryqoG4ePUgYo8P1HyYzZlhxEWZi
psYX99e8qbLvaHvzl4wpHEp7XZihB1VYEI+SigOLmVdbe6j6mzjKPL4YZRwGQfTJQjIIgEMupIJW
l/Z4m8MNcvIiU+i0ec7F7ORXFgAAXag4QUi/DQeq+oWbG2fgE3BT5cpatubRvPw6jPgrGADWbVbl
GmZPh53ngKRBzx3ScS9MqpOll/zlWsCJ64jZ6VN3++XjJ/MePiNvIlc+/o1tAjlw3jBqTwNEq/Hu
KesdFTZ8H+6tMiSM+xcfBCr7wC7bbJIv69BmKoVvGafPV4drqkF08Z3S/Ct5lDvcX0sVTGkQ2YmT
ifaAdcb0eQhGiec5GddSkfysHSBWewCVZ3lzMui1NhAGp8nl5litgYvHyLnPSSkOaearGRyPVoaL
0o+2c2kn3or5VgxKvevx6bVEeQgmX1mlsu7nOBBpJPqJGXwkL9lh0nA8SacklKrh2K9EsR3tbuO4
jLrNpI5YzOwj9Z8aU14mYkqOOPAZFNXOT4zG+zzwzqbFOd8+P7M1P2g9y/O+Ambqst65GHnUlnc2
CFMZJNKR8B5OIC2BV0+3mcTvRyA7Uqu3KX6Ydk2xR/UCkP3Fp5o2I/Dariny7eG1edU2jw3jakHT
N7T9leO1iFQue7M1G+54qMjbCo5gH3F5+Y4WH1OUZl2PdW20TQz8fP4BHQVXP6I3KGmNwDwdFHd9
38qLOeiXTbA7/bDKvFbq90g2AwI28br5Lo8tzCA75cwbROvXu5RsDrMsrmQ/bGlmR1wT7fYq+zzV
grMhNXfKWnRwHsRREIHoxsoZP1u1xDtxxXiWi694IiogqrQGRwbavReqa3zQx/jkF8R/tVco0+EE
HpaV1HrHb8Rhv8D3d0VXOJLlagDNWUHh5frnNm2q4q7lKocd4XRnmva7xwOK+H4zK4hKxLQpJNEM
9E87ted5NoyNPOnQ2SisJq7wEoVHKWDIqssRiPXGCx7BuUG5yGHkJVZXQElbf74NOZIcmpcpHuYz
Wsh8cqgGI36FB6hbOkSs+XkRAP/4CV1XI6kWwLu8kj+QNeuNlEj19p1tKYzp1ijL1Up47BkH6Eco
V3Cn3VMBk+I+dzAvMXSrsYGHHZcnP2vmJYMoCXeshID8ktyEMtbz1IcZfkWJ67lr4Dqq6XQTojpb
A+zolsYyNWldVKOqjSBoQKvUnlz8K2vN6cv4dwKCWFILjLyA+MfMvOiuw21ZFFET65GiR+e1VCzc
ZVM4HPLrdWf9S8UcFp5c2S/QJV8QBm5ws833nr61Dr8q3Ug1x3mssyhw6DeowLlUAljFIjkGAjU8
zFfPntZaVCstjCbVBq2/wUaCbqt2REFwVbvJP0VC21jN3deqI7Dw2ABNisZZMK2LZNiTnULeN/lZ
773TycUSoiudry7OuoSWWek7PDFo+rlFzw0XrpMqWQ35cL+hNaaaNgDwLZyMWKGLm/PnETCsB/TL
wSKiNaOw5gAy6JpO0/Ob1dcCE+dayxNyAmB39A4qM5HCm5ZRk4rmWYHf2EAKshKb7jwx1JpAPGGS
BwpRy+EceMxPkpV8UmYrkT9+OP1+AjbuEdZTsTGi9YKSF9BgCICorlzOtwf0jDoICWiIDhbHkPTs
PJgwR4HvCFQqTURyShPXXB+dJ/gRYPrDKMKD4UJOcWQqrMbKFeoVIDYfjk+wC59XR++28Sr0//Oe
BHscNq8OPd9PBYN79+T95MxCjENjD72k1pCCXElx805DBmr157RFM3GejMIsSbHctsEsveX5n2Ji
Rb6z4sxX/y4Z7PKQtkxvgF5Chwm0JbOR9F/pzG45cR5SUW5HsSSXhGFEdAvUgLegnWQeKFKN7oCz
jHLYXf1F9xFjB6Vngaj6Wx7Xv/qvMgTQduITO0GW9IOvp3FKjMNu5hJ5XXSAxckJYLU3vYOOR2QN
DQtLFXk5JTqddFUHEtPYhMM1bROOggv4x5LlHNv6/++/x3RAHbIQRK9VFe+Ib19fB05WhesS5HwF
9Zfh4RIFC/WxNXXSoJOwkCjP/ozWFvl5/80JuMz6kSBiTQ7HzPJySkL8vgrXl3WofIihIPm/fOvI
7SlmsAi+UqwGucRT9JnpHuV/sSCAFsxIIKzoQUJ0I3rPFQJbtOQR4pBq8SEdCYMYFQTrKGmMcCFL
4a+OCo5qmjTEbCoAcKckXZB8anpIMs9TyE7PT2qrG0Eo3TStNY7Bg7pZPe1ejHtRPEd3XhtpW72s
U1jkc8KBPvNrZBlOIP7T7cwgHN5mn8JRHcBgrMTQ51Ga1ghN0hY819JXFbZxbq5T5r/5T1xuvTXX
M3+g+kNQ+WzGX62bkcBsnXzkwd3UY/wDUD2D3wYR86sf8iILUKAq7+niEHNoZcAN65TAHayUSFbs
b4it+r+7yev5kTHvocF9cgGpZQf2A2LjAriDPWpuaG+Lel+T1ntlZ2gFCc2jADuEybriWcnBSvpl
ZzsHPzN7I6RqwKjg0AM0BmzDNwLwcQX8OJcLPP5S9qTa37mhvV15SMAzxQZhXcnchQ8Iql1AQ2TX
ZK4D2KDFYs+FW6pqTIs8vPDcTkIbnO+u7JrabTwgHqFxXS9TICScS01YQK+Mo5WUvRZor0Q4lNNQ
9wSnm6wOLtKkeiwOd6Em1r1L3SgatQOkAvDpvyrwoCV1/TWmIrA0lzom+njpoFeSBZPK1bx5USHu
qWm1/AacHBXAFFU8YvJbAyLBYWalllEKHexpCAUb2cU0lRtAmqV1if2jGpljH+cMFQCj59UVCP6c
pFRAN8Kjiui9iRokkgyFtx8ZPxemSOuLzBnJjyH/f4H0xybl/7AwC9+3dNJikUCGlzXE7EWwenZJ
WNv8VTqwcEpGalzaZRyQmHXg6Nl2o3D6g1Xd9Pp+gm/BV/qWlYzsRTSq4A0vll8oV2WvBJ79LPlM
vvEltoheWrfqLBHCKfFGsWbs5uakieS6dzgL8wy4nysjpsnTxjWqbggo1l6McnMg8R9+WxOZKps+
EHsifnXSkv0S/DpQNFLPQKPXJxqV4zqXojDGHp3k+OhEYXgkilZYxNTI98zx6I3eBI6sjmTPTyLJ
PSqHODnVTc9Mx+YRNq1LPYPP/2Cx3zYKYwOoMkof/0vFsG0640CJ7USSW5H54bVVFN+/qX1XBcDI
nxnTtiZzwQ6jyd77fanzHhkTBfUIfpErUdzqk/drTn5ZUH7Ro1mJWQGrb5LpvMrNW49g38hMpbMy
sMGLl4dP1y7SKP56o/yqbMfw3Gjihr73KKMe2wAIUVZw3sgr1XXvAUN8QwLqWq2o2+gi5CelBK9M
XhPg9CyAQYjeZl+WI+gAqunx9yy5eZv6FLqwWQrCKEgnLI0HVCwmBP49TbkUE3y+h5VYjI+G8ikN
YmJ7sW+cyGDV8m2RpRY8eWl9ZmzLs4Plh0KPYsuHLBlRB5X1Ppy8Z7Fq21aYs+GW2ihjD6zCkPeC
SX0o16H1yfDzrf9M3pTKRb7ba51iN5c5AxE6EBFtA0RvlLdZG9Yf68ilpItkUJrOtBk3C9c5Ts/+
Hhety8NXpIKKdQwV8SKaiyO43yqCWLUmfPRIf6oYJ8SkJez7Icz3ExDNxLsrZgRbeBr+JmFQUojH
xvHfDQJmw16N8LZh3Yopsv67uzdI/jMqxuePvwy5oPJfYRLCV5wZlKF4S9r61cfaN3/oMiooc+N1
lZOYelzN2pFNRfBK2VIGpNCWA8ZknsoGFglSl28TktGFm7Y47qtXVi7w0Uv3viTlfMoxSbsm5HNl
bsVYchoC/SOxs7IHR61cdewEwtWWUP/uu0dt3d/QmWaH5wh8vCNVwWOVZZ3wbxkKBTf0nTZQ1o/p
4QHDrO3wHwlEoy//YNzmi+1c6if4uwnuUBCEf3jr69I5/3KJ8/BhpxWgmxR+nLBR8S1n717LUbaf
URLCYOTJvcnjmHMrj8jiuAZLF4g3mgXq9mgsSpTY1+HqlUHo6QjrVEjGMOjQd0soXkRmaR+tbChL
8WA8GjkoTuvyoQdX717VTKls1JjUOBh7Ha/RkJor/0479q1PXm+1QbIf/LXfX+vRwxYkaf6jL1+E
S/w+tYJXIRPpC/7+8/YQ1iyfLj7Y1AlP/NbZcms3NhY6CotBvqp7ZF/SH4SANKVief7zyBNh1pWU
pVP2W4VtAOUNnLE3QGMsmZrUU3YnKr2Gbl4+s+zuuPRE8fA/jvG22nn5ekHCwyLh0uZIXc8Leu5r
OZX76RZMOj59x6E8tXBxp2jXtGHwfFIPU/qXq5XjTq6wJGl5Y38d8XM2wBD+OsNbw3hz/YREAfZW
EtV9QpBuUWOh7HK1ZpQOsESeqjHVUCQzLpxwxuiXK7BD7dw0MC09Mnn+0/+LonTFtUAXtgAg2Tfa
PRMQ0x0JOjapFcvNMXq1Fk8EBrjbp02ADd0JpeH5C8BL2OgwdMMMNH3d7AGk3MUcnfLBuAqLtIVC
/KqwH8XPmVyAIXIGas6jz1/FgMDg/jWSq92S8fEpU5IsWwD9d+0jpIWG0e19Iv8mh+XmSLbfBNqj
9v5SixjtlHzkO3nxNqcyKvOy8svoRIp4DmOG35vev8YChtgF1FbfNuyYjItqtBYIz/AYwhkKs0At
2zKH2g+2IA6AwUvyn3xHpMyf7Uge5zJHzRU2Moxyb1Y4f6+Ja3s4aiCEOEvepdHN24u6j81Rn/k2
5wJKW0jqoM6CG5BheUh0QO9Dic15XVM2NNUGKf2buA/fvjet00nc6wjqv71LvsImCdp6r+Fa30+t
g/JguAEs5DgQDoSMpovh4g06g7C9sP2LW6I2PZxHrOkqWJqGYw17qcGEp+SlUR/EDQAndhDQ/qH3
HX+AFmanjOkKH/H8DPor9GREuIIDEzyiR9PoDIyoKrDX0oDJMLZWtHbPq8eA3rRMLxLxZ9Y495HE
rrL5w4mQ84ClQucc8s88A+d+sGh2sv4SSfJS9r8mN9Oj3JcDOt0AzwcKHPEXZm77c02rEN512Ob6
Y0uw6i8k+JGtEt/GQEF6HQHwqvVkYn7k0mbAReErbQB/P92XQN0ocnghbvTWrKAJ+eGem1FHgBCN
Z8kEZ8b4Hoa7Nf4eOm6M7QlaNPnL4s6kMtAywnnm1CY5n0IiLucgmlLK81sZOcbXlcjcykkcr14g
oEp4d4dsMNfEv1iAs0zVUArg36iTOStB9zP/iCDkXSioqtSO/1Kl6ESQfWtrnm8qGXajR3k/EjC9
CyH9D0jnGeIdk6CKSpPbw7lcuSF6QO6N/DKxSXPCR+bdR48Mci/RcU6VXW9fuhZy82HqKjyj4B5X
28/bG49wyhc0ti/BsSCXh1P04HdFqsoXfpO+fIdRZ9uHmc6Z6bgElEO1EzgHsF1LB71S+xgb390k
a2fG7upfDG0s2Cegd/zWQ17yCAcYDNs9gm3llZH0OvvAI1/16W3OKtIAXBEoUZX4PGGx6C7cxH2V
9EmYKoaTtnCjm5NOlEuIx4jldc9B3yokF+/Ea2Pv/lxE/Mttn6iQvI9d9CA8wXwXmwWhgObk2QG0
WkwjpFlfWXZjSz4wc47OHT+2/7o3LCvrONOsC0idop0aGArxTDA0zQtO/pbI6R4Wk/8aswAJYflT
lwKzTxewIVmLhqYvh44L96KZRf7Vd1EbDptR2tvud89rw908kifJ9SWTXBjEdnEtzakzWQ3xg7KY
FrHEhBvfm2EF4Ks9zawKzZWn1erRjWLq9tGVNHGKR3ZB5oQGP+zgSWHujsDlFc3z7uaPMd6jK3Qq
bOCjRiEPQ5LW+XWKBJFW77heco8Hcv0AtpenprViTWxgA2wV0erDe/xjcCQKnhAqoTnpnrr/Az56
3NQ1xd//dx+eE242R+lQJRH316pFiByrnQ367QuJwSiTRxn0HHC1M+xBm/e8xvfQ0VoD3jChlV4O
9Wp/VwCfPYMNKHpEWmA9OCy3KGUcS/DM2QVvPjwa7AaZAHbFXmwjUuswbpSbrRZQVE8Kw7y95Yib
lDu795hBouiHPzNw0YnfoXrFZTJbk2mwyWnmqpHKYAryqPjsu6ZqfyioC1qY1StclY+6qjh4JSf/
ER5LajEN12iKj42UArKTL7sHtevdB9NeIn+hj/aBEUERy0viaBX747xZhO1B+jxALMrx9C4/Sa9L
zqfNh+m1trdcwKYS62nakzsldc39PyPM443U02Ogue6SIUbZnQCwUERL09DTM/K5G6n2lyz7GouO
Akss+nK7JDD3dVNsqwF/yQwIn9f5QJtserIOrWYseeNy/JcEXLx9kOAdRw2dtewotjwOwZCRGOCz
Eli5yshUJBroBdr6/OyT5OqP047i68SH1Edu8a3RUmjhRkTPHMFcxjLvrXu2F4g2JXyu8GP0QO61
xnAHNVQiFgUKCqy5xkNvR4G2e7OeNtgJnkrOUA1BshdLnS3YmpMwnGGFr/vruXr+oxUb9WP0pOev
dTGPQZoq/1M45dOIDN815CYh3oVJWi0iIw9rsBhgevqiSb2dAx/wEQBCpvwrdembvj4Mp4Day3nO
JlZ/yy7NBRGn/GNXPepjzQErb6NZNmRqHqMrfsBEhwEpqB4wGkZHonEKeGpP9cQ3tZhGfRjFj4UC
tE7PWyaL8S0+WN3aAbVMWZCex+/xcCjxxKiNlwGklIKncorGSsQ5fB817OK2i6mLQOtJBg3Q1ATH
PCOx2WO1bCImDHNH/G8SDlKxe9eVqktSO83YvhdHOov13U4He4nZMcRGvQEXxNR7n14MevDbkDTe
L1JRL2bk+YBEopS6/Gj6oq2/RadIgUNMhsBCjB/xQo2xQ+Zzwdd2svETobl+k3pyR9GrZUxuoWPS
C5E6xNy0V7vxkglM4Buq/pzZyzCHKVf+26BSLU2DasSXv8KqgMZcgH/keMt/LkxFdr06d/7Jg7Pd
yNDnCJ8JyGMkQVwfTiIt+F3RAH9uxzdrsFkh1q7t/YUZC+Ze3B+zrCaN99+AWsN/HTl7GRDcwRVB
oDyLWtB0Zp1PNeT+pg7c0wH909M97VmUPKjoSQpPgiFsYkVapg6HpfihpQmADx2+MsM7pC4szbN9
34ZJRkh8D8xjLOMfgYYOulV+PuLEJN75nk4wxWrpkpc9SN/GQp+NFZAYNHKio+/RfAH2Po8OlBk8
u3x1JYMHobavm/vtqCrzGMvOPshMfVu7He2ChNOYj0ZaRovdmqF4iB9K7L0CEmIwTMwM1nZf5Q1J
JPI9FKQ29hbZqP4UOtj97M1AhgXsmqZBf+k+f0fuUT+tLsi2NKUIMWT5anrxi6o5J9pVUrDE2yzN
S/KNrVQTvxrFckurGrIfNW7CHvIHcSsZehWK4zn/DhdLcuKipp9TDOMO3zZj+jUSn9RC3AedSDc8
gxLjWdl2F2t41rPwSmyK3ylZPDFue+J6f0IFXUgnbAoKGAJRmbTb0COhgZD1yrzdHAM0rjPU9Yua
fKo4rptr1exifDCRzw3mdq10jLNr7J1kuvnDqEw867DEt5fyJVqokpzD0eiUUTHIOyiC3TOavDXS
YWrhCWip0f0wEA+/dBjaxhYPo7uF+V1bfaxfTFQbdEkPJcitTWWXy04Jn5m9Ad4V1oxvtjbK+uzi
KtTZmZED7rDjzjjyr9OZUvDQO/hoo6rq+JB6vElLAI/qjXwanBmqzutKWvayQ16bxUjLHHyO3p3T
KKv1PEOY6oSYN131LfWAmPFmj333nK1Q2Q8lVxG+Zjo104on3GAbel/WzOhEt17pmBkXY1b1E5th
0oISJ/SUALFZtJX79QP9lUH3rBqJtpd1WgMpKI/Y+wldEKE0JDHXs6OF+fEf/DeOKWP1q77iShyQ
JrBU7UMKPBZD+z6zcccmPvs6YuIcqMTdMJog5ANZkr2XDDg6F6HEEFS+Suh5vbPnYpNuWlAesM6V
wkYEAwyIs7dLk2zb5Zws6zUEanjZozV9i54F8t8EHC/yS+vSdEz8tyWOvmYAD6E/aTbauOWD9dID
c9lBndQhdnk5jd/fpZGvM8ro9MPFASqrVRZpdaclEdAPUgpoBMrFEMzWokOZaqs5lrUI+cC/UBIb
PlX4XVMobw5I230phCZcYL5BBkEM+vVzDb4LIUIO7dUc5XgMOWCFRHm8f9za0GGkbEwvv+SeaxQK
w5eplSDZl6dvo2PxoL5L6IeDMtiUNQgXFYrOa/ms9H8zjmlo2PQpnHuTUj9494Vl1iFIhPtUcr8n
svcpkrU7omByd1DVNDq6ZrPH5LkjQ9+tft5EcJJxr+a7aT3iIhp1K/ij9ZGJwFeyWSOq370dhIoN
9CSBf/PVNP1p1AfBSBQxhciaStYJFvHhPP36Eg3uchYcU4vtJS8Uq3czCeiRZzwhjV1/pcqrLVbp
VpI2KfKZJrvGlEbenzel430zhqKRPAqRBU+ozYBK4KtG9zWT9GzG+Rupngy3AqHaQPcRUo8VNBYA
/7yY5JLGUAZ2S/keQkUJh1DSR7lFy9F9dHz+W/DOmU6hPpoRqY7yfy9zkFQf7HCvLzUj5VYt7pDD
fBbp50qP79U+bx24J42gTf80VOL3rx9Wuo3957rxDTc7NMmhQ8MRl8qO55Yx/E7M3Xkutsebd0YO
GgjRnXfuYGTSEzCcbTByYfBZjqkFnEnxz/dChzgCSSDA/UXsqXeWjHchgjpM6afuWZDhZxTzTM/3
y0PizA/g1Pp76FoED0vnY/+/3XsSl9RbOhM6cGF8+C8fDE9QXF69K7TTrL5Zmmjrwvoyjem78Co9
pHsPV7AMTVcK1M/O57remE0da+Errx8nonEoYHSHH42NTMGCp2mQ1rZBgWKYZI+dUby63pX6wDXc
FaZkj5EdDGCRB1LECGWwVVQQw74LycSwlKOohMTyxHyOtQD6L27VO1mdagvDCamRdCJc3scP5RvB
1sCdCghIzF42hMp6k1drXxoXrGHzJ7CZUSaIvUGHL47Ff9H+fPs94hZs3OXqF2mNtI1q2YO/+Kb3
Fmbkt5jbwcBStmB47sbg8V1yTUyF2b8Fr79NmodEvqqeHV9OthOkufGyS5qJaTMr2cwQBBucDKEF
tXj+Pz1IE5rGLB2wai3Al2icspRz4zLAqUa+SlHqmzta94Llnsvlk70LSBeVMofeBoTOpU+RuoiM
DsF8UIeuqlaSflL0DBj6687s9mtc81/qw41yu8kkR34BKVpNls7nO1BtNODzxPSe+Bs6UC5kQhxH
F0q42XC+tUrL0jhvJuko3VI7JMAlgG2Up1IafCqSSCLF1XOh3yCJ9tdhHFr1JYJCc4/+RTGCLfFz
0mPJ6W+9QW6YnDIHWq2MAKA/jLeKnpIMk8iaVRKtKYdWXibAtVv2jy/RvQ1H994NE0/AkEwtjZRQ
RyO/A+zybHRwrQCDi2IvXqTvkD6jZwLojupIzGeKovh3ft8yJ2GUXOdn5utHW7/omAaAK19XnHkJ
zerSQE+aoXdbXGdSWL8w3pD9I7xKBqeUIf82fAhZfV9t50EdOUsvNDmYLflZiEopNQRZ5jLXD8j8
o/PpN6l7wTGC1s0U/1ay/kwvTjMSRjV13Ncy3RngQW+eOiHLDhb6BIxASTqPQpb4Arb1bTfuPKdq
VhSE8VjlKW6QNWpuAYRHKkwUuPFDRtVA1bDz6y5Bb7ff59wJyqU216gu6ExW6ebvaACKnE1+FP8L
oKiqGY3NCwIvN/Yt1pE9YRUlptHz5WLKoWODuXtKXwhqPtnWoUubbeAF5Em+gMp8OpIJYE+bP4nz
ni3NJtJqbHJ08VvR76N6ikExh1wU8Ss1JnpHxZ+ySXTpmT5MTyc7bAvsXspFkx0C+4Hss4bgo/cK
1hoxP/HogGNgC5fvfT6j7sCRqa28jN3UXdKT3RnczJYVEAGdMepFSKVXSCT0X3K+Rc1s97FsOalE
UNJeAlZ9gb4w9NNmGdqqtvO/Otkx2zYhD9E8J8WagXAz1ZEdvPvNtARX6vl23DfX2v/K+yBs0geo
GRBU5pxr45JvPEDlJbGOKCvIZvr4NA04C831VRh2oTes0RvAO+ceuJjUM2VuA9Ka6ojJo4eW0p5C
KD3FYXfGQMe4ntxN3oHEq5J0hDwcu/7wAip/E9nfYrJi0i+OsaMBfIFK6GMb9FW96j7haapfwIkW
U07yOgF732gloEELopBPzbuZGBsyf147am3Hln9HJIdy3mx37vemd3NiqUCV7r6hcqCOp6XrKvp0
up6ixa/kcy3Hq80wAE1XIO6Dem0dzzJOZHQIhJCFYm/B8MsIPy4E5SAsHJ5sdYSdnYSn4Jk1jIYa
B/tHTYp8gcXUuwRdfiQgbtl4Ij6i1Pi5HeCAofTjoLcS1eJEYtRn5NFgZTtyYPv0vvyJPp1iwBPg
+jPYAsfBMUasR5KEJ6L4N3+qw06n7tYj30vokE/I93l5m3Mnqgo6RTKjfoByK7ThBi/qFYC/p3Yf
ufSkPPfeols3yBAcY0VE16E0WC5GF3QyqNm5NfJm4MHX/GyZmyyY+hLKjTFb5V2Qi91sdt0kC9rE
DRsv+wbiIMGoIIsGpDAD06gjCB6F/nlCqnU8nHft7VwZkXtbk1L4wPbOaR+Hb5Uy1nrmIlzNeUN5
Ro6nAHOgy0Qxk6ITmgftqvoDB7ouxiy4X8R0SwhSMvtZi6IPD7wTKI0nS9Vwtz2900VaiMamTzrk
IQ+ZMAsMJX6PA0RG4PEX3lbtuikrmjH7lC70Z774I/q68ECOWugGbJosCgSVPL6+2wsOhZgnNQug
CehkFjE1FhZTkOWNHgtE5nh3ibVn1DCAtNraW6F795BJTDurRsBbUbFLsLvUaAQTY8c6hkkNPOyE
fckF5bbF2aJ8LWgq7LopX6gax5DWeWLvtHh0kkOTpPn3a3xXFDP6YLmTH/1If1QvhhdP2nZLQVt4
Wiaz8UIam4Yzln4Y+Hd93Go+LXwKDznR8199nqqe9fYT2l3UOD/sjf9PhPWHsY9e2mpr+rR1YyVY
Nc7JkmfPMWZTVZ+bjLQZN7eVHiJ5mHVDEFnAYbZqL6UIkC5JPsjhmFJTp0ypex1hfmLOye/IQ1Sd
149OmvRtyoskg67SglnGmTCN1A+x7WO0CxFvKv47yQ2PuJjhcy43x0l4X7F9Xchdj8/S8IMvpiG5
YkQMnNyVerCBqMa/E71p06kd5rABXdPnGstTRILlml3PZAOqWZhyJayAaSQcKLB1YBLtlq9UnaPg
gxkF11palq63MjuXexqfUj+2NHM6Hl39FhGIq+hXKFySkyZOJQAneIfCwZFtDyPKFK6rrVKg044o
AZB4IeqsRrC1fG9slRe4G2+29EgdhQyAb4PO8rrxcjqW/2DRatuxPU9NbiZp+EDfg31gDPzyKywB
wWLifIO0KZsT3/blQ41cGx1pNdqFmV4I26CEssUdh4oF2r/BDA8hgEe7piIhpicju9nIUi0BF4WY
xEaqtNCF4ICGwyuU9QM0H5NNGzs2A1sIamT9J+5RTZ+t2luAaA/BrmhZUcxqe7TOwVrJ93xrBodY
j1zoPRwZ59D9T8CdRW4jaVjlaE1jrnH/i9tR3vXH5dbjgz9Nb1tUPjdxqHPhwmUHCnUZZDOZZV0F
QwXzLDjwzNR8DA6Vx897uQahMz28dcCt9jumi1lYk9sYHXwIuFzcKVedpRtdgr4H5OSYDL9GML8t
8geYCAwPu73dNbMleat4/WbYt+Q2iIsxxn6BZlu1weQbk/MT71dFj1Z25IVAJVrtmFKynq1gAxEw
gSnaZvQmHd9QPwDp/HEBG5SSt0EC+wd2lrQpGmRWVNkkRAQTwnwrEJfvNY7oUZkIpAYP5dfHau4l
SKTdaAAUrPvDT+ZWcn/Ox3QolKhZFVMBApnRHzd/qBphB09WmMHO3gTDBiZ794q9OqTa5yg2c8UF
VZht76J1l0quH1ebZXOgjMyw8dGGyQgSMqOk5uVbsrS9rkJ5OfDGJ/0j/35SSSJe0k5AMK1UgsH2
ttyGAfCYmh/m4A+7m2DjZLVZmrRXzHcbHcKxDfGS7vNB1us1QIuOpyhLgP2X08f7NevRS2l2F8KH
0wniAXQLPrBG96dkl1VoESD2to1pZ8bbsm0lbBDiwvHAABJ8QBn4qNDYmzQullkp7uTurblEFYCT
q3WPzaPD6qofss9XEI5BuwonTXoO8Vn2wTnTGcruPNuiJgbYTPUeEjiAmd85DVpIDp3mS+0VBaLS
4+lPgLomMoEkcbN969Dgs3eEXNHemJMbsfTAUQAq9lRqczv6TzTpyPut6YWb5L45RnQE03lk9jb9
AMxeUlNyGJtCKdgzzBWY2vj4ya13IQgn2SDzl6xaFUroXTkuHbIaCZ/SUVWBdLIbMauxbqxfNuv9
gzcYH9KLP3sNw3vMYfUQmPXgzJSB7Cd5sd1ox02dc6Hslo+U4xR6OG+QdJT17XsjCj8s6x8pyIYb
F2kEVcf9JKtmwucEG0cSgPaRew8pL/Wn2Vxl+12PkXhL3NnAgXuR0R/Ojj3dhrEp1avrDTaThjIn
2bN0aY4yWO/CrfCZV2WMTe7+n+SOUy6tJQgACf8KH7P3m3r6wqoeQAbkxQxz7pUM6zb4GQ5DA3mt
bZCLsFlEFv6pITo4nmpad2ez5vNX59FcXk79Yqw1+L2JShm3t2QEhVrKc3gG6xhw8x0yVEZeCGaH
ZDYtyR5SJmaBvFg2NVxpvtuKt/z+HdpmiAxcY0e2ACxWRLpg7AjL/xNJ5vDNB/4gE1go1ytCSDVU
9nB35GMlANFzdQAabP534hcLwYTJ7sJeHMXOlnOGFBjVckWTA/FjZNazIAqD8RRHag7q96qINAjE
gCWlm2BxM94v/fY2KXHw5v3c8nuCNE+vj9j7cwjcfj0W695Fe2oA0FBs7eLIB3FJw/0fqeDyt0a5
p59Qw/GpTJ0gtGTGBRcD+nVcK3Q7F06frJwUX1+BoO/WB5Udv6ImpPDUWQRIaMKoamGTaEdRZTee
nQlgMtYA9JV7rsnEZWdUiz67689ETJ85RUcNePEpwfGp42vG6qCiYRkMh/ge5HzCBU6SKB1EK3JQ
v5FRkxoDroJKri3waKsPa99soxK24jzUQz6c0huZmcnZkSBhMnsifzMRyz/DgLgOiIaVYxMT/S7w
awVDc2T5y6rrDvVYdsDgpWYrmeIvMRi9PhZIqj443MpMyYaQVbBpYaw8wFolR00zVdR0t0N4LRZU
dHiAMHZ0AlBFbb7e1VtMKS7uFEHKxfjBrZ3v2Odgfq1OMMxOGTZ8yZLcyWfo+/R68Sxa7QgKLoVH
qZ5DUjpbzv/n1m1tCqe9ScQccey/Ez12TBS2Jaj8eCQl+94j8YkJPEiwAxf4Y1c0HLaVjIB+HGrZ
V6Thw21E1pAwejMFgyvvF/jUd1bSOjJqXLYOcYGVCrbt9yExM03sWhcpyE2cvXvUOcRNE9gvEZWw
pIXy0n18q8tNx+4o6K98NMbWgnqDKw8OlizucYgU2o3PFqmwYjyZboZiocCs4/u6dtruOkFeDiv0
L1+daTQgjyl4SQXYWywn2yqZaIW9z3o8LC9TQWGgGIDCtJ2DjMbRKTar6RSiaDlmMjr1K8EQhMt0
k221Jjq00Vhx9AeiN2tqbqo2U7cSgMv5plVS2xYkR9RCOsJ51RmTexZbcBWJbPr7awLRycFLnb4d
s3ysSKXqIHbTBcVxPc4YnFiYL/spYtpgbq9AOu4q/9++1QGGXufOte4SqpZOmHVNZZ53b8e9DtrV
/hdVKSyFZMr6hqlKSDX9QlLPkeNDRWghhuP0TBOA3SjRc9diJrlbwEPSC0tND77cw/5i+GrnuUMo
WyHzMhx2UkH2qktQyshoFTLuFdXYbh6zISfytdlPAs/s1omR44Jammi+bzh9Vk7JcF2z0uso0Grz
UtMrvHTbYFe3pvdV6+9HDrOc9ZUqsrIlxYMn2ZcSO9IfQeeD/Wvm7l5PYoZ2mvQ/cxgbMKBXvor1
5vwAcag/q/DGLqXDlggqEVdi3gIwYVSWpU7Lo/a+rmyZ/SQc1o1pYwzuZDyrc8wL8JnH+zQw3J67
g8WIjFNvSFQX7EXTBRVxosMApS/6gpfpgaW8/MbutZf0JOGF+jefVUD3Ws4yIndkexmqK39lTgi1
L+92GvtmXbJwJDbDQXs0imm1w6JQJidTD9ZRzml7MFlsL5utkpsPoRP6u+INJIRzfcB9Iup894+5
jxEfJohugKUA3NW6KyHNBfAUOje7z4ysNr1a5vZ/r843XmRRfO4Hzx350uise9wgQyOXPHZBqVhx
pnuq7NZz9M04YhBY9XVzTfErFYaYwAPL5vDi2iFcefXk/wdrSOT2onCK/xDQbYslBBdbFN8OKqG3
gL9rOf1RrgV5Faibt8LqoQ0bt4LprKmJ8OkPnrm+h1qtHROvqnBfFo1mAw85TbeC40fum7P6zNHK
R7LfDLrOl7KdxMWHDSdwGN+PY4JqsCdW+w1XbomSUQigaaKQrS/zHZyCOQ2aJWZDCvlGaYY2BKZB
1RwGpuK/5l9aNs63Z4RsjmG1BeLXcrco/Q5v2NqqZoOng0QjUWfSKGKSF0uzhABecOfAnT1walUL
pXGEB+YQyXEZ9DUumFxH6wlQkxpe51E8G7aFQCcw07uhaa8JscOacHxqsEPfzlFr1IH+7dDKhstg
/BxhQRnV/C3D475bEXEjI42roBSkUME8ZVKHQoDxER5zi7ibK6DiPD32VWWUksRvPo1xTqGEdmnc
hWkp0m5ZQXYwNdVtcVLJikGMcGdK9CW45XWf64Schjeaga648e09tR05sj2KxjgrwjSDDw1hjMok
tGPfSdq2OemZLiaZZ7ZTFS7JBnvaroJMwE5K1g/hCqW+oVNd5aL1NyWpRBxFEsCHmpSjR16akhCM
zoui+EZQPsbAaTC7Gn+IrDqYCpHt5bgvfDd1DUCY7hCJbPqgHlkOFuawvJgsoK839PEoXPyoor/k
pypwBKh4qX28/pNWeFRXtFNHeyniVbpNxa8vkwJKdfJjZXyUlmP3mMA4h76QTAUYh0OzJet9zmSf
FTE5lnQxxmJemLzC6L1hJytCSq48i92S70940C4q13B7K2nrg/45XZ3T8tvqhDto8HI8XkdeMIDT
4w3WqWD5zfYGroLTHKw0RAaj4A3edFuJ63iT/nZy5DrRLSLw9W/lsKtArUJZ36Qt1Z6M20Vz3NGx
ELIfQSbAy3+NIS2Q7/XkYQr+r/A1urd48vpL15gVjLBGSS0xUrEs8XVVkfGLWTznp+HSUdeKHGlt
Ip520kwsxERIEiWl0Q2Hu6gmo1XxmcsspAgnuT/0IX2Y9bGziYlqSFKNU5J/feF1K/83eoXr9u1E
3ouU1HXYASZzDlZ/Vv+2GS/29PX2j+2667q+Kypno/jgXLstLcPnwovzW1Ysph+lRjGGS88uPbY6
AuZKdQUGpYB9Un/wgA7biqAvVGb+Zx55pOfRfA6j+GEVnxZPm1LG/L265AddhWmY1BehTQqGvUer
eyeMuawELyf+tiX/qpEct6UvGh0g9cguqFpFOtmn5jD20ZXyB0C741f0aEGxUZzKOOD7SqQkr8Ao
KLLFSUsFooTQ/UNr2TRTi7mvNmd871QYQZP4+5evcO3MiRyGiqtGk1sNElQG/gERNA/OB5BqFWvJ
5XMMyESEg8ONLD7EwtoKyOJnaXBxEDfXDOPL1cXxcaC6DIzdapxEe6TBWR7pi8oL790DUE1cw2ov
xmdbraQjte9x3AVrfi57YLggag8LoDhLMQ58IpQJN5Wy1Alt4uI8qGgxEG85xoVpXaEf4lIgigGo
b2siT6kNzCIMxI/mwRqZAxEs4bjrU/fjeyjHBGNfeo+Gtm2QME+dTsrYsAUqbs98d5DcEq9v0J+U
YQxRNc8GftRc9TM3reVbNqjr5m8lviKQQZ6/8Y2c0RPYZOZPdZ0VWyk659+g1r4D5CIFd4rG6YMB
xlNrNYa20evAA6SbvVSEX6kNTCYyKNeRJi15l1Kx811+ls/O1WI5FeAFH/1zNJsaOYkA8xfxV678
aor7xyPYQLnXt3ZWErKNVK3taIeTS3+BFKspxeAE+UtL6v6rNiYqRCVVuMooXf5/fppi9OzGGbT7
HthVCis/1ZEOoV57J9Ux8hv3SnUrNQ/9N9/TZkQYmtsGEpBDYxUN8cp0eYetKW7koWi7dUpeqc9t
OrIoY2ljdSzCQDuJlEYoX34/Aj8WwwJ7VLSVpQm0s6gjPdWm0IxgE+8OTTUZ/OvcoVy0GuPsHygX
eyBI3FVgQ6UuqCGCLgGr3w/FqKGm0pzqXFwcHzt5hUsHK0LPmrj+V+TfyETqm1UOSOjqoX2vDZlH
Z8SP45ibvvf8aMbEHJQc9qk6EZL8NZZfFF2Tvgx0NGCsLhP+RZycPcG5GzhXXBcQJfr/kcpKG5Ad
aph2zrkdUSlJWbYlUum702hrL3Cf+bWIHdi28YoM4q4IoiyS+k6cFJ+Uqc5vBQAErYggG6zgLTty
VUvx/phU8VBo8WhQbovHTpt4IS+eTYCCEn6mb0+YVMT2AYG4B465GVBnFsFqc4h0EBZOJ76S7pRv
aXTvra7WCgiUQmFCTinZrD/atR3cdcJ5FzL1Lc/Chfn2FEMP2FyrGkbLq6kRhcO+A83dvIuMv74O
BGCKv9UoE11OYNX1eR55s7i1bt91xNew8bcmKDbhqpsDOVJRTHPQPhZuZcNCG39G6tWYAUSLrKBq
myAYSTCv4TAngKIUc030wIIpQxASdiWsof3Cfa9DS4W93z/Rn0KyhGGM1kDfAMImffec8HaE0LDh
NaJ0QqoNuulaAj6Wnd/Al4FUAG85EwUnDyyp/rZVVlF6bjGMqYy22Yi5ijKy8x6XAHwwxhLX/WsE
zNwPLrnofIBjr3IrTnqay7ejKr01YAtyVmKmWZzFoO6fXCyzfsYm9j2e2j+yRrgJgFLQclvlX3gp
+wPdkh/qhZ6zsAxPrI19nNieStgBOu+pFGJoCfzEK+dyJCKU8WWaFwkR4GyMB3/jjx2WvFTxCn23
24Nanv0WLtE925jCkyC+0SAmCB3OSW3P/ElyWaQJj0wtlnFN4dHTSrV0JC+FzjWRv0icBgm7nGrB
bam7AH28DUmJztwidgpKk6ysQtpD5apO8vXR8r8wzM5vSH/roDkMmpNztSQBz7UsfcxOFkyWZ3wa
Bi5w3rF9zLJA47pUusBYHYXZK9/VUFgFdcyMLT6fHeNb/n4AILnYzVGHn/cFIHege4jkZPy5vLeZ
ZTSirnHFhCqhiMYeZTE/JDJ5MVmKsiRaJEatCJQvSCUTLhULTEK58NSKQY9xAB8EvSDsFrsdra1u
L+HDemVy11TbFPO5Nrwo3uogKZR++w9fv8x7RNzcphmlyupOX1cBq6Z3JwvyEzxnD6ITbRgDpO0K
XfsxlkN3+KNXjEuehwrtpKKrW3pqv7xcVPxd6AqK0dyH4uNX8x6AO66spqQVqcgJg7sBTbySyLi6
mHPsQmVwSy7kNoY/i64KHZNi7d++kvQrIfYMCobOcTJ0Rnp6x55dqrCJdQzpoWxQ3jG/dy+cESkO
xLFWkwx/dcSh+HCE6s4uQkpORWFtR/3Sc0jJwONQNeJj4rdj3+yZfHWgzo+EyIXNMzynEpaF1i9R
JOpr1cW696hhjxJi315yoZrW7e1XWIerBeQf33hPFDAlbY8TG7KZv8fYkGouZ0tyOboKdQzxKxwG
X4lbAQQw2rA7hY4xnDc/mUOApZB1/xzFhlz6LuXJiHpp6RifD45bm9OmAzhyzcIQYKzNFlalKiAd
968DahSfbrRM/eXQNLINTETk0r6NAUmSqO+47ylv+pP9i80acaX6rcGgd0uJBRV1yL3fw5n1kYnk
8+6tqLNvhO8juwrN14T3ZNy+O/ihWefedvkclrWaeM5Ld4NDwqbQzS/qMLB0BCl6aYosjgE/9vtb
itiJEpOf92aBLcas+rcR475mAa/dugxRsL2ogzhPJcqVE6ROnsF38nYevt5hj7MHR6KPWYaxKhmi
qlW3nH/J1U3ze3aAEuCfcBhAeKw2tNb8bkJDsksW0pE/tgnVDWbjgwvTsHIx16YEvPhfhVQ3IXBi
LFd5w15JU8qcvL204tq8N2KeUwWHWgvkEITzK8/dwsDt4hTb
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
