|cpu_top
clk => clk.IN6
reset => reset.IN6
clk_ => clk_.IN1
if_bus_rd_data[0] => if_bus_rd_data[0].IN1
if_bus_rd_data[1] => if_bus_rd_data[1].IN1
if_bus_rd_data[2] => if_bus_rd_data[2].IN1
if_bus_rd_data[3] => if_bus_rd_data[3].IN1
if_bus_rd_data[4] => if_bus_rd_data[4].IN1
if_bus_rd_data[5] => if_bus_rd_data[5].IN1
if_bus_rd_data[6] => if_bus_rd_data[6].IN1
if_bus_rd_data[7] => if_bus_rd_data[7].IN1
if_bus_rd_data[8] => if_bus_rd_data[8].IN1
if_bus_rd_data[9] => if_bus_rd_data[9].IN1
if_bus_rd_data[10] => if_bus_rd_data[10].IN1
if_bus_rd_data[11] => if_bus_rd_data[11].IN1
if_bus_rd_data[12] => if_bus_rd_data[12].IN1
if_bus_rd_data[13] => if_bus_rd_data[13].IN1
if_bus_rd_data[14] => if_bus_rd_data[14].IN1
if_bus_rd_data[15] => if_bus_rd_data[15].IN1
if_bus_rd_data[16] => if_bus_rd_data[16].IN1
if_bus_rd_data[17] => if_bus_rd_data[17].IN1
if_bus_rd_data[18] => if_bus_rd_data[18].IN1
if_bus_rd_data[19] => if_bus_rd_data[19].IN1
if_bus_rd_data[20] => if_bus_rd_data[20].IN1
if_bus_rd_data[21] => if_bus_rd_data[21].IN1
if_bus_rd_data[22] => if_bus_rd_data[22].IN1
if_bus_rd_data[23] => if_bus_rd_data[23].IN1
if_bus_rd_data[24] => if_bus_rd_data[24].IN1
if_bus_rd_data[25] => if_bus_rd_data[25].IN1
if_bus_rd_data[26] => if_bus_rd_data[26].IN1
if_bus_rd_data[27] => if_bus_rd_data[27].IN1
if_bus_rd_data[28] => if_bus_rd_data[28].IN1
if_bus_rd_data[29] => if_bus_rd_data[29].IN1
if_bus_rd_data[30] => if_bus_rd_data[30].IN1
if_bus_rd_data[31] => if_bus_rd_data[31].IN1
if_bus_rdy_ => if_bus_rdy_.IN1
if_bus_grnt_ => if_bus_grnt_.IN1
if_bus_req_ << ifu_top:ifu_top_0.bus_req_
if_bus_addr[0] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[1] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[2] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[3] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[4] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[5] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[6] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[7] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[8] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[9] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[10] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[11] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[12] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[13] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[14] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[15] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[16] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[17] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[18] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[19] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[20] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[21] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[22] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[23] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[24] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[25] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[26] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[27] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[28] << ifu_top:ifu_top_0.bus_addr
if_bus_addr[29] << ifu_top:ifu_top_0.bus_addr
if_bus_as_ << ifu_top:ifu_top_0.bus_as_
if_bus_rw << ifu_top:ifu_top_0.bus_rw
if_bus_wr_data[0] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[1] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[2] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[3] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[4] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[5] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[6] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[7] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[8] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[9] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[10] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[11] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[12] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[13] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[14] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[15] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[16] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[17] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[18] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[19] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[20] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[21] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[22] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[23] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[24] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[25] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[26] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[27] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[28] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[29] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[30] << ifu_top:ifu_top_0.bus_wr_data
if_bus_wr_data[31] << ifu_top:ifu_top_0.bus_wr_data
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
mem_bus_rd_data[0] => mem_bus_rd_data[0].IN1
mem_bus_rd_data[1] => mem_bus_rd_data[1].IN1
mem_bus_rd_data[2] => mem_bus_rd_data[2].IN1
mem_bus_rd_data[3] => mem_bus_rd_data[3].IN1
mem_bus_rd_data[4] => mem_bus_rd_data[4].IN1
mem_bus_rd_data[5] => mem_bus_rd_data[5].IN1
mem_bus_rd_data[6] => mem_bus_rd_data[6].IN1
mem_bus_rd_data[7] => mem_bus_rd_data[7].IN1
mem_bus_rd_data[8] => mem_bus_rd_data[8].IN1
mem_bus_rd_data[9] => mem_bus_rd_data[9].IN1
mem_bus_rd_data[10] => mem_bus_rd_data[10].IN1
mem_bus_rd_data[11] => mem_bus_rd_data[11].IN1
mem_bus_rd_data[12] => mem_bus_rd_data[12].IN1
mem_bus_rd_data[13] => mem_bus_rd_data[13].IN1
mem_bus_rd_data[14] => mem_bus_rd_data[14].IN1
mem_bus_rd_data[15] => mem_bus_rd_data[15].IN1
mem_bus_rd_data[16] => mem_bus_rd_data[16].IN1
mem_bus_rd_data[17] => mem_bus_rd_data[17].IN1
mem_bus_rd_data[18] => mem_bus_rd_data[18].IN1
mem_bus_rd_data[19] => mem_bus_rd_data[19].IN1
mem_bus_rd_data[20] => mem_bus_rd_data[20].IN1
mem_bus_rd_data[21] => mem_bus_rd_data[21].IN1
mem_bus_rd_data[22] => mem_bus_rd_data[22].IN1
mem_bus_rd_data[23] => mem_bus_rd_data[23].IN1
mem_bus_rd_data[24] => mem_bus_rd_data[24].IN1
mem_bus_rd_data[25] => mem_bus_rd_data[25].IN1
mem_bus_rd_data[26] => mem_bus_rd_data[26].IN1
mem_bus_rd_data[27] => mem_bus_rd_data[27].IN1
mem_bus_rd_data[28] => mem_bus_rd_data[28].IN1
mem_bus_rd_data[29] => mem_bus_rd_data[29].IN1
mem_bus_rd_data[30] => mem_bus_rd_data[30].IN1
mem_bus_rd_data[31] => mem_bus_rd_data[31].IN1
mem_bus_rdy_ => mem_bus_rdy_.IN1
mem_bus_grnt_ => mem_bus_grnt_.IN1
mem_bus_req_ << memu_top:memu_top_0.bus_req_
mem_bus_addr[0] << memu_top:memu_top_0.bus_addr
mem_bus_addr[1] << memu_top:memu_top_0.bus_addr
mem_bus_addr[2] << memu_top:memu_top_0.bus_addr
mem_bus_addr[3] << memu_top:memu_top_0.bus_addr
mem_bus_addr[4] << memu_top:memu_top_0.bus_addr
mem_bus_addr[5] << memu_top:memu_top_0.bus_addr
mem_bus_addr[6] << memu_top:memu_top_0.bus_addr
mem_bus_addr[7] << memu_top:memu_top_0.bus_addr
mem_bus_addr[8] << memu_top:memu_top_0.bus_addr
mem_bus_addr[9] << memu_top:memu_top_0.bus_addr
mem_bus_addr[10] << memu_top:memu_top_0.bus_addr
mem_bus_addr[11] << memu_top:memu_top_0.bus_addr
mem_bus_addr[12] << memu_top:memu_top_0.bus_addr
mem_bus_addr[13] << memu_top:memu_top_0.bus_addr
mem_bus_addr[14] << memu_top:memu_top_0.bus_addr
mem_bus_addr[15] << memu_top:memu_top_0.bus_addr
mem_bus_addr[16] << memu_top:memu_top_0.bus_addr
mem_bus_addr[17] << memu_top:memu_top_0.bus_addr
mem_bus_addr[18] << memu_top:memu_top_0.bus_addr
mem_bus_addr[19] << memu_top:memu_top_0.bus_addr
mem_bus_addr[20] << memu_top:memu_top_0.bus_addr
mem_bus_addr[21] << memu_top:memu_top_0.bus_addr
mem_bus_addr[22] << memu_top:memu_top_0.bus_addr
mem_bus_addr[23] << memu_top:memu_top_0.bus_addr
mem_bus_addr[24] << memu_top:memu_top_0.bus_addr
mem_bus_addr[25] << memu_top:memu_top_0.bus_addr
mem_bus_addr[26] << memu_top:memu_top_0.bus_addr
mem_bus_addr[27] << memu_top:memu_top_0.bus_addr
mem_bus_addr[28] << memu_top:memu_top_0.bus_addr
mem_bus_addr[29] << memu_top:memu_top_0.bus_addr
mem_bus_as_ << memu_top:memu_top_0.bus_as_
mem_bus_rw << memu_top:memu_top_0.bus_rw
mem_bus_wr_data[0] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[1] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[2] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[3] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[4] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[5] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[6] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[7] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[8] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[9] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[10] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[11] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[12] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[13] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[14] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[15] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[16] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[17] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[18] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[19] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[20] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[21] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[22] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[23] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[24] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[25] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[26] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[27] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[28] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[29] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[30] << memu_top:memu_top_0.bus_wr_data
mem_bus_wr_data[31] << memu_top:memu_top_0.bus_wr_data


|cpu_top|ifu_top:ifu_top_0
clk => clk.IN2
reset => reset.IN2
stall => stall.IN2
flush => flush.IN2
new_pc[0] => new_pc[0].IN1
new_pc[1] => new_pc[1].IN1
new_pc[2] => new_pc[2].IN1
new_pc[3] => new_pc[3].IN1
new_pc[4] => new_pc[4].IN1
new_pc[5] => new_pc[5].IN1
new_pc[6] => new_pc[6].IN1
new_pc[7] => new_pc[7].IN1
new_pc[8] => new_pc[8].IN1
new_pc[9] => new_pc[9].IN1
new_pc[10] => new_pc[10].IN1
new_pc[11] => new_pc[11].IN1
new_pc[12] => new_pc[12].IN1
new_pc[13] => new_pc[13].IN1
new_pc[14] => new_pc[14].IN1
new_pc[15] => new_pc[15].IN1
new_pc[16] => new_pc[16].IN1
new_pc[17] => new_pc[17].IN1
new_pc[18] => new_pc[18].IN1
new_pc[19] => new_pc[19].IN1
new_pc[20] => new_pc[20].IN1
new_pc[21] => new_pc[21].IN1
new_pc[22] => new_pc[22].IN1
new_pc[23] => new_pc[23].IN1
new_pc[24] => new_pc[24].IN1
new_pc[25] => new_pc[25].IN1
new_pc[26] => new_pc[26].IN1
new_pc[27] => new_pc[27].IN1
new_pc[28] => new_pc[28].IN1
new_pc[29] => new_pc[29].IN1
br_taken => br_taken.IN1
br_addr[0] => br_addr[0].IN1
br_addr[1] => br_addr[1].IN1
br_addr[2] => br_addr[2].IN1
br_addr[3] => br_addr[3].IN1
br_addr[4] => br_addr[4].IN1
br_addr[5] => br_addr[5].IN1
br_addr[6] => br_addr[6].IN1
br_addr[7] => br_addr[7].IN1
br_addr[8] => br_addr[8].IN1
br_addr[9] => br_addr[9].IN1
br_addr[10] => br_addr[10].IN1
br_addr[11] => br_addr[11].IN1
br_addr[12] => br_addr[12].IN1
br_addr[13] => br_addr[13].IN1
br_addr[14] => br_addr[14].IN1
br_addr[15] => br_addr[15].IN1
br_addr[16] => br_addr[16].IN1
br_addr[17] => br_addr[17].IN1
br_addr[18] => br_addr[18].IN1
br_addr[19] => br_addr[19].IN1
br_addr[20] => br_addr[20].IN1
br_addr[21] => br_addr[21].IN1
br_addr[22] => br_addr[22].IN1
br_addr[23] => br_addr[23].IN1
br_addr[24] => br_addr[24].IN1
br_addr[25] => br_addr[25].IN1
br_addr[26] => br_addr[26].IN1
br_addr[27] => br_addr[27].IN1
br_addr[28] => br_addr[28].IN1
br_addr[29] => br_addr[29].IN1
if_pc[0] <= if_pc[0].DB_MAX_OUTPUT_PORT_TYPE
if_pc[1] <= if_pc[1].DB_MAX_OUTPUT_PORT_TYPE
if_pc[2] <= if_pc[2].DB_MAX_OUTPUT_PORT_TYPE
if_pc[3] <= if_pc[3].DB_MAX_OUTPUT_PORT_TYPE
if_pc[4] <= if_pc[4].DB_MAX_OUTPUT_PORT_TYPE
if_pc[5] <= if_pc[5].DB_MAX_OUTPUT_PORT_TYPE
if_pc[6] <= if_pc[6].DB_MAX_OUTPUT_PORT_TYPE
if_pc[7] <= if_pc[7].DB_MAX_OUTPUT_PORT_TYPE
if_pc[8] <= if_pc[8].DB_MAX_OUTPUT_PORT_TYPE
if_pc[9] <= if_pc[9].DB_MAX_OUTPUT_PORT_TYPE
if_pc[10] <= if_pc[10].DB_MAX_OUTPUT_PORT_TYPE
if_pc[11] <= if_pc[11].DB_MAX_OUTPUT_PORT_TYPE
if_pc[12] <= if_pc[12].DB_MAX_OUTPUT_PORT_TYPE
if_pc[13] <= if_pc[13].DB_MAX_OUTPUT_PORT_TYPE
if_pc[14] <= if_pc[14].DB_MAX_OUTPUT_PORT_TYPE
if_pc[15] <= if_pc[15].DB_MAX_OUTPUT_PORT_TYPE
if_pc[16] <= if_pc[16].DB_MAX_OUTPUT_PORT_TYPE
if_pc[17] <= if_pc[17].DB_MAX_OUTPUT_PORT_TYPE
if_pc[18] <= if_pc[18].DB_MAX_OUTPUT_PORT_TYPE
if_pc[19] <= if_pc[19].DB_MAX_OUTPUT_PORT_TYPE
if_pc[20] <= if_pc[20].DB_MAX_OUTPUT_PORT_TYPE
if_pc[21] <= if_pc[21].DB_MAX_OUTPUT_PORT_TYPE
if_pc[22] <= if_pc[22].DB_MAX_OUTPUT_PORT_TYPE
if_pc[23] <= if_pc[23].DB_MAX_OUTPUT_PORT_TYPE
if_pc[24] <= if_pc[24].DB_MAX_OUTPUT_PORT_TYPE
if_pc[25] <= if_pc[25].DB_MAX_OUTPUT_PORT_TYPE
if_pc[26] <= if_pc[26].DB_MAX_OUTPUT_PORT_TYPE
if_pc[27] <= if_pc[27].DB_MAX_OUTPUT_PORT_TYPE
if_pc[28] <= if_pc[28].DB_MAX_OUTPUT_PORT_TYPE
if_pc[29] <= if_pc[29].DB_MAX_OUTPUT_PORT_TYPE
if_insn[0] <= if_reg:if_reg_0.if_insn
if_insn[1] <= if_reg:if_reg_0.if_insn
if_insn[2] <= if_reg:if_reg_0.if_insn
if_insn[3] <= if_reg:if_reg_0.if_insn
if_insn[4] <= if_reg:if_reg_0.if_insn
if_insn[5] <= if_reg:if_reg_0.if_insn
if_insn[6] <= if_reg:if_reg_0.if_insn
if_insn[7] <= if_reg:if_reg_0.if_insn
if_insn[8] <= if_reg:if_reg_0.if_insn
if_insn[9] <= if_reg:if_reg_0.if_insn
if_insn[10] <= if_reg:if_reg_0.if_insn
if_insn[11] <= if_reg:if_reg_0.if_insn
if_insn[12] <= if_reg:if_reg_0.if_insn
if_insn[13] <= if_reg:if_reg_0.if_insn
if_insn[14] <= if_reg:if_reg_0.if_insn
if_insn[15] <= if_reg:if_reg_0.if_insn
if_insn[16] <= if_reg:if_reg_0.if_insn
if_insn[17] <= if_reg:if_reg_0.if_insn
if_insn[18] <= if_reg:if_reg_0.if_insn
if_insn[19] <= if_reg:if_reg_0.if_insn
if_insn[20] <= if_reg:if_reg_0.if_insn
if_insn[21] <= if_reg:if_reg_0.if_insn
if_insn[22] <= if_reg:if_reg_0.if_insn
if_insn[23] <= if_reg:if_reg_0.if_insn
if_insn[24] <= if_reg:if_reg_0.if_insn
if_insn[25] <= if_reg:if_reg_0.if_insn
if_insn[26] <= if_reg:if_reg_0.if_insn
if_insn[27] <= if_reg:if_reg_0.if_insn
if_insn[28] <= if_reg:if_reg_0.if_insn
if_insn[29] <= if_reg:if_reg_0.if_insn
if_insn[30] <= if_reg:if_reg_0.if_insn
if_insn[31] <= if_reg:if_reg_0.if_insn
if_en <= if_reg:if_reg_0.if_en
bus_wr_data[0] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[1] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[2] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[3] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[4] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[5] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[6] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[7] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[8] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[9] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[10] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[11] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[12] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[13] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[14] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[15] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[16] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[17] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[18] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[19] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[20] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[21] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[22] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[23] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[24] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[25] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[26] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[27] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[28] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[29] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[30] <= bus_if:bus_if_0.bus_wr_data
bus_wr_data[31] <= bus_if:bus_if_0.bus_wr_data
bus_rw <= bus_if:bus_if_0.bus_rw
bus_as_ <= bus_if:bus_if_0.bus_as_
bus_addr[0] <= bus_if:bus_if_0.bus_addr
bus_addr[1] <= bus_if:bus_if_0.bus_addr
bus_addr[2] <= bus_if:bus_if_0.bus_addr
bus_addr[3] <= bus_if:bus_if_0.bus_addr
bus_addr[4] <= bus_if:bus_if_0.bus_addr
bus_addr[5] <= bus_if:bus_if_0.bus_addr
bus_addr[6] <= bus_if:bus_if_0.bus_addr
bus_addr[7] <= bus_if:bus_if_0.bus_addr
bus_addr[8] <= bus_if:bus_if_0.bus_addr
bus_addr[9] <= bus_if:bus_if_0.bus_addr
bus_addr[10] <= bus_if:bus_if_0.bus_addr
bus_addr[11] <= bus_if:bus_if_0.bus_addr
bus_addr[12] <= bus_if:bus_if_0.bus_addr
bus_addr[13] <= bus_if:bus_if_0.bus_addr
bus_addr[14] <= bus_if:bus_if_0.bus_addr
bus_addr[15] <= bus_if:bus_if_0.bus_addr
bus_addr[16] <= bus_if:bus_if_0.bus_addr
bus_addr[17] <= bus_if:bus_if_0.bus_addr
bus_addr[18] <= bus_if:bus_if_0.bus_addr
bus_addr[19] <= bus_if:bus_if_0.bus_addr
bus_addr[20] <= bus_if:bus_if_0.bus_addr
bus_addr[21] <= bus_if:bus_if_0.bus_addr
bus_addr[22] <= bus_if:bus_if_0.bus_addr
bus_addr[23] <= bus_if:bus_if_0.bus_addr
bus_addr[24] <= bus_if:bus_if_0.bus_addr
bus_addr[25] <= bus_if:bus_if_0.bus_addr
bus_addr[26] <= bus_if:bus_if_0.bus_addr
bus_addr[27] <= bus_if:bus_if_0.bus_addr
bus_addr[28] <= bus_if:bus_if_0.bus_addr
bus_addr[29] <= bus_if:bus_if_0.bus_addr
bus_req_ <= bus_if:bus_if_0.bus_req_
bus_grnt_ => bus_grnt_.IN1
bus_rdy_ => bus_rdy_.IN1
bus_rd_data[0] => bus_rd_data[0].IN1
bus_rd_data[1] => bus_rd_data[1].IN1
bus_rd_data[2] => bus_rd_data[2].IN1
bus_rd_data[3] => bus_rd_data[3].IN1
bus_rd_data[4] => bus_rd_data[4].IN1
bus_rd_data[5] => bus_rd_data[5].IN1
bus_rd_data[6] => bus_rd_data[6].IN1
bus_rd_data[7] => bus_rd_data[7].IN1
bus_rd_data[8] => bus_rd_data[8].IN1
bus_rd_data[9] => bus_rd_data[9].IN1
bus_rd_data[10] => bus_rd_data[10].IN1
bus_rd_data[11] => bus_rd_data[11].IN1
bus_rd_data[12] => bus_rd_data[12].IN1
bus_rd_data[13] => bus_rd_data[13].IN1
bus_rd_data[14] => bus_rd_data[14].IN1
bus_rd_data[15] => bus_rd_data[15].IN1
bus_rd_data[16] => bus_rd_data[16].IN1
bus_rd_data[17] => bus_rd_data[17].IN1
bus_rd_data[18] => bus_rd_data[18].IN1
bus_rd_data[19] => bus_rd_data[19].IN1
bus_rd_data[20] => bus_rd_data[20].IN1
bus_rd_data[21] => bus_rd_data[21].IN1
bus_rd_data[22] => bus_rd_data[22].IN1
bus_rd_data[23] => bus_rd_data[23].IN1
bus_rd_data[24] => bus_rd_data[24].IN1
bus_rd_data[25] => bus_rd_data[25].IN1
bus_rd_data[26] => bus_rd_data[26].IN1
bus_rd_data[27] => bus_rd_data[27].IN1
bus_rd_data[28] => bus_rd_data[28].IN1
bus_rd_data[29] => bus_rd_data[29].IN1
bus_rd_data[30] => bus_rd_data[30].IN1
bus_rd_data[31] => bus_rd_data[31].IN1
spm_rd_data[0] => spm_rd_data[0].IN1
spm_rd_data[1] => spm_rd_data[1].IN1
spm_rd_data[2] => spm_rd_data[2].IN1
spm_rd_data[3] => spm_rd_data[3].IN1
spm_rd_data[4] => spm_rd_data[4].IN1
spm_rd_data[5] => spm_rd_data[5].IN1
spm_rd_data[6] => spm_rd_data[6].IN1
spm_rd_data[7] => spm_rd_data[7].IN1
spm_rd_data[8] => spm_rd_data[8].IN1
spm_rd_data[9] => spm_rd_data[9].IN1
spm_rd_data[10] => spm_rd_data[10].IN1
spm_rd_data[11] => spm_rd_data[11].IN1
spm_rd_data[12] => spm_rd_data[12].IN1
spm_rd_data[13] => spm_rd_data[13].IN1
spm_rd_data[14] => spm_rd_data[14].IN1
spm_rd_data[15] => spm_rd_data[15].IN1
spm_rd_data[16] => spm_rd_data[16].IN1
spm_rd_data[17] => spm_rd_data[17].IN1
spm_rd_data[18] => spm_rd_data[18].IN1
spm_rd_data[19] => spm_rd_data[19].IN1
spm_rd_data[20] => spm_rd_data[20].IN1
spm_rd_data[21] => spm_rd_data[21].IN1
spm_rd_data[22] => spm_rd_data[22].IN1
spm_rd_data[23] => spm_rd_data[23].IN1
spm_rd_data[24] => spm_rd_data[24].IN1
spm_rd_data[25] => spm_rd_data[25].IN1
spm_rd_data[26] => spm_rd_data[26].IN1
spm_rd_data[27] => spm_rd_data[27].IN1
spm_rd_data[28] => spm_rd_data[28].IN1
spm_rd_data[29] => spm_rd_data[29].IN1
spm_rd_data[30] => spm_rd_data[30].IN1
spm_rd_data[31] => spm_rd_data[31].IN1
spm_rw <= bus_if:bus_if_0.spm_rw
spm_as_ <= bus_if:bus_if_0.spm_as_
spm_addr[0] <= bus_if:bus_if_0.spm_addr
spm_addr[1] <= bus_if:bus_if_0.spm_addr
spm_addr[2] <= bus_if:bus_if_0.spm_addr
spm_addr[3] <= bus_if:bus_if_0.spm_addr
spm_addr[4] <= bus_if:bus_if_0.spm_addr
spm_addr[5] <= bus_if:bus_if_0.spm_addr
spm_addr[6] <= bus_if:bus_if_0.spm_addr
spm_addr[7] <= bus_if:bus_if_0.spm_addr
spm_addr[8] <= bus_if:bus_if_0.spm_addr
spm_addr[9] <= bus_if:bus_if_0.spm_addr
spm_addr[10] <= bus_if:bus_if_0.spm_addr
spm_addr[11] <= bus_if:bus_if_0.spm_addr
spm_addr[12] <= bus_if:bus_if_0.spm_addr
spm_addr[13] <= bus_if:bus_if_0.spm_addr
spm_addr[14] <= bus_if:bus_if_0.spm_addr
spm_addr[15] <= bus_if:bus_if_0.spm_addr
spm_addr[16] <= bus_if:bus_if_0.spm_addr
spm_addr[17] <= bus_if:bus_if_0.spm_addr
spm_addr[18] <= bus_if:bus_if_0.spm_addr
spm_addr[19] <= bus_if:bus_if_0.spm_addr
spm_addr[20] <= bus_if:bus_if_0.spm_addr
spm_addr[21] <= bus_if:bus_if_0.spm_addr
spm_addr[22] <= bus_if:bus_if_0.spm_addr
spm_addr[23] <= bus_if:bus_if_0.spm_addr
spm_addr[24] <= bus_if:bus_if_0.spm_addr
spm_addr[25] <= bus_if:bus_if_0.spm_addr
spm_addr[26] <= bus_if:bus_if_0.spm_addr
spm_addr[27] <= bus_if:bus_if_0.spm_addr
spm_addr[28] <= bus_if:bus_if_0.spm_addr
spm_addr[29] <= bus_if:bus_if_0.spm_addr
spm_wr_data[0] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[1] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[2] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[3] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[4] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[5] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[6] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[7] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[8] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[9] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[10] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[11] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[12] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[13] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[14] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[15] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[16] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[17] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[18] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[19] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[20] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[21] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[22] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[23] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[24] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[25] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[26] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[27] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[28] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[29] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[30] <= bus_if:bus_if_0.spm_wr_data
spm_wr_data[31] <= bus_if:bus_if_0.spm_wr_data
busy <= bus_if:bus_if_0.busy


|cpu_top|ifu_top:ifu_top_0|bus_if:bus_if_0
clk => rd_buf[0].CLK
clk => rd_buf[1].CLK
clk => rd_buf[2].CLK
clk => rd_buf[3].CLK
clk => rd_buf[4].CLK
clk => rd_buf[5].CLK
clk => rd_buf[6].CLK
clk => rd_buf[7].CLK
clk => rd_buf[8].CLK
clk => rd_buf[9].CLK
clk => rd_buf[10].CLK
clk => rd_buf[11].CLK
clk => rd_buf[12].CLK
clk => rd_buf[13].CLK
clk => rd_buf[14].CLK
clk => rd_buf[15].CLK
clk => rd_buf[16].CLK
clk => rd_buf[17].CLK
clk => rd_buf[18].CLK
clk => rd_buf[19].CLK
clk => rd_buf[20].CLK
clk => rd_buf[21].CLK
clk => rd_buf[22].CLK
clk => rd_buf[23].CLK
clk => rd_buf[24].CLK
clk => rd_buf[25].CLK
clk => rd_buf[26].CLK
clk => rd_buf[27].CLK
clk => rd_buf[28].CLK
clk => rd_buf[29].CLK
clk => rd_buf[30].CLK
clk => rd_buf[31].CLK
clk => bus_wr_data[0]~reg0.CLK
clk => bus_wr_data[1]~reg0.CLK
clk => bus_wr_data[2]~reg0.CLK
clk => bus_wr_data[3]~reg0.CLK
clk => bus_wr_data[4]~reg0.CLK
clk => bus_wr_data[5]~reg0.CLK
clk => bus_wr_data[6]~reg0.CLK
clk => bus_wr_data[7]~reg0.CLK
clk => bus_wr_data[8]~reg0.CLK
clk => bus_wr_data[9]~reg0.CLK
clk => bus_wr_data[10]~reg0.CLK
clk => bus_wr_data[11]~reg0.CLK
clk => bus_wr_data[12]~reg0.CLK
clk => bus_wr_data[13]~reg0.CLK
clk => bus_wr_data[14]~reg0.CLK
clk => bus_wr_data[15]~reg0.CLK
clk => bus_wr_data[16]~reg0.CLK
clk => bus_wr_data[17]~reg0.CLK
clk => bus_wr_data[18]~reg0.CLK
clk => bus_wr_data[19]~reg0.CLK
clk => bus_wr_data[20]~reg0.CLK
clk => bus_wr_data[21]~reg0.CLK
clk => bus_wr_data[22]~reg0.CLK
clk => bus_wr_data[23]~reg0.CLK
clk => bus_wr_data[24]~reg0.CLK
clk => bus_wr_data[25]~reg0.CLK
clk => bus_wr_data[26]~reg0.CLK
clk => bus_wr_data[27]~reg0.CLK
clk => bus_wr_data[28]~reg0.CLK
clk => bus_wr_data[29]~reg0.CLK
clk => bus_wr_data[30]~reg0.CLK
clk => bus_wr_data[31]~reg0.CLK
clk => bus_rw~reg0.CLK
clk => bus_as_~reg0.CLK
clk => bus_addr[0]~reg0.CLK
clk => bus_addr[1]~reg0.CLK
clk => bus_addr[2]~reg0.CLK
clk => bus_addr[3]~reg0.CLK
clk => bus_addr[4]~reg0.CLK
clk => bus_addr[5]~reg0.CLK
clk => bus_addr[6]~reg0.CLK
clk => bus_addr[7]~reg0.CLK
clk => bus_addr[8]~reg0.CLK
clk => bus_addr[9]~reg0.CLK
clk => bus_addr[10]~reg0.CLK
clk => bus_addr[11]~reg0.CLK
clk => bus_addr[12]~reg0.CLK
clk => bus_addr[13]~reg0.CLK
clk => bus_addr[14]~reg0.CLK
clk => bus_addr[15]~reg0.CLK
clk => bus_addr[16]~reg0.CLK
clk => bus_addr[17]~reg0.CLK
clk => bus_addr[18]~reg0.CLK
clk => bus_addr[19]~reg0.CLK
clk => bus_addr[20]~reg0.CLK
clk => bus_addr[21]~reg0.CLK
clk => bus_addr[22]~reg0.CLK
clk => bus_addr[23]~reg0.CLK
clk => bus_addr[24]~reg0.CLK
clk => bus_addr[25]~reg0.CLK
clk => bus_addr[26]~reg0.CLK
clk => bus_addr[27]~reg0.CLK
clk => bus_addr[28]~reg0.CLK
clk => bus_addr[29]~reg0.CLK
clk => bus_req_~reg0.CLK
clk => state~2.DATAIN
reset => rd_buf[0].ACLR
reset => rd_buf[1].ACLR
reset => rd_buf[2].ACLR
reset => rd_buf[3].ACLR
reset => rd_buf[4].ACLR
reset => rd_buf[5].ACLR
reset => rd_buf[6].ACLR
reset => rd_buf[7].ACLR
reset => rd_buf[8].ACLR
reset => rd_buf[9].ACLR
reset => rd_buf[10].ACLR
reset => rd_buf[11].ACLR
reset => rd_buf[12].ACLR
reset => rd_buf[13].ACLR
reset => rd_buf[14].ACLR
reset => rd_buf[15].ACLR
reset => rd_buf[16].ACLR
reset => rd_buf[17].ACLR
reset => rd_buf[18].ACLR
reset => rd_buf[19].ACLR
reset => rd_buf[20].ACLR
reset => rd_buf[21].ACLR
reset => rd_buf[22].ACLR
reset => rd_buf[23].ACLR
reset => rd_buf[24].ACLR
reset => rd_buf[25].ACLR
reset => rd_buf[26].ACLR
reset => rd_buf[27].ACLR
reset => rd_buf[28].ACLR
reset => rd_buf[29].ACLR
reset => rd_buf[30].ACLR
reset => rd_buf[31].ACLR
reset => bus_wr_data[0]~reg0.ACLR
reset => bus_wr_data[1]~reg0.ACLR
reset => bus_wr_data[2]~reg0.ACLR
reset => bus_wr_data[3]~reg0.ACLR
reset => bus_wr_data[4]~reg0.ACLR
reset => bus_wr_data[5]~reg0.ACLR
reset => bus_wr_data[6]~reg0.ACLR
reset => bus_wr_data[7]~reg0.ACLR
reset => bus_wr_data[8]~reg0.ACLR
reset => bus_wr_data[9]~reg0.ACLR
reset => bus_wr_data[10]~reg0.ACLR
reset => bus_wr_data[11]~reg0.ACLR
reset => bus_wr_data[12]~reg0.ACLR
reset => bus_wr_data[13]~reg0.ACLR
reset => bus_wr_data[14]~reg0.ACLR
reset => bus_wr_data[15]~reg0.ACLR
reset => bus_wr_data[16]~reg0.ACLR
reset => bus_wr_data[17]~reg0.ACLR
reset => bus_wr_data[18]~reg0.ACLR
reset => bus_wr_data[19]~reg0.ACLR
reset => bus_wr_data[20]~reg0.ACLR
reset => bus_wr_data[21]~reg0.ACLR
reset => bus_wr_data[22]~reg0.ACLR
reset => bus_wr_data[23]~reg0.ACLR
reset => bus_wr_data[24]~reg0.ACLR
reset => bus_wr_data[25]~reg0.ACLR
reset => bus_wr_data[26]~reg0.ACLR
reset => bus_wr_data[27]~reg0.ACLR
reset => bus_wr_data[28]~reg0.ACLR
reset => bus_wr_data[29]~reg0.ACLR
reset => bus_wr_data[30]~reg0.ACLR
reset => bus_wr_data[31]~reg0.ACLR
reset => bus_rw~reg0.ACLR
reset => bus_as_~reg0.PRESET
reset => bus_addr[0]~reg0.ACLR
reset => bus_addr[1]~reg0.ACLR
reset => bus_addr[2]~reg0.ACLR
reset => bus_addr[3]~reg0.ACLR
reset => bus_addr[4]~reg0.ACLR
reset => bus_addr[5]~reg0.ACLR
reset => bus_addr[6]~reg0.ACLR
reset => bus_addr[7]~reg0.ACLR
reset => bus_addr[8]~reg0.ACLR
reset => bus_addr[9]~reg0.ACLR
reset => bus_addr[10]~reg0.ACLR
reset => bus_addr[11]~reg0.ACLR
reset => bus_addr[12]~reg0.ACLR
reset => bus_addr[13]~reg0.ACLR
reset => bus_addr[14]~reg0.ACLR
reset => bus_addr[15]~reg0.ACLR
reset => bus_addr[16]~reg0.ACLR
reset => bus_addr[17]~reg0.ACLR
reset => bus_addr[18]~reg0.ACLR
reset => bus_addr[19]~reg0.ACLR
reset => bus_addr[20]~reg0.ACLR
reset => bus_addr[21]~reg0.ACLR
reset => bus_addr[22]~reg0.ACLR
reset => bus_addr[23]~reg0.ACLR
reset => bus_addr[24]~reg0.ACLR
reset => bus_addr[25]~reg0.ACLR
reset => bus_addr[26]~reg0.ACLR
reset => bus_addr[27]~reg0.ACLR
reset => bus_addr[28]~reg0.ACLR
reset => bus_addr[29]~reg0.ACLR
reset => bus_req_~reg0.PRESET
reset => state~4.DATAIN
stall => spm_as_.DATAB
stall => state.DATAB
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => state.DATAB
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
flush => always0.IN0
busy <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => bus_addr.DATAB
addr[0] => spm_addr[0].DATAIN
addr[1] => bus_addr.DATAB
addr[1] => spm_addr[1].DATAIN
addr[2] => bus_addr.DATAB
addr[2] => spm_addr[2].DATAIN
addr[3] => bus_addr.DATAB
addr[3] => spm_addr[3].DATAIN
addr[4] => bus_addr.DATAB
addr[4] => spm_addr[4].DATAIN
addr[5] => bus_addr.DATAB
addr[5] => spm_addr[5].DATAIN
addr[6] => bus_addr.DATAB
addr[6] => spm_addr[6].DATAIN
addr[7] => bus_addr.DATAB
addr[7] => spm_addr[7].DATAIN
addr[8] => bus_addr.DATAB
addr[8] => spm_addr[8].DATAIN
addr[9] => bus_addr.DATAB
addr[9] => spm_addr[9].DATAIN
addr[10] => bus_addr.DATAB
addr[10] => spm_addr[10].DATAIN
addr[11] => bus_addr.DATAB
addr[11] => spm_addr[11].DATAIN
addr[12] => bus_addr.DATAB
addr[12] => spm_addr[12].DATAIN
addr[13] => bus_addr.DATAB
addr[13] => spm_addr[13].DATAIN
addr[14] => bus_addr.DATAB
addr[14] => spm_addr[14].DATAIN
addr[15] => bus_addr.DATAB
addr[15] => spm_addr[15].DATAIN
addr[16] => bus_addr.DATAB
addr[16] => spm_addr[16].DATAIN
addr[17] => bus_addr.DATAB
addr[17] => spm_addr[17].DATAIN
addr[18] => bus_addr.DATAB
addr[18] => spm_addr[18].DATAIN
addr[19] => bus_addr.DATAB
addr[19] => spm_addr[19].DATAIN
addr[20] => bus_addr.DATAB
addr[20] => spm_addr[20].DATAIN
addr[21] => bus_addr.DATAB
addr[21] => spm_addr[21].DATAIN
addr[22] => bus_addr.DATAB
addr[22] => spm_addr[22].DATAIN
addr[23] => bus_addr.DATAB
addr[23] => spm_addr[23].DATAIN
addr[24] => bus_addr.DATAB
addr[24] => spm_addr[24].DATAIN
addr[25] => bus_addr.DATAB
addr[25] => spm_addr[25].DATAIN
addr[26] => bus_addr.DATAB
addr[26] => spm_addr[26].DATAIN
addr[27] => bus_addr.DATAB
addr[27] => spm_addr[27].DATAIN
addr[27] => Equal0.IN0
addr[28] => bus_addr.DATAB
addr[28] => spm_addr[28].DATAIN
addr[28] => Equal0.IN2
addr[29] => bus_addr.DATAB
addr[29] => spm_addr[29].DATAIN
addr[29] => Equal0.IN1
as_ => always0.IN1
rw => bus_rw.DATAB
rw => spm_rw.DATAIN
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
wr_data[0] => bus_wr_data.DATAB
wr_data[0] => spm_wr_data[0].DATAIN
wr_data[1] => bus_wr_data.DATAB
wr_data[1] => spm_wr_data[1].DATAIN
wr_data[2] => bus_wr_data.DATAB
wr_data[2] => spm_wr_data[2].DATAIN
wr_data[3] => bus_wr_data.DATAB
wr_data[3] => spm_wr_data[3].DATAIN
wr_data[4] => bus_wr_data.DATAB
wr_data[4] => spm_wr_data[4].DATAIN
wr_data[5] => bus_wr_data.DATAB
wr_data[5] => spm_wr_data[5].DATAIN
wr_data[6] => bus_wr_data.DATAB
wr_data[6] => spm_wr_data[6].DATAIN
wr_data[7] => bus_wr_data.DATAB
wr_data[7] => spm_wr_data[7].DATAIN
wr_data[8] => bus_wr_data.DATAB
wr_data[8] => spm_wr_data[8].DATAIN
wr_data[9] => bus_wr_data.DATAB
wr_data[9] => spm_wr_data[9].DATAIN
wr_data[10] => bus_wr_data.DATAB
wr_data[10] => spm_wr_data[10].DATAIN
wr_data[11] => bus_wr_data.DATAB
wr_data[11] => spm_wr_data[11].DATAIN
wr_data[12] => bus_wr_data.DATAB
wr_data[12] => spm_wr_data[12].DATAIN
wr_data[13] => bus_wr_data.DATAB
wr_data[13] => spm_wr_data[13].DATAIN
wr_data[14] => bus_wr_data.DATAB
wr_data[14] => spm_wr_data[14].DATAIN
wr_data[15] => bus_wr_data.DATAB
wr_data[15] => spm_wr_data[15].DATAIN
wr_data[16] => bus_wr_data.DATAB
wr_data[16] => spm_wr_data[16].DATAIN
wr_data[17] => bus_wr_data.DATAB
wr_data[17] => spm_wr_data[17].DATAIN
wr_data[18] => bus_wr_data.DATAB
wr_data[18] => spm_wr_data[18].DATAIN
wr_data[19] => bus_wr_data.DATAB
wr_data[19] => spm_wr_data[19].DATAIN
wr_data[20] => bus_wr_data.DATAB
wr_data[20] => spm_wr_data[20].DATAIN
wr_data[21] => bus_wr_data.DATAB
wr_data[21] => spm_wr_data[21].DATAIN
wr_data[22] => bus_wr_data.DATAB
wr_data[22] => spm_wr_data[22].DATAIN
wr_data[23] => bus_wr_data.DATAB
wr_data[23] => spm_wr_data[23].DATAIN
wr_data[24] => bus_wr_data.DATAB
wr_data[24] => spm_wr_data[24].DATAIN
wr_data[25] => bus_wr_data.DATAB
wr_data[25] => spm_wr_data[25].DATAIN
wr_data[26] => bus_wr_data.DATAB
wr_data[26] => spm_wr_data[26].DATAIN
wr_data[27] => bus_wr_data.DATAB
wr_data[27] => spm_wr_data[27].DATAIN
wr_data[28] => bus_wr_data.DATAB
wr_data[28] => spm_wr_data[28].DATAIN
wr_data[29] => bus_wr_data.DATAB
wr_data[29] => spm_wr_data[29].DATAIN
wr_data[30] => bus_wr_data.DATAB
wr_data[30] => spm_wr_data[30].DATAIN
wr_data[31] => bus_wr_data.DATAB
wr_data[31] => spm_wr_data[31].DATAIN
rd_data[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
spm_rd_data[0] => rd_data.DATAB
spm_rd_data[1] => rd_data.DATAB
spm_rd_data[2] => rd_data.DATAB
spm_rd_data[3] => rd_data.DATAB
spm_rd_data[4] => rd_data.DATAB
spm_rd_data[5] => rd_data.DATAB
spm_rd_data[6] => rd_data.DATAB
spm_rd_data[7] => rd_data.DATAB
spm_rd_data[8] => rd_data.DATAB
spm_rd_data[9] => rd_data.DATAB
spm_rd_data[10] => rd_data.DATAB
spm_rd_data[11] => rd_data.DATAB
spm_rd_data[12] => rd_data.DATAB
spm_rd_data[13] => rd_data.DATAB
spm_rd_data[14] => rd_data.DATAB
spm_rd_data[15] => rd_data.DATAB
spm_rd_data[16] => rd_data.DATAB
spm_rd_data[17] => rd_data.DATAB
spm_rd_data[18] => rd_data.DATAB
spm_rd_data[19] => rd_data.DATAB
spm_rd_data[20] => rd_data.DATAB
spm_rd_data[21] => rd_data.DATAB
spm_rd_data[22] => rd_data.DATAB
spm_rd_data[23] => rd_data.DATAB
spm_rd_data[24] => rd_data.DATAB
spm_rd_data[25] => rd_data.DATAB
spm_rd_data[26] => rd_data.DATAB
spm_rd_data[27] => rd_data.DATAB
spm_rd_data[28] => rd_data.DATAB
spm_rd_data[29] => rd_data.DATAB
spm_rd_data[30] => rd_data.DATAB
spm_rd_data[31] => rd_data.DATAB
spm_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[17] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[18] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[19] <= addr[19].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[20] <= addr[20].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[21] <= addr[21].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[22] <= addr[22].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[23] <= addr[23].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[24] <= addr[24].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[25] <= addr[25].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[26] <= addr[26].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[27] <= addr[27].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[28] <= addr[28].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[29] <= addr[29].DB_MAX_OUTPUT_PORT_TYPE
spm_as_ <= spm_as_.DB_MAX_OUTPUT_PORT_TYPE
spm_rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[16] <= wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[17] <= wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[18] <= wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[19] <= wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[20] <= wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[21] <= wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[22] <= wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[23] <= wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[24] <= wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[25] <= wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[26] <= wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[27] <= wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[28] <= wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[29] <= wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[30] <= wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[31] <= wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rd_data[0] => rd_data.DATAB
bus_rd_data[0] => rd_buf.DATAB
bus_rd_data[1] => rd_data.DATAB
bus_rd_data[1] => rd_buf.DATAB
bus_rd_data[2] => rd_data.DATAB
bus_rd_data[2] => rd_buf.DATAB
bus_rd_data[3] => rd_data.DATAB
bus_rd_data[3] => rd_buf.DATAB
bus_rd_data[4] => rd_data.DATAB
bus_rd_data[4] => rd_buf.DATAB
bus_rd_data[5] => rd_data.DATAB
bus_rd_data[5] => rd_buf.DATAB
bus_rd_data[6] => rd_data.DATAB
bus_rd_data[6] => rd_buf.DATAB
bus_rd_data[7] => rd_data.DATAB
bus_rd_data[7] => rd_buf.DATAB
bus_rd_data[8] => rd_data.DATAB
bus_rd_data[8] => rd_buf.DATAB
bus_rd_data[9] => rd_data.DATAB
bus_rd_data[9] => rd_buf.DATAB
bus_rd_data[10] => rd_data.DATAB
bus_rd_data[10] => rd_buf.DATAB
bus_rd_data[11] => rd_data.DATAB
bus_rd_data[11] => rd_buf.DATAB
bus_rd_data[12] => rd_data.DATAB
bus_rd_data[12] => rd_buf.DATAB
bus_rd_data[13] => rd_data.DATAB
bus_rd_data[13] => rd_buf.DATAB
bus_rd_data[14] => rd_data.DATAB
bus_rd_data[14] => rd_buf.DATAB
bus_rd_data[15] => rd_data.DATAB
bus_rd_data[15] => rd_buf.DATAB
bus_rd_data[16] => rd_data.DATAB
bus_rd_data[16] => rd_buf.DATAB
bus_rd_data[17] => rd_data.DATAB
bus_rd_data[17] => rd_buf.DATAB
bus_rd_data[18] => rd_data.DATAB
bus_rd_data[18] => rd_buf.DATAB
bus_rd_data[19] => rd_data.DATAB
bus_rd_data[19] => rd_buf.DATAB
bus_rd_data[20] => rd_data.DATAB
bus_rd_data[20] => rd_buf.DATAB
bus_rd_data[21] => rd_data.DATAB
bus_rd_data[21] => rd_buf.DATAB
bus_rd_data[22] => rd_data.DATAB
bus_rd_data[22] => rd_buf.DATAB
bus_rd_data[23] => rd_data.DATAB
bus_rd_data[23] => rd_buf.DATAB
bus_rd_data[24] => rd_data.DATAB
bus_rd_data[24] => rd_buf.DATAB
bus_rd_data[25] => rd_data.DATAB
bus_rd_data[25] => rd_buf.DATAB
bus_rd_data[26] => rd_data.DATAB
bus_rd_data[26] => rd_buf.DATAB
bus_rd_data[27] => rd_data.DATAB
bus_rd_data[27] => rd_buf.DATAB
bus_rd_data[28] => rd_data.DATAB
bus_rd_data[28] => rd_buf.DATAB
bus_rd_data[29] => rd_data.DATAB
bus_rd_data[29] => rd_buf.DATAB
bus_rd_data[30] => rd_data.DATAB
bus_rd_data[30] => rd_buf.DATAB
bus_rd_data[31] => rd_data.DATAB
bus_rd_data[31] => rd_buf.DATAB
bus_rdy_ => Selector32.IN3
bus_rdy_ => bus_req_.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_rw.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => bus_as_.OUTPUTSELECT
bus_req_ <= bus_req_~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] <= bus_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[1] <= bus_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[2] <= bus_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[3] <= bus_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[4] <= bus_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[5] <= bus_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[6] <= bus_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[7] <= bus_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[8] <= bus_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[9] <= bus_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[10] <= bus_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[11] <= bus_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[12] <= bus_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[13] <= bus_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[14] <= bus_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[15] <= bus_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[16] <= bus_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[17] <= bus_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[18] <= bus_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[19] <= bus_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[20] <= bus_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[21] <= bus_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[22] <= bus_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[23] <= bus_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[24] <= bus_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[25] <= bus_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[26] <= bus_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[27] <= bus_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[28] <= bus_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[29] <= bus_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_as_ <= bus_as_~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rw <= bus_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[0] <= bus_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[1] <= bus_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[2] <= bus_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[3] <= bus_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[4] <= bus_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[5] <= bus_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[6] <= bus_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[7] <= bus_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[8] <= bus_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[9] <= bus_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[10] <= bus_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[11] <= bus_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[12] <= bus_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[13] <= bus_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[14] <= bus_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[15] <= bus_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[16] <= bus_wr_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[17] <= bus_wr_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[18] <= bus_wr_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[19] <= bus_wr_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[20] <= bus_wr_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[21] <= bus_wr_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[22] <= bus_wr_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[23] <= bus_wr_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[24] <= bus_wr_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[25] <= bus_wr_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[26] <= bus_wr_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[27] <= bus_wr_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[28] <= bus_wr_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[29] <= bus_wr_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[30] <= bus_wr_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[31] <= bus_wr_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|ifu_top:ifu_top_0|if_reg:if_reg_0
clk => if_en~reg0.CLK
clk => if_insn[0]~reg0.CLK
clk => if_insn[1]~reg0.CLK
clk => if_insn[2]~reg0.CLK
clk => if_insn[3]~reg0.CLK
clk => if_insn[4]~reg0.CLK
clk => if_insn[5]~reg0.CLK
clk => if_insn[6]~reg0.CLK
clk => if_insn[7]~reg0.CLK
clk => if_insn[8]~reg0.CLK
clk => if_insn[9]~reg0.CLK
clk => if_insn[10]~reg0.CLK
clk => if_insn[11]~reg0.CLK
clk => if_insn[12]~reg0.CLK
clk => if_insn[13]~reg0.CLK
clk => if_insn[14]~reg0.CLK
clk => if_insn[15]~reg0.CLK
clk => if_insn[16]~reg0.CLK
clk => if_insn[17]~reg0.CLK
clk => if_insn[18]~reg0.CLK
clk => if_insn[19]~reg0.CLK
clk => if_insn[20]~reg0.CLK
clk => if_insn[21]~reg0.CLK
clk => if_insn[22]~reg0.CLK
clk => if_insn[23]~reg0.CLK
clk => if_insn[24]~reg0.CLK
clk => if_insn[25]~reg0.CLK
clk => if_insn[26]~reg0.CLK
clk => if_insn[27]~reg0.CLK
clk => if_insn[28]~reg0.CLK
clk => if_insn[29]~reg0.CLK
clk => if_insn[30]~reg0.CLK
clk => if_insn[31]~reg0.CLK
clk => if_pc[0]~reg0.CLK
clk => if_pc[1]~reg0.CLK
clk => if_pc[2]~reg0.CLK
clk => if_pc[3]~reg0.CLK
clk => if_pc[4]~reg0.CLK
clk => if_pc[5]~reg0.CLK
clk => if_pc[6]~reg0.CLK
clk => if_pc[7]~reg0.CLK
clk => if_pc[8]~reg0.CLK
clk => if_pc[9]~reg0.CLK
clk => if_pc[10]~reg0.CLK
clk => if_pc[11]~reg0.CLK
clk => if_pc[12]~reg0.CLK
clk => if_pc[13]~reg0.CLK
clk => if_pc[14]~reg0.CLK
clk => if_pc[15]~reg0.CLK
clk => if_pc[16]~reg0.CLK
clk => if_pc[17]~reg0.CLK
clk => if_pc[18]~reg0.CLK
clk => if_pc[19]~reg0.CLK
clk => if_pc[20]~reg0.CLK
clk => if_pc[21]~reg0.CLK
clk => if_pc[22]~reg0.CLK
clk => if_pc[23]~reg0.CLK
clk => if_pc[24]~reg0.CLK
clk => if_pc[25]~reg0.CLK
clk => if_pc[26]~reg0.CLK
clk => if_pc[27]~reg0.CLK
clk => if_pc[28]~reg0.CLK
clk => if_pc[29]~reg0.CLK
reset => if_en~reg0.ACLR
reset => if_insn[0]~reg0.ACLR
reset => if_insn[1]~reg0.ACLR
reset => if_insn[2]~reg0.ACLR
reset => if_insn[3]~reg0.ACLR
reset => if_insn[4]~reg0.ACLR
reset => if_insn[5]~reg0.ACLR
reset => if_insn[6]~reg0.ACLR
reset => if_insn[7]~reg0.ACLR
reset => if_insn[8]~reg0.ACLR
reset => if_insn[9]~reg0.ACLR
reset => if_insn[10]~reg0.ACLR
reset => if_insn[11]~reg0.ACLR
reset => if_insn[12]~reg0.ACLR
reset => if_insn[13]~reg0.ACLR
reset => if_insn[14]~reg0.ACLR
reset => if_insn[15]~reg0.ACLR
reset => if_insn[16]~reg0.ACLR
reset => if_insn[17]~reg0.ACLR
reset => if_insn[18]~reg0.ACLR
reset => if_insn[19]~reg0.ACLR
reset => if_insn[20]~reg0.ACLR
reset => if_insn[21]~reg0.ACLR
reset => if_insn[22]~reg0.ACLR
reset => if_insn[23]~reg0.ACLR
reset => if_insn[24]~reg0.ACLR
reset => if_insn[25]~reg0.ACLR
reset => if_insn[26]~reg0.ACLR
reset => if_insn[27]~reg0.ACLR
reset => if_insn[28]~reg0.ACLR
reset => if_insn[29]~reg0.ACLR
reset => if_insn[30]~reg0.ACLR
reset => if_insn[31]~reg0.ACLR
reset => if_pc[0]~reg0.ACLR
reset => if_pc[1]~reg0.ACLR
reset => if_pc[2]~reg0.ACLR
reset => if_pc[3]~reg0.ACLR
reset => if_pc[4]~reg0.ACLR
reset => if_pc[5]~reg0.ACLR
reset => if_pc[6]~reg0.ACLR
reset => if_pc[7]~reg0.ACLR
reset => if_pc[8]~reg0.ACLR
reset => if_pc[9]~reg0.ACLR
reset => if_pc[10]~reg0.ACLR
reset => if_pc[11]~reg0.ACLR
reset => if_pc[12]~reg0.ACLR
reset => if_pc[13]~reg0.ACLR
reset => if_pc[14]~reg0.ACLR
reset => if_pc[15]~reg0.ACLR
reset => if_pc[16]~reg0.ACLR
reset => if_pc[17]~reg0.ACLR
reset => if_pc[18]~reg0.ACLR
reset => if_pc[19]~reg0.ACLR
reset => if_pc[20]~reg0.ACLR
reset => if_pc[21]~reg0.ACLR
reset => if_pc[22]~reg0.ACLR
reset => if_pc[23]~reg0.ACLR
reset => if_pc[24]~reg0.ACLR
reset => if_pc[25]~reg0.ACLR
reset => if_pc[26]~reg0.ACLR
reset => if_pc[27]~reg0.ACLR
reset => if_pc[28]~reg0.ACLR
reset => if_pc[29]~reg0.ACLR
insn[0] => if_insn.DATAA
insn[1] => if_insn.DATAA
insn[2] => if_insn.DATAA
insn[3] => if_insn.DATAA
insn[4] => if_insn.DATAA
insn[5] => if_insn.DATAA
insn[6] => if_insn.DATAA
insn[7] => if_insn.DATAA
insn[8] => if_insn.DATAA
insn[9] => if_insn.DATAA
insn[10] => if_insn.DATAA
insn[11] => if_insn.DATAA
insn[12] => if_insn.DATAA
insn[13] => if_insn.DATAA
insn[14] => if_insn.DATAA
insn[15] => if_insn.DATAA
insn[16] => if_insn.DATAA
insn[17] => if_insn.DATAA
insn[18] => if_insn.DATAA
insn[19] => if_insn.DATAA
insn[20] => if_insn.DATAA
insn[21] => if_insn.DATAA
insn[22] => if_insn.DATAA
insn[23] => if_insn.DATAA
insn[24] => if_insn.DATAA
insn[25] => if_insn.DATAA
insn[26] => if_insn.DATAA
insn[27] => if_insn.DATAA
insn[28] => if_insn.DATAA
insn[29] => if_insn.DATAA
insn[30] => if_insn.DATAA
insn[31] => if_insn.DATAA
stall => if_en~reg0.ENA
stall => if_pc[29]~reg0.ENA
stall => if_pc[28]~reg0.ENA
stall => if_pc[27]~reg0.ENA
stall => if_pc[26]~reg0.ENA
stall => if_pc[25]~reg0.ENA
stall => if_pc[24]~reg0.ENA
stall => if_pc[23]~reg0.ENA
stall => if_pc[22]~reg0.ENA
stall => if_pc[21]~reg0.ENA
stall => if_pc[20]~reg0.ENA
stall => if_pc[19]~reg0.ENA
stall => if_pc[18]~reg0.ENA
stall => if_pc[17]~reg0.ENA
stall => if_pc[16]~reg0.ENA
stall => if_pc[15]~reg0.ENA
stall => if_pc[14]~reg0.ENA
stall => if_pc[13]~reg0.ENA
stall => if_pc[12]~reg0.ENA
stall => if_pc[11]~reg0.ENA
stall => if_pc[10]~reg0.ENA
stall => if_pc[9]~reg0.ENA
stall => if_pc[8]~reg0.ENA
stall => if_pc[7]~reg0.ENA
stall => if_pc[6]~reg0.ENA
stall => if_pc[5]~reg0.ENA
stall => if_pc[4]~reg0.ENA
stall => if_pc[3]~reg0.ENA
stall => if_pc[2]~reg0.ENA
stall => if_pc[1]~reg0.ENA
stall => if_pc[0]~reg0.ENA
stall => if_insn[31]~reg0.ENA
stall => if_insn[30]~reg0.ENA
stall => if_insn[29]~reg0.ENA
stall => if_insn[28]~reg0.ENA
stall => if_insn[27]~reg0.ENA
stall => if_insn[26]~reg0.ENA
stall => if_insn[25]~reg0.ENA
stall => if_insn[24]~reg0.ENA
stall => if_insn[23]~reg0.ENA
stall => if_insn[22]~reg0.ENA
stall => if_insn[21]~reg0.ENA
stall => if_insn[20]~reg0.ENA
stall => if_insn[19]~reg0.ENA
stall => if_insn[18]~reg0.ENA
stall => if_insn[17]~reg0.ENA
stall => if_insn[16]~reg0.ENA
stall => if_insn[15]~reg0.ENA
stall => if_insn[14]~reg0.ENA
stall => if_insn[13]~reg0.ENA
stall => if_insn[12]~reg0.ENA
stall => if_insn[11]~reg0.ENA
stall => if_insn[10]~reg0.ENA
stall => if_insn[9]~reg0.ENA
stall => if_insn[8]~reg0.ENA
stall => if_insn[7]~reg0.ENA
stall => if_insn[6]~reg0.ENA
stall => if_insn[5]~reg0.ENA
stall => if_insn[4]~reg0.ENA
stall => if_insn[3]~reg0.ENA
stall => if_insn[2]~reg0.ENA
stall => if_insn[1]~reg0.ENA
stall => if_insn[0]~reg0.ENA
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_pc.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_insn.OUTPUTSELECT
flush => if_en~reg0.DATAIN
new_pc[0] => if_pc.DATAB
new_pc[1] => if_pc.DATAB
new_pc[2] => if_pc.DATAB
new_pc[3] => if_pc.DATAB
new_pc[4] => if_pc.DATAB
new_pc[5] => if_pc.DATAB
new_pc[6] => if_pc.DATAB
new_pc[7] => if_pc.DATAB
new_pc[8] => if_pc.DATAB
new_pc[9] => if_pc.DATAB
new_pc[10] => if_pc.DATAB
new_pc[11] => if_pc.DATAB
new_pc[12] => if_pc.DATAB
new_pc[13] => if_pc.DATAB
new_pc[14] => if_pc.DATAB
new_pc[15] => if_pc.DATAB
new_pc[16] => if_pc.DATAB
new_pc[17] => if_pc.DATAB
new_pc[18] => if_pc.DATAB
new_pc[19] => if_pc.DATAB
new_pc[20] => if_pc.DATAB
new_pc[21] => if_pc.DATAB
new_pc[22] => if_pc.DATAB
new_pc[23] => if_pc.DATAB
new_pc[24] => if_pc.DATAB
new_pc[25] => if_pc.DATAB
new_pc[26] => if_pc.DATAB
new_pc[27] => if_pc.DATAB
new_pc[28] => if_pc.DATAB
new_pc[29] => if_pc.DATAB
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_taken => if_pc.OUTPUTSELECT
br_addr[0] => if_pc.DATAB
br_addr[1] => if_pc.DATAB
br_addr[2] => if_pc.DATAB
br_addr[3] => if_pc.DATAB
br_addr[4] => if_pc.DATAB
br_addr[5] => if_pc.DATAB
br_addr[6] => if_pc.DATAB
br_addr[7] => if_pc.DATAB
br_addr[8] => if_pc.DATAB
br_addr[9] => if_pc.DATAB
br_addr[10] => if_pc.DATAB
br_addr[11] => if_pc.DATAB
br_addr[12] => if_pc.DATAB
br_addr[13] => if_pc.DATAB
br_addr[14] => if_pc.DATAB
br_addr[15] => if_pc.DATAB
br_addr[16] => if_pc.DATAB
br_addr[17] => if_pc.DATAB
br_addr[18] => if_pc.DATAB
br_addr[19] => if_pc.DATAB
br_addr[20] => if_pc.DATAB
br_addr[21] => if_pc.DATAB
br_addr[22] => if_pc.DATAB
br_addr[23] => if_pc.DATAB
br_addr[24] => if_pc.DATAB
br_addr[25] => if_pc.DATAB
br_addr[26] => if_pc.DATAB
br_addr[27] => if_pc.DATAB
br_addr[28] => if_pc.DATAB
br_addr[29] => if_pc.DATAB
if_pc[0] <= if_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[1] <= if_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[2] <= if_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[3] <= if_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[4] <= if_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[5] <= if_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[6] <= if_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[7] <= if_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[8] <= if_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[9] <= if_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[10] <= if_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[11] <= if_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[12] <= if_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[13] <= if_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[14] <= if_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[15] <= if_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[16] <= if_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[17] <= if_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[18] <= if_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[19] <= if_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[20] <= if_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[21] <= if_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[22] <= if_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[23] <= if_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[24] <= if_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[25] <= if_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[26] <= if_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[27] <= if_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[28] <= if_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_pc[29] <= if_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[0] <= if_insn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[1] <= if_insn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[2] <= if_insn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[3] <= if_insn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[4] <= if_insn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[5] <= if_insn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[6] <= if_insn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[7] <= if_insn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[8] <= if_insn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[9] <= if_insn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[10] <= if_insn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[11] <= if_insn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[12] <= if_insn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[13] <= if_insn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[14] <= if_insn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[15] <= if_insn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[16] <= if_insn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[17] <= if_insn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[18] <= if_insn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[19] <= if_insn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[20] <= if_insn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[21] <= if_insn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[22] <= if_insn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[23] <= if_insn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[24] <= if_insn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[25] <= if_insn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[26] <= if_insn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[27] <= if_insn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[28] <= if_insn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[29] <= if_insn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[30] <= if_insn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_insn[31] <= if_insn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_en <= if_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|idu_top:idu_top_0
clk => clk.IN1
reset => reset.IN1
stall => stall.IN1
flush => flush.IN1
id_pc[0] <= id_reg:id_reg_0.id_pc
id_pc[1] <= id_reg:id_reg_0.id_pc
id_pc[2] <= id_reg:id_reg_0.id_pc
id_pc[3] <= id_reg:id_reg_0.id_pc
id_pc[4] <= id_reg:id_reg_0.id_pc
id_pc[5] <= id_reg:id_reg_0.id_pc
id_pc[6] <= id_reg:id_reg_0.id_pc
id_pc[7] <= id_reg:id_reg_0.id_pc
id_pc[8] <= id_reg:id_reg_0.id_pc
id_pc[9] <= id_reg:id_reg_0.id_pc
id_pc[10] <= id_reg:id_reg_0.id_pc
id_pc[11] <= id_reg:id_reg_0.id_pc
id_pc[12] <= id_reg:id_reg_0.id_pc
id_pc[13] <= id_reg:id_reg_0.id_pc
id_pc[14] <= id_reg:id_reg_0.id_pc
id_pc[15] <= id_reg:id_reg_0.id_pc
id_pc[16] <= id_reg:id_reg_0.id_pc
id_pc[17] <= id_reg:id_reg_0.id_pc
id_pc[18] <= id_reg:id_reg_0.id_pc
id_pc[19] <= id_reg:id_reg_0.id_pc
id_pc[20] <= id_reg:id_reg_0.id_pc
id_pc[21] <= id_reg:id_reg_0.id_pc
id_pc[22] <= id_reg:id_reg_0.id_pc
id_pc[23] <= id_reg:id_reg_0.id_pc
id_pc[24] <= id_reg:id_reg_0.id_pc
id_pc[25] <= id_reg:id_reg_0.id_pc
id_pc[26] <= id_reg:id_reg_0.id_pc
id_pc[27] <= id_reg:id_reg_0.id_pc
id_pc[28] <= id_reg:id_reg_0.id_pc
id_pc[29] <= id_reg:id_reg_0.id_pc
id_en <= id_en.DB_MAX_OUTPUT_PORT_TYPE
id_alu_op[0] <= id_reg:id_reg_0.id_alu_op
id_alu_op[1] <= id_reg:id_reg_0.id_alu_op
id_alu_op[2] <= id_reg:id_reg_0.id_alu_op
id_alu_op[3] <= id_reg:id_reg_0.id_alu_op
id_alu_in_0[0] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[1] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[2] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[3] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[4] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[5] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[6] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[7] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[8] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[9] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[10] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[11] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[12] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[13] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[14] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[15] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[16] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[17] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[18] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[19] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[20] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[21] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[22] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[23] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[24] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[25] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[26] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[27] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[28] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[29] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[30] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_0[31] <= id_reg:id_reg_0.id_alu_in_0
id_alu_in_1[0] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[1] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[2] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[3] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[4] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[5] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[6] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[7] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[8] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[9] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[10] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[11] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[12] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[13] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[14] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[15] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[16] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[17] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[18] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[19] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[20] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[21] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[22] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[23] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[24] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[25] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[26] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[27] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[28] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[29] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[30] <= id_reg:id_reg_0.id_alu_in_1
id_alu_in_1[31] <= id_reg:id_reg_0.id_alu_in_1
id_br_flag <= id_reg:id_reg_0.id_br_flag
id_mem_op[0] <= id_mem_op[0].DB_MAX_OUTPUT_PORT_TYPE
id_mem_op[1] <= id_mem_op[1].DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[0] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[1] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[2] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[3] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[4] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[5] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[6] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[7] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[8] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[9] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[10] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[11] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[12] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[13] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[14] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[15] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[16] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[17] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[18] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[19] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[20] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[21] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[22] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[23] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[24] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[25] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[26] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[27] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[28] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[29] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[30] <= id_reg:id_reg_0.id_mem_wr_data
id_mem_wr_data[31] <= id_reg:id_reg_0.id_mem_wr_data
id_ctrl_op[0] <= id_reg:id_reg_0.id_ctrl_op
id_ctrl_op[1] <= id_reg:id_reg_0.id_ctrl_op
id_dst_addr[0] <= id_dst_addr[0].DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[1] <= id_dst_addr[1].DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[2] <= id_dst_addr[2].DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[3] <= id_dst_addr[3].DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[4] <= id_dst_addr[4].DB_MAX_OUTPUT_PORT_TYPE
id_gpr_we_ <= id_gpr_we_.DB_MAX_OUTPUT_PORT_TYPE
id_exp_code[0] <= id_reg:id_reg_0.id_exp_code
id_exp_code[1] <= id_reg:id_reg_0.id_exp_code
id_exp_code[2] <= id_reg:id_reg_0.id_exp_code
ld_hazard <= decoder:decode_0.ld_hazard
br_taken <= decoder:decode_0.br_taken
br_addr[0] <= decoder:decode_0.br_addr
br_addr[1] <= decoder:decode_0.br_addr
br_addr[2] <= decoder:decode_0.br_addr
br_addr[3] <= decoder:decode_0.br_addr
br_addr[4] <= decoder:decode_0.br_addr
br_addr[5] <= decoder:decode_0.br_addr
br_addr[6] <= decoder:decode_0.br_addr
br_addr[7] <= decoder:decode_0.br_addr
br_addr[8] <= decoder:decode_0.br_addr
br_addr[9] <= decoder:decode_0.br_addr
br_addr[10] <= decoder:decode_0.br_addr
br_addr[11] <= decoder:decode_0.br_addr
br_addr[12] <= decoder:decode_0.br_addr
br_addr[13] <= decoder:decode_0.br_addr
br_addr[14] <= decoder:decode_0.br_addr
br_addr[15] <= decoder:decode_0.br_addr
br_addr[16] <= decoder:decode_0.br_addr
br_addr[17] <= decoder:decode_0.br_addr
br_addr[18] <= decoder:decode_0.br_addr
br_addr[19] <= decoder:decode_0.br_addr
br_addr[20] <= decoder:decode_0.br_addr
br_addr[21] <= decoder:decode_0.br_addr
br_addr[22] <= decoder:decode_0.br_addr
br_addr[23] <= decoder:decode_0.br_addr
br_addr[24] <= decoder:decode_0.br_addr
br_addr[25] <= decoder:decode_0.br_addr
br_addr[26] <= decoder:decode_0.br_addr
br_addr[27] <= decoder:decode_0.br_addr
br_addr[28] <= decoder:decode_0.br_addr
br_addr[29] <= decoder:decode_0.br_addr
mem_fwd_data[0] => mem_fwd_data[0].IN1
mem_fwd_data[1] => mem_fwd_data[1].IN1
mem_fwd_data[2] => mem_fwd_data[2].IN1
mem_fwd_data[3] => mem_fwd_data[3].IN1
mem_fwd_data[4] => mem_fwd_data[4].IN1
mem_fwd_data[5] => mem_fwd_data[5].IN1
mem_fwd_data[6] => mem_fwd_data[6].IN1
mem_fwd_data[7] => mem_fwd_data[7].IN1
mem_fwd_data[8] => mem_fwd_data[8].IN1
mem_fwd_data[9] => mem_fwd_data[9].IN1
mem_fwd_data[10] => mem_fwd_data[10].IN1
mem_fwd_data[11] => mem_fwd_data[11].IN1
mem_fwd_data[12] => mem_fwd_data[12].IN1
mem_fwd_data[13] => mem_fwd_data[13].IN1
mem_fwd_data[14] => mem_fwd_data[14].IN1
mem_fwd_data[15] => mem_fwd_data[15].IN1
mem_fwd_data[16] => mem_fwd_data[16].IN1
mem_fwd_data[17] => mem_fwd_data[17].IN1
mem_fwd_data[18] => mem_fwd_data[18].IN1
mem_fwd_data[19] => mem_fwd_data[19].IN1
mem_fwd_data[20] => mem_fwd_data[20].IN1
mem_fwd_data[21] => mem_fwd_data[21].IN1
mem_fwd_data[22] => mem_fwd_data[22].IN1
mem_fwd_data[23] => mem_fwd_data[23].IN1
mem_fwd_data[24] => mem_fwd_data[24].IN1
mem_fwd_data[25] => mem_fwd_data[25].IN1
mem_fwd_data[26] => mem_fwd_data[26].IN1
mem_fwd_data[27] => mem_fwd_data[27].IN1
mem_fwd_data[28] => mem_fwd_data[28].IN1
mem_fwd_data[29] => mem_fwd_data[29].IN1
mem_fwd_data[30] => mem_fwd_data[30].IN1
mem_fwd_data[31] => mem_fwd_data[31].IN1
ex_gpr_we_ => ex_gpr_we_.IN1
ex_dst_addr[0] => ex_dst_addr[0].IN1
ex_dst_addr[1] => ex_dst_addr[1].IN1
ex_dst_addr[2] => ex_dst_addr[2].IN1
ex_dst_addr[3] => ex_dst_addr[3].IN1
ex_dst_addr[4] => ex_dst_addr[4].IN1
ex_fwd_data[0] => ex_fwd_data[0].IN1
ex_fwd_data[1] => ex_fwd_data[1].IN1
ex_fwd_data[2] => ex_fwd_data[2].IN1
ex_fwd_data[3] => ex_fwd_data[3].IN1
ex_fwd_data[4] => ex_fwd_data[4].IN1
ex_fwd_data[5] => ex_fwd_data[5].IN1
ex_fwd_data[6] => ex_fwd_data[6].IN1
ex_fwd_data[7] => ex_fwd_data[7].IN1
ex_fwd_data[8] => ex_fwd_data[8].IN1
ex_fwd_data[9] => ex_fwd_data[9].IN1
ex_fwd_data[10] => ex_fwd_data[10].IN1
ex_fwd_data[11] => ex_fwd_data[11].IN1
ex_fwd_data[12] => ex_fwd_data[12].IN1
ex_fwd_data[13] => ex_fwd_data[13].IN1
ex_fwd_data[14] => ex_fwd_data[14].IN1
ex_fwd_data[15] => ex_fwd_data[15].IN1
ex_fwd_data[16] => ex_fwd_data[16].IN1
ex_fwd_data[17] => ex_fwd_data[17].IN1
ex_fwd_data[18] => ex_fwd_data[18].IN1
ex_fwd_data[19] => ex_fwd_data[19].IN1
ex_fwd_data[20] => ex_fwd_data[20].IN1
ex_fwd_data[21] => ex_fwd_data[21].IN1
ex_fwd_data[22] => ex_fwd_data[22].IN1
ex_fwd_data[23] => ex_fwd_data[23].IN1
ex_fwd_data[24] => ex_fwd_data[24].IN1
ex_fwd_data[25] => ex_fwd_data[25].IN1
ex_fwd_data[26] => ex_fwd_data[26].IN1
ex_fwd_data[27] => ex_fwd_data[27].IN1
ex_fwd_data[28] => ex_fwd_data[28].IN1
ex_fwd_data[29] => ex_fwd_data[29].IN1
ex_fwd_data[30] => ex_fwd_data[30].IN1
ex_fwd_data[31] => ex_fwd_data[31].IN1
creg_rd_addr[0] <= decoder:decode_0.creg_rd_addr
creg_rd_addr[1] <= decoder:decode_0.creg_rd_addr
creg_rd_addr[2] <= decoder:decode_0.creg_rd_addr
creg_rd_addr[3] <= decoder:decode_0.creg_rd_addr
creg_rd_addr[4] <= decoder:decode_0.creg_rd_addr
creg_rd_data[0] => creg_rd_data[0].IN1
creg_rd_data[1] => creg_rd_data[1].IN1
creg_rd_data[2] => creg_rd_data[2].IN1
creg_rd_data[3] => creg_rd_data[3].IN1
creg_rd_data[4] => creg_rd_data[4].IN1
creg_rd_data[5] => creg_rd_data[5].IN1
creg_rd_data[6] => creg_rd_data[6].IN1
creg_rd_data[7] => creg_rd_data[7].IN1
creg_rd_data[8] => creg_rd_data[8].IN1
creg_rd_data[9] => creg_rd_data[9].IN1
creg_rd_data[10] => creg_rd_data[10].IN1
creg_rd_data[11] => creg_rd_data[11].IN1
creg_rd_data[12] => creg_rd_data[12].IN1
creg_rd_data[13] => creg_rd_data[13].IN1
creg_rd_data[14] => creg_rd_data[14].IN1
creg_rd_data[15] => creg_rd_data[15].IN1
creg_rd_data[16] => creg_rd_data[16].IN1
creg_rd_data[17] => creg_rd_data[17].IN1
creg_rd_data[18] => creg_rd_data[18].IN1
creg_rd_data[19] => creg_rd_data[19].IN1
creg_rd_data[20] => creg_rd_data[20].IN1
creg_rd_data[21] => creg_rd_data[21].IN1
creg_rd_data[22] => creg_rd_data[22].IN1
creg_rd_data[23] => creg_rd_data[23].IN1
creg_rd_data[24] => creg_rd_data[24].IN1
creg_rd_data[25] => creg_rd_data[25].IN1
creg_rd_data[26] => creg_rd_data[26].IN1
creg_rd_data[27] => creg_rd_data[27].IN1
creg_rd_data[28] => creg_rd_data[28].IN1
creg_rd_data[29] => creg_rd_data[29].IN1
creg_rd_data[30] => creg_rd_data[30].IN1
creg_rd_data[31] => creg_rd_data[31].IN1
exe_mode[0] => exe_mode[0].IN1
gpr_rd_addr_1[0] <= decoder:decode_0.gpr_rd_addr_1
gpr_rd_addr_1[1] <= decoder:decode_0.gpr_rd_addr_1
gpr_rd_addr_1[2] <= decoder:decode_0.gpr_rd_addr_1
gpr_rd_addr_1[3] <= decoder:decode_0.gpr_rd_addr_1
gpr_rd_addr_1[4] <= decoder:decode_0.gpr_rd_addr_1
gpr_rd_addr_0[0] <= decoder:decode_0.gpr_rd_addr_0
gpr_rd_addr_0[1] <= decoder:decode_0.gpr_rd_addr_0
gpr_rd_addr_0[2] <= decoder:decode_0.gpr_rd_addr_0
gpr_rd_addr_0[3] <= decoder:decode_0.gpr_rd_addr_0
gpr_rd_addr_0[4] <= decoder:decode_0.gpr_rd_addr_0
gpr_rd_data_1[0] => gpr_rd_data_1[0].IN1
gpr_rd_data_1[1] => gpr_rd_data_1[1].IN1
gpr_rd_data_1[2] => gpr_rd_data_1[2].IN1
gpr_rd_data_1[3] => gpr_rd_data_1[3].IN1
gpr_rd_data_1[4] => gpr_rd_data_1[4].IN1
gpr_rd_data_1[5] => gpr_rd_data_1[5].IN1
gpr_rd_data_1[6] => gpr_rd_data_1[6].IN1
gpr_rd_data_1[7] => gpr_rd_data_1[7].IN1
gpr_rd_data_1[8] => gpr_rd_data_1[8].IN1
gpr_rd_data_1[9] => gpr_rd_data_1[9].IN1
gpr_rd_data_1[10] => gpr_rd_data_1[10].IN1
gpr_rd_data_1[11] => gpr_rd_data_1[11].IN1
gpr_rd_data_1[12] => gpr_rd_data_1[12].IN1
gpr_rd_data_1[13] => gpr_rd_data_1[13].IN1
gpr_rd_data_1[14] => gpr_rd_data_1[14].IN1
gpr_rd_data_1[15] => gpr_rd_data_1[15].IN1
gpr_rd_data_1[16] => gpr_rd_data_1[16].IN1
gpr_rd_data_1[17] => gpr_rd_data_1[17].IN1
gpr_rd_data_1[18] => gpr_rd_data_1[18].IN1
gpr_rd_data_1[19] => gpr_rd_data_1[19].IN1
gpr_rd_data_1[20] => gpr_rd_data_1[20].IN1
gpr_rd_data_1[21] => gpr_rd_data_1[21].IN1
gpr_rd_data_1[22] => gpr_rd_data_1[22].IN1
gpr_rd_data_1[23] => gpr_rd_data_1[23].IN1
gpr_rd_data_1[24] => gpr_rd_data_1[24].IN1
gpr_rd_data_1[25] => gpr_rd_data_1[25].IN1
gpr_rd_data_1[26] => gpr_rd_data_1[26].IN1
gpr_rd_data_1[27] => gpr_rd_data_1[27].IN1
gpr_rd_data_1[28] => gpr_rd_data_1[28].IN1
gpr_rd_data_1[29] => gpr_rd_data_1[29].IN1
gpr_rd_data_1[30] => gpr_rd_data_1[30].IN1
gpr_rd_data_1[31] => gpr_rd_data_1[31].IN1
gpr_rd_data_0[0] => gpr_rd_data_0[0].IN1
gpr_rd_data_0[1] => gpr_rd_data_0[1].IN1
gpr_rd_data_0[2] => gpr_rd_data_0[2].IN1
gpr_rd_data_0[3] => gpr_rd_data_0[3].IN1
gpr_rd_data_0[4] => gpr_rd_data_0[4].IN1
gpr_rd_data_0[5] => gpr_rd_data_0[5].IN1
gpr_rd_data_0[6] => gpr_rd_data_0[6].IN1
gpr_rd_data_0[7] => gpr_rd_data_0[7].IN1
gpr_rd_data_0[8] => gpr_rd_data_0[8].IN1
gpr_rd_data_0[9] => gpr_rd_data_0[9].IN1
gpr_rd_data_0[10] => gpr_rd_data_0[10].IN1
gpr_rd_data_0[11] => gpr_rd_data_0[11].IN1
gpr_rd_data_0[12] => gpr_rd_data_0[12].IN1
gpr_rd_data_0[13] => gpr_rd_data_0[13].IN1
gpr_rd_data_0[14] => gpr_rd_data_0[14].IN1
gpr_rd_data_0[15] => gpr_rd_data_0[15].IN1
gpr_rd_data_0[16] => gpr_rd_data_0[16].IN1
gpr_rd_data_0[17] => gpr_rd_data_0[17].IN1
gpr_rd_data_0[18] => gpr_rd_data_0[18].IN1
gpr_rd_data_0[19] => gpr_rd_data_0[19].IN1
gpr_rd_data_0[20] => gpr_rd_data_0[20].IN1
gpr_rd_data_0[21] => gpr_rd_data_0[21].IN1
gpr_rd_data_0[22] => gpr_rd_data_0[22].IN1
gpr_rd_data_0[23] => gpr_rd_data_0[23].IN1
gpr_rd_data_0[24] => gpr_rd_data_0[24].IN1
gpr_rd_data_0[25] => gpr_rd_data_0[25].IN1
gpr_rd_data_0[26] => gpr_rd_data_0[26].IN1
gpr_rd_data_0[27] => gpr_rd_data_0[27].IN1
gpr_rd_data_0[28] => gpr_rd_data_0[28].IN1
gpr_rd_data_0[29] => gpr_rd_data_0[29].IN1
gpr_rd_data_0[30] => gpr_rd_data_0[30].IN1
gpr_rd_data_0[31] => gpr_rd_data_0[31].IN1
if_en => if_en.IN2
if_pc[0] => if_pc[0].IN2
if_pc[1] => if_pc[1].IN2
if_pc[2] => if_pc[2].IN2
if_pc[3] => if_pc[3].IN2
if_pc[4] => if_pc[4].IN2
if_pc[5] => if_pc[5].IN2
if_pc[6] => if_pc[6].IN2
if_pc[7] => if_pc[7].IN2
if_pc[8] => if_pc[8].IN2
if_pc[9] => if_pc[9].IN2
if_pc[10] => if_pc[10].IN2
if_pc[11] => if_pc[11].IN2
if_pc[12] => if_pc[12].IN2
if_pc[13] => if_pc[13].IN2
if_pc[14] => if_pc[14].IN2
if_pc[15] => if_pc[15].IN2
if_pc[16] => if_pc[16].IN2
if_pc[17] => if_pc[17].IN2
if_pc[18] => if_pc[18].IN2
if_pc[19] => if_pc[19].IN2
if_pc[20] => if_pc[20].IN2
if_pc[21] => if_pc[21].IN2
if_pc[22] => if_pc[22].IN2
if_pc[23] => if_pc[23].IN2
if_pc[24] => if_pc[24].IN2
if_pc[25] => if_pc[25].IN2
if_pc[26] => if_pc[26].IN2
if_pc[27] => if_pc[27].IN2
if_pc[28] => if_pc[28].IN2
if_pc[29] => if_pc[29].IN2
if_insn[0] => if_insn[0].IN1
if_insn[1] => if_insn[1].IN1
if_insn[2] => if_insn[2].IN1
if_insn[3] => if_insn[3].IN1
if_insn[4] => if_insn[4].IN1
if_insn[5] => if_insn[5].IN1
if_insn[6] => if_insn[6].IN1
if_insn[7] => if_insn[7].IN1
if_insn[8] => if_insn[8].IN1
if_insn[9] => if_insn[9].IN1
if_insn[10] => if_insn[10].IN1
if_insn[11] => if_insn[11].IN1
if_insn[12] => if_insn[12].IN1
if_insn[13] => if_insn[13].IN1
if_insn[14] => if_insn[14].IN1
if_insn[15] => if_insn[15].IN1
if_insn[16] => if_insn[16].IN1
if_insn[17] => if_insn[17].IN1
if_insn[18] => if_insn[18].IN1
if_insn[19] => if_insn[19].IN1
if_insn[20] => if_insn[20].IN1
if_insn[21] => if_insn[21].IN1
if_insn[22] => if_insn[22].IN1
if_insn[23] => if_insn[23].IN1
if_insn[24] => if_insn[24].IN1
if_insn[25] => if_insn[25].IN1
if_insn[26] => if_insn[26].IN1
if_insn[27] => if_insn[27].IN1
if_insn[28] => if_insn[28].IN1
if_insn[29] => if_insn[29].IN1
if_insn[30] => if_insn[30].IN1
if_insn[31] => if_insn[31].IN1


|cpu_top|idu_top:idu_top_0|decoder:decode_0
if_pc[0] => Add0.IN60
if_pc[0] => Add1.IN30
if_pc[1] => Add0.IN59
if_pc[1] => Add1.IN29
if_pc[2] => Add0.IN58
if_pc[2] => Add1.IN28
if_pc[3] => Add0.IN57
if_pc[3] => Add1.IN27
if_pc[4] => Add0.IN56
if_pc[4] => Add1.IN26
if_pc[5] => Add0.IN55
if_pc[5] => Add1.IN25
if_pc[6] => Add0.IN54
if_pc[6] => Add1.IN24
if_pc[7] => Add0.IN53
if_pc[7] => Add1.IN23
if_pc[8] => Add0.IN52
if_pc[8] => Add1.IN22
if_pc[9] => Add0.IN51
if_pc[9] => Add1.IN21
if_pc[10] => Add0.IN50
if_pc[10] => Add1.IN20
if_pc[11] => Add0.IN49
if_pc[11] => Add1.IN19
if_pc[12] => Add0.IN48
if_pc[12] => Add1.IN18
if_pc[13] => Add0.IN47
if_pc[13] => Add1.IN17
if_pc[14] => Add0.IN46
if_pc[14] => Add1.IN16
if_pc[15] => Add0.IN45
if_pc[15] => Add1.IN15
if_pc[16] => Add0.IN44
if_pc[16] => Add1.IN14
if_pc[17] => Add0.IN43
if_pc[17] => Add1.IN13
if_pc[18] => Add0.IN42
if_pc[18] => Add1.IN12
if_pc[19] => Add0.IN41
if_pc[19] => Add1.IN11
if_pc[20] => Add0.IN40
if_pc[20] => Add1.IN10
if_pc[21] => Add0.IN39
if_pc[21] => Add1.IN9
if_pc[22] => Add0.IN38
if_pc[22] => Add1.IN8
if_pc[23] => Add0.IN37
if_pc[23] => Add1.IN7
if_pc[24] => Add0.IN36
if_pc[24] => Add1.IN6
if_pc[25] => Add0.IN35
if_pc[25] => Add1.IN5
if_pc[26] => Add0.IN34
if_pc[26] => Add1.IN4
if_pc[27] => Add0.IN33
if_pc[27] => Add1.IN3
if_pc[28] => Add0.IN32
if_pc[28] => Add1.IN2
if_pc[29] => Add0.IN31
if_pc[29] => Add1.IN1
if_insn[0] => Add1.IN60
if_insn[0] => Selector66.IN3
if_insn[1] => Add1.IN59
if_insn[1] => Selector65.IN3
if_insn[2] => Add1.IN58
if_insn[2] => Selector64.IN3
if_insn[3] => Add1.IN57
if_insn[3] => Selector63.IN3
if_insn[4] => Add1.IN56
if_insn[4] => Selector62.IN3
if_insn[5] => Add1.IN55
if_insn[5] => Selector61.IN3
if_insn[6] => Add1.IN54
if_insn[6] => Selector60.IN3
if_insn[7] => Add1.IN53
if_insn[7] => Selector59.IN3
if_insn[8] => Add1.IN52
if_insn[8] => Selector58.IN3
if_insn[9] => Add1.IN51
if_insn[9] => Selector57.IN3
if_insn[10] => Add1.IN50
if_insn[10] => Selector56.IN3
if_insn[11] => Add1.IN49
if_insn[11] => Selector102.IN5
if_insn[11] => Selector55.IN3
if_insn[12] => Add1.IN48
if_insn[12] => Selector101.IN5
if_insn[12] => Selector54.IN3
if_insn[13] => Add1.IN47
if_insn[13] => Selector100.IN5
if_insn[13] => Selector53.IN3
if_insn[14] => Add1.IN46
if_insn[14] => Selector99.IN5
if_insn[14] => Selector52.IN3
if_insn[15] => Selector98.IN5
if_insn[15] => Selector35.IN4
if_insn[15] => Selector36.IN4
if_insn[15] => Add1.IN31
if_insn[15] => Selector37.IN4
if_insn[15] => Add1.IN32
if_insn[15] => Selector38.IN4
if_insn[15] => Add1.IN33
if_insn[15] => Selector39.IN4
if_insn[15] => Add1.IN34
if_insn[15] => Selector40.IN4
if_insn[15] => Add1.IN35
if_insn[15] => Selector41.IN4
if_insn[15] => Add1.IN36
if_insn[15] => Selector42.IN4
if_insn[15] => Add1.IN37
if_insn[15] => Selector43.IN4
if_insn[15] => Add1.IN38
if_insn[15] => Selector44.IN4
if_insn[15] => Add1.IN39
if_insn[15] => Selector45.IN4
if_insn[15] => Add1.IN40
if_insn[15] => Selector46.IN4
if_insn[15] => Add1.IN41
if_insn[15] => Selector47.IN4
if_insn[15] => Add1.IN42
if_insn[15] => Selector48.IN4
if_insn[15] => Add1.IN43
if_insn[15] => Selector49.IN4
if_insn[15] => Add1.IN44
if_insn[15] => Selector50.IN4
if_insn[15] => Add1.IN45
if_insn[15] => Selector51.IN3
if_insn[16] => Equal2.IN9
if_insn[16] => Equal3.IN9
if_insn[16] => Selector102.IN4
if_insn[16] => gpr_rd_addr_1[0].DATAIN
if_insn[17] => Equal2.IN8
if_insn[17] => Equal3.IN8
if_insn[17] => Selector101.IN4
if_insn[17] => gpr_rd_addr_1[1].DATAIN
if_insn[18] => Equal2.IN7
if_insn[18] => Equal3.IN7
if_insn[18] => Selector100.IN4
if_insn[18] => gpr_rd_addr_1[2].DATAIN
if_insn[19] => Equal2.IN6
if_insn[19] => Equal3.IN6
if_insn[19] => Selector99.IN4
if_insn[19] => gpr_rd_addr_1[3].DATAIN
if_insn[20] => Equal2.IN5
if_insn[20] => Equal3.IN5
if_insn[20] => Selector98.IN4
if_insn[20] => gpr_rd_addr_1[4].DATAIN
if_insn[21] => Equal0.IN9
if_insn[21] => Equal1.IN9
if_insn[21] => gpr_rd_addr_0[0].DATAIN
if_insn[21] => creg_rd_addr[0].DATAIN
if_insn[22] => Equal0.IN8
if_insn[22] => Equal1.IN8
if_insn[22] => gpr_rd_addr_0[1].DATAIN
if_insn[22] => creg_rd_addr[1].DATAIN
if_insn[23] => Equal0.IN7
if_insn[23] => Equal1.IN7
if_insn[23] => gpr_rd_addr_0[2].DATAIN
if_insn[23] => creg_rd_addr[2].DATAIN
if_insn[24] => Equal0.IN6
if_insn[24] => Equal1.IN6
if_insn[24] => gpr_rd_addr_0[3].DATAIN
if_insn[24] => creg_rd_addr[3].DATAIN
if_insn[25] => Equal0.IN5
if_insn[25] => Equal1.IN5
if_insn[25] => gpr_rd_addr_0[4].DATAIN
if_insn[25] => creg_rd_addr[4].DATAIN
if_insn[26] => Decoder0.IN5
if_insn[27] => Decoder0.IN4
if_insn[28] => Decoder0.IN3
if_insn[29] => Decoder0.IN2
if_insn[30] => Decoder0.IN1
if_insn[31] => Decoder0.IN0
if_en => ~NO_FANOUT~
gpr_rd_data_0[0] => ra_data.DATAA
gpr_rd_data_0[1] => ra_data.DATAA
gpr_rd_data_0[2] => ra_data.DATAA
gpr_rd_data_0[3] => ra_data.DATAA
gpr_rd_data_0[4] => ra_data.DATAA
gpr_rd_data_0[5] => ra_data.DATAA
gpr_rd_data_0[6] => ra_data.DATAA
gpr_rd_data_0[7] => ra_data.DATAA
gpr_rd_data_0[8] => ra_data.DATAA
gpr_rd_data_0[9] => ra_data.DATAA
gpr_rd_data_0[10] => ra_data.DATAA
gpr_rd_data_0[11] => ra_data.DATAA
gpr_rd_data_0[12] => ra_data.DATAA
gpr_rd_data_0[13] => ra_data.DATAA
gpr_rd_data_0[14] => ra_data.DATAA
gpr_rd_data_0[15] => ra_data.DATAA
gpr_rd_data_0[16] => ra_data.DATAA
gpr_rd_data_0[17] => ra_data.DATAA
gpr_rd_data_0[18] => ra_data.DATAA
gpr_rd_data_0[19] => ra_data.DATAA
gpr_rd_data_0[20] => ra_data.DATAA
gpr_rd_data_0[21] => ra_data.DATAA
gpr_rd_data_0[22] => ra_data.DATAA
gpr_rd_data_0[23] => ra_data.DATAA
gpr_rd_data_0[24] => ra_data.DATAA
gpr_rd_data_0[25] => ra_data.DATAA
gpr_rd_data_0[26] => ra_data.DATAA
gpr_rd_data_0[27] => ra_data.DATAA
gpr_rd_data_0[28] => ra_data.DATAA
gpr_rd_data_0[29] => ra_data.DATAA
gpr_rd_data_0[30] => ra_data.DATAA
gpr_rd_data_0[31] => ra_data.DATAA
gpr_rd_data_1[0] => rb_data.DATAA
gpr_rd_data_1[1] => rb_data.DATAA
gpr_rd_data_1[2] => rb_data.DATAA
gpr_rd_data_1[3] => rb_data.DATAA
gpr_rd_data_1[4] => rb_data.DATAA
gpr_rd_data_1[5] => rb_data.DATAA
gpr_rd_data_1[6] => rb_data.DATAA
gpr_rd_data_1[7] => rb_data.DATAA
gpr_rd_data_1[8] => rb_data.DATAA
gpr_rd_data_1[9] => rb_data.DATAA
gpr_rd_data_1[10] => rb_data.DATAA
gpr_rd_data_1[11] => rb_data.DATAA
gpr_rd_data_1[12] => rb_data.DATAA
gpr_rd_data_1[13] => rb_data.DATAA
gpr_rd_data_1[14] => rb_data.DATAA
gpr_rd_data_1[15] => rb_data.DATAA
gpr_rd_data_1[16] => rb_data.DATAA
gpr_rd_data_1[17] => rb_data.DATAA
gpr_rd_data_1[18] => rb_data.DATAA
gpr_rd_data_1[19] => rb_data.DATAA
gpr_rd_data_1[20] => rb_data.DATAA
gpr_rd_data_1[21] => rb_data.DATAA
gpr_rd_data_1[22] => rb_data.DATAA
gpr_rd_data_1[23] => rb_data.DATAA
gpr_rd_data_1[24] => rb_data.DATAA
gpr_rd_data_1[25] => rb_data.DATAA
gpr_rd_data_1[26] => rb_data.DATAA
gpr_rd_data_1[27] => rb_data.DATAA
gpr_rd_data_1[28] => rb_data.DATAA
gpr_rd_data_1[29] => rb_data.DATAA
gpr_rd_data_1[30] => rb_data.DATAA
gpr_rd_data_1[31] => rb_data.DATAA
gpr_rd_addr_0[0] <= if_insn[21].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_0[1] <= if_insn[22].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_0[2] <= if_insn[23].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_0[3] <= if_insn[24].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_0[4] <= if_insn[25].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_1[0] <= if_insn[16].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_1[1] <= if_insn[17].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_1[2] <= if_insn[18].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_1[3] <= if_insn[19].DB_MAX_OUTPUT_PORT_TYPE
gpr_rd_addr_1[4] <= if_insn[20].DB_MAX_OUTPUT_PORT_TYPE
id_en => always0.IN0
id_en => always1.IN1
id_dst_addr[0] => Equal0.IN4
id_dst_addr[0] => Equal2.IN4
id_dst_addr[1] => Equal0.IN3
id_dst_addr[1] => Equal2.IN3
id_dst_addr[2] => Equal0.IN2
id_dst_addr[2] => Equal2.IN2
id_dst_addr[3] => Equal0.IN1
id_dst_addr[3] => Equal2.IN1
id_dst_addr[4] => Equal0.IN0
id_dst_addr[4] => Equal2.IN0
id_gpr_we_ => always0.IN1
id_mem_op[0] => Equal4.IN0
id_mem_op[1] => Equal4.IN1
ex_en => always0.IN0
ex_dst_addr[0] => Equal1.IN4
ex_dst_addr[0] => Equal3.IN4
ex_dst_addr[1] => Equal1.IN3
ex_dst_addr[1] => Equal3.IN3
ex_dst_addr[2] => Equal1.IN2
ex_dst_addr[2] => Equal3.IN2
ex_dst_addr[3] => Equal1.IN1
ex_dst_addr[3] => Equal3.IN1
ex_dst_addr[4] => Equal1.IN0
ex_dst_addr[4] => Equal3.IN0
ex_gpr_we_ => always0.IN1
ex_fwd_data[0] => s_ra_data[0].DATAB
ex_fwd_data[0] => rb_data.DATAB
ex_fwd_data[1] => s_ra_data[1].DATAB
ex_fwd_data[1] => rb_data.DATAB
ex_fwd_data[2] => jr_target[0].DATAB
ex_fwd_data[2] => rb_data.DATAB
ex_fwd_data[3] => jr_target[1].DATAB
ex_fwd_data[3] => rb_data.DATAB
ex_fwd_data[4] => jr_target[2].DATAB
ex_fwd_data[4] => rb_data.DATAB
ex_fwd_data[5] => jr_target[3].DATAB
ex_fwd_data[5] => rb_data.DATAB
ex_fwd_data[6] => jr_target[4].DATAB
ex_fwd_data[6] => rb_data.DATAB
ex_fwd_data[7] => jr_target[5].DATAB
ex_fwd_data[7] => rb_data.DATAB
ex_fwd_data[8] => jr_target[6].DATAB
ex_fwd_data[8] => rb_data.DATAB
ex_fwd_data[9] => jr_target[7].DATAB
ex_fwd_data[9] => rb_data.DATAB
ex_fwd_data[10] => jr_target[8].DATAB
ex_fwd_data[10] => rb_data.DATAB
ex_fwd_data[11] => jr_target[9].DATAB
ex_fwd_data[11] => rb_data.DATAB
ex_fwd_data[12] => jr_target[10].DATAB
ex_fwd_data[12] => rb_data.DATAB
ex_fwd_data[13] => jr_target[11].DATAB
ex_fwd_data[13] => rb_data.DATAB
ex_fwd_data[14] => jr_target[12].DATAB
ex_fwd_data[14] => rb_data.DATAB
ex_fwd_data[15] => jr_target[13].DATAB
ex_fwd_data[15] => rb_data.DATAB
ex_fwd_data[16] => jr_target[14].DATAB
ex_fwd_data[16] => rb_data.DATAB
ex_fwd_data[17] => jr_target[15].DATAB
ex_fwd_data[17] => rb_data.DATAB
ex_fwd_data[18] => jr_target[16].DATAB
ex_fwd_data[18] => rb_data.DATAB
ex_fwd_data[19] => jr_target[17].DATAB
ex_fwd_data[19] => rb_data.DATAB
ex_fwd_data[20] => jr_target[18].DATAB
ex_fwd_data[20] => rb_data.DATAB
ex_fwd_data[21] => jr_target[19].DATAB
ex_fwd_data[21] => rb_data.DATAB
ex_fwd_data[22] => jr_target[20].DATAB
ex_fwd_data[22] => rb_data.DATAB
ex_fwd_data[23] => jr_target[21].DATAB
ex_fwd_data[23] => rb_data.DATAB
ex_fwd_data[24] => jr_target[22].DATAB
ex_fwd_data[24] => rb_data.DATAB
ex_fwd_data[25] => jr_target[23].DATAB
ex_fwd_data[25] => rb_data.DATAB
ex_fwd_data[26] => jr_target[24].DATAB
ex_fwd_data[26] => rb_data.DATAB
ex_fwd_data[27] => jr_target[25].DATAB
ex_fwd_data[27] => rb_data.DATAB
ex_fwd_data[28] => jr_target[26].DATAB
ex_fwd_data[28] => rb_data.DATAB
ex_fwd_data[29] => jr_target[27].DATAB
ex_fwd_data[29] => rb_data.DATAB
ex_fwd_data[30] => jr_target[28].DATAB
ex_fwd_data[30] => rb_data.DATAB
ex_fwd_data[31] => jr_target[29].DATAB
ex_fwd_data[31] => rb_data.DATAB
mem_fwd_data[0] => ra_data.DATAB
mem_fwd_data[0] => rb_data.DATAB
mem_fwd_data[1] => ra_data.DATAB
mem_fwd_data[1] => rb_data.DATAB
mem_fwd_data[2] => ra_data.DATAB
mem_fwd_data[2] => rb_data.DATAB
mem_fwd_data[3] => ra_data.DATAB
mem_fwd_data[3] => rb_data.DATAB
mem_fwd_data[4] => ra_data.DATAB
mem_fwd_data[4] => rb_data.DATAB
mem_fwd_data[5] => ra_data.DATAB
mem_fwd_data[5] => rb_data.DATAB
mem_fwd_data[6] => ra_data.DATAB
mem_fwd_data[6] => rb_data.DATAB
mem_fwd_data[7] => ra_data.DATAB
mem_fwd_data[7] => rb_data.DATAB
mem_fwd_data[8] => ra_data.DATAB
mem_fwd_data[8] => rb_data.DATAB
mem_fwd_data[9] => ra_data.DATAB
mem_fwd_data[9] => rb_data.DATAB
mem_fwd_data[10] => ra_data.DATAB
mem_fwd_data[10] => rb_data.DATAB
mem_fwd_data[11] => ra_data.DATAB
mem_fwd_data[11] => rb_data.DATAB
mem_fwd_data[12] => ra_data.DATAB
mem_fwd_data[12] => rb_data.DATAB
mem_fwd_data[13] => ra_data.DATAB
mem_fwd_data[13] => rb_data.DATAB
mem_fwd_data[14] => ra_data.DATAB
mem_fwd_data[14] => rb_data.DATAB
mem_fwd_data[15] => ra_data.DATAB
mem_fwd_data[15] => rb_data.DATAB
mem_fwd_data[16] => ra_data.DATAB
mem_fwd_data[16] => rb_data.DATAB
mem_fwd_data[17] => ra_data.DATAB
mem_fwd_data[17] => rb_data.DATAB
mem_fwd_data[18] => ra_data.DATAB
mem_fwd_data[18] => rb_data.DATAB
mem_fwd_data[19] => ra_data.DATAB
mem_fwd_data[19] => rb_data.DATAB
mem_fwd_data[20] => ra_data.DATAB
mem_fwd_data[20] => rb_data.DATAB
mem_fwd_data[21] => ra_data.DATAB
mem_fwd_data[21] => rb_data.DATAB
mem_fwd_data[22] => ra_data.DATAB
mem_fwd_data[22] => rb_data.DATAB
mem_fwd_data[23] => ra_data.DATAB
mem_fwd_data[23] => rb_data.DATAB
mem_fwd_data[24] => ra_data.DATAB
mem_fwd_data[24] => rb_data.DATAB
mem_fwd_data[25] => ra_data.DATAB
mem_fwd_data[25] => rb_data.DATAB
mem_fwd_data[26] => ra_data.DATAB
mem_fwd_data[26] => rb_data.DATAB
mem_fwd_data[27] => ra_data.DATAB
mem_fwd_data[27] => rb_data.DATAB
mem_fwd_data[28] => ra_data.DATAB
mem_fwd_data[28] => rb_data.DATAB
mem_fwd_data[29] => ra_data.DATAB
mem_fwd_data[29] => rb_data.DATAB
mem_fwd_data[30] => ra_data.DATAB
mem_fwd_data[30] => rb_data.DATAB
mem_fwd_data[31] => ra_data.DATAB
mem_fwd_data[31] => rb_data.DATAB
exe_mode => Selector0.IN7
exe_mode => Selector1.IN7
exe_mode => Selector0.IN8
exe_mode => Selector1.IN8
exe_mode => Selector0.IN9
exe_mode => Selector1.IN9
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => alu_in_0.OUTPUTSELECT
exe_mode => Selector34.IN2
exe_mode => ctrl_op.DATAB
exe_mode => ctrl_op.DATAB
creg_rd_data[0] => alu_in_0.DATAB
creg_rd_data[1] => alu_in_0.DATAB
creg_rd_data[2] => alu_in_0.DATAB
creg_rd_data[3] => alu_in_0.DATAB
creg_rd_data[4] => alu_in_0.DATAB
creg_rd_data[5] => alu_in_0.DATAB
creg_rd_data[6] => alu_in_0.DATAB
creg_rd_data[7] => alu_in_0.DATAB
creg_rd_data[8] => alu_in_0.DATAB
creg_rd_data[9] => alu_in_0.DATAB
creg_rd_data[10] => alu_in_0.DATAB
creg_rd_data[11] => alu_in_0.DATAB
creg_rd_data[12] => alu_in_0.DATAB
creg_rd_data[13] => alu_in_0.DATAB
creg_rd_data[14] => alu_in_0.DATAB
creg_rd_data[15] => alu_in_0.DATAB
creg_rd_data[16] => alu_in_0.DATAB
creg_rd_data[17] => alu_in_0.DATAB
creg_rd_data[18] => alu_in_0.DATAB
creg_rd_data[19] => alu_in_0.DATAB
creg_rd_data[20] => alu_in_0.DATAB
creg_rd_data[21] => alu_in_0.DATAB
creg_rd_data[22] => alu_in_0.DATAB
creg_rd_data[23] => alu_in_0.DATAB
creg_rd_data[24] => alu_in_0.DATAB
creg_rd_data[25] => alu_in_0.DATAB
creg_rd_data[26] => alu_in_0.DATAB
creg_rd_data[27] => alu_in_0.DATAB
creg_rd_data[28] => alu_in_0.DATAB
creg_rd_data[29] => alu_in_0.DATAB
creg_rd_data[30] => alu_in_0.DATAB
creg_rd_data[31] => alu_in_0.DATAB
creg_rd_addr[0] <= if_insn[21].DB_MAX_OUTPUT_PORT_TYPE
creg_rd_addr[1] <= if_insn[22].DB_MAX_OUTPUT_PORT_TYPE
creg_rd_addr[2] <= if_insn[23].DB_MAX_OUTPUT_PORT_TYPE
creg_rd_addr[3] <= if_insn[24].DB_MAX_OUTPUT_PORT_TYPE
creg_rd_addr[4] <= if_insn[25].DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[0] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[1] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[2] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[3] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[4] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[5] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[6] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[7] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[8] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[9] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[10] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[11] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[12] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[13] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[14] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[15] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[16] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[17] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[18] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[19] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[20] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[21] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[22] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[23] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[24] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[25] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[26] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[27] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[28] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[29] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[30] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
alu_in_0[31] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[0] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[1] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[2] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[3] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[4] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[5] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[6] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[7] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[8] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[9] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[10] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[11] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[12] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[13] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[14] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[15] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[16] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[17] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[18] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[19] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[20] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[21] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[22] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[23] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[24] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[25] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[26] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[27] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[28] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[29] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[30] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
alu_in_1[31] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
br_addr[0] <= Selector96.DB_MAX_OUTPUT_PORT_TYPE
br_addr[1] <= Selector95.DB_MAX_OUTPUT_PORT_TYPE
br_addr[2] <= Selector94.DB_MAX_OUTPUT_PORT_TYPE
br_addr[3] <= Selector93.DB_MAX_OUTPUT_PORT_TYPE
br_addr[4] <= Selector92.DB_MAX_OUTPUT_PORT_TYPE
br_addr[5] <= Selector91.DB_MAX_OUTPUT_PORT_TYPE
br_addr[6] <= Selector90.DB_MAX_OUTPUT_PORT_TYPE
br_addr[7] <= Selector89.DB_MAX_OUTPUT_PORT_TYPE
br_addr[8] <= Selector88.DB_MAX_OUTPUT_PORT_TYPE
br_addr[9] <= Selector87.DB_MAX_OUTPUT_PORT_TYPE
br_addr[10] <= Selector86.DB_MAX_OUTPUT_PORT_TYPE
br_addr[11] <= Selector85.DB_MAX_OUTPUT_PORT_TYPE
br_addr[12] <= Selector84.DB_MAX_OUTPUT_PORT_TYPE
br_addr[13] <= Selector83.DB_MAX_OUTPUT_PORT_TYPE
br_addr[14] <= Selector82.DB_MAX_OUTPUT_PORT_TYPE
br_addr[15] <= Selector81.DB_MAX_OUTPUT_PORT_TYPE
br_addr[16] <= Selector80.DB_MAX_OUTPUT_PORT_TYPE
br_addr[17] <= Selector79.DB_MAX_OUTPUT_PORT_TYPE
br_addr[18] <= Selector78.DB_MAX_OUTPUT_PORT_TYPE
br_addr[19] <= Selector77.DB_MAX_OUTPUT_PORT_TYPE
br_addr[20] <= Selector76.DB_MAX_OUTPUT_PORT_TYPE
br_addr[21] <= Selector75.DB_MAX_OUTPUT_PORT_TYPE
br_addr[22] <= Selector74.DB_MAX_OUTPUT_PORT_TYPE
br_addr[23] <= Selector73.DB_MAX_OUTPUT_PORT_TYPE
br_addr[24] <= Selector72.DB_MAX_OUTPUT_PORT_TYPE
br_addr[25] <= Selector71.DB_MAX_OUTPUT_PORT_TYPE
br_addr[26] <= Selector70.DB_MAX_OUTPUT_PORT_TYPE
br_addr[27] <= Selector69.DB_MAX_OUTPUT_PORT_TYPE
br_addr[28] <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
br_addr[29] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
br_taken <= Selector97.DB_MAX_OUTPUT_PORT_TYPE
br_flag <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
mem_op[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
mem_op[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[0] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[1] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[2] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[3] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[4] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[5] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[6] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[7] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[8] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[9] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[10] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[11] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[12] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[13] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[14] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[15] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[16] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[17] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[18] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[19] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[20] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[21] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[22] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[23] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[24] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[25] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[26] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[27] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[28] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[29] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[30] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_data[31] <= rb_data.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op[0] <= ctrl_op.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op[1] <= ctrl_op.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[0] <= Selector102.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[1] <= Selector101.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[2] <= Selector100.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[3] <= Selector99.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[4] <= Selector98.DB_MAX_OUTPUT_PORT_TYPE
gpr_we_ <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
exp_code[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
exp_code[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
exp_code[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ld_hazard <= always1.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|idu_top:idu_top_0|id_reg:id_reg_0
clk => id_exp_code[0]~reg0.CLK
clk => id_exp_code[1]~reg0.CLK
clk => id_exp_code[2]~reg0.CLK
clk => id_gpr_we_~reg0.CLK
clk => id_dst_addr[0]~reg0.CLK
clk => id_dst_addr[1]~reg0.CLK
clk => id_dst_addr[2]~reg0.CLK
clk => id_dst_addr[3]~reg0.CLK
clk => id_dst_addr[4]~reg0.CLK
clk => id_ctrl_op[0]~reg0.CLK
clk => id_ctrl_op[1]~reg0.CLK
clk => id_mem_wr_data[0]~reg0.CLK
clk => id_mem_wr_data[1]~reg0.CLK
clk => id_mem_wr_data[2]~reg0.CLK
clk => id_mem_wr_data[3]~reg0.CLK
clk => id_mem_wr_data[4]~reg0.CLK
clk => id_mem_wr_data[5]~reg0.CLK
clk => id_mem_wr_data[6]~reg0.CLK
clk => id_mem_wr_data[7]~reg0.CLK
clk => id_mem_wr_data[8]~reg0.CLK
clk => id_mem_wr_data[9]~reg0.CLK
clk => id_mem_wr_data[10]~reg0.CLK
clk => id_mem_wr_data[11]~reg0.CLK
clk => id_mem_wr_data[12]~reg0.CLK
clk => id_mem_wr_data[13]~reg0.CLK
clk => id_mem_wr_data[14]~reg0.CLK
clk => id_mem_wr_data[15]~reg0.CLK
clk => id_mem_wr_data[16]~reg0.CLK
clk => id_mem_wr_data[17]~reg0.CLK
clk => id_mem_wr_data[18]~reg0.CLK
clk => id_mem_wr_data[19]~reg0.CLK
clk => id_mem_wr_data[20]~reg0.CLK
clk => id_mem_wr_data[21]~reg0.CLK
clk => id_mem_wr_data[22]~reg0.CLK
clk => id_mem_wr_data[23]~reg0.CLK
clk => id_mem_wr_data[24]~reg0.CLK
clk => id_mem_wr_data[25]~reg0.CLK
clk => id_mem_wr_data[26]~reg0.CLK
clk => id_mem_wr_data[27]~reg0.CLK
clk => id_mem_wr_data[28]~reg0.CLK
clk => id_mem_wr_data[29]~reg0.CLK
clk => id_mem_wr_data[30]~reg0.CLK
clk => id_mem_wr_data[31]~reg0.CLK
clk => id_mem_op[0]~reg0.CLK
clk => id_mem_op[1]~reg0.CLK
clk => id_br_flag~reg0.CLK
clk => id_alu_in_1[0]~reg0.CLK
clk => id_alu_in_1[1]~reg0.CLK
clk => id_alu_in_1[2]~reg0.CLK
clk => id_alu_in_1[3]~reg0.CLK
clk => id_alu_in_1[4]~reg0.CLK
clk => id_alu_in_1[5]~reg0.CLK
clk => id_alu_in_1[6]~reg0.CLK
clk => id_alu_in_1[7]~reg0.CLK
clk => id_alu_in_1[8]~reg0.CLK
clk => id_alu_in_1[9]~reg0.CLK
clk => id_alu_in_1[10]~reg0.CLK
clk => id_alu_in_1[11]~reg0.CLK
clk => id_alu_in_1[12]~reg0.CLK
clk => id_alu_in_1[13]~reg0.CLK
clk => id_alu_in_1[14]~reg0.CLK
clk => id_alu_in_1[15]~reg0.CLK
clk => id_alu_in_1[16]~reg0.CLK
clk => id_alu_in_1[17]~reg0.CLK
clk => id_alu_in_1[18]~reg0.CLK
clk => id_alu_in_1[19]~reg0.CLK
clk => id_alu_in_1[20]~reg0.CLK
clk => id_alu_in_1[21]~reg0.CLK
clk => id_alu_in_1[22]~reg0.CLK
clk => id_alu_in_1[23]~reg0.CLK
clk => id_alu_in_1[24]~reg0.CLK
clk => id_alu_in_1[25]~reg0.CLK
clk => id_alu_in_1[26]~reg0.CLK
clk => id_alu_in_1[27]~reg0.CLK
clk => id_alu_in_1[28]~reg0.CLK
clk => id_alu_in_1[29]~reg0.CLK
clk => id_alu_in_1[30]~reg0.CLK
clk => id_alu_in_1[31]~reg0.CLK
clk => id_alu_in_0[0]~reg0.CLK
clk => id_alu_in_0[1]~reg0.CLK
clk => id_alu_in_0[2]~reg0.CLK
clk => id_alu_in_0[3]~reg0.CLK
clk => id_alu_in_0[4]~reg0.CLK
clk => id_alu_in_0[5]~reg0.CLK
clk => id_alu_in_0[6]~reg0.CLK
clk => id_alu_in_0[7]~reg0.CLK
clk => id_alu_in_0[8]~reg0.CLK
clk => id_alu_in_0[9]~reg0.CLK
clk => id_alu_in_0[10]~reg0.CLK
clk => id_alu_in_0[11]~reg0.CLK
clk => id_alu_in_0[12]~reg0.CLK
clk => id_alu_in_0[13]~reg0.CLK
clk => id_alu_in_0[14]~reg0.CLK
clk => id_alu_in_0[15]~reg0.CLK
clk => id_alu_in_0[16]~reg0.CLK
clk => id_alu_in_0[17]~reg0.CLK
clk => id_alu_in_0[18]~reg0.CLK
clk => id_alu_in_0[19]~reg0.CLK
clk => id_alu_in_0[20]~reg0.CLK
clk => id_alu_in_0[21]~reg0.CLK
clk => id_alu_in_0[22]~reg0.CLK
clk => id_alu_in_0[23]~reg0.CLK
clk => id_alu_in_0[24]~reg0.CLK
clk => id_alu_in_0[25]~reg0.CLK
clk => id_alu_in_0[26]~reg0.CLK
clk => id_alu_in_0[27]~reg0.CLK
clk => id_alu_in_0[28]~reg0.CLK
clk => id_alu_in_0[29]~reg0.CLK
clk => id_alu_in_0[30]~reg0.CLK
clk => id_alu_in_0[31]~reg0.CLK
clk => id_alu_op[0]~reg0.CLK
clk => id_alu_op[1]~reg0.CLK
clk => id_alu_op[2]~reg0.CLK
clk => id_alu_op[3]~reg0.CLK
clk => id_en~reg0.CLK
clk => id_pc[0]~reg0.CLK
clk => id_pc[1]~reg0.CLK
clk => id_pc[2]~reg0.CLK
clk => id_pc[3]~reg0.CLK
clk => id_pc[4]~reg0.CLK
clk => id_pc[5]~reg0.CLK
clk => id_pc[6]~reg0.CLK
clk => id_pc[7]~reg0.CLK
clk => id_pc[8]~reg0.CLK
clk => id_pc[9]~reg0.CLK
clk => id_pc[10]~reg0.CLK
clk => id_pc[11]~reg0.CLK
clk => id_pc[12]~reg0.CLK
clk => id_pc[13]~reg0.CLK
clk => id_pc[14]~reg0.CLK
clk => id_pc[15]~reg0.CLK
clk => id_pc[16]~reg0.CLK
clk => id_pc[17]~reg0.CLK
clk => id_pc[18]~reg0.CLK
clk => id_pc[19]~reg0.CLK
clk => id_pc[20]~reg0.CLK
clk => id_pc[21]~reg0.CLK
clk => id_pc[22]~reg0.CLK
clk => id_pc[23]~reg0.CLK
clk => id_pc[24]~reg0.CLK
clk => id_pc[25]~reg0.CLK
clk => id_pc[26]~reg0.CLK
clk => id_pc[27]~reg0.CLK
clk => id_pc[28]~reg0.CLK
clk => id_pc[29]~reg0.CLK
reset => id_exp_code[0]~reg0.ACLR
reset => id_exp_code[1]~reg0.ACLR
reset => id_exp_code[2]~reg0.ACLR
reset => id_gpr_we_~reg0.PRESET
reset => id_dst_addr[0]~reg0.ACLR
reset => id_dst_addr[1]~reg0.ACLR
reset => id_dst_addr[2]~reg0.ACLR
reset => id_dst_addr[3]~reg0.ACLR
reset => id_dst_addr[4]~reg0.ACLR
reset => id_ctrl_op[0]~reg0.ACLR
reset => id_ctrl_op[1]~reg0.ACLR
reset => id_mem_wr_data[0]~reg0.ACLR
reset => id_mem_wr_data[1]~reg0.ACLR
reset => id_mem_wr_data[2]~reg0.ACLR
reset => id_mem_wr_data[3]~reg0.ACLR
reset => id_mem_wr_data[4]~reg0.ACLR
reset => id_mem_wr_data[5]~reg0.ACLR
reset => id_mem_wr_data[6]~reg0.ACLR
reset => id_mem_wr_data[7]~reg0.ACLR
reset => id_mem_wr_data[8]~reg0.ACLR
reset => id_mem_wr_data[9]~reg0.ACLR
reset => id_mem_wr_data[10]~reg0.ACLR
reset => id_mem_wr_data[11]~reg0.ACLR
reset => id_mem_wr_data[12]~reg0.ACLR
reset => id_mem_wr_data[13]~reg0.ACLR
reset => id_mem_wr_data[14]~reg0.ACLR
reset => id_mem_wr_data[15]~reg0.ACLR
reset => id_mem_wr_data[16]~reg0.ACLR
reset => id_mem_wr_data[17]~reg0.ACLR
reset => id_mem_wr_data[18]~reg0.ACLR
reset => id_mem_wr_data[19]~reg0.ACLR
reset => id_mem_wr_data[20]~reg0.ACLR
reset => id_mem_wr_data[21]~reg0.ACLR
reset => id_mem_wr_data[22]~reg0.ACLR
reset => id_mem_wr_data[23]~reg0.ACLR
reset => id_mem_wr_data[24]~reg0.ACLR
reset => id_mem_wr_data[25]~reg0.ACLR
reset => id_mem_wr_data[26]~reg0.ACLR
reset => id_mem_wr_data[27]~reg0.ACLR
reset => id_mem_wr_data[28]~reg0.ACLR
reset => id_mem_wr_data[29]~reg0.ACLR
reset => id_mem_wr_data[30]~reg0.ACLR
reset => id_mem_wr_data[31]~reg0.ACLR
reset => id_mem_op[0]~reg0.ACLR
reset => id_mem_op[1]~reg0.ACLR
reset => id_br_flag~reg0.ACLR
reset => id_alu_in_1[0]~reg0.ACLR
reset => id_alu_in_1[1]~reg0.ACLR
reset => id_alu_in_1[2]~reg0.ACLR
reset => id_alu_in_1[3]~reg0.ACLR
reset => id_alu_in_1[4]~reg0.ACLR
reset => id_alu_in_1[5]~reg0.ACLR
reset => id_alu_in_1[6]~reg0.ACLR
reset => id_alu_in_1[7]~reg0.ACLR
reset => id_alu_in_1[8]~reg0.ACLR
reset => id_alu_in_1[9]~reg0.ACLR
reset => id_alu_in_1[10]~reg0.ACLR
reset => id_alu_in_1[11]~reg0.ACLR
reset => id_alu_in_1[12]~reg0.ACLR
reset => id_alu_in_1[13]~reg0.ACLR
reset => id_alu_in_1[14]~reg0.ACLR
reset => id_alu_in_1[15]~reg0.ACLR
reset => id_alu_in_1[16]~reg0.ACLR
reset => id_alu_in_1[17]~reg0.ACLR
reset => id_alu_in_1[18]~reg0.ACLR
reset => id_alu_in_1[19]~reg0.ACLR
reset => id_alu_in_1[20]~reg0.ACLR
reset => id_alu_in_1[21]~reg0.ACLR
reset => id_alu_in_1[22]~reg0.ACLR
reset => id_alu_in_1[23]~reg0.ACLR
reset => id_alu_in_1[24]~reg0.ACLR
reset => id_alu_in_1[25]~reg0.ACLR
reset => id_alu_in_1[26]~reg0.ACLR
reset => id_alu_in_1[27]~reg0.ACLR
reset => id_alu_in_1[28]~reg0.ACLR
reset => id_alu_in_1[29]~reg0.ACLR
reset => id_alu_in_1[30]~reg0.ACLR
reset => id_alu_in_1[31]~reg0.ACLR
reset => id_alu_in_0[0]~reg0.ACLR
reset => id_alu_in_0[1]~reg0.ACLR
reset => id_alu_in_0[2]~reg0.ACLR
reset => id_alu_in_0[3]~reg0.ACLR
reset => id_alu_in_0[4]~reg0.ACLR
reset => id_alu_in_0[5]~reg0.ACLR
reset => id_alu_in_0[6]~reg0.ACLR
reset => id_alu_in_0[7]~reg0.ACLR
reset => id_alu_in_0[8]~reg0.ACLR
reset => id_alu_in_0[9]~reg0.ACLR
reset => id_alu_in_0[10]~reg0.ACLR
reset => id_alu_in_0[11]~reg0.ACLR
reset => id_alu_in_0[12]~reg0.ACLR
reset => id_alu_in_0[13]~reg0.ACLR
reset => id_alu_in_0[14]~reg0.ACLR
reset => id_alu_in_0[15]~reg0.ACLR
reset => id_alu_in_0[16]~reg0.ACLR
reset => id_alu_in_0[17]~reg0.ACLR
reset => id_alu_in_0[18]~reg0.ACLR
reset => id_alu_in_0[19]~reg0.ACLR
reset => id_alu_in_0[20]~reg0.ACLR
reset => id_alu_in_0[21]~reg0.ACLR
reset => id_alu_in_0[22]~reg0.ACLR
reset => id_alu_in_0[23]~reg0.ACLR
reset => id_alu_in_0[24]~reg0.ACLR
reset => id_alu_in_0[25]~reg0.ACLR
reset => id_alu_in_0[26]~reg0.ACLR
reset => id_alu_in_0[27]~reg0.ACLR
reset => id_alu_in_0[28]~reg0.ACLR
reset => id_alu_in_0[29]~reg0.ACLR
reset => id_alu_in_0[30]~reg0.ACLR
reset => id_alu_in_0[31]~reg0.ACLR
reset => id_alu_op[0]~reg0.ACLR
reset => id_alu_op[1]~reg0.ACLR
reset => id_alu_op[2]~reg0.ACLR
reset => id_alu_op[3]~reg0.ACLR
reset => id_en~reg0.ACLR
reset => id_pc[0]~reg0.ACLR
reset => id_pc[1]~reg0.ACLR
reset => id_pc[2]~reg0.ACLR
reset => id_pc[3]~reg0.ACLR
reset => id_pc[4]~reg0.ACLR
reset => id_pc[5]~reg0.ACLR
reset => id_pc[6]~reg0.ACLR
reset => id_pc[7]~reg0.ACLR
reset => id_pc[8]~reg0.ACLR
reset => id_pc[9]~reg0.ACLR
reset => id_pc[10]~reg0.ACLR
reset => id_pc[11]~reg0.ACLR
reset => id_pc[12]~reg0.ACLR
reset => id_pc[13]~reg0.ACLR
reset => id_pc[14]~reg0.ACLR
reset => id_pc[15]~reg0.ACLR
reset => id_pc[16]~reg0.ACLR
reset => id_pc[17]~reg0.ACLR
reset => id_pc[18]~reg0.ACLR
reset => id_pc[19]~reg0.ACLR
reset => id_pc[20]~reg0.ACLR
reset => id_pc[21]~reg0.ACLR
reset => id_pc[22]~reg0.ACLR
reset => id_pc[23]~reg0.ACLR
reset => id_pc[24]~reg0.ACLR
reset => id_pc[25]~reg0.ACLR
reset => id_pc[26]~reg0.ACLR
reset => id_pc[27]~reg0.ACLR
reset => id_pc[28]~reg0.ACLR
reset => id_pc[29]~reg0.ACLR
alu_op[0] => id_alu_op.DATAA
alu_op[1] => id_alu_op.DATAA
alu_op[2] => id_alu_op.DATAA
alu_op[3] => id_alu_op.DATAA
alu_in_0[0] => id_alu_in_0.DATAA
alu_in_0[1] => id_alu_in_0.DATAA
alu_in_0[2] => id_alu_in_0.DATAA
alu_in_0[3] => id_alu_in_0.DATAA
alu_in_0[4] => id_alu_in_0.DATAA
alu_in_0[5] => id_alu_in_0.DATAA
alu_in_0[6] => id_alu_in_0.DATAA
alu_in_0[7] => id_alu_in_0.DATAA
alu_in_0[8] => id_alu_in_0.DATAA
alu_in_0[9] => id_alu_in_0.DATAA
alu_in_0[10] => id_alu_in_0.DATAA
alu_in_0[11] => id_alu_in_0.DATAA
alu_in_0[12] => id_alu_in_0.DATAA
alu_in_0[13] => id_alu_in_0.DATAA
alu_in_0[14] => id_alu_in_0.DATAA
alu_in_0[15] => id_alu_in_0.DATAA
alu_in_0[16] => id_alu_in_0.DATAA
alu_in_0[17] => id_alu_in_0.DATAA
alu_in_0[18] => id_alu_in_0.DATAA
alu_in_0[19] => id_alu_in_0.DATAA
alu_in_0[20] => id_alu_in_0.DATAA
alu_in_0[21] => id_alu_in_0.DATAA
alu_in_0[22] => id_alu_in_0.DATAA
alu_in_0[23] => id_alu_in_0.DATAA
alu_in_0[24] => id_alu_in_0.DATAA
alu_in_0[25] => id_alu_in_0.DATAA
alu_in_0[26] => id_alu_in_0.DATAA
alu_in_0[27] => id_alu_in_0.DATAA
alu_in_0[28] => id_alu_in_0.DATAA
alu_in_0[29] => id_alu_in_0.DATAA
alu_in_0[30] => id_alu_in_0.DATAA
alu_in_0[31] => id_alu_in_0.DATAA
alu_in_1[0] => id_alu_in_1.DATAA
alu_in_1[1] => id_alu_in_1.DATAA
alu_in_1[2] => id_alu_in_1.DATAA
alu_in_1[3] => id_alu_in_1.DATAA
alu_in_1[4] => id_alu_in_1.DATAA
alu_in_1[5] => id_alu_in_1.DATAA
alu_in_1[6] => id_alu_in_1.DATAA
alu_in_1[7] => id_alu_in_1.DATAA
alu_in_1[8] => id_alu_in_1.DATAA
alu_in_1[9] => id_alu_in_1.DATAA
alu_in_1[10] => id_alu_in_1.DATAA
alu_in_1[11] => id_alu_in_1.DATAA
alu_in_1[12] => id_alu_in_1.DATAA
alu_in_1[13] => id_alu_in_1.DATAA
alu_in_1[14] => id_alu_in_1.DATAA
alu_in_1[15] => id_alu_in_1.DATAA
alu_in_1[16] => id_alu_in_1.DATAA
alu_in_1[17] => id_alu_in_1.DATAA
alu_in_1[18] => id_alu_in_1.DATAA
alu_in_1[19] => id_alu_in_1.DATAA
alu_in_1[20] => id_alu_in_1.DATAA
alu_in_1[21] => id_alu_in_1.DATAA
alu_in_1[22] => id_alu_in_1.DATAA
alu_in_1[23] => id_alu_in_1.DATAA
alu_in_1[24] => id_alu_in_1.DATAA
alu_in_1[25] => id_alu_in_1.DATAA
alu_in_1[26] => id_alu_in_1.DATAA
alu_in_1[27] => id_alu_in_1.DATAA
alu_in_1[28] => id_alu_in_1.DATAA
alu_in_1[29] => id_alu_in_1.DATAA
alu_in_1[30] => id_alu_in_1.DATAA
alu_in_1[31] => id_alu_in_1.DATAA
br_flag => id_br_flag.DATAA
mem_op[0] => id_mem_op.DATAA
mem_op[1] => id_mem_op.DATAA
mem_wr_data[0] => id_mem_wr_data.DATAA
mem_wr_data[1] => id_mem_wr_data.DATAA
mem_wr_data[2] => id_mem_wr_data.DATAA
mem_wr_data[3] => id_mem_wr_data.DATAA
mem_wr_data[4] => id_mem_wr_data.DATAA
mem_wr_data[5] => id_mem_wr_data.DATAA
mem_wr_data[6] => id_mem_wr_data.DATAA
mem_wr_data[7] => id_mem_wr_data.DATAA
mem_wr_data[8] => id_mem_wr_data.DATAA
mem_wr_data[9] => id_mem_wr_data.DATAA
mem_wr_data[10] => id_mem_wr_data.DATAA
mem_wr_data[11] => id_mem_wr_data.DATAA
mem_wr_data[12] => id_mem_wr_data.DATAA
mem_wr_data[13] => id_mem_wr_data.DATAA
mem_wr_data[14] => id_mem_wr_data.DATAA
mem_wr_data[15] => id_mem_wr_data.DATAA
mem_wr_data[16] => id_mem_wr_data.DATAA
mem_wr_data[17] => id_mem_wr_data.DATAA
mem_wr_data[18] => id_mem_wr_data.DATAA
mem_wr_data[19] => id_mem_wr_data.DATAA
mem_wr_data[20] => id_mem_wr_data.DATAA
mem_wr_data[21] => id_mem_wr_data.DATAA
mem_wr_data[22] => id_mem_wr_data.DATAA
mem_wr_data[23] => id_mem_wr_data.DATAA
mem_wr_data[24] => id_mem_wr_data.DATAA
mem_wr_data[25] => id_mem_wr_data.DATAA
mem_wr_data[26] => id_mem_wr_data.DATAA
mem_wr_data[27] => id_mem_wr_data.DATAA
mem_wr_data[28] => id_mem_wr_data.DATAA
mem_wr_data[29] => id_mem_wr_data.DATAA
mem_wr_data[30] => id_mem_wr_data.DATAA
mem_wr_data[31] => id_mem_wr_data.DATAA
ctrl_op[0] => id_ctrl_op.DATAA
ctrl_op[1] => id_ctrl_op.DATAA
dst_addr[0] => id_dst_addr.DATAA
dst_addr[1] => id_dst_addr.DATAA
dst_addr[2] => id_dst_addr.DATAA
dst_addr[3] => id_dst_addr.DATAA
dst_addr[4] => id_dst_addr.DATAA
gpr_we_ => id_gpr_we_.DATAA
exp_code[0] => id_exp_code.DATAA
exp_code[1] => id_exp_code.DATAA
exp_code[2] => id_exp_code.DATAA
stall => id_exp_code[0]~reg0.ENA
stall => id_pc[29]~reg0.ENA
stall => id_pc[28]~reg0.ENA
stall => id_pc[27]~reg0.ENA
stall => id_pc[26]~reg0.ENA
stall => id_pc[25]~reg0.ENA
stall => id_pc[24]~reg0.ENA
stall => id_pc[23]~reg0.ENA
stall => id_pc[22]~reg0.ENA
stall => id_pc[21]~reg0.ENA
stall => id_pc[20]~reg0.ENA
stall => id_pc[19]~reg0.ENA
stall => id_pc[18]~reg0.ENA
stall => id_pc[17]~reg0.ENA
stall => id_pc[16]~reg0.ENA
stall => id_pc[15]~reg0.ENA
stall => id_pc[14]~reg0.ENA
stall => id_pc[13]~reg0.ENA
stall => id_pc[12]~reg0.ENA
stall => id_pc[11]~reg0.ENA
stall => id_pc[10]~reg0.ENA
stall => id_pc[9]~reg0.ENA
stall => id_pc[8]~reg0.ENA
stall => id_pc[7]~reg0.ENA
stall => id_pc[6]~reg0.ENA
stall => id_pc[5]~reg0.ENA
stall => id_pc[4]~reg0.ENA
stall => id_pc[3]~reg0.ENA
stall => id_pc[2]~reg0.ENA
stall => id_pc[1]~reg0.ENA
stall => id_pc[0]~reg0.ENA
stall => id_en~reg0.ENA
stall => id_alu_op[3]~reg0.ENA
stall => id_alu_op[2]~reg0.ENA
stall => id_alu_op[1]~reg0.ENA
stall => id_alu_op[0]~reg0.ENA
stall => id_alu_in_0[31]~reg0.ENA
stall => id_alu_in_0[30]~reg0.ENA
stall => id_alu_in_0[29]~reg0.ENA
stall => id_alu_in_0[28]~reg0.ENA
stall => id_alu_in_0[27]~reg0.ENA
stall => id_alu_in_0[26]~reg0.ENA
stall => id_alu_in_0[25]~reg0.ENA
stall => id_alu_in_0[24]~reg0.ENA
stall => id_alu_in_0[23]~reg0.ENA
stall => id_alu_in_0[22]~reg0.ENA
stall => id_alu_in_0[21]~reg0.ENA
stall => id_alu_in_0[20]~reg0.ENA
stall => id_alu_in_0[19]~reg0.ENA
stall => id_alu_in_0[18]~reg0.ENA
stall => id_alu_in_0[17]~reg0.ENA
stall => id_alu_in_0[16]~reg0.ENA
stall => id_alu_in_0[15]~reg0.ENA
stall => id_alu_in_0[14]~reg0.ENA
stall => id_alu_in_0[13]~reg0.ENA
stall => id_alu_in_0[12]~reg0.ENA
stall => id_alu_in_0[11]~reg0.ENA
stall => id_alu_in_0[10]~reg0.ENA
stall => id_alu_in_0[9]~reg0.ENA
stall => id_alu_in_0[8]~reg0.ENA
stall => id_alu_in_0[7]~reg0.ENA
stall => id_alu_in_0[6]~reg0.ENA
stall => id_alu_in_0[5]~reg0.ENA
stall => id_alu_in_0[4]~reg0.ENA
stall => id_alu_in_0[3]~reg0.ENA
stall => id_alu_in_0[2]~reg0.ENA
stall => id_alu_in_0[1]~reg0.ENA
stall => id_alu_in_0[0]~reg0.ENA
stall => id_alu_in_1[31]~reg0.ENA
stall => id_alu_in_1[30]~reg0.ENA
stall => id_alu_in_1[29]~reg0.ENA
stall => id_alu_in_1[28]~reg0.ENA
stall => id_alu_in_1[27]~reg0.ENA
stall => id_alu_in_1[26]~reg0.ENA
stall => id_alu_in_1[25]~reg0.ENA
stall => id_alu_in_1[24]~reg0.ENA
stall => id_alu_in_1[23]~reg0.ENA
stall => id_alu_in_1[22]~reg0.ENA
stall => id_alu_in_1[21]~reg0.ENA
stall => id_alu_in_1[20]~reg0.ENA
stall => id_alu_in_1[19]~reg0.ENA
stall => id_alu_in_1[18]~reg0.ENA
stall => id_alu_in_1[17]~reg0.ENA
stall => id_alu_in_1[16]~reg0.ENA
stall => id_alu_in_1[15]~reg0.ENA
stall => id_alu_in_1[14]~reg0.ENA
stall => id_alu_in_1[13]~reg0.ENA
stall => id_alu_in_1[12]~reg0.ENA
stall => id_alu_in_1[11]~reg0.ENA
stall => id_alu_in_1[10]~reg0.ENA
stall => id_alu_in_1[9]~reg0.ENA
stall => id_alu_in_1[8]~reg0.ENA
stall => id_alu_in_1[7]~reg0.ENA
stall => id_alu_in_1[6]~reg0.ENA
stall => id_alu_in_1[5]~reg0.ENA
stall => id_alu_in_1[4]~reg0.ENA
stall => id_alu_in_1[3]~reg0.ENA
stall => id_alu_in_1[2]~reg0.ENA
stall => id_alu_in_1[1]~reg0.ENA
stall => id_alu_in_1[0]~reg0.ENA
stall => id_br_flag~reg0.ENA
stall => id_mem_op[1]~reg0.ENA
stall => id_mem_op[0]~reg0.ENA
stall => id_mem_wr_data[31]~reg0.ENA
stall => id_mem_wr_data[30]~reg0.ENA
stall => id_mem_wr_data[29]~reg0.ENA
stall => id_mem_wr_data[28]~reg0.ENA
stall => id_mem_wr_data[27]~reg0.ENA
stall => id_mem_wr_data[26]~reg0.ENA
stall => id_mem_wr_data[25]~reg0.ENA
stall => id_mem_wr_data[24]~reg0.ENA
stall => id_mem_wr_data[23]~reg0.ENA
stall => id_mem_wr_data[22]~reg0.ENA
stall => id_mem_wr_data[21]~reg0.ENA
stall => id_mem_wr_data[20]~reg0.ENA
stall => id_mem_wr_data[19]~reg0.ENA
stall => id_mem_wr_data[18]~reg0.ENA
stall => id_mem_wr_data[17]~reg0.ENA
stall => id_mem_wr_data[16]~reg0.ENA
stall => id_mem_wr_data[15]~reg0.ENA
stall => id_mem_wr_data[14]~reg0.ENA
stall => id_mem_wr_data[13]~reg0.ENA
stall => id_mem_wr_data[12]~reg0.ENA
stall => id_mem_wr_data[11]~reg0.ENA
stall => id_mem_wr_data[10]~reg0.ENA
stall => id_mem_wr_data[9]~reg0.ENA
stall => id_mem_wr_data[8]~reg0.ENA
stall => id_mem_wr_data[7]~reg0.ENA
stall => id_mem_wr_data[6]~reg0.ENA
stall => id_mem_wr_data[5]~reg0.ENA
stall => id_mem_wr_data[4]~reg0.ENA
stall => id_mem_wr_data[3]~reg0.ENA
stall => id_mem_wr_data[2]~reg0.ENA
stall => id_mem_wr_data[1]~reg0.ENA
stall => id_mem_wr_data[0]~reg0.ENA
stall => id_ctrl_op[1]~reg0.ENA
stall => id_ctrl_op[0]~reg0.ENA
stall => id_dst_addr[4]~reg0.ENA
stall => id_dst_addr[3]~reg0.ENA
stall => id_dst_addr[2]~reg0.ENA
stall => id_dst_addr[1]~reg0.ENA
stall => id_dst_addr[0]~reg0.ENA
stall => id_gpr_we_~reg0.ENA
stall => id_exp_code[2]~reg0.ENA
stall => id_exp_code[1]~reg0.ENA
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_en.OUTPUTSELECT
flush => id_alu_op.OUTPUTSELECT
flush => id_alu_op.OUTPUTSELECT
flush => id_alu_op.OUTPUTSELECT
flush => id_alu_op.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_0.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_alu_in_1.OUTPUTSELECT
flush => id_br_flag.OUTPUTSELECT
flush => id_mem_op.OUTPUTSELECT
flush => id_mem_op.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_mem_wr_data.OUTPUTSELECT
flush => id_ctrl_op.OUTPUTSELECT
flush => id_ctrl_op.OUTPUTSELECT
flush => id_dst_addr.OUTPUTSELECT
flush => id_dst_addr.OUTPUTSELECT
flush => id_dst_addr.OUTPUTSELECT
flush => id_dst_addr.OUTPUTSELECT
flush => id_dst_addr.OUTPUTSELECT
flush => id_gpr_we_.OUTPUTSELECT
flush => id_exp_code.OUTPUTSELECT
flush => id_exp_code.OUTPUTSELECT
flush => id_exp_code.OUTPUTSELECT
if_pc[0] => id_pc.DATAA
if_pc[1] => id_pc.DATAA
if_pc[2] => id_pc.DATAA
if_pc[3] => id_pc.DATAA
if_pc[4] => id_pc.DATAA
if_pc[5] => id_pc.DATAA
if_pc[6] => id_pc.DATAA
if_pc[7] => id_pc.DATAA
if_pc[8] => id_pc.DATAA
if_pc[9] => id_pc.DATAA
if_pc[10] => id_pc.DATAA
if_pc[11] => id_pc.DATAA
if_pc[12] => id_pc.DATAA
if_pc[13] => id_pc.DATAA
if_pc[14] => id_pc.DATAA
if_pc[15] => id_pc.DATAA
if_pc[16] => id_pc.DATAA
if_pc[17] => id_pc.DATAA
if_pc[18] => id_pc.DATAA
if_pc[19] => id_pc.DATAA
if_pc[20] => id_pc.DATAA
if_pc[21] => id_pc.DATAA
if_pc[22] => id_pc.DATAA
if_pc[23] => id_pc.DATAA
if_pc[24] => id_pc.DATAA
if_pc[25] => id_pc.DATAA
if_pc[26] => id_pc.DATAA
if_pc[27] => id_pc.DATAA
if_pc[28] => id_pc.DATAA
if_pc[29] => id_pc.DATAA
if_en => id_en.DATAA
id_pc[0] <= id_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[1] <= id_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[2] <= id_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[3] <= id_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[4] <= id_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[5] <= id_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[6] <= id_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[7] <= id_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[8] <= id_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[9] <= id_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[10] <= id_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[11] <= id_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[12] <= id_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[13] <= id_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[14] <= id_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[15] <= id_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[16] <= id_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[17] <= id_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[18] <= id_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[19] <= id_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[20] <= id_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[21] <= id_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[22] <= id_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[23] <= id_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[24] <= id_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[25] <= id_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[26] <= id_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[27] <= id_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[28] <= id_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[29] <= id_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_en <= id_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_op[0] <= id_alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_op[1] <= id_alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_op[2] <= id_alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_op[3] <= id_alu_op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[0] <= id_alu_in_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[1] <= id_alu_in_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[2] <= id_alu_in_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[3] <= id_alu_in_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[4] <= id_alu_in_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[5] <= id_alu_in_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[6] <= id_alu_in_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[7] <= id_alu_in_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[8] <= id_alu_in_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[9] <= id_alu_in_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[10] <= id_alu_in_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[11] <= id_alu_in_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[12] <= id_alu_in_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[13] <= id_alu_in_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[14] <= id_alu_in_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[15] <= id_alu_in_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[16] <= id_alu_in_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[17] <= id_alu_in_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[18] <= id_alu_in_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[19] <= id_alu_in_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[20] <= id_alu_in_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[21] <= id_alu_in_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[22] <= id_alu_in_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[23] <= id_alu_in_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[24] <= id_alu_in_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[25] <= id_alu_in_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[26] <= id_alu_in_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[27] <= id_alu_in_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[28] <= id_alu_in_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[29] <= id_alu_in_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[30] <= id_alu_in_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_0[31] <= id_alu_in_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[0] <= id_alu_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[1] <= id_alu_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[2] <= id_alu_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[3] <= id_alu_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[4] <= id_alu_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[5] <= id_alu_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[6] <= id_alu_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[7] <= id_alu_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[8] <= id_alu_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[9] <= id_alu_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[10] <= id_alu_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[11] <= id_alu_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[12] <= id_alu_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[13] <= id_alu_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[14] <= id_alu_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[15] <= id_alu_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[16] <= id_alu_in_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[17] <= id_alu_in_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[18] <= id_alu_in_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[19] <= id_alu_in_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[20] <= id_alu_in_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[21] <= id_alu_in_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[22] <= id_alu_in_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[23] <= id_alu_in_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[24] <= id_alu_in_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[25] <= id_alu_in_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[26] <= id_alu_in_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[27] <= id_alu_in_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[28] <= id_alu_in_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[29] <= id_alu_in_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[30] <= id_alu_in_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_alu_in_1[31] <= id_alu_in_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_br_flag <= id_br_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_op[0] <= id_mem_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_op[1] <= id_mem_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[0] <= id_mem_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[1] <= id_mem_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[2] <= id_mem_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[3] <= id_mem_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[4] <= id_mem_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[5] <= id_mem_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[6] <= id_mem_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[7] <= id_mem_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[8] <= id_mem_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[9] <= id_mem_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[10] <= id_mem_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[11] <= id_mem_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[12] <= id_mem_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[13] <= id_mem_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[14] <= id_mem_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[15] <= id_mem_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[16] <= id_mem_wr_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[17] <= id_mem_wr_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[18] <= id_mem_wr_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[19] <= id_mem_wr_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[20] <= id_mem_wr_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[21] <= id_mem_wr_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[22] <= id_mem_wr_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[23] <= id_mem_wr_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[24] <= id_mem_wr_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[25] <= id_mem_wr_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[26] <= id_mem_wr_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[27] <= id_mem_wr_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[28] <= id_mem_wr_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[29] <= id_mem_wr_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[30] <= id_mem_wr_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_mem_wr_data[31] <= id_mem_wr_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_ctrl_op[0] <= id_ctrl_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_ctrl_op[1] <= id_ctrl_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[0] <= id_dst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[1] <= id_dst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[2] <= id_dst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[3] <= id_dst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_dst_addr[4] <= id_dst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_gpr_we_ <= id_gpr_we_~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_exp_code[0] <= id_exp_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_exp_code[1] <= id_exp_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_exp_code[2] <= id_exp_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|spm:spm_0
clk => clk.IN1
if_spm_addr[0] => if_spm_addr[0].IN1
if_spm_addr[1] => if_spm_addr[1].IN1
if_spm_addr[2] => if_spm_addr[2].IN1
if_spm_addr[3] => if_spm_addr[3].IN1
if_spm_addr[4] => if_spm_addr[4].IN1
if_spm_addr[5] => if_spm_addr[5].IN1
if_spm_addr[6] => if_spm_addr[6].IN1
if_spm_addr[7] => if_spm_addr[7].IN1
if_spm_addr[8] => if_spm_addr[8].IN1
if_spm_addr[9] => if_spm_addr[9].IN1
if_spm_addr[10] => if_spm_addr[10].IN1
if_spm_addr[11] => if_spm_addr[11].IN1
if_spm_as_ => always0.IN0
if_spm_rw => always0.IN1
if_spm_wr_data[0] => if_spm_wr_data[0].IN1
if_spm_wr_data[1] => if_spm_wr_data[1].IN1
if_spm_wr_data[2] => if_spm_wr_data[2].IN1
if_spm_wr_data[3] => if_spm_wr_data[3].IN1
if_spm_wr_data[4] => if_spm_wr_data[4].IN1
if_spm_wr_data[5] => if_spm_wr_data[5].IN1
if_spm_wr_data[6] => if_spm_wr_data[6].IN1
if_spm_wr_data[7] => if_spm_wr_data[7].IN1
if_spm_wr_data[8] => if_spm_wr_data[8].IN1
if_spm_wr_data[9] => if_spm_wr_data[9].IN1
if_spm_wr_data[10] => if_spm_wr_data[10].IN1
if_spm_wr_data[11] => if_spm_wr_data[11].IN1
if_spm_wr_data[12] => if_spm_wr_data[12].IN1
if_spm_wr_data[13] => if_spm_wr_data[13].IN1
if_spm_wr_data[14] => if_spm_wr_data[14].IN1
if_spm_wr_data[15] => if_spm_wr_data[15].IN1
if_spm_wr_data[16] => if_spm_wr_data[16].IN1
if_spm_wr_data[17] => if_spm_wr_data[17].IN1
if_spm_wr_data[18] => if_spm_wr_data[18].IN1
if_spm_wr_data[19] => if_spm_wr_data[19].IN1
if_spm_wr_data[20] => if_spm_wr_data[20].IN1
if_spm_wr_data[21] => if_spm_wr_data[21].IN1
if_spm_wr_data[22] => if_spm_wr_data[22].IN1
if_spm_wr_data[23] => if_spm_wr_data[23].IN1
if_spm_wr_data[24] => if_spm_wr_data[24].IN1
if_spm_wr_data[25] => if_spm_wr_data[25].IN1
if_spm_wr_data[26] => if_spm_wr_data[26].IN1
if_spm_wr_data[27] => if_spm_wr_data[27].IN1
if_spm_wr_data[28] => if_spm_wr_data[28].IN1
if_spm_wr_data[29] => if_spm_wr_data[29].IN1
if_spm_wr_data[30] => if_spm_wr_data[30].IN1
if_spm_wr_data[31] => if_spm_wr_data[31].IN1
if_spm_rd_data[0] <= dual_port_ram:spm.q_a
if_spm_rd_data[1] <= dual_port_ram:spm.q_a
if_spm_rd_data[2] <= dual_port_ram:spm.q_a
if_spm_rd_data[3] <= dual_port_ram:spm.q_a
if_spm_rd_data[4] <= dual_port_ram:spm.q_a
if_spm_rd_data[5] <= dual_port_ram:spm.q_a
if_spm_rd_data[6] <= dual_port_ram:spm.q_a
if_spm_rd_data[7] <= dual_port_ram:spm.q_a
if_spm_rd_data[8] <= dual_port_ram:spm.q_a
if_spm_rd_data[9] <= dual_port_ram:spm.q_a
if_spm_rd_data[10] <= dual_port_ram:spm.q_a
if_spm_rd_data[11] <= dual_port_ram:spm.q_a
if_spm_rd_data[12] <= dual_port_ram:spm.q_a
if_spm_rd_data[13] <= dual_port_ram:spm.q_a
if_spm_rd_data[14] <= dual_port_ram:spm.q_a
if_spm_rd_data[15] <= dual_port_ram:spm.q_a
if_spm_rd_data[16] <= dual_port_ram:spm.q_a
if_spm_rd_data[17] <= dual_port_ram:spm.q_a
if_spm_rd_data[18] <= dual_port_ram:spm.q_a
if_spm_rd_data[19] <= dual_port_ram:spm.q_a
if_spm_rd_data[20] <= dual_port_ram:spm.q_a
if_spm_rd_data[21] <= dual_port_ram:spm.q_a
if_spm_rd_data[22] <= dual_port_ram:spm.q_a
if_spm_rd_data[23] <= dual_port_ram:spm.q_a
if_spm_rd_data[24] <= dual_port_ram:spm.q_a
if_spm_rd_data[25] <= dual_port_ram:spm.q_a
if_spm_rd_data[26] <= dual_port_ram:spm.q_a
if_spm_rd_data[27] <= dual_port_ram:spm.q_a
if_spm_rd_data[28] <= dual_port_ram:spm.q_a
if_spm_rd_data[29] <= dual_port_ram:spm.q_a
if_spm_rd_data[30] <= dual_port_ram:spm.q_a
if_spm_rd_data[31] <= dual_port_ram:spm.q_a
mem_spm_addr[0] => mem_spm_addr[0].IN1
mem_spm_addr[1] => mem_spm_addr[1].IN1
mem_spm_addr[2] => mem_spm_addr[2].IN1
mem_spm_addr[3] => mem_spm_addr[3].IN1
mem_spm_addr[4] => mem_spm_addr[4].IN1
mem_spm_addr[5] => mem_spm_addr[5].IN1
mem_spm_addr[6] => mem_spm_addr[6].IN1
mem_spm_addr[7] => mem_spm_addr[7].IN1
mem_spm_addr[8] => mem_spm_addr[8].IN1
mem_spm_addr[9] => mem_spm_addr[9].IN1
mem_spm_addr[10] => mem_spm_addr[10].IN1
mem_spm_addr[11] => mem_spm_addr[11].IN1
mem_spm_as_ => always0.IN0
mem_spm_rw => always0.IN1
mem_spm_wr_data[0] => mem_spm_wr_data[0].IN1
mem_spm_wr_data[1] => mem_spm_wr_data[1].IN1
mem_spm_wr_data[2] => mem_spm_wr_data[2].IN1
mem_spm_wr_data[3] => mem_spm_wr_data[3].IN1
mem_spm_wr_data[4] => mem_spm_wr_data[4].IN1
mem_spm_wr_data[5] => mem_spm_wr_data[5].IN1
mem_spm_wr_data[6] => mem_spm_wr_data[6].IN1
mem_spm_wr_data[7] => mem_spm_wr_data[7].IN1
mem_spm_wr_data[8] => mem_spm_wr_data[8].IN1
mem_spm_wr_data[9] => mem_spm_wr_data[9].IN1
mem_spm_wr_data[10] => mem_spm_wr_data[10].IN1
mem_spm_wr_data[11] => mem_spm_wr_data[11].IN1
mem_spm_wr_data[12] => mem_spm_wr_data[12].IN1
mem_spm_wr_data[13] => mem_spm_wr_data[13].IN1
mem_spm_wr_data[14] => mem_spm_wr_data[14].IN1
mem_spm_wr_data[15] => mem_spm_wr_data[15].IN1
mem_spm_wr_data[16] => mem_spm_wr_data[16].IN1
mem_spm_wr_data[17] => mem_spm_wr_data[17].IN1
mem_spm_wr_data[18] => mem_spm_wr_data[18].IN1
mem_spm_wr_data[19] => mem_spm_wr_data[19].IN1
mem_spm_wr_data[20] => mem_spm_wr_data[20].IN1
mem_spm_wr_data[21] => mem_spm_wr_data[21].IN1
mem_spm_wr_data[22] => mem_spm_wr_data[22].IN1
mem_spm_wr_data[23] => mem_spm_wr_data[23].IN1
mem_spm_wr_data[24] => mem_spm_wr_data[24].IN1
mem_spm_wr_data[25] => mem_spm_wr_data[25].IN1
mem_spm_wr_data[26] => mem_spm_wr_data[26].IN1
mem_spm_wr_data[27] => mem_spm_wr_data[27].IN1
mem_spm_wr_data[28] => mem_spm_wr_data[28].IN1
mem_spm_wr_data[29] => mem_spm_wr_data[29].IN1
mem_spm_wr_data[30] => mem_spm_wr_data[30].IN1
mem_spm_wr_data[31] => mem_spm_wr_data[31].IN1
mem_spm_rd_data[0] <= dual_port_ram:spm.q_b
mem_spm_rd_data[1] <= dual_port_ram:spm.q_b
mem_spm_rd_data[2] <= dual_port_ram:spm.q_b
mem_spm_rd_data[3] <= dual_port_ram:spm.q_b
mem_spm_rd_data[4] <= dual_port_ram:spm.q_b
mem_spm_rd_data[5] <= dual_port_ram:spm.q_b
mem_spm_rd_data[6] <= dual_port_ram:spm.q_b
mem_spm_rd_data[7] <= dual_port_ram:spm.q_b
mem_spm_rd_data[8] <= dual_port_ram:spm.q_b
mem_spm_rd_data[9] <= dual_port_ram:spm.q_b
mem_spm_rd_data[10] <= dual_port_ram:spm.q_b
mem_spm_rd_data[11] <= dual_port_ram:spm.q_b
mem_spm_rd_data[12] <= dual_port_ram:spm.q_b
mem_spm_rd_data[13] <= dual_port_ram:spm.q_b
mem_spm_rd_data[14] <= dual_port_ram:spm.q_b
mem_spm_rd_data[15] <= dual_port_ram:spm.q_b
mem_spm_rd_data[16] <= dual_port_ram:spm.q_b
mem_spm_rd_data[17] <= dual_port_ram:spm.q_b
mem_spm_rd_data[18] <= dual_port_ram:spm.q_b
mem_spm_rd_data[19] <= dual_port_ram:spm.q_b
mem_spm_rd_data[20] <= dual_port_ram:spm.q_b
mem_spm_rd_data[21] <= dual_port_ram:spm.q_b
mem_spm_rd_data[22] <= dual_port_ram:spm.q_b
mem_spm_rd_data[23] <= dual_port_ram:spm.q_b
mem_spm_rd_data[24] <= dual_port_ram:spm.q_b
mem_spm_rd_data[25] <= dual_port_ram:spm.q_b
mem_spm_rd_data[26] <= dual_port_ram:spm.q_b
mem_spm_rd_data[27] <= dual_port_ram:spm.q_b
mem_spm_rd_data[28] <= dual_port_ram:spm.q_b
mem_spm_rd_data[29] <= dual_port_ram:spm.q_b
mem_spm_rd_data[30] <= dual_port_ram:spm.q_b
mem_spm_rd_data[31] <= dual_port_ram:spm.q_b


|cpu_top|spm:spm_0|dual_port_ram:spm
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component
wren_a => altsyncram_mlg2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_mlg2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mlg2:auto_generated.data_a[0]
data_a[1] => altsyncram_mlg2:auto_generated.data_a[1]
data_a[2] => altsyncram_mlg2:auto_generated.data_a[2]
data_a[3] => altsyncram_mlg2:auto_generated.data_a[3]
data_a[4] => altsyncram_mlg2:auto_generated.data_a[4]
data_a[5] => altsyncram_mlg2:auto_generated.data_a[5]
data_a[6] => altsyncram_mlg2:auto_generated.data_a[6]
data_a[7] => altsyncram_mlg2:auto_generated.data_a[7]
data_a[8] => altsyncram_mlg2:auto_generated.data_a[8]
data_a[9] => altsyncram_mlg2:auto_generated.data_a[9]
data_a[10] => altsyncram_mlg2:auto_generated.data_a[10]
data_a[11] => altsyncram_mlg2:auto_generated.data_a[11]
data_a[12] => altsyncram_mlg2:auto_generated.data_a[12]
data_a[13] => altsyncram_mlg2:auto_generated.data_a[13]
data_a[14] => altsyncram_mlg2:auto_generated.data_a[14]
data_a[15] => altsyncram_mlg2:auto_generated.data_a[15]
data_a[16] => altsyncram_mlg2:auto_generated.data_a[16]
data_a[17] => altsyncram_mlg2:auto_generated.data_a[17]
data_a[18] => altsyncram_mlg2:auto_generated.data_a[18]
data_a[19] => altsyncram_mlg2:auto_generated.data_a[19]
data_a[20] => altsyncram_mlg2:auto_generated.data_a[20]
data_a[21] => altsyncram_mlg2:auto_generated.data_a[21]
data_a[22] => altsyncram_mlg2:auto_generated.data_a[22]
data_a[23] => altsyncram_mlg2:auto_generated.data_a[23]
data_a[24] => altsyncram_mlg2:auto_generated.data_a[24]
data_a[25] => altsyncram_mlg2:auto_generated.data_a[25]
data_a[26] => altsyncram_mlg2:auto_generated.data_a[26]
data_a[27] => altsyncram_mlg2:auto_generated.data_a[27]
data_a[28] => altsyncram_mlg2:auto_generated.data_a[28]
data_a[29] => altsyncram_mlg2:auto_generated.data_a[29]
data_a[30] => altsyncram_mlg2:auto_generated.data_a[30]
data_a[31] => altsyncram_mlg2:auto_generated.data_a[31]
data_b[0] => altsyncram_mlg2:auto_generated.data_b[0]
data_b[1] => altsyncram_mlg2:auto_generated.data_b[1]
data_b[2] => altsyncram_mlg2:auto_generated.data_b[2]
data_b[3] => altsyncram_mlg2:auto_generated.data_b[3]
data_b[4] => altsyncram_mlg2:auto_generated.data_b[4]
data_b[5] => altsyncram_mlg2:auto_generated.data_b[5]
data_b[6] => altsyncram_mlg2:auto_generated.data_b[6]
data_b[7] => altsyncram_mlg2:auto_generated.data_b[7]
data_b[8] => altsyncram_mlg2:auto_generated.data_b[8]
data_b[9] => altsyncram_mlg2:auto_generated.data_b[9]
data_b[10] => altsyncram_mlg2:auto_generated.data_b[10]
data_b[11] => altsyncram_mlg2:auto_generated.data_b[11]
data_b[12] => altsyncram_mlg2:auto_generated.data_b[12]
data_b[13] => altsyncram_mlg2:auto_generated.data_b[13]
data_b[14] => altsyncram_mlg2:auto_generated.data_b[14]
data_b[15] => altsyncram_mlg2:auto_generated.data_b[15]
data_b[16] => altsyncram_mlg2:auto_generated.data_b[16]
data_b[17] => altsyncram_mlg2:auto_generated.data_b[17]
data_b[18] => altsyncram_mlg2:auto_generated.data_b[18]
data_b[19] => altsyncram_mlg2:auto_generated.data_b[19]
data_b[20] => altsyncram_mlg2:auto_generated.data_b[20]
data_b[21] => altsyncram_mlg2:auto_generated.data_b[21]
data_b[22] => altsyncram_mlg2:auto_generated.data_b[22]
data_b[23] => altsyncram_mlg2:auto_generated.data_b[23]
data_b[24] => altsyncram_mlg2:auto_generated.data_b[24]
data_b[25] => altsyncram_mlg2:auto_generated.data_b[25]
data_b[26] => altsyncram_mlg2:auto_generated.data_b[26]
data_b[27] => altsyncram_mlg2:auto_generated.data_b[27]
data_b[28] => altsyncram_mlg2:auto_generated.data_b[28]
data_b[29] => altsyncram_mlg2:auto_generated.data_b[29]
data_b[30] => altsyncram_mlg2:auto_generated.data_b[30]
data_b[31] => altsyncram_mlg2:auto_generated.data_b[31]
address_a[0] => altsyncram_mlg2:auto_generated.address_a[0]
address_a[1] => altsyncram_mlg2:auto_generated.address_a[1]
address_a[2] => altsyncram_mlg2:auto_generated.address_a[2]
address_a[3] => altsyncram_mlg2:auto_generated.address_a[3]
address_a[4] => altsyncram_mlg2:auto_generated.address_a[4]
address_a[5] => altsyncram_mlg2:auto_generated.address_a[5]
address_a[6] => altsyncram_mlg2:auto_generated.address_a[6]
address_a[7] => altsyncram_mlg2:auto_generated.address_a[7]
address_a[8] => altsyncram_mlg2:auto_generated.address_a[8]
address_a[9] => altsyncram_mlg2:auto_generated.address_a[9]
address_a[10] => altsyncram_mlg2:auto_generated.address_a[10]
address_a[11] => altsyncram_mlg2:auto_generated.address_a[11]
address_b[0] => altsyncram_mlg2:auto_generated.address_b[0]
address_b[1] => altsyncram_mlg2:auto_generated.address_b[1]
address_b[2] => altsyncram_mlg2:auto_generated.address_b[2]
address_b[3] => altsyncram_mlg2:auto_generated.address_b[3]
address_b[4] => altsyncram_mlg2:auto_generated.address_b[4]
address_b[5] => altsyncram_mlg2:auto_generated.address_b[5]
address_b[6] => altsyncram_mlg2:auto_generated.address_b[6]
address_b[7] => altsyncram_mlg2:auto_generated.address_b[7]
address_b[8] => altsyncram_mlg2:auto_generated.address_b[8]
address_b[9] => altsyncram_mlg2:auto_generated.address_b[9]
address_b[10] => altsyncram_mlg2:auto_generated.address_b[10]
address_b[11] => altsyncram_mlg2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mlg2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mlg2:auto_generated.q_a[0]
q_a[1] <= altsyncram_mlg2:auto_generated.q_a[1]
q_a[2] <= altsyncram_mlg2:auto_generated.q_a[2]
q_a[3] <= altsyncram_mlg2:auto_generated.q_a[3]
q_a[4] <= altsyncram_mlg2:auto_generated.q_a[4]
q_a[5] <= altsyncram_mlg2:auto_generated.q_a[5]
q_a[6] <= altsyncram_mlg2:auto_generated.q_a[6]
q_a[7] <= altsyncram_mlg2:auto_generated.q_a[7]
q_a[8] <= altsyncram_mlg2:auto_generated.q_a[8]
q_a[9] <= altsyncram_mlg2:auto_generated.q_a[9]
q_a[10] <= altsyncram_mlg2:auto_generated.q_a[10]
q_a[11] <= altsyncram_mlg2:auto_generated.q_a[11]
q_a[12] <= altsyncram_mlg2:auto_generated.q_a[12]
q_a[13] <= altsyncram_mlg2:auto_generated.q_a[13]
q_a[14] <= altsyncram_mlg2:auto_generated.q_a[14]
q_a[15] <= altsyncram_mlg2:auto_generated.q_a[15]
q_a[16] <= altsyncram_mlg2:auto_generated.q_a[16]
q_a[17] <= altsyncram_mlg2:auto_generated.q_a[17]
q_a[18] <= altsyncram_mlg2:auto_generated.q_a[18]
q_a[19] <= altsyncram_mlg2:auto_generated.q_a[19]
q_a[20] <= altsyncram_mlg2:auto_generated.q_a[20]
q_a[21] <= altsyncram_mlg2:auto_generated.q_a[21]
q_a[22] <= altsyncram_mlg2:auto_generated.q_a[22]
q_a[23] <= altsyncram_mlg2:auto_generated.q_a[23]
q_a[24] <= altsyncram_mlg2:auto_generated.q_a[24]
q_a[25] <= altsyncram_mlg2:auto_generated.q_a[25]
q_a[26] <= altsyncram_mlg2:auto_generated.q_a[26]
q_a[27] <= altsyncram_mlg2:auto_generated.q_a[27]
q_a[28] <= altsyncram_mlg2:auto_generated.q_a[28]
q_a[29] <= altsyncram_mlg2:auto_generated.q_a[29]
q_a[30] <= altsyncram_mlg2:auto_generated.q_a[30]
q_a[31] <= altsyncram_mlg2:auto_generated.q_a[31]
q_b[0] <= altsyncram_mlg2:auto_generated.q_b[0]
q_b[1] <= altsyncram_mlg2:auto_generated.q_b[1]
q_b[2] <= altsyncram_mlg2:auto_generated.q_b[2]
q_b[3] <= altsyncram_mlg2:auto_generated.q_b[3]
q_b[4] <= altsyncram_mlg2:auto_generated.q_b[4]
q_b[5] <= altsyncram_mlg2:auto_generated.q_b[5]
q_b[6] <= altsyncram_mlg2:auto_generated.q_b[6]
q_b[7] <= altsyncram_mlg2:auto_generated.q_b[7]
q_b[8] <= altsyncram_mlg2:auto_generated.q_b[8]
q_b[9] <= altsyncram_mlg2:auto_generated.q_b[9]
q_b[10] <= altsyncram_mlg2:auto_generated.q_b[10]
q_b[11] <= altsyncram_mlg2:auto_generated.q_b[11]
q_b[12] <= altsyncram_mlg2:auto_generated.q_b[12]
q_b[13] <= altsyncram_mlg2:auto_generated.q_b[13]
q_b[14] <= altsyncram_mlg2:auto_generated.q_b[14]
q_b[15] <= altsyncram_mlg2:auto_generated.q_b[15]
q_b[16] <= altsyncram_mlg2:auto_generated.q_b[16]
q_b[17] <= altsyncram_mlg2:auto_generated.q_b[17]
q_b[18] <= altsyncram_mlg2:auto_generated.q_b[18]
q_b[19] <= altsyncram_mlg2:auto_generated.q_b[19]
q_b[20] <= altsyncram_mlg2:auto_generated.q_b[20]
q_b[21] <= altsyncram_mlg2:auto_generated.q_b[21]
q_b[22] <= altsyncram_mlg2:auto_generated.q_b[22]
q_b[23] <= altsyncram_mlg2:auto_generated.q_b[23]
q_b[24] <= altsyncram_mlg2:auto_generated.q_b[24]
q_b[25] <= altsyncram_mlg2:auto_generated.q_b[25]
q_b[26] <= altsyncram_mlg2:auto_generated.q_b[26]
q_b[27] <= altsyncram_mlg2:auto_generated.q_b[27]
q_b[28] <= altsyncram_mlg2:auto_generated.q_b[28]
q_b[29] <= altsyncram_mlg2:auto_generated.q_b[29]
q_b[30] <= altsyncram_mlg2:auto_generated.q_b[30]
q_b[31] <= altsyncram_mlg2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|cpu_top|exu_top:exu_top_0
clk => clk.IN1
reset => reset.IN1
int_detect => int_detect.IN1
stall => stall.IN1
flush => flush.IN1
ex_pc[0] <= ex_reg:ex_reg_0.ex_pc
ex_pc[1] <= ex_reg:ex_reg_0.ex_pc
ex_pc[2] <= ex_reg:ex_reg_0.ex_pc
ex_pc[3] <= ex_reg:ex_reg_0.ex_pc
ex_pc[4] <= ex_reg:ex_reg_0.ex_pc
ex_pc[5] <= ex_reg:ex_reg_0.ex_pc
ex_pc[6] <= ex_reg:ex_reg_0.ex_pc
ex_pc[7] <= ex_reg:ex_reg_0.ex_pc
ex_pc[8] <= ex_reg:ex_reg_0.ex_pc
ex_pc[9] <= ex_reg:ex_reg_0.ex_pc
ex_pc[10] <= ex_reg:ex_reg_0.ex_pc
ex_pc[11] <= ex_reg:ex_reg_0.ex_pc
ex_pc[12] <= ex_reg:ex_reg_0.ex_pc
ex_pc[13] <= ex_reg:ex_reg_0.ex_pc
ex_pc[14] <= ex_reg:ex_reg_0.ex_pc
ex_pc[15] <= ex_reg:ex_reg_0.ex_pc
ex_pc[16] <= ex_reg:ex_reg_0.ex_pc
ex_pc[17] <= ex_reg:ex_reg_0.ex_pc
ex_pc[18] <= ex_reg:ex_reg_0.ex_pc
ex_pc[19] <= ex_reg:ex_reg_0.ex_pc
ex_pc[20] <= ex_reg:ex_reg_0.ex_pc
ex_pc[21] <= ex_reg:ex_reg_0.ex_pc
ex_pc[22] <= ex_reg:ex_reg_0.ex_pc
ex_pc[23] <= ex_reg:ex_reg_0.ex_pc
ex_pc[24] <= ex_reg:ex_reg_0.ex_pc
ex_pc[25] <= ex_reg:ex_reg_0.ex_pc
ex_pc[26] <= ex_reg:ex_reg_0.ex_pc
ex_pc[27] <= ex_reg:ex_reg_0.ex_pc
ex_pc[28] <= ex_reg:ex_reg_0.ex_pc
ex_pc[29] <= ex_reg:ex_reg_0.ex_pc
ex_en <= ex_reg:ex_reg_0.ex_en
ex_br_flag <= ex_reg:ex_reg_0.ex_br_flag
ex_mem_op[0] <= ex_reg:ex_reg_0.ex_mem_op
ex_mem_op[1] <= ex_reg:ex_reg_0.ex_mem_op
ex_mem_wr_data[0] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[1] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[2] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[3] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[4] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[5] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[6] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[7] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[8] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[9] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[10] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[11] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[12] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[13] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[14] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[15] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[16] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[17] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[18] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[19] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[20] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[21] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[22] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[23] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[24] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[25] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[26] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[27] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[28] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[29] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[30] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_mem_wr_data[31] <= ex_reg:ex_reg_0.ex_mem_wr_data
ex_ctrl_op[0] <= ex_reg:ex_reg_0.ex_ctrl_op
ex_ctrl_op[1] <= ex_reg:ex_reg_0.ex_ctrl_op
ex_dst_addr[0] <= ex_reg:ex_reg_0.ex_dst_addr
ex_dst_addr[1] <= ex_reg:ex_reg_0.ex_dst_addr
ex_dst_addr[2] <= ex_reg:ex_reg_0.ex_dst_addr
ex_dst_addr[3] <= ex_reg:ex_reg_0.ex_dst_addr
ex_dst_addr[4] <= ex_reg:ex_reg_0.ex_dst_addr
ex_gpr_we_ <= ex_reg:ex_reg_0.ex_gpr_we_
ex_exp_code[0] <= ex_reg:ex_reg_0.ex_exp_code
ex_exp_code[1] <= ex_reg:ex_reg_0.ex_exp_code
ex_exp_code[2] <= ex_reg:ex_reg_0.ex_exp_code
ex_out[0] <= ex_reg:ex_reg_0.ex_out
ex_out[1] <= ex_reg:ex_reg_0.ex_out
ex_out[2] <= ex_reg:ex_reg_0.ex_out
ex_out[3] <= ex_reg:ex_reg_0.ex_out
ex_out[4] <= ex_reg:ex_reg_0.ex_out
ex_out[5] <= ex_reg:ex_reg_0.ex_out
ex_out[6] <= ex_reg:ex_reg_0.ex_out
ex_out[7] <= ex_reg:ex_reg_0.ex_out
ex_out[8] <= ex_reg:ex_reg_0.ex_out
ex_out[9] <= ex_reg:ex_reg_0.ex_out
ex_out[10] <= ex_reg:ex_reg_0.ex_out
ex_out[11] <= ex_reg:ex_reg_0.ex_out
ex_out[12] <= ex_reg:ex_reg_0.ex_out
ex_out[13] <= ex_reg:ex_reg_0.ex_out
ex_out[14] <= ex_reg:ex_reg_0.ex_out
ex_out[15] <= ex_reg:ex_reg_0.ex_out
ex_out[16] <= ex_reg:ex_reg_0.ex_out
ex_out[17] <= ex_reg:ex_reg_0.ex_out
ex_out[18] <= ex_reg:ex_reg_0.ex_out
ex_out[19] <= ex_reg:ex_reg_0.ex_out
ex_out[20] <= ex_reg:ex_reg_0.ex_out
ex_out[21] <= ex_reg:ex_reg_0.ex_out
ex_out[22] <= ex_reg:ex_reg_0.ex_out
ex_out[23] <= ex_reg:ex_reg_0.ex_out
ex_out[24] <= ex_reg:ex_reg_0.ex_out
ex_out[25] <= ex_reg:ex_reg_0.ex_out
ex_out[26] <= ex_reg:ex_reg_0.ex_out
ex_out[27] <= ex_reg:ex_reg_0.ex_out
ex_out[28] <= ex_reg:ex_reg_0.ex_out
ex_out[29] <= ex_reg:ex_reg_0.ex_out
ex_out[30] <= ex_reg:ex_reg_0.ex_out
ex_out[31] <= ex_reg:ex_reg_0.ex_out
id_exp_code[0] => id_exp_code[0].IN1
id_exp_code[1] => id_exp_code[1].IN1
id_exp_code[2] => id_exp_code[2].IN1
id_gpr_we_ => id_gpr_we_.IN1
id_dst_addr[0] => id_dst_addr[0].IN1
id_dst_addr[1] => id_dst_addr[1].IN1
id_dst_addr[2] => id_dst_addr[2].IN1
id_dst_addr[3] => id_dst_addr[3].IN1
id_dst_addr[4] => id_dst_addr[4].IN1
id_ctrl_op[0] => id_ctrl_op[0].IN1
id_ctrl_op[1] => id_ctrl_op[1].IN1
id_mem_wr_data[0] => id_mem_wr_data[0].IN1
id_mem_wr_data[1] => id_mem_wr_data[1].IN1
id_mem_wr_data[2] => id_mem_wr_data[2].IN1
id_mem_wr_data[3] => id_mem_wr_data[3].IN1
id_mem_wr_data[4] => id_mem_wr_data[4].IN1
id_mem_wr_data[5] => id_mem_wr_data[5].IN1
id_mem_wr_data[6] => id_mem_wr_data[6].IN1
id_mem_wr_data[7] => id_mem_wr_data[7].IN1
id_mem_wr_data[8] => id_mem_wr_data[8].IN1
id_mem_wr_data[9] => id_mem_wr_data[9].IN1
id_mem_wr_data[10] => id_mem_wr_data[10].IN1
id_mem_wr_data[11] => id_mem_wr_data[11].IN1
id_mem_wr_data[12] => id_mem_wr_data[12].IN1
id_mem_wr_data[13] => id_mem_wr_data[13].IN1
id_mem_wr_data[14] => id_mem_wr_data[14].IN1
id_mem_wr_data[15] => id_mem_wr_data[15].IN1
id_mem_wr_data[16] => id_mem_wr_data[16].IN1
id_mem_wr_data[17] => id_mem_wr_data[17].IN1
id_mem_wr_data[18] => id_mem_wr_data[18].IN1
id_mem_wr_data[19] => id_mem_wr_data[19].IN1
id_mem_wr_data[20] => id_mem_wr_data[20].IN1
id_mem_wr_data[21] => id_mem_wr_data[21].IN1
id_mem_wr_data[22] => id_mem_wr_data[22].IN1
id_mem_wr_data[23] => id_mem_wr_data[23].IN1
id_mem_wr_data[24] => id_mem_wr_data[24].IN1
id_mem_wr_data[25] => id_mem_wr_data[25].IN1
id_mem_wr_data[26] => id_mem_wr_data[26].IN1
id_mem_wr_data[27] => id_mem_wr_data[27].IN1
id_mem_wr_data[28] => id_mem_wr_data[28].IN1
id_mem_wr_data[29] => id_mem_wr_data[29].IN1
id_mem_wr_data[30] => id_mem_wr_data[30].IN1
id_mem_wr_data[31] => id_mem_wr_data[31].IN1
id_mem_op[0] => id_mem_op[0].IN1
id_mem_op[1] => id_mem_op[1].IN1
id_br_flag => id_br_flag.IN1
id_alu_in_1[0] => id_alu_in_1[0].IN1
id_alu_in_1[1] => id_alu_in_1[1].IN1
id_alu_in_1[2] => id_alu_in_1[2].IN1
id_alu_in_1[3] => id_alu_in_1[3].IN1
id_alu_in_1[4] => id_alu_in_1[4].IN1
id_alu_in_1[5] => id_alu_in_1[5].IN1
id_alu_in_1[6] => id_alu_in_1[6].IN1
id_alu_in_1[7] => id_alu_in_1[7].IN1
id_alu_in_1[8] => id_alu_in_1[8].IN1
id_alu_in_1[9] => id_alu_in_1[9].IN1
id_alu_in_1[10] => id_alu_in_1[10].IN1
id_alu_in_1[11] => id_alu_in_1[11].IN1
id_alu_in_1[12] => id_alu_in_1[12].IN1
id_alu_in_1[13] => id_alu_in_1[13].IN1
id_alu_in_1[14] => id_alu_in_1[14].IN1
id_alu_in_1[15] => id_alu_in_1[15].IN1
id_alu_in_1[16] => id_alu_in_1[16].IN1
id_alu_in_1[17] => id_alu_in_1[17].IN1
id_alu_in_1[18] => id_alu_in_1[18].IN1
id_alu_in_1[19] => id_alu_in_1[19].IN1
id_alu_in_1[20] => id_alu_in_1[20].IN1
id_alu_in_1[21] => id_alu_in_1[21].IN1
id_alu_in_1[22] => id_alu_in_1[22].IN1
id_alu_in_1[23] => id_alu_in_1[23].IN1
id_alu_in_1[24] => id_alu_in_1[24].IN1
id_alu_in_1[25] => id_alu_in_1[25].IN1
id_alu_in_1[26] => id_alu_in_1[26].IN1
id_alu_in_1[27] => id_alu_in_1[27].IN1
id_alu_in_1[28] => id_alu_in_1[28].IN1
id_alu_in_1[29] => id_alu_in_1[29].IN1
id_alu_in_1[30] => id_alu_in_1[30].IN1
id_alu_in_1[31] => id_alu_in_1[31].IN1
id_alu_in_0[0] => id_alu_in_0[0].IN1
id_alu_in_0[1] => id_alu_in_0[1].IN1
id_alu_in_0[2] => id_alu_in_0[2].IN1
id_alu_in_0[3] => id_alu_in_0[3].IN1
id_alu_in_0[4] => id_alu_in_0[4].IN1
id_alu_in_0[5] => id_alu_in_0[5].IN1
id_alu_in_0[6] => id_alu_in_0[6].IN1
id_alu_in_0[7] => id_alu_in_0[7].IN1
id_alu_in_0[8] => id_alu_in_0[8].IN1
id_alu_in_0[9] => id_alu_in_0[9].IN1
id_alu_in_0[10] => id_alu_in_0[10].IN1
id_alu_in_0[11] => id_alu_in_0[11].IN1
id_alu_in_0[12] => id_alu_in_0[12].IN1
id_alu_in_0[13] => id_alu_in_0[13].IN1
id_alu_in_0[14] => id_alu_in_0[14].IN1
id_alu_in_0[15] => id_alu_in_0[15].IN1
id_alu_in_0[16] => id_alu_in_0[16].IN1
id_alu_in_0[17] => id_alu_in_0[17].IN1
id_alu_in_0[18] => id_alu_in_0[18].IN1
id_alu_in_0[19] => id_alu_in_0[19].IN1
id_alu_in_0[20] => id_alu_in_0[20].IN1
id_alu_in_0[21] => id_alu_in_0[21].IN1
id_alu_in_0[22] => id_alu_in_0[22].IN1
id_alu_in_0[23] => id_alu_in_0[23].IN1
id_alu_in_0[24] => id_alu_in_0[24].IN1
id_alu_in_0[25] => id_alu_in_0[25].IN1
id_alu_in_0[26] => id_alu_in_0[26].IN1
id_alu_in_0[27] => id_alu_in_0[27].IN1
id_alu_in_0[28] => id_alu_in_0[28].IN1
id_alu_in_0[29] => id_alu_in_0[29].IN1
id_alu_in_0[30] => id_alu_in_0[30].IN1
id_alu_in_0[31] => id_alu_in_0[31].IN1
id_alu_op[0] => id_alu_op[0].IN1
id_alu_op[1] => id_alu_op[1].IN1
id_alu_op[2] => id_alu_op[2].IN1
id_alu_op[3] => id_alu_op[3].IN1
id_en => id_en.IN1
id_pc[0] => id_pc[0].IN1
id_pc[1] => id_pc[1].IN1
id_pc[2] => id_pc[2].IN1
id_pc[3] => id_pc[3].IN1
id_pc[4] => id_pc[4].IN1
id_pc[5] => id_pc[5].IN1
id_pc[6] => id_pc[6].IN1
id_pc[7] => id_pc[7].IN1
id_pc[8] => id_pc[8].IN1
id_pc[9] => id_pc[9].IN1
id_pc[10] => id_pc[10].IN1
id_pc[11] => id_pc[11].IN1
id_pc[12] => id_pc[12].IN1
id_pc[13] => id_pc[13].IN1
id_pc[14] => id_pc[14].IN1
id_pc[15] => id_pc[15].IN1
id_pc[16] => id_pc[16].IN1
id_pc[17] => id_pc[17].IN1
id_pc[18] => id_pc[18].IN1
id_pc[19] => id_pc[19].IN1
id_pc[20] => id_pc[20].IN1
id_pc[21] => id_pc[21].IN1
id_pc[22] => id_pc[22].IN1
id_pc[23] => id_pc[23].IN1
id_pc[24] => id_pc[24].IN1
id_pc[25] => id_pc[25].IN1
id_pc[26] => id_pc[26].IN1
id_pc[27] => id_pc[27].IN1
id_pc[28] => id_pc[28].IN1
id_pc[29] => id_pc[29].IN1
fwd_data[0] <= fwd_data[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[1] <= fwd_data[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[2] <= fwd_data[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[3] <= fwd_data[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[4] <= fwd_data[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[5] <= fwd_data[5].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[6] <= fwd_data[6].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[7] <= fwd_data[7].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[8] <= fwd_data[8].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[9] <= fwd_data[9].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[10] <= fwd_data[10].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[11] <= fwd_data[11].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[12] <= fwd_data[12].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[13] <= fwd_data[13].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[14] <= fwd_data[14].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[15] <= fwd_data[15].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[16] <= fwd_data[16].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[17] <= fwd_data[17].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[18] <= fwd_data[18].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[19] <= fwd_data[19].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[20] <= fwd_data[20].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[21] <= fwd_data[21].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[22] <= fwd_data[22].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[23] <= fwd_data[23].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[24] <= fwd_data[24].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[25] <= fwd_data[25].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[26] <= fwd_data[26].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[27] <= fwd_data[27].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[28] <= fwd_data[28].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[29] <= fwd_data[29].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[30] <= fwd_data[30].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[31] <= fwd_data[31].DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|exu_top:exu_top_0|ex_reg:ex_reg_0
clk => ex_out[0]~reg0.CLK
clk => ex_out[1]~reg0.CLK
clk => ex_out[2]~reg0.CLK
clk => ex_out[3]~reg0.CLK
clk => ex_out[4]~reg0.CLK
clk => ex_out[5]~reg0.CLK
clk => ex_out[6]~reg0.CLK
clk => ex_out[7]~reg0.CLK
clk => ex_out[8]~reg0.CLK
clk => ex_out[9]~reg0.CLK
clk => ex_out[10]~reg0.CLK
clk => ex_out[11]~reg0.CLK
clk => ex_out[12]~reg0.CLK
clk => ex_out[13]~reg0.CLK
clk => ex_out[14]~reg0.CLK
clk => ex_out[15]~reg0.CLK
clk => ex_out[16]~reg0.CLK
clk => ex_out[17]~reg0.CLK
clk => ex_out[18]~reg0.CLK
clk => ex_out[19]~reg0.CLK
clk => ex_out[20]~reg0.CLK
clk => ex_out[21]~reg0.CLK
clk => ex_out[22]~reg0.CLK
clk => ex_out[23]~reg0.CLK
clk => ex_out[24]~reg0.CLK
clk => ex_out[25]~reg0.CLK
clk => ex_out[26]~reg0.CLK
clk => ex_out[27]~reg0.CLK
clk => ex_out[28]~reg0.CLK
clk => ex_out[29]~reg0.CLK
clk => ex_out[30]~reg0.CLK
clk => ex_out[31]~reg0.CLK
clk => ex_exp_code[0]~reg0.CLK
clk => ex_exp_code[1]~reg0.CLK
clk => ex_exp_code[2]~reg0.CLK
clk => ex_gpr_we_~reg0.CLK
clk => ex_dst_addr[0]~reg0.CLK
clk => ex_dst_addr[1]~reg0.CLK
clk => ex_dst_addr[2]~reg0.CLK
clk => ex_dst_addr[3]~reg0.CLK
clk => ex_dst_addr[4]~reg0.CLK
clk => ex_ctrl_op[0]~reg0.CLK
clk => ex_ctrl_op[1]~reg0.CLK
clk => ex_mem_wr_data[0]~reg0.CLK
clk => ex_mem_wr_data[1]~reg0.CLK
clk => ex_mem_wr_data[2]~reg0.CLK
clk => ex_mem_wr_data[3]~reg0.CLK
clk => ex_mem_wr_data[4]~reg0.CLK
clk => ex_mem_wr_data[5]~reg0.CLK
clk => ex_mem_wr_data[6]~reg0.CLK
clk => ex_mem_wr_data[7]~reg0.CLK
clk => ex_mem_wr_data[8]~reg0.CLK
clk => ex_mem_wr_data[9]~reg0.CLK
clk => ex_mem_wr_data[10]~reg0.CLK
clk => ex_mem_wr_data[11]~reg0.CLK
clk => ex_mem_wr_data[12]~reg0.CLK
clk => ex_mem_wr_data[13]~reg0.CLK
clk => ex_mem_wr_data[14]~reg0.CLK
clk => ex_mem_wr_data[15]~reg0.CLK
clk => ex_mem_wr_data[16]~reg0.CLK
clk => ex_mem_wr_data[17]~reg0.CLK
clk => ex_mem_wr_data[18]~reg0.CLK
clk => ex_mem_wr_data[19]~reg0.CLK
clk => ex_mem_wr_data[20]~reg0.CLK
clk => ex_mem_wr_data[21]~reg0.CLK
clk => ex_mem_wr_data[22]~reg0.CLK
clk => ex_mem_wr_data[23]~reg0.CLK
clk => ex_mem_wr_data[24]~reg0.CLK
clk => ex_mem_wr_data[25]~reg0.CLK
clk => ex_mem_wr_data[26]~reg0.CLK
clk => ex_mem_wr_data[27]~reg0.CLK
clk => ex_mem_wr_data[28]~reg0.CLK
clk => ex_mem_wr_data[29]~reg0.CLK
clk => ex_mem_wr_data[30]~reg0.CLK
clk => ex_mem_wr_data[31]~reg0.CLK
clk => ex_mem_op[0]~reg0.CLK
clk => ex_mem_op[1]~reg0.CLK
clk => ex_br_flag~reg0.CLK
clk => ex_en~reg0.CLK
clk => ex_pc[0]~reg0.CLK
clk => ex_pc[1]~reg0.CLK
clk => ex_pc[2]~reg0.CLK
clk => ex_pc[3]~reg0.CLK
clk => ex_pc[4]~reg0.CLK
clk => ex_pc[5]~reg0.CLK
clk => ex_pc[6]~reg0.CLK
clk => ex_pc[7]~reg0.CLK
clk => ex_pc[8]~reg0.CLK
clk => ex_pc[9]~reg0.CLK
clk => ex_pc[10]~reg0.CLK
clk => ex_pc[11]~reg0.CLK
clk => ex_pc[12]~reg0.CLK
clk => ex_pc[13]~reg0.CLK
clk => ex_pc[14]~reg0.CLK
clk => ex_pc[15]~reg0.CLK
clk => ex_pc[16]~reg0.CLK
clk => ex_pc[17]~reg0.CLK
clk => ex_pc[18]~reg0.CLK
clk => ex_pc[19]~reg0.CLK
clk => ex_pc[20]~reg0.CLK
clk => ex_pc[21]~reg0.CLK
clk => ex_pc[22]~reg0.CLK
clk => ex_pc[23]~reg0.CLK
clk => ex_pc[24]~reg0.CLK
clk => ex_pc[25]~reg0.CLK
clk => ex_pc[26]~reg0.CLK
clk => ex_pc[27]~reg0.CLK
clk => ex_pc[28]~reg0.CLK
clk => ex_pc[29]~reg0.CLK
reset => ex_out[0]~reg0.ACLR
reset => ex_out[1]~reg0.ACLR
reset => ex_out[2]~reg0.ACLR
reset => ex_out[3]~reg0.ACLR
reset => ex_out[4]~reg0.ACLR
reset => ex_out[5]~reg0.ACLR
reset => ex_out[6]~reg0.ACLR
reset => ex_out[7]~reg0.ACLR
reset => ex_out[8]~reg0.ACLR
reset => ex_out[9]~reg0.ACLR
reset => ex_out[10]~reg0.ACLR
reset => ex_out[11]~reg0.ACLR
reset => ex_out[12]~reg0.ACLR
reset => ex_out[13]~reg0.ACLR
reset => ex_out[14]~reg0.ACLR
reset => ex_out[15]~reg0.ACLR
reset => ex_out[16]~reg0.ACLR
reset => ex_out[17]~reg0.ACLR
reset => ex_out[18]~reg0.ACLR
reset => ex_out[19]~reg0.ACLR
reset => ex_out[20]~reg0.ACLR
reset => ex_out[21]~reg0.ACLR
reset => ex_out[22]~reg0.ACLR
reset => ex_out[23]~reg0.ACLR
reset => ex_out[24]~reg0.ACLR
reset => ex_out[25]~reg0.ACLR
reset => ex_out[26]~reg0.ACLR
reset => ex_out[27]~reg0.ACLR
reset => ex_out[28]~reg0.ACLR
reset => ex_out[29]~reg0.ACLR
reset => ex_out[30]~reg0.ACLR
reset => ex_out[31]~reg0.ACLR
reset => ex_exp_code[0]~reg0.ACLR
reset => ex_exp_code[1]~reg0.ACLR
reset => ex_exp_code[2]~reg0.ACLR
reset => ex_gpr_we_~reg0.ACLR
reset => ex_dst_addr[0]~reg0.ACLR
reset => ex_dst_addr[1]~reg0.ACLR
reset => ex_dst_addr[2]~reg0.ACLR
reset => ex_dst_addr[3]~reg0.ACLR
reset => ex_dst_addr[4]~reg0.ACLR
reset => ex_ctrl_op[0]~reg0.ACLR
reset => ex_ctrl_op[1]~reg0.ACLR
reset => ex_mem_wr_data[0]~reg0.ACLR
reset => ex_mem_wr_data[1]~reg0.ACLR
reset => ex_mem_wr_data[2]~reg0.ACLR
reset => ex_mem_wr_data[3]~reg0.ACLR
reset => ex_mem_wr_data[4]~reg0.ACLR
reset => ex_mem_wr_data[5]~reg0.ACLR
reset => ex_mem_wr_data[6]~reg0.ACLR
reset => ex_mem_wr_data[7]~reg0.ACLR
reset => ex_mem_wr_data[8]~reg0.ACLR
reset => ex_mem_wr_data[9]~reg0.ACLR
reset => ex_mem_wr_data[10]~reg0.ACLR
reset => ex_mem_wr_data[11]~reg0.ACLR
reset => ex_mem_wr_data[12]~reg0.ACLR
reset => ex_mem_wr_data[13]~reg0.ACLR
reset => ex_mem_wr_data[14]~reg0.ACLR
reset => ex_mem_wr_data[15]~reg0.ACLR
reset => ex_mem_wr_data[16]~reg0.ACLR
reset => ex_mem_wr_data[17]~reg0.ACLR
reset => ex_mem_wr_data[18]~reg0.ACLR
reset => ex_mem_wr_data[19]~reg0.ACLR
reset => ex_mem_wr_data[20]~reg0.ACLR
reset => ex_mem_wr_data[21]~reg0.ACLR
reset => ex_mem_wr_data[22]~reg0.ACLR
reset => ex_mem_wr_data[23]~reg0.ACLR
reset => ex_mem_wr_data[24]~reg0.ACLR
reset => ex_mem_wr_data[25]~reg0.ACLR
reset => ex_mem_wr_data[26]~reg0.ACLR
reset => ex_mem_wr_data[27]~reg0.ACLR
reset => ex_mem_wr_data[28]~reg0.ACLR
reset => ex_mem_wr_data[29]~reg0.ACLR
reset => ex_mem_wr_data[30]~reg0.ACLR
reset => ex_mem_wr_data[31]~reg0.ACLR
reset => ex_mem_op[0]~reg0.ACLR
reset => ex_mem_op[1]~reg0.ACLR
reset => ex_br_flag~reg0.ACLR
reset => ex_en~reg0.ACLR
reset => ex_pc[0]~reg0.ACLR
reset => ex_pc[1]~reg0.ACLR
reset => ex_pc[2]~reg0.ACLR
reset => ex_pc[3]~reg0.ACLR
reset => ex_pc[4]~reg0.ACLR
reset => ex_pc[5]~reg0.ACLR
reset => ex_pc[6]~reg0.ACLR
reset => ex_pc[7]~reg0.ACLR
reset => ex_pc[8]~reg0.ACLR
reset => ex_pc[9]~reg0.ACLR
reset => ex_pc[10]~reg0.ACLR
reset => ex_pc[11]~reg0.ACLR
reset => ex_pc[12]~reg0.ACLR
reset => ex_pc[13]~reg0.ACLR
reset => ex_pc[14]~reg0.ACLR
reset => ex_pc[15]~reg0.ACLR
reset => ex_pc[16]~reg0.ACLR
reset => ex_pc[17]~reg0.ACLR
reset => ex_pc[18]~reg0.ACLR
reset => ex_pc[19]~reg0.ACLR
reset => ex_pc[20]~reg0.ACLR
reset => ex_pc[21]~reg0.ACLR
reset => ex_pc[22]~reg0.ACLR
reset => ex_pc[23]~reg0.ACLR
reset => ex_pc[24]~reg0.ACLR
reset => ex_pc[25]~reg0.ACLR
reset => ex_pc[26]~reg0.ACLR
reset => ex_pc[27]~reg0.ACLR
reset => ex_pc[28]~reg0.ACLR
reset => ex_pc[29]~reg0.ACLR
alu_out[0] => ex_out.DATAA
alu_out[1] => ex_out.DATAA
alu_out[2] => ex_out.DATAA
alu_out[3] => ex_out.DATAA
alu_out[4] => ex_out.DATAA
alu_out[5] => ex_out.DATAA
alu_out[6] => ex_out.DATAA
alu_out[7] => ex_out.DATAA
alu_out[8] => ex_out.DATAA
alu_out[9] => ex_out.DATAA
alu_out[10] => ex_out.DATAA
alu_out[11] => ex_out.DATAA
alu_out[12] => ex_out.DATAA
alu_out[13] => ex_out.DATAA
alu_out[14] => ex_out.DATAA
alu_out[15] => ex_out.DATAA
alu_out[16] => ex_out.DATAA
alu_out[17] => ex_out.DATAA
alu_out[18] => ex_out.DATAA
alu_out[19] => ex_out.DATAA
alu_out[20] => ex_out.DATAA
alu_out[21] => ex_out.DATAA
alu_out[22] => ex_out.DATAA
alu_out[23] => ex_out.DATAA
alu_out[24] => ex_out.DATAA
alu_out[25] => ex_out.DATAA
alu_out[26] => ex_out.DATAA
alu_out[27] => ex_out.DATAA
alu_out[28] => ex_out.DATAA
alu_out[29] => ex_out.DATAA
alu_out[30] => ex_out.DATAA
alu_out[31] => ex_out.DATAA
alu_of => ex_mem_op.OUTPUTSELECT
alu_of => ex_mem_op.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_mem_wr_data.OUTPUTSELECT
alu_of => ex_ctrl_op.OUTPUTSELECT
alu_of => ex_ctrl_op.OUTPUTSELECT
alu_of => ex_dst_addr.OUTPUTSELECT
alu_of => ex_dst_addr.OUTPUTSELECT
alu_of => ex_dst_addr.OUTPUTSELECT
alu_of => ex_dst_addr.OUTPUTSELECT
alu_of => ex_dst_addr.OUTPUTSELECT
alu_of => ex_gpr_we_.OUTPUTSELECT
alu_of => ex_exp_code.OUTPUTSELECT
alu_of => ex_exp_code.OUTPUTSELECT
alu_of => ex_exp_code.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
alu_of => ex_out.OUTPUTSELECT
stall => ex_out[0]~reg0.ENA
stall => ex_pc[29]~reg0.ENA
stall => ex_pc[28]~reg0.ENA
stall => ex_pc[27]~reg0.ENA
stall => ex_pc[26]~reg0.ENA
stall => ex_pc[25]~reg0.ENA
stall => ex_pc[24]~reg0.ENA
stall => ex_pc[23]~reg0.ENA
stall => ex_pc[22]~reg0.ENA
stall => ex_pc[21]~reg0.ENA
stall => ex_pc[20]~reg0.ENA
stall => ex_pc[19]~reg0.ENA
stall => ex_pc[18]~reg0.ENA
stall => ex_pc[17]~reg0.ENA
stall => ex_pc[16]~reg0.ENA
stall => ex_pc[15]~reg0.ENA
stall => ex_pc[14]~reg0.ENA
stall => ex_pc[13]~reg0.ENA
stall => ex_pc[12]~reg0.ENA
stall => ex_pc[11]~reg0.ENA
stall => ex_pc[10]~reg0.ENA
stall => ex_pc[9]~reg0.ENA
stall => ex_pc[8]~reg0.ENA
stall => ex_pc[7]~reg0.ENA
stall => ex_pc[6]~reg0.ENA
stall => ex_pc[5]~reg0.ENA
stall => ex_pc[4]~reg0.ENA
stall => ex_pc[3]~reg0.ENA
stall => ex_pc[2]~reg0.ENA
stall => ex_pc[1]~reg0.ENA
stall => ex_pc[0]~reg0.ENA
stall => ex_en~reg0.ENA
stall => ex_br_flag~reg0.ENA
stall => ex_mem_op[1]~reg0.ENA
stall => ex_mem_op[0]~reg0.ENA
stall => ex_mem_wr_data[31]~reg0.ENA
stall => ex_mem_wr_data[30]~reg0.ENA
stall => ex_mem_wr_data[29]~reg0.ENA
stall => ex_mem_wr_data[28]~reg0.ENA
stall => ex_mem_wr_data[27]~reg0.ENA
stall => ex_mem_wr_data[26]~reg0.ENA
stall => ex_mem_wr_data[25]~reg0.ENA
stall => ex_mem_wr_data[24]~reg0.ENA
stall => ex_mem_wr_data[23]~reg0.ENA
stall => ex_mem_wr_data[22]~reg0.ENA
stall => ex_mem_wr_data[21]~reg0.ENA
stall => ex_mem_wr_data[20]~reg0.ENA
stall => ex_mem_wr_data[19]~reg0.ENA
stall => ex_mem_wr_data[18]~reg0.ENA
stall => ex_mem_wr_data[17]~reg0.ENA
stall => ex_mem_wr_data[16]~reg0.ENA
stall => ex_mem_wr_data[15]~reg0.ENA
stall => ex_mem_wr_data[14]~reg0.ENA
stall => ex_mem_wr_data[13]~reg0.ENA
stall => ex_mem_wr_data[12]~reg0.ENA
stall => ex_mem_wr_data[11]~reg0.ENA
stall => ex_mem_wr_data[10]~reg0.ENA
stall => ex_mem_wr_data[9]~reg0.ENA
stall => ex_mem_wr_data[8]~reg0.ENA
stall => ex_mem_wr_data[7]~reg0.ENA
stall => ex_mem_wr_data[6]~reg0.ENA
stall => ex_mem_wr_data[5]~reg0.ENA
stall => ex_mem_wr_data[4]~reg0.ENA
stall => ex_mem_wr_data[3]~reg0.ENA
stall => ex_mem_wr_data[2]~reg0.ENA
stall => ex_mem_wr_data[1]~reg0.ENA
stall => ex_mem_wr_data[0]~reg0.ENA
stall => ex_ctrl_op[1]~reg0.ENA
stall => ex_ctrl_op[0]~reg0.ENA
stall => ex_dst_addr[4]~reg0.ENA
stall => ex_dst_addr[3]~reg0.ENA
stall => ex_dst_addr[2]~reg0.ENA
stall => ex_dst_addr[1]~reg0.ENA
stall => ex_dst_addr[0]~reg0.ENA
stall => ex_gpr_we_~reg0.ENA
stall => ex_exp_code[2]~reg0.ENA
stall => ex_exp_code[1]~reg0.ENA
stall => ex_exp_code[0]~reg0.ENA
stall => ex_out[31]~reg0.ENA
stall => ex_out[30]~reg0.ENA
stall => ex_out[29]~reg0.ENA
stall => ex_out[28]~reg0.ENA
stall => ex_out[27]~reg0.ENA
stall => ex_out[26]~reg0.ENA
stall => ex_out[25]~reg0.ENA
stall => ex_out[24]~reg0.ENA
stall => ex_out[23]~reg0.ENA
stall => ex_out[22]~reg0.ENA
stall => ex_out[21]~reg0.ENA
stall => ex_out[20]~reg0.ENA
stall => ex_out[19]~reg0.ENA
stall => ex_out[18]~reg0.ENA
stall => ex_out[17]~reg0.ENA
stall => ex_out[16]~reg0.ENA
stall => ex_out[15]~reg0.ENA
stall => ex_out[14]~reg0.ENA
stall => ex_out[13]~reg0.ENA
stall => ex_out[12]~reg0.ENA
stall => ex_out[11]~reg0.ENA
stall => ex_out[10]~reg0.ENA
stall => ex_out[9]~reg0.ENA
stall => ex_out[8]~reg0.ENA
stall => ex_out[7]~reg0.ENA
stall => ex_out[6]~reg0.ENA
stall => ex_out[5]~reg0.ENA
stall => ex_out[4]~reg0.ENA
stall => ex_out[3]~reg0.ENA
stall => ex_out[2]~reg0.ENA
stall => ex_out[1]~reg0.ENA
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_en.OUTPUTSELECT
flush => ex_br_flag.OUTPUTSELECT
flush => ex_mem_op.OUTPUTSELECT
flush => ex_mem_op.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_mem_wr_data.OUTPUTSELECT
flush => ex_ctrl_op.OUTPUTSELECT
flush => ex_ctrl_op.OUTPUTSELECT
flush => ex_dst_addr.OUTPUTSELECT
flush => ex_dst_addr.OUTPUTSELECT
flush => ex_dst_addr.OUTPUTSELECT
flush => ex_dst_addr.OUTPUTSELECT
flush => ex_dst_addr.OUTPUTSELECT
flush => ex_gpr_we_.OUTPUTSELECT
flush => ex_exp_code.OUTPUTSELECT
flush => ex_exp_code.OUTPUTSELECT
flush => ex_exp_code.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
flush => ex_out.OUTPUTSELECT
int_detect => ex_mem_op.OUTPUTSELECT
int_detect => ex_mem_op.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_mem_wr_data.OUTPUTSELECT
int_detect => ex_ctrl_op.OUTPUTSELECT
int_detect => ex_ctrl_op.OUTPUTSELECT
int_detect => ex_dst_addr.OUTPUTSELECT
int_detect => ex_dst_addr.OUTPUTSELECT
int_detect => ex_dst_addr.OUTPUTSELECT
int_detect => ex_dst_addr.OUTPUTSELECT
int_detect => ex_dst_addr.OUTPUTSELECT
int_detect => ex_gpr_we_.OUTPUTSELECT
int_detect => ex_exp_code.OUTPUTSELECT
int_detect => ex_exp_code.OUTPUTSELECT
int_detect => ex_exp_code.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
int_detect => ex_out.OUTPUTSELECT
id_pc[0] => ex_pc.DATAA
id_pc[1] => ex_pc.DATAA
id_pc[2] => ex_pc.DATAA
id_pc[3] => ex_pc.DATAA
id_pc[4] => ex_pc.DATAA
id_pc[5] => ex_pc.DATAA
id_pc[6] => ex_pc.DATAA
id_pc[7] => ex_pc.DATAA
id_pc[8] => ex_pc.DATAA
id_pc[9] => ex_pc.DATAA
id_pc[10] => ex_pc.DATAA
id_pc[11] => ex_pc.DATAA
id_pc[12] => ex_pc.DATAA
id_pc[13] => ex_pc.DATAA
id_pc[14] => ex_pc.DATAA
id_pc[15] => ex_pc.DATAA
id_pc[16] => ex_pc.DATAA
id_pc[17] => ex_pc.DATAA
id_pc[18] => ex_pc.DATAA
id_pc[19] => ex_pc.DATAA
id_pc[20] => ex_pc.DATAA
id_pc[21] => ex_pc.DATAA
id_pc[22] => ex_pc.DATAA
id_pc[23] => ex_pc.DATAA
id_pc[24] => ex_pc.DATAA
id_pc[25] => ex_pc.DATAA
id_pc[26] => ex_pc.DATAA
id_pc[27] => ex_pc.DATAA
id_pc[28] => ex_pc.DATAA
id_pc[29] => ex_pc.DATAA
id_en => ex_en.DATAA
id_br_flag => ex_br_flag.DATAA
id_mem_op[0] => ex_mem_op.DATAA
id_mem_op[1] => ex_mem_op.DATAA
id_mem_wr_data[0] => ex_mem_wr_data.DATAA
id_mem_wr_data[1] => ex_mem_wr_data.DATAA
id_mem_wr_data[2] => ex_mem_wr_data.DATAA
id_mem_wr_data[3] => ex_mem_wr_data.DATAA
id_mem_wr_data[4] => ex_mem_wr_data.DATAA
id_mem_wr_data[5] => ex_mem_wr_data.DATAA
id_mem_wr_data[6] => ex_mem_wr_data.DATAA
id_mem_wr_data[7] => ex_mem_wr_data.DATAA
id_mem_wr_data[8] => ex_mem_wr_data.DATAA
id_mem_wr_data[9] => ex_mem_wr_data.DATAA
id_mem_wr_data[10] => ex_mem_wr_data.DATAA
id_mem_wr_data[11] => ex_mem_wr_data.DATAA
id_mem_wr_data[12] => ex_mem_wr_data.DATAA
id_mem_wr_data[13] => ex_mem_wr_data.DATAA
id_mem_wr_data[14] => ex_mem_wr_data.DATAA
id_mem_wr_data[15] => ex_mem_wr_data.DATAA
id_mem_wr_data[16] => ex_mem_wr_data.DATAA
id_mem_wr_data[17] => ex_mem_wr_data.DATAA
id_mem_wr_data[18] => ex_mem_wr_data.DATAA
id_mem_wr_data[19] => ex_mem_wr_data.DATAA
id_mem_wr_data[20] => ex_mem_wr_data.DATAA
id_mem_wr_data[21] => ex_mem_wr_data.DATAA
id_mem_wr_data[22] => ex_mem_wr_data.DATAA
id_mem_wr_data[23] => ex_mem_wr_data.DATAA
id_mem_wr_data[24] => ex_mem_wr_data.DATAA
id_mem_wr_data[25] => ex_mem_wr_data.DATAA
id_mem_wr_data[26] => ex_mem_wr_data.DATAA
id_mem_wr_data[27] => ex_mem_wr_data.DATAA
id_mem_wr_data[28] => ex_mem_wr_data.DATAA
id_mem_wr_data[29] => ex_mem_wr_data.DATAA
id_mem_wr_data[30] => ex_mem_wr_data.DATAA
id_mem_wr_data[31] => ex_mem_wr_data.DATAA
id_ctrl_op[0] => ex_ctrl_op.DATAA
id_ctrl_op[1] => ex_ctrl_op.DATAA
id_dst_addr[0] => ex_dst_addr.DATAA
id_dst_addr[1] => ex_dst_addr.DATAA
id_dst_addr[2] => ex_dst_addr.DATAA
id_dst_addr[3] => ex_dst_addr.DATAA
id_dst_addr[4] => ex_dst_addr.DATAA
id_gpr_we_ => ex_gpr_we_.DATAA
id_exp_code[0] => ex_exp_code.DATAA
id_exp_code[1] => ex_exp_code.DATAA
id_exp_code[2] => ex_exp_code.DATAA
ex_pc[0] <= ex_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[1] <= ex_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[2] <= ex_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[3] <= ex_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[4] <= ex_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[5] <= ex_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[6] <= ex_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[7] <= ex_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[8] <= ex_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[9] <= ex_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[10] <= ex_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[11] <= ex_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[12] <= ex_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[13] <= ex_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[14] <= ex_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[15] <= ex_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[16] <= ex_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[17] <= ex_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[18] <= ex_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[19] <= ex_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[20] <= ex_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[21] <= ex_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[22] <= ex_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[23] <= ex_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[24] <= ex_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[25] <= ex_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[26] <= ex_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[27] <= ex_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[28] <= ex_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[29] <= ex_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_en <= ex_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_br_flag <= ex_br_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_op[0] <= ex_mem_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_op[1] <= ex_mem_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[0] <= ex_mem_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[1] <= ex_mem_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[2] <= ex_mem_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[3] <= ex_mem_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[4] <= ex_mem_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[5] <= ex_mem_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[6] <= ex_mem_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[7] <= ex_mem_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[8] <= ex_mem_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[9] <= ex_mem_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[10] <= ex_mem_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[11] <= ex_mem_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[12] <= ex_mem_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[13] <= ex_mem_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[14] <= ex_mem_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[15] <= ex_mem_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[16] <= ex_mem_wr_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[17] <= ex_mem_wr_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[18] <= ex_mem_wr_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[19] <= ex_mem_wr_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[20] <= ex_mem_wr_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[21] <= ex_mem_wr_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[22] <= ex_mem_wr_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[23] <= ex_mem_wr_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[24] <= ex_mem_wr_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[25] <= ex_mem_wr_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[26] <= ex_mem_wr_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[27] <= ex_mem_wr_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[28] <= ex_mem_wr_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[29] <= ex_mem_wr_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[30] <= ex_mem_wr_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wr_data[31] <= ex_mem_wr_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl_op[0] <= ex_ctrl_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_ctrl_op[1] <= ex_ctrl_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_dst_addr[0] <= ex_dst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_dst_addr[1] <= ex_dst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_dst_addr[2] <= ex_dst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_dst_addr[3] <= ex_dst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_dst_addr[4] <= ex_dst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_gpr_we_ <= ex_gpr_we_~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_exp_code[0] <= ex_exp_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_exp_code[1] <= ex_exp_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_exp_code[2] <= ex_exp_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[0] <= ex_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[1] <= ex_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[2] <= ex_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[3] <= ex_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[4] <= ex_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[5] <= ex_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[6] <= ex_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[7] <= ex_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[8] <= ex_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[9] <= ex_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[10] <= ex_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[11] <= ex_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[12] <= ex_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[13] <= ex_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[14] <= ex_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[15] <= ex_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[16] <= ex_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[17] <= ex_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[18] <= ex_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[19] <= ex_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[20] <= ex_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[21] <= ex_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[22] <= ex_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[23] <= ex_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[24] <= ex_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[25] <= ex_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[26] <= ex_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[27] <= ex_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[28] <= ex_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[29] <= ex_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[30] <= ex_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_out[31] <= ex_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|exu_top:exu_top_0|alu:alu_0
in_0[0] => out.IN0
in_0[0] => out.IN0
in_0[0] => out.IN0
in_0[0] => Add0.IN32
in_0[0] => Add1.IN64
in_0[0] => ShiftRight0.IN32
in_0[0] => ShiftLeft0.IN32
in_0[0] => Mux31.IN9
in_0[0] => Mux31.IN10
in_0[0] => Mux31.IN11
in_0[0] => Mux31.IN12
in_0[0] => Mux31.IN13
in_0[0] => Mux31.IN14
in_0[0] => Mux31.IN15
in_0[0] => LessThan0.IN64
in_0[0] => LessThan3.IN64
in_0[1] => out.IN0
in_0[1] => out.IN0
in_0[1] => out.IN0
in_0[1] => Add0.IN31
in_0[1] => Add1.IN63
in_0[1] => ShiftRight0.IN31
in_0[1] => ShiftLeft0.IN31
in_0[1] => Mux30.IN9
in_0[1] => Mux30.IN10
in_0[1] => Mux30.IN11
in_0[1] => Mux30.IN12
in_0[1] => Mux30.IN13
in_0[1] => Mux30.IN14
in_0[1] => Mux30.IN15
in_0[1] => LessThan0.IN63
in_0[1] => LessThan3.IN63
in_0[2] => out.IN0
in_0[2] => out.IN0
in_0[2] => out.IN0
in_0[2] => Add0.IN30
in_0[2] => Add1.IN62
in_0[2] => ShiftRight0.IN30
in_0[2] => ShiftLeft0.IN30
in_0[2] => Mux29.IN9
in_0[2] => Mux29.IN10
in_0[2] => Mux29.IN11
in_0[2] => Mux29.IN12
in_0[2] => Mux29.IN13
in_0[2] => Mux29.IN14
in_0[2] => Mux29.IN15
in_0[2] => LessThan0.IN62
in_0[2] => LessThan3.IN62
in_0[3] => out.IN0
in_0[3] => out.IN0
in_0[3] => out.IN0
in_0[3] => Add0.IN29
in_0[3] => Add1.IN61
in_0[3] => ShiftRight0.IN29
in_0[3] => ShiftLeft0.IN29
in_0[3] => Mux28.IN9
in_0[3] => Mux28.IN10
in_0[3] => Mux28.IN11
in_0[3] => Mux28.IN12
in_0[3] => Mux28.IN13
in_0[3] => Mux28.IN14
in_0[3] => Mux28.IN15
in_0[3] => LessThan0.IN61
in_0[3] => LessThan3.IN61
in_0[4] => out.IN0
in_0[4] => out.IN0
in_0[4] => out.IN0
in_0[4] => Add0.IN28
in_0[4] => Add1.IN60
in_0[4] => ShiftRight0.IN28
in_0[4] => ShiftLeft0.IN28
in_0[4] => Mux27.IN9
in_0[4] => Mux27.IN10
in_0[4] => Mux27.IN11
in_0[4] => Mux27.IN12
in_0[4] => Mux27.IN13
in_0[4] => Mux27.IN14
in_0[4] => Mux27.IN15
in_0[4] => LessThan0.IN60
in_0[4] => LessThan3.IN60
in_0[5] => out.IN0
in_0[5] => out.IN0
in_0[5] => out.IN0
in_0[5] => Add0.IN27
in_0[5] => Add1.IN59
in_0[5] => ShiftRight0.IN27
in_0[5] => ShiftLeft0.IN27
in_0[5] => Mux26.IN9
in_0[5] => Mux26.IN10
in_0[5] => Mux26.IN11
in_0[5] => Mux26.IN12
in_0[5] => Mux26.IN13
in_0[5] => Mux26.IN14
in_0[5] => Mux26.IN15
in_0[5] => LessThan0.IN59
in_0[5] => LessThan3.IN59
in_0[6] => out.IN0
in_0[6] => out.IN0
in_0[6] => out.IN0
in_0[6] => Add0.IN26
in_0[6] => Add1.IN58
in_0[6] => ShiftRight0.IN26
in_0[6] => ShiftLeft0.IN26
in_0[6] => Mux25.IN9
in_0[6] => Mux25.IN10
in_0[6] => Mux25.IN11
in_0[6] => Mux25.IN12
in_0[6] => Mux25.IN13
in_0[6] => Mux25.IN14
in_0[6] => Mux25.IN15
in_0[6] => LessThan0.IN58
in_0[6] => LessThan3.IN58
in_0[7] => out.IN0
in_0[7] => out.IN0
in_0[7] => out.IN0
in_0[7] => Add0.IN25
in_0[7] => Add1.IN57
in_0[7] => ShiftRight0.IN25
in_0[7] => ShiftLeft0.IN25
in_0[7] => Mux24.IN9
in_0[7] => Mux24.IN10
in_0[7] => Mux24.IN11
in_0[7] => Mux24.IN12
in_0[7] => Mux24.IN13
in_0[7] => Mux24.IN14
in_0[7] => Mux24.IN15
in_0[7] => LessThan0.IN57
in_0[7] => LessThan3.IN57
in_0[8] => out.IN0
in_0[8] => out.IN0
in_0[8] => out.IN0
in_0[8] => Add0.IN24
in_0[8] => Add1.IN56
in_0[8] => ShiftRight0.IN24
in_0[8] => ShiftLeft0.IN24
in_0[8] => Mux23.IN9
in_0[8] => Mux23.IN10
in_0[8] => Mux23.IN11
in_0[8] => Mux23.IN12
in_0[8] => Mux23.IN13
in_0[8] => Mux23.IN14
in_0[8] => Mux23.IN15
in_0[8] => LessThan0.IN56
in_0[8] => LessThan3.IN56
in_0[9] => out.IN0
in_0[9] => out.IN0
in_0[9] => out.IN0
in_0[9] => Add0.IN23
in_0[9] => Add1.IN55
in_0[9] => ShiftRight0.IN23
in_0[9] => ShiftLeft0.IN23
in_0[9] => Mux22.IN9
in_0[9] => Mux22.IN10
in_0[9] => Mux22.IN11
in_0[9] => Mux22.IN12
in_0[9] => Mux22.IN13
in_0[9] => Mux22.IN14
in_0[9] => Mux22.IN15
in_0[9] => LessThan0.IN55
in_0[9] => LessThan3.IN55
in_0[10] => out.IN0
in_0[10] => out.IN0
in_0[10] => out.IN0
in_0[10] => Add0.IN22
in_0[10] => Add1.IN54
in_0[10] => ShiftRight0.IN22
in_0[10] => ShiftLeft0.IN22
in_0[10] => Mux21.IN9
in_0[10] => Mux21.IN10
in_0[10] => Mux21.IN11
in_0[10] => Mux21.IN12
in_0[10] => Mux21.IN13
in_0[10] => Mux21.IN14
in_0[10] => Mux21.IN15
in_0[10] => LessThan0.IN54
in_0[10] => LessThan3.IN54
in_0[11] => out.IN0
in_0[11] => out.IN0
in_0[11] => out.IN0
in_0[11] => Add0.IN21
in_0[11] => Add1.IN53
in_0[11] => ShiftRight0.IN21
in_0[11] => ShiftLeft0.IN21
in_0[11] => Mux20.IN9
in_0[11] => Mux20.IN10
in_0[11] => Mux20.IN11
in_0[11] => Mux20.IN12
in_0[11] => Mux20.IN13
in_0[11] => Mux20.IN14
in_0[11] => Mux20.IN15
in_0[11] => LessThan0.IN53
in_0[11] => LessThan3.IN53
in_0[12] => out.IN0
in_0[12] => out.IN0
in_0[12] => out.IN0
in_0[12] => Add0.IN20
in_0[12] => Add1.IN52
in_0[12] => ShiftRight0.IN20
in_0[12] => ShiftLeft0.IN20
in_0[12] => Mux19.IN9
in_0[12] => Mux19.IN10
in_0[12] => Mux19.IN11
in_0[12] => Mux19.IN12
in_0[12] => Mux19.IN13
in_0[12] => Mux19.IN14
in_0[12] => Mux19.IN15
in_0[12] => LessThan0.IN52
in_0[12] => LessThan3.IN52
in_0[13] => out.IN0
in_0[13] => out.IN0
in_0[13] => out.IN0
in_0[13] => Add0.IN19
in_0[13] => Add1.IN51
in_0[13] => ShiftRight0.IN19
in_0[13] => ShiftLeft0.IN19
in_0[13] => Mux18.IN9
in_0[13] => Mux18.IN10
in_0[13] => Mux18.IN11
in_0[13] => Mux18.IN12
in_0[13] => Mux18.IN13
in_0[13] => Mux18.IN14
in_0[13] => Mux18.IN15
in_0[13] => LessThan0.IN51
in_0[13] => LessThan3.IN51
in_0[14] => out.IN0
in_0[14] => out.IN0
in_0[14] => out.IN0
in_0[14] => Add0.IN18
in_0[14] => Add1.IN50
in_0[14] => ShiftRight0.IN18
in_0[14] => ShiftLeft0.IN18
in_0[14] => Mux17.IN9
in_0[14] => Mux17.IN10
in_0[14] => Mux17.IN11
in_0[14] => Mux17.IN12
in_0[14] => Mux17.IN13
in_0[14] => Mux17.IN14
in_0[14] => Mux17.IN15
in_0[14] => LessThan0.IN50
in_0[14] => LessThan3.IN50
in_0[15] => out.IN0
in_0[15] => out.IN0
in_0[15] => out.IN0
in_0[15] => Add0.IN17
in_0[15] => Add1.IN49
in_0[15] => ShiftRight0.IN17
in_0[15] => ShiftLeft0.IN17
in_0[15] => Mux16.IN9
in_0[15] => Mux16.IN10
in_0[15] => Mux16.IN11
in_0[15] => Mux16.IN12
in_0[15] => Mux16.IN13
in_0[15] => Mux16.IN14
in_0[15] => Mux16.IN15
in_0[15] => LessThan0.IN49
in_0[15] => LessThan3.IN49
in_0[16] => out.IN0
in_0[16] => out.IN0
in_0[16] => out.IN0
in_0[16] => Add0.IN16
in_0[16] => Add1.IN48
in_0[16] => ShiftRight0.IN16
in_0[16] => ShiftLeft0.IN16
in_0[16] => Mux15.IN9
in_0[16] => Mux15.IN10
in_0[16] => Mux15.IN11
in_0[16] => Mux15.IN12
in_0[16] => Mux15.IN13
in_0[16] => Mux15.IN14
in_0[16] => Mux15.IN15
in_0[16] => LessThan0.IN48
in_0[16] => LessThan3.IN48
in_0[17] => out.IN0
in_0[17] => out.IN0
in_0[17] => out.IN0
in_0[17] => Add0.IN15
in_0[17] => Add1.IN47
in_0[17] => ShiftRight0.IN15
in_0[17] => ShiftLeft0.IN15
in_0[17] => Mux14.IN9
in_0[17] => Mux14.IN10
in_0[17] => Mux14.IN11
in_0[17] => Mux14.IN12
in_0[17] => Mux14.IN13
in_0[17] => Mux14.IN14
in_0[17] => Mux14.IN15
in_0[17] => LessThan0.IN47
in_0[17] => LessThan3.IN47
in_0[18] => out.IN0
in_0[18] => out.IN0
in_0[18] => out.IN0
in_0[18] => Add0.IN14
in_0[18] => Add1.IN46
in_0[18] => ShiftRight0.IN14
in_0[18] => ShiftLeft0.IN14
in_0[18] => Mux13.IN9
in_0[18] => Mux13.IN10
in_0[18] => Mux13.IN11
in_0[18] => Mux13.IN12
in_0[18] => Mux13.IN13
in_0[18] => Mux13.IN14
in_0[18] => Mux13.IN15
in_0[18] => LessThan0.IN46
in_0[18] => LessThan3.IN46
in_0[19] => out.IN0
in_0[19] => out.IN0
in_0[19] => out.IN0
in_0[19] => Add0.IN13
in_0[19] => Add1.IN45
in_0[19] => ShiftRight0.IN13
in_0[19] => ShiftLeft0.IN13
in_0[19] => Mux12.IN9
in_0[19] => Mux12.IN10
in_0[19] => Mux12.IN11
in_0[19] => Mux12.IN12
in_0[19] => Mux12.IN13
in_0[19] => Mux12.IN14
in_0[19] => Mux12.IN15
in_0[19] => LessThan0.IN45
in_0[19] => LessThan3.IN45
in_0[20] => out.IN0
in_0[20] => out.IN0
in_0[20] => out.IN0
in_0[20] => Add0.IN12
in_0[20] => Add1.IN44
in_0[20] => ShiftRight0.IN12
in_0[20] => ShiftLeft0.IN12
in_0[20] => Mux11.IN9
in_0[20] => Mux11.IN10
in_0[20] => Mux11.IN11
in_0[20] => Mux11.IN12
in_0[20] => Mux11.IN13
in_0[20] => Mux11.IN14
in_0[20] => Mux11.IN15
in_0[20] => LessThan0.IN44
in_0[20] => LessThan3.IN44
in_0[21] => out.IN0
in_0[21] => out.IN0
in_0[21] => out.IN0
in_0[21] => Add0.IN11
in_0[21] => Add1.IN43
in_0[21] => ShiftRight0.IN11
in_0[21] => ShiftLeft0.IN11
in_0[21] => Mux10.IN9
in_0[21] => Mux10.IN10
in_0[21] => Mux10.IN11
in_0[21] => Mux10.IN12
in_0[21] => Mux10.IN13
in_0[21] => Mux10.IN14
in_0[21] => Mux10.IN15
in_0[21] => LessThan0.IN43
in_0[21] => LessThan3.IN43
in_0[22] => out.IN0
in_0[22] => out.IN0
in_0[22] => out.IN0
in_0[22] => Add0.IN10
in_0[22] => Add1.IN42
in_0[22] => ShiftRight0.IN10
in_0[22] => ShiftLeft0.IN10
in_0[22] => Mux9.IN9
in_0[22] => Mux9.IN10
in_0[22] => Mux9.IN11
in_0[22] => Mux9.IN12
in_0[22] => Mux9.IN13
in_0[22] => Mux9.IN14
in_0[22] => Mux9.IN15
in_0[22] => LessThan0.IN42
in_0[22] => LessThan3.IN42
in_0[23] => out.IN0
in_0[23] => out.IN0
in_0[23] => out.IN0
in_0[23] => Add0.IN9
in_0[23] => Add1.IN41
in_0[23] => ShiftRight0.IN9
in_0[23] => ShiftLeft0.IN9
in_0[23] => Mux8.IN9
in_0[23] => Mux8.IN10
in_0[23] => Mux8.IN11
in_0[23] => Mux8.IN12
in_0[23] => Mux8.IN13
in_0[23] => Mux8.IN14
in_0[23] => Mux8.IN15
in_0[23] => LessThan0.IN41
in_0[23] => LessThan3.IN41
in_0[24] => out.IN0
in_0[24] => out.IN0
in_0[24] => out.IN0
in_0[24] => Add0.IN8
in_0[24] => Add1.IN40
in_0[24] => ShiftRight0.IN8
in_0[24] => ShiftLeft0.IN8
in_0[24] => Mux7.IN9
in_0[24] => Mux7.IN10
in_0[24] => Mux7.IN11
in_0[24] => Mux7.IN12
in_0[24] => Mux7.IN13
in_0[24] => Mux7.IN14
in_0[24] => Mux7.IN15
in_0[24] => LessThan0.IN40
in_0[24] => LessThan3.IN40
in_0[25] => out.IN0
in_0[25] => out.IN0
in_0[25] => out.IN0
in_0[25] => Add0.IN7
in_0[25] => Add1.IN39
in_0[25] => ShiftRight0.IN7
in_0[25] => ShiftLeft0.IN7
in_0[25] => Mux6.IN9
in_0[25] => Mux6.IN10
in_0[25] => Mux6.IN11
in_0[25] => Mux6.IN12
in_0[25] => Mux6.IN13
in_0[25] => Mux6.IN14
in_0[25] => Mux6.IN15
in_0[25] => LessThan0.IN39
in_0[25] => LessThan3.IN39
in_0[26] => out.IN0
in_0[26] => out.IN0
in_0[26] => out.IN0
in_0[26] => Add0.IN6
in_0[26] => Add1.IN38
in_0[26] => ShiftRight0.IN6
in_0[26] => ShiftLeft0.IN6
in_0[26] => Mux5.IN9
in_0[26] => Mux5.IN10
in_0[26] => Mux5.IN11
in_0[26] => Mux5.IN12
in_0[26] => Mux5.IN13
in_0[26] => Mux5.IN14
in_0[26] => Mux5.IN15
in_0[26] => LessThan0.IN38
in_0[26] => LessThan3.IN38
in_0[27] => out.IN0
in_0[27] => out.IN0
in_0[27] => out.IN0
in_0[27] => Add0.IN5
in_0[27] => Add1.IN37
in_0[27] => ShiftRight0.IN5
in_0[27] => ShiftLeft0.IN5
in_0[27] => Mux4.IN9
in_0[27] => Mux4.IN10
in_0[27] => Mux4.IN11
in_0[27] => Mux4.IN12
in_0[27] => Mux4.IN13
in_0[27] => Mux4.IN14
in_0[27] => Mux4.IN15
in_0[27] => LessThan0.IN37
in_0[27] => LessThan3.IN37
in_0[28] => out.IN0
in_0[28] => out.IN0
in_0[28] => out.IN0
in_0[28] => Add0.IN4
in_0[28] => Add1.IN36
in_0[28] => ShiftRight0.IN4
in_0[28] => ShiftLeft0.IN4
in_0[28] => Mux3.IN9
in_0[28] => Mux3.IN10
in_0[28] => Mux3.IN11
in_0[28] => Mux3.IN12
in_0[28] => Mux3.IN13
in_0[28] => Mux3.IN14
in_0[28] => Mux3.IN15
in_0[28] => LessThan0.IN36
in_0[28] => LessThan3.IN36
in_0[29] => out.IN0
in_0[29] => out.IN0
in_0[29] => out.IN0
in_0[29] => Add0.IN3
in_0[29] => Add1.IN35
in_0[29] => ShiftRight0.IN3
in_0[29] => ShiftLeft0.IN3
in_0[29] => Mux2.IN9
in_0[29] => Mux2.IN10
in_0[29] => Mux2.IN11
in_0[29] => Mux2.IN12
in_0[29] => Mux2.IN13
in_0[29] => Mux2.IN14
in_0[29] => Mux2.IN15
in_0[29] => LessThan0.IN35
in_0[29] => LessThan3.IN35
in_0[30] => out.IN0
in_0[30] => out.IN0
in_0[30] => out.IN0
in_0[30] => Add0.IN2
in_0[30] => Add1.IN34
in_0[30] => ShiftRight0.IN2
in_0[30] => ShiftLeft0.IN2
in_0[30] => Mux1.IN9
in_0[30] => Mux1.IN10
in_0[30] => Mux1.IN11
in_0[30] => Mux1.IN12
in_0[30] => Mux1.IN13
in_0[30] => Mux1.IN14
in_0[30] => Mux1.IN15
in_0[30] => LessThan0.IN34
in_0[30] => LessThan3.IN34
in_0[31] => out.IN0
in_0[31] => out.IN0
in_0[31] => out.IN0
in_0[31] => Add0.IN1
in_0[31] => Add1.IN33
in_0[31] => ShiftRight0.IN1
in_0[31] => ShiftLeft0.IN1
in_0[31] => Mux0.IN9
in_0[31] => Mux0.IN10
in_0[31] => Mux0.IN11
in_0[31] => Mux0.IN12
in_0[31] => Mux0.IN13
in_0[31] => Mux0.IN14
in_0[31] => Mux0.IN15
in_0[31] => LessThan0.IN33
in_0[31] => LessThan3.IN33
in_1[0] => out.IN1
in_1[0] => out.IN1
in_1[0] => out.IN1
in_1[0] => Add0.IN64
in_1[0] => ShiftRight0.IN37
in_1[0] => ShiftLeft0.IN37
in_1[0] => LessThan1.IN64
in_1[0] => LessThan4.IN64
in_1[0] => Add1.IN32
in_1[1] => out.IN1
in_1[1] => out.IN1
in_1[1] => out.IN1
in_1[1] => Add0.IN63
in_1[1] => ShiftRight0.IN36
in_1[1] => ShiftLeft0.IN36
in_1[1] => LessThan1.IN63
in_1[1] => LessThan4.IN63
in_1[1] => Add1.IN31
in_1[2] => out.IN1
in_1[2] => out.IN1
in_1[2] => out.IN1
in_1[2] => Add0.IN62
in_1[2] => ShiftRight0.IN35
in_1[2] => ShiftLeft0.IN35
in_1[2] => LessThan1.IN62
in_1[2] => LessThan4.IN62
in_1[2] => Add1.IN30
in_1[3] => out.IN1
in_1[3] => out.IN1
in_1[3] => out.IN1
in_1[3] => Add0.IN61
in_1[3] => ShiftRight0.IN34
in_1[3] => ShiftLeft0.IN34
in_1[3] => LessThan1.IN61
in_1[3] => LessThan4.IN61
in_1[3] => Add1.IN29
in_1[4] => out.IN1
in_1[4] => out.IN1
in_1[4] => out.IN1
in_1[4] => Add0.IN60
in_1[4] => ShiftRight0.IN33
in_1[4] => ShiftLeft0.IN33
in_1[4] => LessThan1.IN60
in_1[4] => LessThan4.IN60
in_1[4] => Add1.IN28
in_1[5] => out.IN1
in_1[5] => out.IN1
in_1[5] => out.IN1
in_1[5] => Add0.IN59
in_1[5] => LessThan1.IN59
in_1[5] => LessThan4.IN59
in_1[5] => Add1.IN27
in_1[6] => out.IN1
in_1[6] => out.IN1
in_1[6] => out.IN1
in_1[6] => Add0.IN58
in_1[6] => LessThan1.IN58
in_1[6] => LessThan4.IN58
in_1[6] => Add1.IN26
in_1[7] => out.IN1
in_1[7] => out.IN1
in_1[7] => out.IN1
in_1[7] => Add0.IN57
in_1[7] => LessThan1.IN57
in_1[7] => LessThan4.IN57
in_1[7] => Add1.IN25
in_1[8] => out.IN1
in_1[8] => out.IN1
in_1[8] => out.IN1
in_1[8] => Add0.IN56
in_1[8] => LessThan1.IN56
in_1[8] => LessThan4.IN56
in_1[8] => Add1.IN24
in_1[9] => out.IN1
in_1[9] => out.IN1
in_1[9] => out.IN1
in_1[9] => Add0.IN55
in_1[9] => LessThan1.IN55
in_1[9] => LessThan4.IN55
in_1[9] => Add1.IN23
in_1[10] => out.IN1
in_1[10] => out.IN1
in_1[10] => out.IN1
in_1[10] => Add0.IN54
in_1[10] => LessThan1.IN54
in_1[10] => LessThan4.IN54
in_1[10] => Add1.IN22
in_1[11] => out.IN1
in_1[11] => out.IN1
in_1[11] => out.IN1
in_1[11] => Add0.IN53
in_1[11] => LessThan1.IN53
in_1[11] => LessThan4.IN53
in_1[11] => Add1.IN21
in_1[12] => out.IN1
in_1[12] => out.IN1
in_1[12] => out.IN1
in_1[12] => Add0.IN52
in_1[12] => LessThan1.IN52
in_1[12] => LessThan4.IN52
in_1[12] => Add1.IN20
in_1[13] => out.IN1
in_1[13] => out.IN1
in_1[13] => out.IN1
in_1[13] => Add0.IN51
in_1[13] => LessThan1.IN51
in_1[13] => LessThan4.IN51
in_1[13] => Add1.IN19
in_1[14] => out.IN1
in_1[14] => out.IN1
in_1[14] => out.IN1
in_1[14] => Add0.IN50
in_1[14] => LessThan1.IN50
in_1[14] => LessThan4.IN50
in_1[14] => Add1.IN18
in_1[15] => out.IN1
in_1[15] => out.IN1
in_1[15] => out.IN1
in_1[15] => Add0.IN49
in_1[15] => LessThan1.IN49
in_1[15] => LessThan4.IN49
in_1[15] => Add1.IN17
in_1[16] => out.IN1
in_1[16] => out.IN1
in_1[16] => out.IN1
in_1[16] => Add0.IN48
in_1[16] => LessThan1.IN48
in_1[16] => LessThan4.IN48
in_1[16] => Add1.IN16
in_1[17] => out.IN1
in_1[17] => out.IN1
in_1[17] => out.IN1
in_1[17] => Add0.IN47
in_1[17] => LessThan1.IN47
in_1[17] => LessThan4.IN47
in_1[17] => Add1.IN15
in_1[18] => out.IN1
in_1[18] => out.IN1
in_1[18] => out.IN1
in_1[18] => Add0.IN46
in_1[18] => LessThan1.IN46
in_1[18] => LessThan4.IN46
in_1[18] => Add1.IN14
in_1[19] => out.IN1
in_1[19] => out.IN1
in_1[19] => out.IN1
in_1[19] => Add0.IN45
in_1[19] => LessThan1.IN45
in_1[19] => LessThan4.IN45
in_1[19] => Add1.IN13
in_1[20] => out.IN1
in_1[20] => out.IN1
in_1[20] => out.IN1
in_1[20] => Add0.IN44
in_1[20] => LessThan1.IN44
in_1[20] => LessThan4.IN44
in_1[20] => Add1.IN12
in_1[21] => out.IN1
in_1[21] => out.IN1
in_1[21] => out.IN1
in_1[21] => Add0.IN43
in_1[21] => LessThan1.IN43
in_1[21] => LessThan4.IN43
in_1[21] => Add1.IN11
in_1[22] => out.IN1
in_1[22] => out.IN1
in_1[22] => out.IN1
in_1[22] => Add0.IN42
in_1[22] => LessThan1.IN42
in_1[22] => LessThan4.IN42
in_1[22] => Add1.IN10
in_1[23] => out.IN1
in_1[23] => out.IN1
in_1[23] => out.IN1
in_1[23] => Add0.IN41
in_1[23] => LessThan1.IN41
in_1[23] => LessThan4.IN41
in_1[23] => Add1.IN9
in_1[24] => out.IN1
in_1[24] => out.IN1
in_1[24] => out.IN1
in_1[24] => Add0.IN40
in_1[24] => LessThan1.IN40
in_1[24] => LessThan4.IN40
in_1[24] => Add1.IN8
in_1[25] => out.IN1
in_1[25] => out.IN1
in_1[25] => out.IN1
in_1[25] => Add0.IN39
in_1[25] => LessThan1.IN39
in_1[25] => LessThan4.IN39
in_1[25] => Add1.IN7
in_1[26] => out.IN1
in_1[26] => out.IN1
in_1[26] => out.IN1
in_1[26] => Add0.IN38
in_1[26] => LessThan1.IN38
in_1[26] => LessThan4.IN38
in_1[26] => Add1.IN6
in_1[27] => out.IN1
in_1[27] => out.IN1
in_1[27] => out.IN1
in_1[27] => Add0.IN37
in_1[27] => LessThan1.IN37
in_1[27] => LessThan4.IN37
in_1[27] => Add1.IN5
in_1[28] => out.IN1
in_1[28] => out.IN1
in_1[28] => out.IN1
in_1[28] => Add0.IN36
in_1[28] => LessThan1.IN36
in_1[28] => LessThan4.IN36
in_1[28] => Add1.IN4
in_1[29] => out.IN1
in_1[29] => out.IN1
in_1[29] => out.IN1
in_1[29] => Add0.IN35
in_1[29] => LessThan1.IN35
in_1[29] => LessThan4.IN35
in_1[29] => Add1.IN3
in_1[30] => out.IN1
in_1[30] => out.IN1
in_1[30] => out.IN1
in_1[30] => Add0.IN34
in_1[30] => LessThan1.IN34
in_1[30] => LessThan4.IN34
in_1[30] => Add1.IN2
in_1[31] => out.IN1
in_1[31] => out.IN1
in_1[31] => out.IN1
in_1[31] => Add0.IN33
in_1[31] => LessThan1.IN33
in_1[31] => LessThan4.IN33
in_1[31] => Add1.IN1
op[0] => Mux0.IN19
op[0] => Mux1.IN19
op[0] => Mux2.IN19
op[0] => Mux3.IN19
op[0] => Mux4.IN19
op[0] => Mux5.IN19
op[0] => Mux6.IN19
op[0] => Mux7.IN19
op[0] => Mux8.IN19
op[0] => Mux9.IN19
op[0] => Mux10.IN19
op[0] => Mux11.IN19
op[0] => Mux12.IN19
op[0] => Mux13.IN19
op[0] => Mux14.IN19
op[0] => Mux15.IN19
op[0] => Mux16.IN19
op[0] => Mux17.IN19
op[0] => Mux18.IN19
op[0] => Mux19.IN19
op[0] => Mux20.IN19
op[0] => Mux21.IN19
op[0] => Mux22.IN19
op[0] => Mux23.IN19
op[0] => Mux24.IN19
op[0] => Mux25.IN19
op[0] => Mux26.IN19
op[0] => Mux27.IN19
op[0] => Mux28.IN19
op[0] => Mux29.IN19
op[0] => Mux30.IN19
op[0] => Mux31.IN19
op[0] => Equal0.IN7
op[0] => Equal1.IN7
op[1] => Mux0.IN18
op[1] => Mux1.IN18
op[1] => Mux2.IN18
op[1] => Mux3.IN18
op[1] => Mux4.IN18
op[1] => Mux5.IN18
op[1] => Mux6.IN18
op[1] => Mux7.IN18
op[1] => Mux8.IN18
op[1] => Mux9.IN18
op[1] => Mux10.IN18
op[1] => Mux11.IN18
op[1] => Mux12.IN18
op[1] => Mux13.IN18
op[1] => Mux14.IN18
op[1] => Mux15.IN18
op[1] => Mux16.IN18
op[1] => Mux17.IN18
op[1] => Mux18.IN18
op[1] => Mux19.IN18
op[1] => Mux20.IN18
op[1] => Mux21.IN18
op[1] => Mux22.IN18
op[1] => Mux23.IN18
op[1] => Mux24.IN18
op[1] => Mux25.IN18
op[1] => Mux26.IN18
op[1] => Mux27.IN18
op[1] => Mux28.IN18
op[1] => Mux29.IN18
op[1] => Mux30.IN18
op[1] => Mux31.IN18
op[1] => Equal0.IN6
op[1] => Equal1.IN6
op[2] => Mux0.IN17
op[2] => Mux1.IN17
op[2] => Mux2.IN17
op[2] => Mux3.IN17
op[2] => Mux4.IN17
op[2] => Mux5.IN17
op[2] => Mux6.IN17
op[2] => Mux7.IN17
op[2] => Mux8.IN17
op[2] => Mux9.IN17
op[2] => Mux10.IN17
op[2] => Mux11.IN17
op[2] => Mux12.IN17
op[2] => Mux13.IN17
op[2] => Mux14.IN17
op[2] => Mux15.IN17
op[2] => Mux16.IN17
op[2] => Mux17.IN17
op[2] => Mux18.IN17
op[2] => Mux19.IN17
op[2] => Mux20.IN17
op[2] => Mux21.IN17
op[2] => Mux22.IN17
op[2] => Mux23.IN17
op[2] => Mux24.IN17
op[2] => Mux25.IN17
op[2] => Mux26.IN17
op[2] => Mux27.IN17
op[2] => Mux28.IN17
op[2] => Mux29.IN17
op[2] => Mux30.IN17
op[2] => Mux31.IN17
op[2] => Equal0.IN5
op[2] => Equal1.IN5
op[3] => Mux0.IN16
op[3] => Mux1.IN16
op[3] => Mux2.IN16
op[3] => Mux3.IN16
op[3] => Mux4.IN16
op[3] => Mux5.IN16
op[3] => Mux6.IN16
op[3] => Mux7.IN16
op[3] => Mux8.IN16
op[3] => Mux9.IN16
op[3] => Mux10.IN16
op[3] => Mux11.IN16
op[3] => Mux12.IN16
op[3] => Mux13.IN16
op[3] => Mux14.IN16
op[3] => Mux15.IN16
op[3] => Mux16.IN16
op[3] => Mux17.IN16
op[3] => Mux18.IN16
op[3] => Mux19.IN16
op[3] => Mux20.IN16
op[3] => Mux21.IN16
op[3] => Mux22.IN16
op[3] => Mux23.IN16
op[3] => Mux24.IN16
op[3] => Mux25.IN16
op[3] => Mux26.IN16
op[3] => Mux27.IN16
op[3] => Mux28.IN16
op[3] => Mux29.IN16
op[3] => Mux30.IN16
op[3] => Mux31.IN16
op[3] => Equal0.IN4
op[3] => Equal1.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
of <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|gpr:gpr_0
clk => gpr[0][0].CLK
clk => gpr[0][1].CLK
clk => gpr[0][2].CLK
clk => gpr[0][3].CLK
clk => gpr[0][4].CLK
clk => gpr[0][5].CLK
clk => gpr[0][6].CLK
clk => gpr[0][7].CLK
clk => gpr[0][8].CLK
clk => gpr[0][9].CLK
clk => gpr[0][10].CLK
clk => gpr[0][11].CLK
clk => gpr[0][12].CLK
clk => gpr[0][13].CLK
clk => gpr[0][14].CLK
clk => gpr[0][15].CLK
clk => gpr[0][16].CLK
clk => gpr[0][17].CLK
clk => gpr[0][18].CLK
clk => gpr[0][19].CLK
clk => gpr[0][20].CLK
clk => gpr[0][21].CLK
clk => gpr[0][22].CLK
clk => gpr[0][23].CLK
clk => gpr[0][24].CLK
clk => gpr[0][25].CLK
clk => gpr[0][26].CLK
clk => gpr[0][27].CLK
clk => gpr[0][28].CLK
clk => gpr[0][29].CLK
clk => gpr[0][30].CLK
clk => gpr[0][31].CLK
clk => gpr[1][0].CLK
clk => gpr[1][1].CLK
clk => gpr[1][2].CLK
clk => gpr[1][3].CLK
clk => gpr[1][4].CLK
clk => gpr[1][5].CLK
clk => gpr[1][6].CLK
clk => gpr[1][7].CLK
clk => gpr[1][8].CLK
clk => gpr[1][9].CLK
clk => gpr[1][10].CLK
clk => gpr[1][11].CLK
clk => gpr[1][12].CLK
clk => gpr[1][13].CLK
clk => gpr[1][14].CLK
clk => gpr[1][15].CLK
clk => gpr[1][16].CLK
clk => gpr[1][17].CLK
clk => gpr[1][18].CLK
clk => gpr[1][19].CLK
clk => gpr[1][20].CLK
clk => gpr[1][21].CLK
clk => gpr[1][22].CLK
clk => gpr[1][23].CLK
clk => gpr[1][24].CLK
clk => gpr[1][25].CLK
clk => gpr[1][26].CLK
clk => gpr[1][27].CLK
clk => gpr[1][28].CLK
clk => gpr[1][29].CLK
clk => gpr[1][30].CLK
clk => gpr[1][31].CLK
clk => gpr[2][0].CLK
clk => gpr[2][1].CLK
clk => gpr[2][2].CLK
clk => gpr[2][3].CLK
clk => gpr[2][4].CLK
clk => gpr[2][5].CLK
clk => gpr[2][6].CLK
clk => gpr[2][7].CLK
clk => gpr[2][8].CLK
clk => gpr[2][9].CLK
clk => gpr[2][10].CLK
clk => gpr[2][11].CLK
clk => gpr[2][12].CLK
clk => gpr[2][13].CLK
clk => gpr[2][14].CLK
clk => gpr[2][15].CLK
clk => gpr[2][16].CLK
clk => gpr[2][17].CLK
clk => gpr[2][18].CLK
clk => gpr[2][19].CLK
clk => gpr[2][20].CLK
clk => gpr[2][21].CLK
clk => gpr[2][22].CLK
clk => gpr[2][23].CLK
clk => gpr[2][24].CLK
clk => gpr[2][25].CLK
clk => gpr[2][26].CLK
clk => gpr[2][27].CLK
clk => gpr[2][28].CLK
clk => gpr[2][29].CLK
clk => gpr[2][30].CLK
clk => gpr[2][31].CLK
clk => gpr[3][0].CLK
clk => gpr[3][1].CLK
clk => gpr[3][2].CLK
clk => gpr[3][3].CLK
clk => gpr[3][4].CLK
clk => gpr[3][5].CLK
clk => gpr[3][6].CLK
clk => gpr[3][7].CLK
clk => gpr[3][8].CLK
clk => gpr[3][9].CLK
clk => gpr[3][10].CLK
clk => gpr[3][11].CLK
clk => gpr[3][12].CLK
clk => gpr[3][13].CLK
clk => gpr[3][14].CLK
clk => gpr[3][15].CLK
clk => gpr[3][16].CLK
clk => gpr[3][17].CLK
clk => gpr[3][18].CLK
clk => gpr[3][19].CLK
clk => gpr[3][20].CLK
clk => gpr[3][21].CLK
clk => gpr[3][22].CLK
clk => gpr[3][23].CLK
clk => gpr[3][24].CLK
clk => gpr[3][25].CLK
clk => gpr[3][26].CLK
clk => gpr[3][27].CLK
clk => gpr[3][28].CLK
clk => gpr[3][29].CLK
clk => gpr[3][30].CLK
clk => gpr[3][31].CLK
clk => gpr[4][0].CLK
clk => gpr[4][1].CLK
clk => gpr[4][2].CLK
clk => gpr[4][3].CLK
clk => gpr[4][4].CLK
clk => gpr[4][5].CLK
clk => gpr[4][6].CLK
clk => gpr[4][7].CLK
clk => gpr[4][8].CLK
clk => gpr[4][9].CLK
clk => gpr[4][10].CLK
clk => gpr[4][11].CLK
clk => gpr[4][12].CLK
clk => gpr[4][13].CLK
clk => gpr[4][14].CLK
clk => gpr[4][15].CLK
clk => gpr[4][16].CLK
clk => gpr[4][17].CLK
clk => gpr[4][18].CLK
clk => gpr[4][19].CLK
clk => gpr[4][20].CLK
clk => gpr[4][21].CLK
clk => gpr[4][22].CLK
clk => gpr[4][23].CLK
clk => gpr[4][24].CLK
clk => gpr[4][25].CLK
clk => gpr[4][26].CLK
clk => gpr[4][27].CLK
clk => gpr[4][28].CLK
clk => gpr[4][29].CLK
clk => gpr[4][30].CLK
clk => gpr[4][31].CLK
clk => gpr[5][0].CLK
clk => gpr[5][1].CLK
clk => gpr[5][2].CLK
clk => gpr[5][3].CLK
clk => gpr[5][4].CLK
clk => gpr[5][5].CLK
clk => gpr[5][6].CLK
clk => gpr[5][7].CLK
clk => gpr[5][8].CLK
clk => gpr[5][9].CLK
clk => gpr[5][10].CLK
clk => gpr[5][11].CLK
clk => gpr[5][12].CLK
clk => gpr[5][13].CLK
clk => gpr[5][14].CLK
clk => gpr[5][15].CLK
clk => gpr[5][16].CLK
clk => gpr[5][17].CLK
clk => gpr[5][18].CLK
clk => gpr[5][19].CLK
clk => gpr[5][20].CLK
clk => gpr[5][21].CLK
clk => gpr[5][22].CLK
clk => gpr[5][23].CLK
clk => gpr[5][24].CLK
clk => gpr[5][25].CLK
clk => gpr[5][26].CLK
clk => gpr[5][27].CLK
clk => gpr[5][28].CLK
clk => gpr[5][29].CLK
clk => gpr[5][30].CLK
clk => gpr[5][31].CLK
clk => gpr[6][0].CLK
clk => gpr[6][1].CLK
clk => gpr[6][2].CLK
clk => gpr[6][3].CLK
clk => gpr[6][4].CLK
clk => gpr[6][5].CLK
clk => gpr[6][6].CLK
clk => gpr[6][7].CLK
clk => gpr[6][8].CLK
clk => gpr[6][9].CLK
clk => gpr[6][10].CLK
clk => gpr[6][11].CLK
clk => gpr[6][12].CLK
clk => gpr[6][13].CLK
clk => gpr[6][14].CLK
clk => gpr[6][15].CLK
clk => gpr[6][16].CLK
clk => gpr[6][17].CLK
clk => gpr[6][18].CLK
clk => gpr[6][19].CLK
clk => gpr[6][20].CLK
clk => gpr[6][21].CLK
clk => gpr[6][22].CLK
clk => gpr[6][23].CLK
clk => gpr[6][24].CLK
clk => gpr[6][25].CLK
clk => gpr[6][26].CLK
clk => gpr[6][27].CLK
clk => gpr[6][28].CLK
clk => gpr[6][29].CLK
clk => gpr[6][30].CLK
clk => gpr[6][31].CLK
clk => gpr[7][0].CLK
clk => gpr[7][1].CLK
clk => gpr[7][2].CLK
clk => gpr[7][3].CLK
clk => gpr[7][4].CLK
clk => gpr[7][5].CLK
clk => gpr[7][6].CLK
clk => gpr[7][7].CLK
clk => gpr[7][8].CLK
clk => gpr[7][9].CLK
clk => gpr[7][10].CLK
clk => gpr[7][11].CLK
clk => gpr[7][12].CLK
clk => gpr[7][13].CLK
clk => gpr[7][14].CLK
clk => gpr[7][15].CLK
clk => gpr[7][16].CLK
clk => gpr[7][17].CLK
clk => gpr[7][18].CLK
clk => gpr[7][19].CLK
clk => gpr[7][20].CLK
clk => gpr[7][21].CLK
clk => gpr[7][22].CLK
clk => gpr[7][23].CLK
clk => gpr[7][24].CLK
clk => gpr[7][25].CLK
clk => gpr[7][26].CLK
clk => gpr[7][27].CLK
clk => gpr[7][28].CLK
clk => gpr[7][29].CLK
clk => gpr[7][30].CLK
clk => gpr[7][31].CLK
clk => gpr[8][0].CLK
clk => gpr[8][1].CLK
clk => gpr[8][2].CLK
clk => gpr[8][3].CLK
clk => gpr[8][4].CLK
clk => gpr[8][5].CLK
clk => gpr[8][6].CLK
clk => gpr[8][7].CLK
clk => gpr[8][8].CLK
clk => gpr[8][9].CLK
clk => gpr[8][10].CLK
clk => gpr[8][11].CLK
clk => gpr[8][12].CLK
clk => gpr[8][13].CLK
clk => gpr[8][14].CLK
clk => gpr[8][15].CLK
clk => gpr[8][16].CLK
clk => gpr[8][17].CLK
clk => gpr[8][18].CLK
clk => gpr[8][19].CLK
clk => gpr[8][20].CLK
clk => gpr[8][21].CLK
clk => gpr[8][22].CLK
clk => gpr[8][23].CLK
clk => gpr[8][24].CLK
clk => gpr[8][25].CLK
clk => gpr[8][26].CLK
clk => gpr[8][27].CLK
clk => gpr[8][28].CLK
clk => gpr[8][29].CLK
clk => gpr[8][30].CLK
clk => gpr[8][31].CLK
clk => gpr[9][0].CLK
clk => gpr[9][1].CLK
clk => gpr[9][2].CLK
clk => gpr[9][3].CLK
clk => gpr[9][4].CLK
clk => gpr[9][5].CLK
clk => gpr[9][6].CLK
clk => gpr[9][7].CLK
clk => gpr[9][8].CLK
clk => gpr[9][9].CLK
clk => gpr[9][10].CLK
clk => gpr[9][11].CLK
clk => gpr[9][12].CLK
clk => gpr[9][13].CLK
clk => gpr[9][14].CLK
clk => gpr[9][15].CLK
clk => gpr[9][16].CLK
clk => gpr[9][17].CLK
clk => gpr[9][18].CLK
clk => gpr[9][19].CLK
clk => gpr[9][20].CLK
clk => gpr[9][21].CLK
clk => gpr[9][22].CLK
clk => gpr[9][23].CLK
clk => gpr[9][24].CLK
clk => gpr[9][25].CLK
clk => gpr[9][26].CLK
clk => gpr[9][27].CLK
clk => gpr[9][28].CLK
clk => gpr[9][29].CLK
clk => gpr[9][30].CLK
clk => gpr[9][31].CLK
clk => gpr[10][0].CLK
clk => gpr[10][1].CLK
clk => gpr[10][2].CLK
clk => gpr[10][3].CLK
clk => gpr[10][4].CLK
clk => gpr[10][5].CLK
clk => gpr[10][6].CLK
clk => gpr[10][7].CLK
clk => gpr[10][8].CLK
clk => gpr[10][9].CLK
clk => gpr[10][10].CLK
clk => gpr[10][11].CLK
clk => gpr[10][12].CLK
clk => gpr[10][13].CLK
clk => gpr[10][14].CLK
clk => gpr[10][15].CLK
clk => gpr[10][16].CLK
clk => gpr[10][17].CLK
clk => gpr[10][18].CLK
clk => gpr[10][19].CLK
clk => gpr[10][20].CLK
clk => gpr[10][21].CLK
clk => gpr[10][22].CLK
clk => gpr[10][23].CLK
clk => gpr[10][24].CLK
clk => gpr[10][25].CLK
clk => gpr[10][26].CLK
clk => gpr[10][27].CLK
clk => gpr[10][28].CLK
clk => gpr[10][29].CLK
clk => gpr[10][30].CLK
clk => gpr[10][31].CLK
clk => gpr[11][0].CLK
clk => gpr[11][1].CLK
clk => gpr[11][2].CLK
clk => gpr[11][3].CLK
clk => gpr[11][4].CLK
clk => gpr[11][5].CLK
clk => gpr[11][6].CLK
clk => gpr[11][7].CLK
clk => gpr[11][8].CLK
clk => gpr[11][9].CLK
clk => gpr[11][10].CLK
clk => gpr[11][11].CLK
clk => gpr[11][12].CLK
clk => gpr[11][13].CLK
clk => gpr[11][14].CLK
clk => gpr[11][15].CLK
clk => gpr[11][16].CLK
clk => gpr[11][17].CLK
clk => gpr[11][18].CLK
clk => gpr[11][19].CLK
clk => gpr[11][20].CLK
clk => gpr[11][21].CLK
clk => gpr[11][22].CLK
clk => gpr[11][23].CLK
clk => gpr[11][24].CLK
clk => gpr[11][25].CLK
clk => gpr[11][26].CLK
clk => gpr[11][27].CLK
clk => gpr[11][28].CLK
clk => gpr[11][29].CLK
clk => gpr[11][30].CLK
clk => gpr[11][31].CLK
clk => gpr[12][0].CLK
clk => gpr[12][1].CLK
clk => gpr[12][2].CLK
clk => gpr[12][3].CLK
clk => gpr[12][4].CLK
clk => gpr[12][5].CLK
clk => gpr[12][6].CLK
clk => gpr[12][7].CLK
clk => gpr[12][8].CLK
clk => gpr[12][9].CLK
clk => gpr[12][10].CLK
clk => gpr[12][11].CLK
clk => gpr[12][12].CLK
clk => gpr[12][13].CLK
clk => gpr[12][14].CLK
clk => gpr[12][15].CLK
clk => gpr[12][16].CLK
clk => gpr[12][17].CLK
clk => gpr[12][18].CLK
clk => gpr[12][19].CLK
clk => gpr[12][20].CLK
clk => gpr[12][21].CLK
clk => gpr[12][22].CLK
clk => gpr[12][23].CLK
clk => gpr[12][24].CLK
clk => gpr[12][25].CLK
clk => gpr[12][26].CLK
clk => gpr[12][27].CLK
clk => gpr[12][28].CLK
clk => gpr[12][29].CLK
clk => gpr[12][30].CLK
clk => gpr[12][31].CLK
clk => gpr[13][0].CLK
clk => gpr[13][1].CLK
clk => gpr[13][2].CLK
clk => gpr[13][3].CLK
clk => gpr[13][4].CLK
clk => gpr[13][5].CLK
clk => gpr[13][6].CLK
clk => gpr[13][7].CLK
clk => gpr[13][8].CLK
clk => gpr[13][9].CLK
clk => gpr[13][10].CLK
clk => gpr[13][11].CLK
clk => gpr[13][12].CLK
clk => gpr[13][13].CLK
clk => gpr[13][14].CLK
clk => gpr[13][15].CLK
clk => gpr[13][16].CLK
clk => gpr[13][17].CLK
clk => gpr[13][18].CLK
clk => gpr[13][19].CLK
clk => gpr[13][20].CLK
clk => gpr[13][21].CLK
clk => gpr[13][22].CLK
clk => gpr[13][23].CLK
clk => gpr[13][24].CLK
clk => gpr[13][25].CLK
clk => gpr[13][26].CLK
clk => gpr[13][27].CLK
clk => gpr[13][28].CLK
clk => gpr[13][29].CLK
clk => gpr[13][30].CLK
clk => gpr[13][31].CLK
clk => gpr[14][0].CLK
clk => gpr[14][1].CLK
clk => gpr[14][2].CLK
clk => gpr[14][3].CLK
clk => gpr[14][4].CLK
clk => gpr[14][5].CLK
clk => gpr[14][6].CLK
clk => gpr[14][7].CLK
clk => gpr[14][8].CLK
clk => gpr[14][9].CLK
clk => gpr[14][10].CLK
clk => gpr[14][11].CLK
clk => gpr[14][12].CLK
clk => gpr[14][13].CLK
clk => gpr[14][14].CLK
clk => gpr[14][15].CLK
clk => gpr[14][16].CLK
clk => gpr[14][17].CLK
clk => gpr[14][18].CLK
clk => gpr[14][19].CLK
clk => gpr[14][20].CLK
clk => gpr[14][21].CLK
clk => gpr[14][22].CLK
clk => gpr[14][23].CLK
clk => gpr[14][24].CLK
clk => gpr[14][25].CLK
clk => gpr[14][26].CLK
clk => gpr[14][27].CLK
clk => gpr[14][28].CLK
clk => gpr[14][29].CLK
clk => gpr[14][30].CLK
clk => gpr[14][31].CLK
clk => gpr[15][0].CLK
clk => gpr[15][1].CLK
clk => gpr[15][2].CLK
clk => gpr[15][3].CLK
clk => gpr[15][4].CLK
clk => gpr[15][5].CLK
clk => gpr[15][6].CLK
clk => gpr[15][7].CLK
clk => gpr[15][8].CLK
clk => gpr[15][9].CLK
clk => gpr[15][10].CLK
clk => gpr[15][11].CLK
clk => gpr[15][12].CLK
clk => gpr[15][13].CLK
clk => gpr[15][14].CLK
clk => gpr[15][15].CLK
clk => gpr[15][16].CLK
clk => gpr[15][17].CLK
clk => gpr[15][18].CLK
clk => gpr[15][19].CLK
clk => gpr[15][20].CLK
clk => gpr[15][21].CLK
clk => gpr[15][22].CLK
clk => gpr[15][23].CLK
clk => gpr[15][24].CLK
clk => gpr[15][25].CLK
clk => gpr[15][26].CLK
clk => gpr[15][27].CLK
clk => gpr[15][28].CLK
clk => gpr[15][29].CLK
clk => gpr[15][30].CLK
clk => gpr[15][31].CLK
clk => gpr[16][0].CLK
clk => gpr[16][1].CLK
clk => gpr[16][2].CLK
clk => gpr[16][3].CLK
clk => gpr[16][4].CLK
clk => gpr[16][5].CLK
clk => gpr[16][6].CLK
clk => gpr[16][7].CLK
clk => gpr[16][8].CLK
clk => gpr[16][9].CLK
clk => gpr[16][10].CLK
clk => gpr[16][11].CLK
clk => gpr[16][12].CLK
clk => gpr[16][13].CLK
clk => gpr[16][14].CLK
clk => gpr[16][15].CLK
clk => gpr[16][16].CLK
clk => gpr[16][17].CLK
clk => gpr[16][18].CLK
clk => gpr[16][19].CLK
clk => gpr[16][20].CLK
clk => gpr[16][21].CLK
clk => gpr[16][22].CLK
clk => gpr[16][23].CLK
clk => gpr[16][24].CLK
clk => gpr[16][25].CLK
clk => gpr[16][26].CLK
clk => gpr[16][27].CLK
clk => gpr[16][28].CLK
clk => gpr[16][29].CLK
clk => gpr[16][30].CLK
clk => gpr[16][31].CLK
clk => gpr[17][0].CLK
clk => gpr[17][1].CLK
clk => gpr[17][2].CLK
clk => gpr[17][3].CLK
clk => gpr[17][4].CLK
clk => gpr[17][5].CLK
clk => gpr[17][6].CLK
clk => gpr[17][7].CLK
clk => gpr[17][8].CLK
clk => gpr[17][9].CLK
clk => gpr[17][10].CLK
clk => gpr[17][11].CLK
clk => gpr[17][12].CLK
clk => gpr[17][13].CLK
clk => gpr[17][14].CLK
clk => gpr[17][15].CLK
clk => gpr[17][16].CLK
clk => gpr[17][17].CLK
clk => gpr[17][18].CLK
clk => gpr[17][19].CLK
clk => gpr[17][20].CLK
clk => gpr[17][21].CLK
clk => gpr[17][22].CLK
clk => gpr[17][23].CLK
clk => gpr[17][24].CLK
clk => gpr[17][25].CLK
clk => gpr[17][26].CLK
clk => gpr[17][27].CLK
clk => gpr[17][28].CLK
clk => gpr[17][29].CLK
clk => gpr[17][30].CLK
clk => gpr[17][31].CLK
clk => gpr[18][0].CLK
clk => gpr[18][1].CLK
clk => gpr[18][2].CLK
clk => gpr[18][3].CLK
clk => gpr[18][4].CLK
clk => gpr[18][5].CLK
clk => gpr[18][6].CLK
clk => gpr[18][7].CLK
clk => gpr[18][8].CLK
clk => gpr[18][9].CLK
clk => gpr[18][10].CLK
clk => gpr[18][11].CLK
clk => gpr[18][12].CLK
clk => gpr[18][13].CLK
clk => gpr[18][14].CLK
clk => gpr[18][15].CLK
clk => gpr[18][16].CLK
clk => gpr[18][17].CLK
clk => gpr[18][18].CLK
clk => gpr[18][19].CLK
clk => gpr[18][20].CLK
clk => gpr[18][21].CLK
clk => gpr[18][22].CLK
clk => gpr[18][23].CLK
clk => gpr[18][24].CLK
clk => gpr[18][25].CLK
clk => gpr[18][26].CLK
clk => gpr[18][27].CLK
clk => gpr[18][28].CLK
clk => gpr[18][29].CLK
clk => gpr[18][30].CLK
clk => gpr[18][31].CLK
clk => gpr[19][0].CLK
clk => gpr[19][1].CLK
clk => gpr[19][2].CLK
clk => gpr[19][3].CLK
clk => gpr[19][4].CLK
clk => gpr[19][5].CLK
clk => gpr[19][6].CLK
clk => gpr[19][7].CLK
clk => gpr[19][8].CLK
clk => gpr[19][9].CLK
clk => gpr[19][10].CLK
clk => gpr[19][11].CLK
clk => gpr[19][12].CLK
clk => gpr[19][13].CLK
clk => gpr[19][14].CLK
clk => gpr[19][15].CLK
clk => gpr[19][16].CLK
clk => gpr[19][17].CLK
clk => gpr[19][18].CLK
clk => gpr[19][19].CLK
clk => gpr[19][20].CLK
clk => gpr[19][21].CLK
clk => gpr[19][22].CLK
clk => gpr[19][23].CLK
clk => gpr[19][24].CLK
clk => gpr[19][25].CLK
clk => gpr[19][26].CLK
clk => gpr[19][27].CLK
clk => gpr[19][28].CLK
clk => gpr[19][29].CLK
clk => gpr[19][30].CLK
clk => gpr[19][31].CLK
clk => gpr[20][0].CLK
clk => gpr[20][1].CLK
clk => gpr[20][2].CLK
clk => gpr[20][3].CLK
clk => gpr[20][4].CLK
clk => gpr[20][5].CLK
clk => gpr[20][6].CLK
clk => gpr[20][7].CLK
clk => gpr[20][8].CLK
clk => gpr[20][9].CLK
clk => gpr[20][10].CLK
clk => gpr[20][11].CLK
clk => gpr[20][12].CLK
clk => gpr[20][13].CLK
clk => gpr[20][14].CLK
clk => gpr[20][15].CLK
clk => gpr[20][16].CLK
clk => gpr[20][17].CLK
clk => gpr[20][18].CLK
clk => gpr[20][19].CLK
clk => gpr[20][20].CLK
clk => gpr[20][21].CLK
clk => gpr[20][22].CLK
clk => gpr[20][23].CLK
clk => gpr[20][24].CLK
clk => gpr[20][25].CLK
clk => gpr[20][26].CLK
clk => gpr[20][27].CLK
clk => gpr[20][28].CLK
clk => gpr[20][29].CLK
clk => gpr[20][30].CLK
clk => gpr[20][31].CLK
clk => gpr[21][0].CLK
clk => gpr[21][1].CLK
clk => gpr[21][2].CLK
clk => gpr[21][3].CLK
clk => gpr[21][4].CLK
clk => gpr[21][5].CLK
clk => gpr[21][6].CLK
clk => gpr[21][7].CLK
clk => gpr[21][8].CLK
clk => gpr[21][9].CLK
clk => gpr[21][10].CLK
clk => gpr[21][11].CLK
clk => gpr[21][12].CLK
clk => gpr[21][13].CLK
clk => gpr[21][14].CLK
clk => gpr[21][15].CLK
clk => gpr[21][16].CLK
clk => gpr[21][17].CLK
clk => gpr[21][18].CLK
clk => gpr[21][19].CLK
clk => gpr[21][20].CLK
clk => gpr[21][21].CLK
clk => gpr[21][22].CLK
clk => gpr[21][23].CLK
clk => gpr[21][24].CLK
clk => gpr[21][25].CLK
clk => gpr[21][26].CLK
clk => gpr[21][27].CLK
clk => gpr[21][28].CLK
clk => gpr[21][29].CLK
clk => gpr[21][30].CLK
clk => gpr[21][31].CLK
clk => gpr[22][0].CLK
clk => gpr[22][1].CLK
clk => gpr[22][2].CLK
clk => gpr[22][3].CLK
clk => gpr[22][4].CLK
clk => gpr[22][5].CLK
clk => gpr[22][6].CLK
clk => gpr[22][7].CLK
clk => gpr[22][8].CLK
clk => gpr[22][9].CLK
clk => gpr[22][10].CLK
clk => gpr[22][11].CLK
clk => gpr[22][12].CLK
clk => gpr[22][13].CLK
clk => gpr[22][14].CLK
clk => gpr[22][15].CLK
clk => gpr[22][16].CLK
clk => gpr[22][17].CLK
clk => gpr[22][18].CLK
clk => gpr[22][19].CLK
clk => gpr[22][20].CLK
clk => gpr[22][21].CLK
clk => gpr[22][22].CLK
clk => gpr[22][23].CLK
clk => gpr[22][24].CLK
clk => gpr[22][25].CLK
clk => gpr[22][26].CLK
clk => gpr[22][27].CLK
clk => gpr[22][28].CLK
clk => gpr[22][29].CLK
clk => gpr[22][30].CLK
clk => gpr[22][31].CLK
clk => gpr[23][0].CLK
clk => gpr[23][1].CLK
clk => gpr[23][2].CLK
clk => gpr[23][3].CLK
clk => gpr[23][4].CLK
clk => gpr[23][5].CLK
clk => gpr[23][6].CLK
clk => gpr[23][7].CLK
clk => gpr[23][8].CLK
clk => gpr[23][9].CLK
clk => gpr[23][10].CLK
clk => gpr[23][11].CLK
clk => gpr[23][12].CLK
clk => gpr[23][13].CLK
clk => gpr[23][14].CLK
clk => gpr[23][15].CLK
clk => gpr[23][16].CLK
clk => gpr[23][17].CLK
clk => gpr[23][18].CLK
clk => gpr[23][19].CLK
clk => gpr[23][20].CLK
clk => gpr[23][21].CLK
clk => gpr[23][22].CLK
clk => gpr[23][23].CLK
clk => gpr[23][24].CLK
clk => gpr[23][25].CLK
clk => gpr[23][26].CLK
clk => gpr[23][27].CLK
clk => gpr[23][28].CLK
clk => gpr[23][29].CLK
clk => gpr[23][30].CLK
clk => gpr[23][31].CLK
clk => gpr[24][0].CLK
clk => gpr[24][1].CLK
clk => gpr[24][2].CLK
clk => gpr[24][3].CLK
clk => gpr[24][4].CLK
clk => gpr[24][5].CLK
clk => gpr[24][6].CLK
clk => gpr[24][7].CLK
clk => gpr[24][8].CLK
clk => gpr[24][9].CLK
clk => gpr[24][10].CLK
clk => gpr[24][11].CLK
clk => gpr[24][12].CLK
clk => gpr[24][13].CLK
clk => gpr[24][14].CLK
clk => gpr[24][15].CLK
clk => gpr[24][16].CLK
clk => gpr[24][17].CLK
clk => gpr[24][18].CLK
clk => gpr[24][19].CLK
clk => gpr[24][20].CLK
clk => gpr[24][21].CLK
clk => gpr[24][22].CLK
clk => gpr[24][23].CLK
clk => gpr[24][24].CLK
clk => gpr[24][25].CLK
clk => gpr[24][26].CLK
clk => gpr[24][27].CLK
clk => gpr[24][28].CLK
clk => gpr[24][29].CLK
clk => gpr[24][30].CLK
clk => gpr[24][31].CLK
clk => gpr[25][0].CLK
clk => gpr[25][1].CLK
clk => gpr[25][2].CLK
clk => gpr[25][3].CLK
clk => gpr[25][4].CLK
clk => gpr[25][5].CLK
clk => gpr[25][6].CLK
clk => gpr[25][7].CLK
clk => gpr[25][8].CLK
clk => gpr[25][9].CLK
clk => gpr[25][10].CLK
clk => gpr[25][11].CLK
clk => gpr[25][12].CLK
clk => gpr[25][13].CLK
clk => gpr[25][14].CLK
clk => gpr[25][15].CLK
clk => gpr[25][16].CLK
clk => gpr[25][17].CLK
clk => gpr[25][18].CLK
clk => gpr[25][19].CLK
clk => gpr[25][20].CLK
clk => gpr[25][21].CLK
clk => gpr[25][22].CLK
clk => gpr[25][23].CLK
clk => gpr[25][24].CLK
clk => gpr[25][25].CLK
clk => gpr[25][26].CLK
clk => gpr[25][27].CLK
clk => gpr[25][28].CLK
clk => gpr[25][29].CLK
clk => gpr[25][30].CLK
clk => gpr[25][31].CLK
clk => gpr[26][0].CLK
clk => gpr[26][1].CLK
clk => gpr[26][2].CLK
clk => gpr[26][3].CLK
clk => gpr[26][4].CLK
clk => gpr[26][5].CLK
clk => gpr[26][6].CLK
clk => gpr[26][7].CLK
clk => gpr[26][8].CLK
clk => gpr[26][9].CLK
clk => gpr[26][10].CLK
clk => gpr[26][11].CLK
clk => gpr[26][12].CLK
clk => gpr[26][13].CLK
clk => gpr[26][14].CLK
clk => gpr[26][15].CLK
clk => gpr[26][16].CLK
clk => gpr[26][17].CLK
clk => gpr[26][18].CLK
clk => gpr[26][19].CLK
clk => gpr[26][20].CLK
clk => gpr[26][21].CLK
clk => gpr[26][22].CLK
clk => gpr[26][23].CLK
clk => gpr[26][24].CLK
clk => gpr[26][25].CLK
clk => gpr[26][26].CLK
clk => gpr[26][27].CLK
clk => gpr[26][28].CLK
clk => gpr[26][29].CLK
clk => gpr[26][30].CLK
clk => gpr[26][31].CLK
clk => gpr[27][0].CLK
clk => gpr[27][1].CLK
clk => gpr[27][2].CLK
clk => gpr[27][3].CLK
clk => gpr[27][4].CLK
clk => gpr[27][5].CLK
clk => gpr[27][6].CLK
clk => gpr[27][7].CLK
clk => gpr[27][8].CLK
clk => gpr[27][9].CLK
clk => gpr[27][10].CLK
clk => gpr[27][11].CLK
clk => gpr[27][12].CLK
clk => gpr[27][13].CLK
clk => gpr[27][14].CLK
clk => gpr[27][15].CLK
clk => gpr[27][16].CLK
clk => gpr[27][17].CLK
clk => gpr[27][18].CLK
clk => gpr[27][19].CLK
clk => gpr[27][20].CLK
clk => gpr[27][21].CLK
clk => gpr[27][22].CLK
clk => gpr[27][23].CLK
clk => gpr[27][24].CLK
clk => gpr[27][25].CLK
clk => gpr[27][26].CLK
clk => gpr[27][27].CLK
clk => gpr[27][28].CLK
clk => gpr[27][29].CLK
clk => gpr[27][30].CLK
clk => gpr[27][31].CLK
clk => gpr[28][0].CLK
clk => gpr[28][1].CLK
clk => gpr[28][2].CLK
clk => gpr[28][3].CLK
clk => gpr[28][4].CLK
clk => gpr[28][5].CLK
clk => gpr[28][6].CLK
clk => gpr[28][7].CLK
clk => gpr[28][8].CLK
clk => gpr[28][9].CLK
clk => gpr[28][10].CLK
clk => gpr[28][11].CLK
clk => gpr[28][12].CLK
clk => gpr[28][13].CLK
clk => gpr[28][14].CLK
clk => gpr[28][15].CLK
clk => gpr[28][16].CLK
clk => gpr[28][17].CLK
clk => gpr[28][18].CLK
clk => gpr[28][19].CLK
clk => gpr[28][20].CLK
clk => gpr[28][21].CLK
clk => gpr[28][22].CLK
clk => gpr[28][23].CLK
clk => gpr[28][24].CLK
clk => gpr[28][25].CLK
clk => gpr[28][26].CLK
clk => gpr[28][27].CLK
clk => gpr[28][28].CLK
clk => gpr[28][29].CLK
clk => gpr[28][30].CLK
clk => gpr[28][31].CLK
clk => gpr[29][0].CLK
clk => gpr[29][1].CLK
clk => gpr[29][2].CLK
clk => gpr[29][3].CLK
clk => gpr[29][4].CLK
clk => gpr[29][5].CLK
clk => gpr[29][6].CLK
clk => gpr[29][7].CLK
clk => gpr[29][8].CLK
clk => gpr[29][9].CLK
clk => gpr[29][10].CLK
clk => gpr[29][11].CLK
clk => gpr[29][12].CLK
clk => gpr[29][13].CLK
clk => gpr[29][14].CLK
clk => gpr[29][15].CLK
clk => gpr[29][16].CLK
clk => gpr[29][17].CLK
clk => gpr[29][18].CLK
clk => gpr[29][19].CLK
clk => gpr[29][20].CLK
clk => gpr[29][21].CLK
clk => gpr[29][22].CLK
clk => gpr[29][23].CLK
clk => gpr[29][24].CLK
clk => gpr[29][25].CLK
clk => gpr[29][26].CLK
clk => gpr[29][27].CLK
clk => gpr[29][28].CLK
clk => gpr[29][29].CLK
clk => gpr[29][30].CLK
clk => gpr[29][31].CLK
clk => gpr[30][0].CLK
clk => gpr[30][1].CLK
clk => gpr[30][2].CLK
clk => gpr[30][3].CLK
clk => gpr[30][4].CLK
clk => gpr[30][5].CLK
clk => gpr[30][6].CLK
clk => gpr[30][7].CLK
clk => gpr[30][8].CLK
clk => gpr[30][9].CLK
clk => gpr[30][10].CLK
clk => gpr[30][11].CLK
clk => gpr[30][12].CLK
clk => gpr[30][13].CLK
clk => gpr[30][14].CLK
clk => gpr[30][15].CLK
clk => gpr[30][16].CLK
clk => gpr[30][17].CLK
clk => gpr[30][18].CLK
clk => gpr[30][19].CLK
clk => gpr[30][20].CLK
clk => gpr[30][21].CLK
clk => gpr[30][22].CLK
clk => gpr[30][23].CLK
clk => gpr[30][24].CLK
clk => gpr[30][25].CLK
clk => gpr[30][26].CLK
clk => gpr[30][27].CLK
clk => gpr[30][28].CLK
clk => gpr[30][29].CLK
clk => gpr[30][30].CLK
clk => gpr[30][31].CLK
clk => gpr[31][0].CLK
clk => gpr[31][1].CLK
clk => gpr[31][2].CLK
clk => gpr[31][3].CLK
clk => gpr[31][4].CLK
clk => gpr[31][5].CLK
clk => gpr[31][6].CLK
clk => gpr[31][7].CLK
clk => gpr[31][8].CLK
clk => gpr[31][9].CLK
clk => gpr[31][10].CLK
clk => gpr[31][11].CLK
clk => gpr[31][12].CLK
clk => gpr[31][13].CLK
clk => gpr[31][14].CLK
clk => gpr[31][15].CLK
clk => gpr[31][16].CLK
clk => gpr[31][17].CLK
clk => gpr[31][18].CLK
clk => gpr[31][19].CLK
clk => gpr[31][20].CLK
clk => gpr[31][21].CLK
clk => gpr[31][22].CLK
clk => gpr[31][23].CLK
clk => gpr[31][24].CLK
clk => gpr[31][25].CLK
clk => gpr[31][26].CLK
clk => gpr[31][27].CLK
clk => gpr[31][28].CLK
clk => gpr[31][29].CLK
clk => gpr[31][30].CLK
clk => gpr[31][31].CLK
reset => gpr[0][0].ACLR
reset => gpr[0][1].ACLR
reset => gpr[0][2].ACLR
reset => gpr[0][3].ACLR
reset => gpr[0][4].ACLR
reset => gpr[0][5].ACLR
reset => gpr[0][6].ACLR
reset => gpr[0][7].ACLR
reset => gpr[0][8].ACLR
reset => gpr[0][9].ACLR
reset => gpr[0][10].ACLR
reset => gpr[0][11].ACLR
reset => gpr[0][12].ACLR
reset => gpr[0][13].ACLR
reset => gpr[0][14].ACLR
reset => gpr[0][15].ACLR
reset => gpr[0][16].ACLR
reset => gpr[0][17].ACLR
reset => gpr[0][18].ACLR
reset => gpr[0][19].ACLR
reset => gpr[0][20].ACLR
reset => gpr[0][21].ACLR
reset => gpr[0][22].ACLR
reset => gpr[0][23].ACLR
reset => gpr[0][24].ACLR
reset => gpr[0][25].ACLR
reset => gpr[0][26].ACLR
reset => gpr[0][27].ACLR
reset => gpr[0][28].ACLR
reset => gpr[0][29].ACLR
reset => gpr[0][30].ACLR
reset => gpr[0][31].ACLR
reset => gpr[1][0].ACLR
reset => gpr[1][1].ACLR
reset => gpr[1][2].ACLR
reset => gpr[1][3].ACLR
reset => gpr[1][4].ACLR
reset => gpr[1][5].ACLR
reset => gpr[1][6].ACLR
reset => gpr[1][7].ACLR
reset => gpr[1][8].ACLR
reset => gpr[1][9].ACLR
reset => gpr[1][10].ACLR
reset => gpr[1][11].ACLR
reset => gpr[1][12].ACLR
reset => gpr[1][13].ACLR
reset => gpr[1][14].ACLR
reset => gpr[1][15].ACLR
reset => gpr[1][16].ACLR
reset => gpr[1][17].ACLR
reset => gpr[1][18].ACLR
reset => gpr[1][19].ACLR
reset => gpr[1][20].ACLR
reset => gpr[1][21].ACLR
reset => gpr[1][22].ACLR
reset => gpr[1][23].ACLR
reset => gpr[1][24].ACLR
reset => gpr[1][25].ACLR
reset => gpr[1][26].ACLR
reset => gpr[1][27].ACLR
reset => gpr[1][28].ACLR
reset => gpr[1][29].ACLR
reset => gpr[1][30].ACLR
reset => gpr[1][31].ACLR
reset => gpr[2][0].ACLR
reset => gpr[2][1].ACLR
reset => gpr[2][2].ACLR
reset => gpr[2][3].ACLR
reset => gpr[2][4].ACLR
reset => gpr[2][5].ACLR
reset => gpr[2][6].ACLR
reset => gpr[2][7].ACLR
reset => gpr[2][8].ACLR
reset => gpr[2][9].ACLR
reset => gpr[2][10].ACLR
reset => gpr[2][11].ACLR
reset => gpr[2][12].ACLR
reset => gpr[2][13].ACLR
reset => gpr[2][14].ACLR
reset => gpr[2][15].ACLR
reset => gpr[2][16].ACLR
reset => gpr[2][17].ACLR
reset => gpr[2][18].ACLR
reset => gpr[2][19].ACLR
reset => gpr[2][20].ACLR
reset => gpr[2][21].ACLR
reset => gpr[2][22].ACLR
reset => gpr[2][23].ACLR
reset => gpr[2][24].ACLR
reset => gpr[2][25].ACLR
reset => gpr[2][26].ACLR
reset => gpr[2][27].ACLR
reset => gpr[2][28].ACLR
reset => gpr[2][29].ACLR
reset => gpr[2][30].ACLR
reset => gpr[2][31].ACLR
reset => gpr[3][0].ACLR
reset => gpr[3][1].ACLR
reset => gpr[3][2].ACLR
reset => gpr[3][3].ACLR
reset => gpr[3][4].ACLR
reset => gpr[3][5].ACLR
reset => gpr[3][6].ACLR
reset => gpr[3][7].ACLR
reset => gpr[3][8].ACLR
reset => gpr[3][9].ACLR
reset => gpr[3][10].ACLR
reset => gpr[3][11].ACLR
reset => gpr[3][12].ACLR
reset => gpr[3][13].ACLR
reset => gpr[3][14].ACLR
reset => gpr[3][15].ACLR
reset => gpr[3][16].ACLR
reset => gpr[3][17].ACLR
reset => gpr[3][18].ACLR
reset => gpr[3][19].ACLR
reset => gpr[3][20].ACLR
reset => gpr[3][21].ACLR
reset => gpr[3][22].ACLR
reset => gpr[3][23].ACLR
reset => gpr[3][24].ACLR
reset => gpr[3][25].ACLR
reset => gpr[3][26].ACLR
reset => gpr[3][27].ACLR
reset => gpr[3][28].ACLR
reset => gpr[3][29].ACLR
reset => gpr[3][30].ACLR
reset => gpr[3][31].ACLR
reset => gpr[4][0].ACLR
reset => gpr[4][1].ACLR
reset => gpr[4][2].ACLR
reset => gpr[4][3].ACLR
reset => gpr[4][4].ACLR
reset => gpr[4][5].ACLR
reset => gpr[4][6].ACLR
reset => gpr[4][7].ACLR
reset => gpr[4][8].ACLR
reset => gpr[4][9].ACLR
reset => gpr[4][10].ACLR
reset => gpr[4][11].ACLR
reset => gpr[4][12].ACLR
reset => gpr[4][13].ACLR
reset => gpr[4][14].ACLR
reset => gpr[4][15].ACLR
reset => gpr[4][16].ACLR
reset => gpr[4][17].ACLR
reset => gpr[4][18].ACLR
reset => gpr[4][19].ACLR
reset => gpr[4][20].ACLR
reset => gpr[4][21].ACLR
reset => gpr[4][22].ACLR
reset => gpr[4][23].ACLR
reset => gpr[4][24].ACLR
reset => gpr[4][25].ACLR
reset => gpr[4][26].ACLR
reset => gpr[4][27].ACLR
reset => gpr[4][28].ACLR
reset => gpr[4][29].ACLR
reset => gpr[4][30].ACLR
reset => gpr[4][31].ACLR
reset => gpr[5][0].ACLR
reset => gpr[5][1].ACLR
reset => gpr[5][2].ACLR
reset => gpr[5][3].ACLR
reset => gpr[5][4].ACLR
reset => gpr[5][5].ACLR
reset => gpr[5][6].ACLR
reset => gpr[5][7].ACLR
reset => gpr[5][8].ACLR
reset => gpr[5][9].ACLR
reset => gpr[5][10].ACLR
reset => gpr[5][11].ACLR
reset => gpr[5][12].ACLR
reset => gpr[5][13].ACLR
reset => gpr[5][14].ACLR
reset => gpr[5][15].ACLR
reset => gpr[5][16].ACLR
reset => gpr[5][17].ACLR
reset => gpr[5][18].ACLR
reset => gpr[5][19].ACLR
reset => gpr[5][20].ACLR
reset => gpr[5][21].ACLR
reset => gpr[5][22].ACLR
reset => gpr[5][23].ACLR
reset => gpr[5][24].ACLR
reset => gpr[5][25].ACLR
reset => gpr[5][26].ACLR
reset => gpr[5][27].ACLR
reset => gpr[5][28].ACLR
reset => gpr[5][29].ACLR
reset => gpr[5][30].ACLR
reset => gpr[5][31].ACLR
reset => gpr[6][0].ACLR
reset => gpr[6][1].ACLR
reset => gpr[6][2].ACLR
reset => gpr[6][3].ACLR
reset => gpr[6][4].ACLR
reset => gpr[6][5].ACLR
reset => gpr[6][6].ACLR
reset => gpr[6][7].ACLR
reset => gpr[6][8].ACLR
reset => gpr[6][9].ACLR
reset => gpr[6][10].ACLR
reset => gpr[6][11].ACLR
reset => gpr[6][12].ACLR
reset => gpr[6][13].ACLR
reset => gpr[6][14].ACLR
reset => gpr[6][15].ACLR
reset => gpr[6][16].ACLR
reset => gpr[6][17].ACLR
reset => gpr[6][18].ACLR
reset => gpr[6][19].ACLR
reset => gpr[6][20].ACLR
reset => gpr[6][21].ACLR
reset => gpr[6][22].ACLR
reset => gpr[6][23].ACLR
reset => gpr[6][24].ACLR
reset => gpr[6][25].ACLR
reset => gpr[6][26].ACLR
reset => gpr[6][27].ACLR
reset => gpr[6][28].ACLR
reset => gpr[6][29].ACLR
reset => gpr[6][30].ACLR
reset => gpr[6][31].ACLR
reset => gpr[7][0].ACLR
reset => gpr[7][1].ACLR
reset => gpr[7][2].ACLR
reset => gpr[7][3].ACLR
reset => gpr[7][4].ACLR
reset => gpr[7][5].ACLR
reset => gpr[7][6].ACLR
reset => gpr[7][7].ACLR
reset => gpr[7][8].ACLR
reset => gpr[7][9].ACLR
reset => gpr[7][10].ACLR
reset => gpr[7][11].ACLR
reset => gpr[7][12].ACLR
reset => gpr[7][13].ACLR
reset => gpr[7][14].ACLR
reset => gpr[7][15].ACLR
reset => gpr[7][16].ACLR
reset => gpr[7][17].ACLR
reset => gpr[7][18].ACLR
reset => gpr[7][19].ACLR
reset => gpr[7][20].ACLR
reset => gpr[7][21].ACLR
reset => gpr[7][22].ACLR
reset => gpr[7][23].ACLR
reset => gpr[7][24].ACLR
reset => gpr[7][25].ACLR
reset => gpr[7][26].ACLR
reset => gpr[7][27].ACLR
reset => gpr[7][28].ACLR
reset => gpr[7][29].ACLR
reset => gpr[7][30].ACLR
reset => gpr[7][31].ACLR
reset => gpr[8][0].ACLR
reset => gpr[8][1].ACLR
reset => gpr[8][2].ACLR
reset => gpr[8][3].ACLR
reset => gpr[8][4].ACLR
reset => gpr[8][5].ACLR
reset => gpr[8][6].ACLR
reset => gpr[8][7].ACLR
reset => gpr[8][8].ACLR
reset => gpr[8][9].ACLR
reset => gpr[8][10].ACLR
reset => gpr[8][11].ACLR
reset => gpr[8][12].ACLR
reset => gpr[8][13].ACLR
reset => gpr[8][14].ACLR
reset => gpr[8][15].ACLR
reset => gpr[8][16].ACLR
reset => gpr[8][17].ACLR
reset => gpr[8][18].ACLR
reset => gpr[8][19].ACLR
reset => gpr[8][20].ACLR
reset => gpr[8][21].ACLR
reset => gpr[8][22].ACLR
reset => gpr[8][23].ACLR
reset => gpr[8][24].ACLR
reset => gpr[8][25].ACLR
reset => gpr[8][26].ACLR
reset => gpr[8][27].ACLR
reset => gpr[8][28].ACLR
reset => gpr[8][29].ACLR
reset => gpr[8][30].ACLR
reset => gpr[8][31].ACLR
reset => gpr[9][0].ACLR
reset => gpr[9][1].ACLR
reset => gpr[9][2].ACLR
reset => gpr[9][3].ACLR
reset => gpr[9][4].ACLR
reset => gpr[9][5].ACLR
reset => gpr[9][6].ACLR
reset => gpr[9][7].ACLR
reset => gpr[9][8].ACLR
reset => gpr[9][9].ACLR
reset => gpr[9][10].ACLR
reset => gpr[9][11].ACLR
reset => gpr[9][12].ACLR
reset => gpr[9][13].ACLR
reset => gpr[9][14].ACLR
reset => gpr[9][15].ACLR
reset => gpr[9][16].ACLR
reset => gpr[9][17].ACLR
reset => gpr[9][18].ACLR
reset => gpr[9][19].ACLR
reset => gpr[9][20].ACLR
reset => gpr[9][21].ACLR
reset => gpr[9][22].ACLR
reset => gpr[9][23].ACLR
reset => gpr[9][24].ACLR
reset => gpr[9][25].ACLR
reset => gpr[9][26].ACLR
reset => gpr[9][27].ACLR
reset => gpr[9][28].ACLR
reset => gpr[9][29].ACLR
reset => gpr[9][30].ACLR
reset => gpr[9][31].ACLR
reset => gpr[10][0].ACLR
reset => gpr[10][1].ACLR
reset => gpr[10][2].ACLR
reset => gpr[10][3].ACLR
reset => gpr[10][4].ACLR
reset => gpr[10][5].ACLR
reset => gpr[10][6].ACLR
reset => gpr[10][7].ACLR
reset => gpr[10][8].ACLR
reset => gpr[10][9].ACLR
reset => gpr[10][10].ACLR
reset => gpr[10][11].ACLR
reset => gpr[10][12].ACLR
reset => gpr[10][13].ACLR
reset => gpr[10][14].ACLR
reset => gpr[10][15].ACLR
reset => gpr[10][16].ACLR
reset => gpr[10][17].ACLR
reset => gpr[10][18].ACLR
reset => gpr[10][19].ACLR
reset => gpr[10][20].ACLR
reset => gpr[10][21].ACLR
reset => gpr[10][22].ACLR
reset => gpr[10][23].ACLR
reset => gpr[10][24].ACLR
reset => gpr[10][25].ACLR
reset => gpr[10][26].ACLR
reset => gpr[10][27].ACLR
reset => gpr[10][28].ACLR
reset => gpr[10][29].ACLR
reset => gpr[10][30].ACLR
reset => gpr[10][31].ACLR
reset => gpr[11][0].ACLR
reset => gpr[11][1].ACLR
reset => gpr[11][2].ACLR
reset => gpr[11][3].ACLR
reset => gpr[11][4].ACLR
reset => gpr[11][5].ACLR
reset => gpr[11][6].ACLR
reset => gpr[11][7].ACLR
reset => gpr[11][8].ACLR
reset => gpr[11][9].ACLR
reset => gpr[11][10].ACLR
reset => gpr[11][11].ACLR
reset => gpr[11][12].ACLR
reset => gpr[11][13].ACLR
reset => gpr[11][14].ACLR
reset => gpr[11][15].ACLR
reset => gpr[11][16].ACLR
reset => gpr[11][17].ACLR
reset => gpr[11][18].ACLR
reset => gpr[11][19].ACLR
reset => gpr[11][20].ACLR
reset => gpr[11][21].ACLR
reset => gpr[11][22].ACLR
reset => gpr[11][23].ACLR
reset => gpr[11][24].ACLR
reset => gpr[11][25].ACLR
reset => gpr[11][26].ACLR
reset => gpr[11][27].ACLR
reset => gpr[11][28].ACLR
reset => gpr[11][29].ACLR
reset => gpr[11][30].ACLR
reset => gpr[11][31].ACLR
reset => gpr[12][0].ACLR
reset => gpr[12][1].ACLR
reset => gpr[12][2].ACLR
reset => gpr[12][3].ACLR
reset => gpr[12][4].ACLR
reset => gpr[12][5].ACLR
reset => gpr[12][6].ACLR
reset => gpr[12][7].ACLR
reset => gpr[12][8].ACLR
reset => gpr[12][9].ACLR
reset => gpr[12][10].ACLR
reset => gpr[12][11].ACLR
reset => gpr[12][12].ACLR
reset => gpr[12][13].ACLR
reset => gpr[12][14].ACLR
reset => gpr[12][15].ACLR
reset => gpr[12][16].ACLR
reset => gpr[12][17].ACLR
reset => gpr[12][18].ACLR
reset => gpr[12][19].ACLR
reset => gpr[12][20].ACLR
reset => gpr[12][21].ACLR
reset => gpr[12][22].ACLR
reset => gpr[12][23].ACLR
reset => gpr[12][24].ACLR
reset => gpr[12][25].ACLR
reset => gpr[12][26].ACLR
reset => gpr[12][27].ACLR
reset => gpr[12][28].ACLR
reset => gpr[12][29].ACLR
reset => gpr[12][30].ACLR
reset => gpr[12][31].ACLR
reset => gpr[13][0].ACLR
reset => gpr[13][1].ACLR
reset => gpr[13][2].ACLR
reset => gpr[13][3].ACLR
reset => gpr[13][4].ACLR
reset => gpr[13][5].ACLR
reset => gpr[13][6].ACLR
reset => gpr[13][7].ACLR
reset => gpr[13][8].ACLR
reset => gpr[13][9].ACLR
reset => gpr[13][10].ACLR
reset => gpr[13][11].ACLR
reset => gpr[13][12].ACLR
reset => gpr[13][13].ACLR
reset => gpr[13][14].ACLR
reset => gpr[13][15].ACLR
reset => gpr[13][16].ACLR
reset => gpr[13][17].ACLR
reset => gpr[13][18].ACLR
reset => gpr[13][19].ACLR
reset => gpr[13][20].ACLR
reset => gpr[13][21].ACLR
reset => gpr[13][22].ACLR
reset => gpr[13][23].ACLR
reset => gpr[13][24].ACLR
reset => gpr[13][25].ACLR
reset => gpr[13][26].ACLR
reset => gpr[13][27].ACLR
reset => gpr[13][28].ACLR
reset => gpr[13][29].ACLR
reset => gpr[13][30].ACLR
reset => gpr[13][31].ACLR
reset => gpr[14][0].ACLR
reset => gpr[14][1].ACLR
reset => gpr[14][2].ACLR
reset => gpr[14][3].ACLR
reset => gpr[14][4].ACLR
reset => gpr[14][5].ACLR
reset => gpr[14][6].ACLR
reset => gpr[14][7].ACLR
reset => gpr[14][8].ACLR
reset => gpr[14][9].ACLR
reset => gpr[14][10].ACLR
reset => gpr[14][11].ACLR
reset => gpr[14][12].ACLR
reset => gpr[14][13].ACLR
reset => gpr[14][14].ACLR
reset => gpr[14][15].ACLR
reset => gpr[14][16].ACLR
reset => gpr[14][17].ACLR
reset => gpr[14][18].ACLR
reset => gpr[14][19].ACLR
reset => gpr[14][20].ACLR
reset => gpr[14][21].ACLR
reset => gpr[14][22].ACLR
reset => gpr[14][23].ACLR
reset => gpr[14][24].ACLR
reset => gpr[14][25].ACLR
reset => gpr[14][26].ACLR
reset => gpr[14][27].ACLR
reset => gpr[14][28].ACLR
reset => gpr[14][29].ACLR
reset => gpr[14][30].ACLR
reset => gpr[14][31].ACLR
reset => gpr[15][0].ACLR
reset => gpr[15][1].ACLR
reset => gpr[15][2].ACLR
reset => gpr[15][3].ACLR
reset => gpr[15][4].ACLR
reset => gpr[15][5].ACLR
reset => gpr[15][6].ACLR
reset => gpr[15][7].ACLR
reset => gpr[15][8].ACLR
reset => gpr[15][9].ACLR
reset => gpr[15][10].ACLR
reset => gpr[15][11].ACLR
reset => gpr[15][12].ACLR
reset => gpr[15][13].ACLR
reset => gpr[15][14].ACLR
reset => gpr[15][15].ACLR
reset => gpr[15][16].ACLR
reset => gpr[15][17].ACLR
reset => gpr[15][18].ACLR
reset => gpr[15][19].ACLR
reset => gpr[15][20].ACLR
reset => gpr[15][21].ACLR
reset => gpr[15][22].ACLR
reset => gpr[15][23].ACLR
reset => gpr[15][24].ACLR
reset => gpr[15][25].ACLR
reset => gpr[15][26].ACLR
reset => gpr[15][27].ACLR
reset => gpr[15][28].ACLR
reset => gpr[15][29].ACLR
reset => gpr[15][30].ACLR
reset => gpr[15][31].ACLR
reset => gpr[16][0].ACLR
reset => gpr[16][1].ACLR
reset => gpr[16][2].ACLR
reset => gpr[16][3].ACLR
reset => gpr[16][4].ACLR
reset => gpr[16][5].ACLR
reset => gpr[16][6].ACLR
reset => gpr[16][7].ACLR
reset => gpr[16][8].ACLR
reset => gpr[16][9].ACLR
reset => gpr[16][10].ACLR
reset => gpr[16][11].ACLR
reset => gpr[16][12].ACLR
reset => gpr[16][13].ACLR
reset => gpr[16][14].ACLR
reset => gpr[16][15].ACLR
reset => gpr[16][16].ACLR
reset => gpr[16][17].ACLR
reset => gpr[16][18].ACLR
reset => gpr[16][19].ACLR
reset => gpr[16][20].ACLR
reset => gpr[16][21].ACLR
reset => gpr[16][22].ACLR
reset => gpr[16][23].ACLR
reset => gpr[16][24].ACLR
reset => gpr[16][25].ACLR
reset => gpr[16][26].ACLR
reset => gpr[16][27].ACLR
reset => gpr[16][28].ACLR
reset => gpr[16][29].ACLR
reset => gpr[16][30].ACLR
reset => gpr[16][31].ACLR
reset => gpr[17][0].ACLR
reset => gpr[17][1].ACLR
reset => gpr[17][2].ACLR
reset => gpr[17][3].ACLR
reset => gpr[17][4].ACLR
reset => gpr[17][5].ACLR
reset => gpr[17][6].ACLR
reset => gpr[17][7].ACLR
reset => gpr[17][8].ACLR
reset => gpr[17][9].ACLR
reset => gpr[17][10].ACLR
reset => gpr[17][11].ACLR
reset => gpr[17][12].ACLR
reset => gpr[17][13].ACLR
reset => gpr[17][14].ACLR
reset => gpr[17][15].ACLR
reset => gpr[17][16].ACLR
reset => gpr[17][17].ACLR
reset => gpr[17][18].ACLR
reset => gpr[17][19].ACLR
reset => gpr[17][20].ACLR
reset => gpr[17][21].ACLR
reset => gpr[17][22].ACLR
reset => gpr[17][23].ACLR
reset => gpr[17][24].ACLR
reset => gpr[17][25].ACLR
reset => gpr[17][26].ACLR
reset => gpr[17][27].ACLR
reset => gpr[17][28].ACLR
reset => gpr[17][29].ACLR
reset => gpr[17][30].ACLR
reset => gpr[17][31].ACLR
reset => gpr[18][0].ACLR
reset => gpr[18][1].ACLR
reset => gpr[18][2].ACLR
reset => gpr[18][3].ACLR
reset => gpr[18][4].ACLR
reset => gpr[18][5].ACLR
reset => gpr[18][6].ACLR
reset => gpr[18][7].ACLR
reset => gpr[18][8].ACLR
reset => gpr[18][9].ACLR
reset => gpr[18][10].ACLR
reset => gpr[18][11].ACLR
reset => gpr[18][12].ACLR
reset => gpr[18][13].ACLR
reset => gpr[18][14].ACLR
reset => gpr[18][15].ACLR
reset => gpr[18][16].ACLR
reset => gpr[18][17].ACLR
reset => gpr[18][18].ACLR
reset => gpr[18][19].ACLR
reset => gpr[18][20].ACLR
reset => gpr[18][21].ACLR
reset => gpr[18][22].ACLR
reset => gpr[18][23].ACLR
reset => gpr[18][24].ACLR
reset => gpr[18][25].ACLR
reset => gpr[18][26].ACLR
reset => gpr[18][27].ACLR
reset => gpr[18][28].ACLR
reset => gpr[18][29].ACLR
reset => gpr[18][30].ACLR
reset => gpr[18][31].ACLR
reset => gpr[19][0].ACLR
reset => gpr[19][1].ACLR
reset => gpr[19][2].ACLR
reset => gpr[19][3].ACLR
reset => gpr[19][4].ACLR
reset => gpr[19][5].ACLR
reset => gpr[19][6].ACLR
reset => gpr[19][7].ACLR
reset => gpr[19][8].ACLR
reset => gpr[19][9].ACLR
reset => gpr[19][10].ACLR
reset => gpr[19][11].ACLR
reset => gpr[19][12].ACLR
reset => gpr[19][13].ACLR
reset => gpr[19][14].ACLR
reset => gpr[19][15].ACLR
reset => gpr[19][16].ACLR
reset => gpr[19][17].ACLR
reset => gpr[19][18].ACLR
reset => gpr[19][19].ACLR
reset => gpr[19][20].ACLR
reset => gpr[19][21].ACLR
reset => gpr[19][22].ACLR
reset => gpr[19][23].ACLR
reset => gpr[19][24].ACLR
reset => gpr[19][25].ACLR
reset => gpr[19][26].ACLR
reset => gpr[19][27].ACLR
reset => gpr[19][28].ACLR
reset => gpr[19][29].ACLR
reset => gpr[19][30].ACLR
reset => gpr[19][31].ACLR
reset => gpr[20][0].ACLR
reset => gpr[20][1].ACLR
reset => gpr[20][2].ACLR
reset => gpr[20][3].ACLR
reset => gpr[20][4].ACLR
reset => gpr[20][5].ACLR
reset => gpr[20][6].ACLR
reset => gpr[20][7].ACLR
reset => gpr[20][8].ACLR
reset => gpr[20][9].ACLR
reset => gpr[20][10].ACLR
reset => gpr[20][11].ACLR
reset => gpr[20][12].ACLR
reset => gpr[20][13].ACLR
reset => gpr[20][14].ACLR
reset => gpr[20][15].ACLR
reset => gpr[20][16].ACLR
reset => gpr[20][17].ACLR
reset => gpr[20][18].ACLR
reset => gpr[20][19].ACLR
reset => gpr[20][20].ACLR
reset => gpr[20][21].ACLR
reset => gpr[20][22].ACLR
reset => gpr[20][23].ACLR
reset => gpr[20][24].ACLR
reset => gpr[20][25].ACLR
reset => gpr[20][26].ACLR
reset => gpr[20][27].ACLR
reset => gpr[20][28].ACLR
reset => gpr[20][29].ACLR
reset => gpr[20][30].ACLR
reset => gpr[20][31].ACLR
reset => gpr[21][0].ACLR
reset => gpr[21][1].ACLR
reset => gpr[21][2].ACLR
reset => gpr[21][3].ACLR
reset => gpr[21][4].ACLR
reset => gpr[21][5].ACLR
reset => gpr[21][6].ACLR
reset => gpr[21][7].ACLR
reset => gpr[21][8].ACLR
reset => gpr[21][9].ACLR
reset => gpr[21][10].ACLR
reset => gpr[21][11].ACLR
reset => gpr[21][12].ACLR
reset => gpr[21][13].ACLR
reset => gpr[21][14].ACLR
reset => gpr[21][15].ACLR
reset => gpr[21][16].ACLR
reset => gpr[21][17].ACLR
reset => gpr[21][18].ACLR
reset => gpr[21][19].ACLR
reset => gpr[21][20].ACLR
reset => gpr[21][21].ACLR
reset => gpr[21][22].ACLR
reset => gpr[21][23].ACLR
reset => gpr[21][24].ACLR
reset => gpr[21][25].ACLR
reset => gpr[21][26].ACLR
reset => gpr[21][27].ACLR
reset => gpr[21][28].ACLR
reset => gpr[21][29].ACLR
reset => gpr[21][30].ACLR
reset => gpr[21][31].ACLR
reset => gpr[22][0].ACLR
reset => gpr[22][1].ACLR
reset => gpr[22][2].ACLR
reset => gpr[22][3].ACLR
reset => gpr[22][4].ACLR
reset => gpr[22][5].ACLR
reset => gpr[22][6].ACLR
reset => gpr[22][7].ACLR
reset => gpr[22][8].ACLR
reset => gpr[22][9].ACLR
reset => gpr[22][10].ACLR
reset => gpr[22][11].ACLR
reset => gpr[22][12].ACLR
reset => gpr[22][13].ACLR
reset => gpr[22][14].ACLR
reset => gpr[22][15].ACLR
reset => gpr[22][16].ACLR
reset => gpr[22][17].ACLR
reset => gpr[22][18].ACLR
reset => gpr[22][19].ACLR
reset => gpr[22][20].ACLR
reset => gpr[22][21].ACLR
reset => gpr[22][22].ACLR
reset => gpr[22][23].ACLR
reset => gpr[22][24].ACLR
reset => gpr[22][25].ACLR
reset => gpr[22][26].ACLR
reset => gpr[22][27].ACLR
reset => gpr[22][28].ACLR
reset => gpr[22][29].ACLR
reset => gpr[22][30].ACLR
reset => gpr[22][31].ACLR
reset => gpr[23][0].ACLR
reset => gpr[23][1].ACLR
reset => gpr[23][2].ACLR
reset => gpr[23][3].ACLR
reset => gpr[23][4].ACLR
reset => gpr[23][5].ACLR
reset => gpr[23][6].ACLR
reset => gpr[23][7].ACLR
reset => gpr[23][8].ACLR
reset => gpr[23][9].ACLR
reset => gpr[23][10].ACLR
reset => gpr[23][11].ACLR
reset => gpr[23][12].ACLR
reset => gpr[23][13].ACLR
reset => gpr[23][14].ACLR
reset => gpr[23][15].ACLR
reset => gpr[23][16].ACLR
reset => gpr[23][17].ACLR
reset => gpr[23][18].ACLR
reset => gpr[23][19].ACLR
reset => gpr[23][20].ACLR
reset => gpr[23][21].ACLR
reset => gpr[23][22].ACLR
reset => gpr[23][23].ACLR
reset => gpr[23][24].ACLR
reset => gpr[23][25].ACLR
reset => gpr[23][26].ACLR
reset => gpr[23][27].ACLR
reset => gpr[23][28].ACLR
reset => gpr[23][29].ACLR
reset => gpr[23][30].ACLR
reset => gpr[23][31].ACLR
reset => gpr[24][0].ACLR
reset => gpr[24][1].ACLR
reset => gpr[24][2].ACLR
reset => gpr[24][3].ACLR
reset => gpr[24][4].ACLR
reset => gpr[24][5].ACLR
reset => gpr[24][6].ACLR
reset => gpr[24][7].ACLR
reset => gpr[24][8].ACLR
reset => gpr[24][9].ACLR
reset => gpr[24][10].ACLR
reset => gpr[24][11].ACLR
reset => gpr[24][12].ACLR
reset => gpr[24][13].ACLR
reset => gpr[24][14].ACLR
reset => gpr[24][15].ACLR
reset => gpr[24][16].ACLR
reset => gpr[24][17].ACLR
reset => gpr[24][18].ACLR
reset => gpr[24][19].ACLR
reset => gpr[24][20].ACLR
reset => gpr[24][21].ACLR
reset => gpr[24][22].ACLR
reset => gpr[24][23].ACLR
reset => gpr[24][24].ACLR
reset => gpr[24][25].ACLR
reset => gpr[24][26].ACLR
reset => gpr[24][27].ACLR
reset => gpr[24][28].ACLR
reset => gpr[24][29].ACLR
reset => gpr[24][30].ACLR
reset => gpr[24][31].ACLR
reset => gpr[25][0].ACLR
reset => gpr[25][1].ACLR
reset => gpr[25][2].ACLR
reset => gpr[25][3].ACLR
reset => gpr[25][4].ACLR
reset => gpr[25][5].ACLR
reset => gpr[25][6].ACLR
reset => gpr[25][7].ACLR
reset => gpr[25][8].ACLR
reset => gpr[25][9].ACLR
reset => gpr[25][10].ACLR
reset => gpr[25][11].ACLR
reset => gpr[25][12].ACLR
reset => gpr[25][13].ACLR
reset => gpr[25][14].ACLR
reset => gpr[25][15].ACLR
reset => gpr[25][16].ACLR
reset => gpr[25][17].ACLR
reset => gpr[25][18].ACLR
reset => gpr[25][19].ACLR
reset => gpr[25][20].ACLR
reset => gpr[25][21].ACLR
reset => gpr[25][22].ACLR
reset => gpr[25][23].ACLR
reset => gpr[25][24].ACLR
reset => gpr[25][25].ACLR
reset => gpr[25][26].ACLR
reset => gpr[25][27].ACLR
reset => gpr[25][28].ACLR
reset => gpr[25][29].ACLR
reset => gpr[25][30].ACLR
reset => gpr[25][31].ACLR
reset => gpr[26][0].ACLR
reset => gpr[26][1].ACLR
reset => gpr[26][2].ACLR
reset => gpr[26][3].ACLR
reset => gpr[26][4].ACLR
reset => gpr[26][5].ACLR
reset => gpr[26][6].ACLR
reset => gpr[26][7].ACLR
reset => gpr[26][8].ACLR
reset => gpr[26][9].ACLR
reset => gpr[26][10].ACLR
reset => gpr[26][11].ACLR
reset => gpr[26][12].ACLR
reset => gpr[26][13].ACLR
reset => gpr[26][14].ACLR
reset => gpr[26][15].ACLR
reset => gpr[26][16].ACLR
reset => gpr[26][17].ACLR
reset => gpr[26][18].ACLR
reset => gpr[26][19].ACLR
reset => gpr[26][20].ACLR
reset => gpr[26][21].ACLR
reset => gpr[26][22].ACLR
reset => gpr[26][23].ACLR
reset => gpr[26][24].ACLR
reset => gpr[26][25].ACLR
reset => gpr[26][26].ACLR
reset => gpr[26][27].ACLR
reset => gpr[26][28].ACLR
reset => gpr[26][29].ACLR
reset => gpr[26][30].ACLR
reset => gpr[26][31].ACLR
reset => gpr[27][0].ACLR
reset => gpr[27][1].ACLR
reset => gpr[27][2].ACLR
reset => gpr[27][3].ACLR
reset => gpr[27][4].ACLR
reset => gpr[27][5].ACLR
reset => gpr[27][6].ACLR
reset => gpr[27][7].ACLR
reset => gpr[27][8].ACLR
reset => gpr[27][9].ACLR
reset => gpr[27][10].ACLR
reset => gpr[27][11].ACLR
reset => gpr[27][12].ACLR
reset => gpr[27][13].ACLR
reset => gpr[27][14].ACLR
reset => gpr[27][15].ACLR
reset => gpr[27][16].ACLR
reset => gpr[27][17].ACLR
reset => gpr[27][18].ACLR
reset => gpr[27][19].ACLR
reset => gpr[27][20].ACLR
reset => gpr[27][21].ACLR
reset => gpr[27][22].ACLR
reset => gpr[27][23].ACLR
reset => gpr[27][24].ACLR
reset => gpr[27][25].ACLR
reset => gpr[27][26].ACLR
reset => gpr[27][27].ACLR
reset => gpr[27][28].ACLR
reset => gpr[27][29].ACLR
reset => gpr[27][30].ACLR
reset => gpr[27][31].ACLR
reset => gpr[28][0].ACLR
reset => gpr[28][1].ACLR
reset => gpr[28][2].ACLR
reset => gpr[28][3].ACLR
reset => gpr[28][4].ACLR
reset => gpr[28][5].ACLR
reset => gpr[28][6].ACLR
reset => gpr[28][7].ACLR
reset => gpr[28][8].ACLR
reset => gpr[28][9].ACLR
reset => gpr[28][10].ACLR
reset => gpr[28][11].ACLR
reset => gpr[28][12].ACLR
reset => gpr[28][13].ACLR
reset => gpr[28][14].ACLR
reset => gpr[28][15].ACLR
reset => gpr[28][16].ACLR
reset => gpr[28][17].ACLR
reset => gpr[28][18].ACLR
reset => gpr[28][19].ACLR
reset => gpr[28][20].ACLR
reset => gpr[28][21].ACLR
reset => gpr[28][22].ACLR
reset => gpr[28][23].ACLR
reset => gpr[28][24].ACLR
reset => gpr[28][25].ACLR
reset => gpr[28][26].ACLR
reset => gpr[28][27].ACLR
reset => gpr[28][28].ACLR
reset => gpr[28][29].ACLR
reset => gpr[28][30].ACLR
reset => gpr[28][31].ACLR
reset => gpr[29][0].ACLR
reset => gpr[29][1].ACLR
reset => gpr[29][2].ACLR
reset => gpr[29][3].ACLR
reset => gpr[29][4].ACLR
reset => gpr[29][5].ACLR
reset => gpr[29][6].ACLR
reset => gpr[29][7].ACLR
reset => gpr[29][8].ACLR
reset => gpr[29][9].ACLR
reset => gpr[29][10].ACLR
reset => gpr[29][11].ACLR
reset => gpr[29][12].ACLR
reset => gpr[29][13].ACLR
reset => gpr[29][14].ACLR
reset => gpr[29][15].ACLR
reset => gpr[29][16].ACLR
reset => gpr[29][17].ACLR
reset => gpr[29][18].ACLR
reset => gpr[29][19].ACLR
reset => gpr[29][20].ACLR
reset => gpr[29][21].ACLR
reset => gpr[29][22].ACLR
reset => gpr[29][23].ACLR
reset => gpr[29][24].ACLR
reset => gpr[29][25].ACLR
reset => gpr[29][26].ACLR
reset => gpr[29][27].ACLR
reset => gpr[29][28].ACLR
reset => gpr[29][29].ACLR
reset => gpr[29][30].ACLR
reset => gpr[29][31].ACLR
reset => gpr[30][0].ACLR
reset => gpr[30][1].ACLR
reset => gpr[30][2].ACLR
reset => gpr[30][3].ACLR
reset => gpr[30][4].ACLR
reset => gpr[30][5].ACLR
reset => gpr[30][6].ACLR
reset => gpr[30][7].ACLR
reset => gpr[30][8].ACLR
reset => gpr[30][9].ACLR
reset => gpr[30][10].ACLR
reset => gpr[30][11].ACLR
reset => gpr[30][12].ACLR
reset => gpr[30][13].ACLR
reset => gpr[30][14].ACLR
reset => gpr[30][15].ACLR
reset => gpr[30][16].ACLR
reset => gpr[30][17].ACLR
reset => gpr[30][18].ACLR
reset => gpr[30][19].ACLR
reset => gpr[30][20].ACLR
reset => gpr[30][21].ACLR
reset => gpr[30][22].ACLR
reset => gpr[30][23].ACLR
reset => gpr[30][24].ACLR
reset => gpr[30][25].ACLR
reset => gpr[30][26].ACLR
reset => gpr[30][27].ACLR
reset => gpr[30][28].ACLR
reset => gpr[30][29].ACLR
reset => gpr[30][30].ACLR
reset => gpr[30][31].ACLR
reset => gpr[31][0].ACLR
reset => gpr[31][1].ACLR
reset => gpr[31][2].ACLR
reset => gpr[31][3].ACLR
reset => gpr[31][4].ACLR
reset => gpr[31][5].ACLR
reset => gpr[31][6].ACLR
reset => gpr[31][7].ACLR
reset => gpr[31][8].ACLR
reset => gpr[31][9].ACLR
reset => gpr[31][10].ACLR
reset => gpr[31][11].ACLR
reset => gpr[31][12].ACLR
reset => gpr[31][13].ACLR
reset => gpr[31][14].ACLR
reset => gpr[31][15].ACLR
reset => gpr[31][16].ACLR
reset => gpr[31][17].ACLR
reset => gpr[31][18].ACLR
reset => gpr[31][19].ACLR
reset => gpr[31][20].ACLR
reset => gpr[31][21].ACLR
reset => gpr[31][22].ACLR
reset => gpr[31][23].ACLR
reset => gpr[31][24].ACLR
reset => gpr[31][25].ACLR
reset => gpr[31][26].ACLR
reset => gpr[31][27].ACLR
reset => gpr[31][28].ACLR
reset => gpr[31][29].ACLR
reset => gpr[31][30].ACLR
reset => gpr[31][31].ACLR
rd_addr_0[0] => Equal0.IN4
rd_addr_0[0] => Mux0.IN4
rd_addr_0[0] => Mux1.IN4
rd_addr_0[0] => Mux2.IN4
rd_addr_0[0] => Mux3.IN4
rd_addr_0[0] => Mux4.IN4
rd_addr_0[0] => Mux5.IN4
rd_addr_0[0] => Mux6.IN4
rd_addr_0[0] => Mux7.IN4
rd_addr_0[0] => Mux8.IN4
rd_addr_0[0] => Mux9.IN4
rd_addr_0[0] => Mux10.IN4
rd_addr_0[0] => Mux11.IN4
rd_addr_0[0] => Mux12.IN4
rd_addr_0[0] => Mux13.IN4
rd_addr_0[0] => Mux14.IN4
rd_addr_0[0] => Mux15.IN4
rd_addr_0[0] => Mux16.IN4
rd_addr_0[0] => Mux17.IN4
rd_addr_0[0] => Mux18.IN4
rd_addr_0[0] => Mux19.IN4
rd_addr_0[0] => Mux20.IN4
rd_addr_0[0] => Mux21.IN4
rd_addr_0[0] => Mux22.IN4
rd_addr_0[0] => Mux23.IN4
rd_addr_0[0] => Mux24.IN4
rd_addr_0[0] => Mux25.IN4
rd_addr_0[0] => Mux26.IN4
rd_addr_0[0] => Mux27.IN4
rd_addr_0[0] => Mux28.IN4
rd_addr_0[0] => Mux29.IN4
rd_addr_0[0] => Mux30.IN4
rd_addr_0[0] => Mux31.IN4
rd_addr_0[1] => Equal0.IN3
rd_addr_0[1] => Mux0.IN3
rd_addr_0[1] => Mux1.IN3
rd_addr_0[1] => Mux2.IN3
rd_addr_0[1] => Mux3.IN3
rd_addr_0[1] => Mux4.IN3
rd_addr_0[1] => Mux5.IN3
rd_addr_0[1] => Mux6.IN3
rd_addr_0[1] => Mux7.IN3
rd_addr_0[1] => Mux8.IN3
rd_addr_0[1] => Mux9.IN3
rd_addr_0[1] => Mux10.IN3
rd_addr_0[1] => Mux11.IN3
rd_addr_0[1] => Mux12.IN3
rd_addr_0[1] => Mux13.IN3
rd_addr_0[1] => Mux14.IN3
rd_addr_0[1] => Mux15.IN3
rd_addr_0[1] => Mux16.IN3
rd_addr_0[1] => Mux17.IN3
rd_addr_0[1] => Mux18.IN3
rd_addr_0[1] => Mux19.IN3
rd_addr_0[1] => Mux20.IN3
rd_addr_0[1] => Mux21.IN3
rd_addr_0[1] => Mux22.IN3
rd_addr_0[1] => Mux23.IN3
rd_addr_0[1] => Mux24.IN3
rd_addr_0[1] => Mux25.IN3
rd_addr_0[1] => Mux26.IN3
rd_addr_0[1] => Mux27.IN3
rd_addr_0[1] => Mux28.IN3
rd_addr_0[1] => Mux29.IN3
rd_addr_0[1] => Mux30.IN3
rd_addr_0[1] => Mux31.IN3
rd_addr_0[2] => Equal0.IN2
rd_addr_0[2] => Mux0.IN2
rd_addr_0[2] => Mux1.IN2
rd_addr_0[2] => Mux2.IN2
rd_addr_0[2] => Mux3.IN2
rd_addr_0[2] => Mux4.IN2
rd_addr_0[2] => Mux5.IN2
rd_addr_0[2] => Mux6.IN2
rd_addr_0[2] => Mux7.IN2
rd_addr_0[2] => Mux8.IN2
rd_addr_0[2] => Mux9.IN2
rd_addr_0[2] => Mux10.IN2
rd_addr_0[2] => Mux11.IN2
rd_addr_0[2] => Mux12.IN2
rd_addr_0[2] => Mux13.IN2
rd_addr_0[2] => Mux14.IN2
rd_addr_0[2] => Mux15.IN2
rd_addr_0[2] => Mux16.IN2
rd_addr_0[2] => Mux17.IN2
rd_addr_0[2] => Mux18.IN2
rd_addr_0[2] => Mux19.IN2
rd_addr_0[2] => Mux20.IN2
rd_addr_0[2] => Mux21.IN2
rd_addr_0[2] => Mux22.IN2
rd_addr_0[2] => Mux23.IN2
rd_addr_0[2] => Mux24.IN2
rd_addr_0[2] => Mux25.IN2
rd_addr_0[2] => Mux26.IN2
rd_addr_0[2] => Mux27.IN2
rd_addr_0[2] => Mux28.IN2
rd_addr_0[2] => Mux29.IN2
rd_addr_0[2] => Mux30.IN2
rd_addr_0[2] => Mux31.IN2
rd_addr_0[3] => Equal0.IN1
rd_addr_0[3] => Mux0.IN1
rd_addr_0[3] => Mux1.IN1
rd_addr_0[3] => Mux2.IN1
rd_addr_0[3] => Mux3.IN1
rd_addr_0[3] => Mux4.IN1
rd_addr_0[3] => Mux5.IN1
rd_addr_0[3] => Mux6.IN1
rd_addr_0[3] => Mux7.IN1
rd_addr_0[3] => Mux8.IN1
rd_addr_0[3] => Mux9.IN1
rd_addr_0[3] => Mux10.IN1
rd_addr_0[3] => Mux11.IN1
rd_addr_0[3] => Mux12.IN1
rd_addr_0[3] => Mux13.IN1
rd_addr_0[3] => Mux14.IN1
rd_addr_0[3] => Mux15.IN1
rd_addr_0[3] => Mux16.IN1
rd_addr_0[3] => Mux17.IN1
rd_addr_0[3] => Mux18.IN1
rd_addr_0[3] => Mux19.IN1
rd_addr_0[3] => Mux20.IN1
rd_addr_0[3] => Mux21.IN1
rd_addr_0[3] => Mux22.IN1
rd_addr_0[3] => Mux23.IN1
rd_addr_0[3] => Mux24.IN1
rd_addr_0[3] => Mux25.IN1
rd_addr_0[3] => Mux26.IN1
rd_addr_0[3] => Mux27.IN1
rd_addr_0[3] => Mux28.IN1
rd_addr_0[3] => Mux29.IN1
rd_addr_0[3] => Mux30.IN1
rd_addr_0[3] => Mux31.IN1
rd_addr_0[4] => Equal0.IN0
rd_addr_0[4] => Mux0.IN0
rd_addr_0[4] => Mux1.IN0
rd_addr_0[4] => Mux2.IN0
rd_addr_0[4] => Mux3.IN0
rd_addr_0[4] => Mux4.IN0
rd_addr_0[4] => Mux5.IN0
rd_addr_0[4] => Mux6.IN0
rd_addr_0[4] => Mux7.IN0
rd_addr_0[4] => Mux8.IN0
rd_addr_0[4] => Mux9.IN0
rd_addr_0[4] => Mux10.IN0
rd_addr_0[4] => Mux11.IN0
rd_addr_0[4] => Mux12.IN0
rd_addr_0[4] => Mux13.IN0
rd_addr_0[4] => Mux14.IN0
rd_addr_0[4] => Mux15.IN0
rd_addr_0[4] => Mux16.IN0
rd_addr_0[4] => Mux17.IN0
rd_addr_0[4] => Mux18.IN0
rd_addr_0[4] => Mux19.IN0
rd_addr_0[4] => Mux20.IN0
rd_addr_0[4] => Mux21.IN0
rd_addr_0[4] => Mux22.IN0
rd_addr_0[4] => Mux23.IN0
rd_addr_0[4] => Mux24.IN0
rd_addr_0[4] => Mux25.IN0
rd_addr_0[4] => Mux26.IN0
rd_addr_0[4] => Mux27.IN0
rd_addr_0[4] => Mux28.IN0
rd_addr_0[4] => Mux29.IN0
rd_addr_0[4] => Mux30.IN0
rd_addr_0[4] => Mux31.IN0
rd_data_0[0] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[1] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[2] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[3] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[4] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[5] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[6] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[7] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[8] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[9] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[10] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[11] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[12] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[13] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[14] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[15] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[16] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[17] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[18] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[19] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[20] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[21] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[22] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[23] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[24] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[25] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[26] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[27] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[28] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[29] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[30] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[31] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_1[0] => Equal1.IN4
rd_addr_1[0] => Mux32.IN4
rd_addr_1[0] => Mux33.IN4
rd_addr_1[0] => Mux34.IN4
rd_addr_1[0] => Mux35.IN4
rd_addr_1[0] => Mux36.IN4
rd_addr_1[0] => Mux37.IN4
rd_addr_1[0] => Mux38.IN4
rd_addr_1[0] => Mux39.IN4
rd_addr_1[0] => Mux40.IN4
rd_addr_1[0] => Mux41.IN4
rd_addr_1[0] => Mux42.IN4
rd_addr_1[0] => Mux43.IN4
rd_addr_1[0] => Mux44.IN4
rd_addr_1[0] => Mux45.IN4
rd_addr_1[0] => Mux46.IN4
rd_addr_1[0] => Mux47.IN4
rd_addr_1[0] => Mux48.IN4
rd_addr_1[0] => Mux49.IN4
rd_addr_1[0] => Mux50.IN4
rd_addr_1[0] => Mux51.IN4
rd_addr_1[0] => Mux52.IN4
rd_addr_1[0] => Mux53.IN4
rd_addr_1[0] => Mux54.IN4
rd_addr_1[0] => Mux55.IN4
rd_addr_1[0] => Mux56.IN4
rd_addr_1[0] => Mux57.IN4
rd_addr_1[0] => Mux58.IN4
rd_addr_1[0] => Mux59.IN4
rd_addr_1[0] => Mux60.IN4
rd_addr_1[0] => Mux61.IN4
rd_addr_1[0] => Mux62.IN4
rd_addr_1[0] => Mux63.IN4
rd_addr_1[1] => Equal1.IN3
rd_addr_1[1] => Mux32.IN3
rd_addr_1[1] => Mux33.IN3
rd_addr_1[1] => Mux34.IN3
rd_addr_1[1] => Mux35.IN3
rd_addr_1[1] => Mux36.IN3
rd_addr_1[1] => Mux37.IN3
rd_addr_1[1] => Mux38.IN3
rd_addr_1[1] => Mux39.IN3
rd_addr_1[1] => Mux40.IN3
rd_addr_1[1] => Mux41.IN3
rd_addr_1[1] => Mux42.IN3
rd_addr_1[1] => Mux43.IN3
rd_addr_1[1] => Mux44.IN3
rd_addr_1[1] => Mux45.IN3
rd_addr_1[1] => Mux46.IN3
rd_addr_1[1] => Mux47.IN3
rd_addr_1[1] => Mux48.IN3
rd_addr_1[1] => Mux49.IN3
rd_addr_1[1] => Mux50.IN3
rd_addr_1[1] => Mux51.IN3
rd_addr_1[1] => Mux52.IN3
rd_addr_1[1] => Mux53.IN3
rd_addr_1[1] => Mux54.IN3
rd_addr_1[1] => Mux55.IN3
rd_addr_1[1] => Mux56.IN3
rd_addr_1[1] => Mux57.IN3
rd_addr_1[1] => Mux58.IN3
rd_addr_1[1] => Mux59.IN3
rd_addr_1[1] => Mux60.IN3
rd_addr_1[1] => Mux61.IN3
rd_addr_1[1] => Mux62.IN3
rd_addr_1[1] => Mux63.IN3
rd_addr_1[2] => Equal1.IN2
rd_addr_1[2] => Mux32.IN2
rd_addr_1[2] => Mux33.IN2
rd_addr_1[2] => Mux34.IN2
rd_addr_1[2] => Mux35.IN2
rd_addr_1[2] => Mux36.IN2
rd_addr_1[2] => Mux37.IN2
rd_addr_1[2] => Mux38.IN2
rd_addr_1[2] => Mux39.IN2
rd_addr_1[2] => Mux40.IN2
rd_addr_1[2] => Mux41.IN2
rd_addr_1[2] => Mux42.IN2
rd_addr_1[2] => Mux43.IN2
rd_addr_1[2] => Mux44.IN2
rd_addr_1[2] => Mux45.IN2
rd_addr_1[2] => Mux46.IN2
rd_addr_1[2] => Mux47.IN2
rd_addr_1[2] => Mux48.IN2
rd_addr_1[2] => Mux49.IN2
rd_addr_1[2] => Mux50.IN2
rd_addr_1[2] => Mux51.IN2
rd_addr_1[2] => Mux52.IN2
rd_addr_1[2] => Mux53.IN2
rd_addr_1[2] => Mux54.IN2
rd_addr_1[2] => Mux55.IN2
rd_addr_1[2] => Mux56.IN2
rd_addr_1[2] => Mux57.IN2
rd_addr_1[2] => Mux58.IN2
rd_addr_1[2] => Mux59.IN2
rd_addr_1[2] => Mux60.IN2
rd_addr_1[2] => Mux61.IN2
rd_addr_1[2] => Mux62.IN2
rd_addr_1[2] => Mux63.IN2
rd_addr_1[3] => Equal1.IN1
rd_addr_1[3] => Mux32.IN1
rd_addr_1[3] => Mux33.IN1
rd_addr_1[3] => Mux34.IN1
rd_addr_1[3] => Mux35.IN1
rd_addr_1[3] => Mux36.IN1
rd_addr_1[3] => Mux37.IN1
rd_addr_1[3] => Mux38.IN1
rd_addr_1[3] => Mux39.IN1
rd_addr_1[3] => Mux40.IN1
rd_addr_1[3] => Mux41.IN1
rd_addr_1[3] => Mux42.IN1
rd_addr_1[3] => Mux43.IN1
rd_addr_1[3] => Mux44.IN1
rd_addr_1[3] => Mux45.IN1
rd_addr_1[3] => Mux46.IN1
rd_addr_1[3] => Mux47.IN1
rd_addr_1[3] => Mux48.IN1
rd_addr_1[3] => Mux49.IN1
rd_addr_1[3] => Mux50.IN1
rd_addr_1[3] => Mux51.IN1
rd_addr_1[3] => Mux52.IN1
rd_addr_1[3] => Mux53.IN1
rd_addr_1[3] => Mux54.IN1
rd_addr_1[3] => Mux55.IN1
rd_addr_1[3] => Mux56.IN1
rd_addr_1[3] => Mux57.IN1
rd_addr_1[3] => Mux58.IN1
rd_addr_1[3] => Mux59.IN1
rd_addr_1[3] => Mux60.IN1
rd_addr_1[3] => Mux61.IN1
rd_addr_1[3] => Mux62.IN1
rd_addr_1[3] => Mux63.IN1
rd_addr_1[4] => Equal1.IN0
rd_addr_1[4] => Mux32.IN0
rd_addr_1[4] => Mux33.IN0
rd_addr_1[4] => Mux34.IN0
rd_addr_1[4] => Mux35.IN0
rd_addr_1[4] => Mux36.IN0
rd_addr_1[4] => Mux37.IN0
rd_addr_1[4] => Mux38.IN0
rd_addr_1[4] => Mux39.IN0
rd_addr_1[4] => Mux40.IN0
rd_addr_1[4] => Mux41.IN0
rd_addr_1[4] => Mux42.IN0
rd_addr_1[4] => Mux43.IN0
rd_addr_1[4] => Mux44.IN0
rd_addr_1[4] => Mux45.IN0
rd_addr_1[4] => Mux46.IN0
rd_addr_1[4] => Mux47.IN0
rd_addr_1[4] => Mux48.IN0
rd_addr_1[4] => Mux49.IN0
rd_addr_1[4] => Mux50.IN0
rd_addr_1[4] => Mux51.IN0
rd_addr_1[4] => Mux52.IN0
rd_addr_1[4] => Mux53.IN0
rd_addr_1[4] => Mux54.IN0
rd_addr_1[4] => Mux55.IN0
rd_addr_1[4] => Mux56.IN0
rd_addr_1[4] => Mux57.IN0
rd_addr_1[4] => Mux58.IN0
rd_addr_1[4] => Mux59.IN0
rd_addr_1[4] => Mux60.IN0
rd_addr_1[4] => Mux61.IN0
rd_addr_1[4] => Mux62.IN0
rd_addr_1[4] => Mux63.IN0
rd_data_1[0] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[1] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[2] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[3] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[4] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[5] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[6] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[7] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[8] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[9] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[10] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[11] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[12] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[13] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[14] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[15] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[16] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[17] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[18] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[19] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[20] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[21] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[22] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[23] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[24] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[25] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[26] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[27] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[28] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[29] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[30] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[31] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
we_ => rd_data_0.IN1
we_ => rd_data_1.IN1
we_ => gpr[0][0].ENA
we_ => gpr[31][31].ENA
we_ => gpr[31][30].ENA
we_ => gpr[31][29].ENA
we_ => gpr[31][28].ENA
we_ => gpr[31][27].ENA
we_ => gpr[31][26].ENA
we_ => gpr[31][25].ENA
we_ => gpr[31][24].ENA
we_ => gpr[31][23].ENA
we_ => gpr[31][22].ENA
we_ => gpr[31][21].ENA
we_ => gpr[31][20].ENA
we_ => gpr[31][19].ENA
we_ => gpr[31][18].ENA
we_ => gpr[31][17].ENA
we_ => gpr[31][16].ENA
we_ => gpr[31][15].ENA
we_ => gpr[31][14].ENA
we_ => gpr[31][13].ENA
we_ => gpr[31][12].ENA
we_ => gpr[31][11].ENA
we_ => gpr[31][10].ENA
we_ => gpr[31][9].ENA
we_ => gpr[31][8].ENA
we_ => gpr[31][7].ENA
we_ => gpr[31][6].ENA
we_ => gpr[31][5].ENA
we_ => gpr[31][4].ENA
we_ => gpr[31][3].ENA
we_ => gpr[31][2].ENA
we_ => gpr[31][1].ENA
we_ => gpr[31][0].ENA
we_ => gpr[30][31].ENA
we_ => gpr[30][30].ENA
we_ => gpr[30][29].ENA
we_ => gpr[30][28].ENA
we_ => gpr[30][27].ENA
we_ => gpr[30][26].ENA
we_ => gpr[30][25].ENA
we_ => gpr[30][24].ENA
we_ => gpr[30][23].ENA
we_ => gpr[30][22].ENA
we_ => gpr[30][21].ENA
we_ => gpr[30][20].ENA
we_ => gpr[30][19].ENA
we_ => gpr[30][18].ENA
we_ => gpr[30][17].ENA
we_ => gpr[30][16].ENA
we_ => gpr[30][15].ENA
we_ => gpr[30][14].ENA
we_ => gpr[30][13].ENA
we_ => gpr[30][12].ENA
we_ => gpr[30][11].ENA
we_ => gpr[30][10].ENA
we_ => gpr[30][9].ENA
we_ => gpr[30][8].ENA
we_ => gpr[30][7].ENA
we_ => gpr[30][6].ENA
we_ => gpr[30][5].ENA
we_ => gpr[30][4].ENA
we_ => gpr[30][3].ENA
we_ => gpr[30][2].ENA
we_ => gpr[30][1].ENA
we_ => gpr[30][0].ENA
we_ => gpr[29][31].ENA
we_ => gpr[29][30].ENA
we_ => gpr[29][29].ENA
we_ => gpr[29][28].ENA
we_ => gpr[29][27].ENA
we_ => gpr[29][26].ENA
we_ => gpr[29][25].ENA
we_ => gpr[29][24].ENA
we_ => gpr[29][23].ENA
we_ => gpr[29][22].ENA
we_ => gpr[29][21].ENA
we_ => gpr[29][20].ENA
we_ => gpr[29][19].ENA
we_ => gpr[29][18].ENA
we_ => gpr[29][17].ENA
we_ => gpr[29][16].ENA
we_ => gpr[29][15].ENA
we_ => gpr[29][14].ENA
we_ => gpr[29][13].ENA
we_ => gpr[29][12].ENA
we_ => gpr[29][11].ENA
we_ => gpr[29][10].ENA
we_ => gpr[29][9].ENA
we_ => gpr[29][8].ENA
we_ => gpr[29][7].ENA
we_ => gpr[29][6].ENA
we_ => gpr[29][5].ENA
we_ => gpr[29][4].ENA
we_ => gpr[29][3].ENA
we_ => gpr[29][2].ENA
we_ => gpr[29][1].ENA
we_ => gpr[29][0].ENA
we_ => gpr[28][31].ENA
we_ => gpr[28][30].ENA
we_ => gpr[28][29].ENA
we_ => gpr[28][28].ENA
we_ => gpr[28][27].ENA
we_ => gpr[28][26].ENA
we_ => gpr[28][25].ENA
we_ => gpr[28][24].ENA
we_ => gpr[28][23].ENA
we_ => gpr[28][22].ENA
we_ => gpr[28][21].ENA
we_ => gpr[28][20].ENA
we_ => gpr[28][19].ENA
we_ => gpr[28][18].ENA
we_ => gpr[28][17].ENA
we_ => gpr[28][16].ENA
we_ => gpr[28][15].ENA
we_ => gpr[28][14].ENA
we_ => gpr[28][13].ENA
we_ => gpr[28][12].ENA
we_ => gpr[28][11].ENA
we_ => gpr[28][10].ENA
we_ => gpr[28][9].ENA
we_ => gpr[28][8].ENA
we_ => gpr[28][7].ENA
we_ => gpr[28][6].ENA
we_ => gpr[28][5].ENA
we_ => gpr[28][4].ENA
we_ => gpr[28][3].ENA
we_ => gpr[28][2].ENA
we_ => gpr[28][1].ENA
we_ => gpr[28][0].ENA
we_ => gpr[27][31].ENA
we_ => gpr[27][30].ENA
we_ => gpr[27][29].ENA
we_ => gpr[27][28].ENA
we_ => gpr[27][27].ENA
we_ => gpr[27][26].ENA
we_ => gpr[27][25].ENA
we_ => gpr[27][24].ENA
we_ => gpr[27][23].ENA
we_ => gpr[27][22].ENA
we_ => gpr[27][21].ENA
we_ => gpr[27][20].ENA
we_ => gpr[27][19].ENA
we_ => gpr[27][18].ENA
we_ => gpr[27][17].ENA
we_ => gpr[27][16].ENA
we_ => gpr[27][15].ENA
we_ => gpr[27][14].ENA
we_ => gpr[27][13].ENA
we_ => gpr[27][12].ENA
we_ => gpr[27][11].ENA
we_ => gpr[27][10].ENA
we_ => gpr[27][9].ENA
we_ => gpr[27][8].ENA
we_ => gpr[27][7].ENA
we_ => gpr[27][6].ENA
we_ => gpr[27][5].ENA
we_ => gpr[27][4].ENA
we_ => gpr[27][3].ENA
we_ => gpr[27][2].ENA
we_ => gpr[27][1].ENA
we_ => gpr[27][0].ENA
we_ => gpr[26][31].ENA
we_ => gpr[26][30].ENA
we_ => gpr[26][29].ENA
we_ => gpr[26][28].ENA
we_ => gpr[26][27].ENA
we_ => gpr[26][26].ENA
we_ => gpr[26][25].ENA
we_ => gpr[26][24].ENA
we_ => gpr[26][23].ENA
we_ => gpr[26][22].ENA
we_ => gpr[26][21].ENA
we_ => gpr[26][20].ENA
we_ => gpr[26][19].ENA
we_ => gpr[26][18].ENA
we_ => gpr[26][17].ENA
we_ => gpr[26][16].ENA
we_ => gpr[26][15].ENA
we_ => gpr[26][14].ENA
we_ => gpr[26][13].ENA
we_ => gpr[26][12].ENA
we_ => gpr[26][11].ENA
we_ => gpr[26][10].ENA
we_ => gpr[26][9].ENA
we_ => gpr[26][8].ENA
we_ => gpr[26][7].ENA
we_ => gpr[26][6].ENA
we_ => gpr[26][5].ENA
we_ => gpr[26][4].ENA
we_ => gpr[26][3].ENA
we_ => gpr[26][2].ENA
we_ => gpr[26][1].ENA
we_ => gpr[26][0].ENA
we_ => gpr[25][31].ENA
we_ => gpr[25][30].ENA
we_ => gpr[25][29].ENA
we_ => gpr[25][28].ENA
we_ => gpr[25][27].ENA
we_ => gpr[25][26].ENA
we_ => gpr[25][25].ENA
we_ => gpr[25][24].ENA
we_ => gpr[25][23].ENA
we_ => gpr[25][22].ENA
we_ => gpr[25][21].ENA
we_ => gpr[25][20].ENA
we_ => gpr[25][19].ENA
we_ => gpr[25][18].ENA
we_ => gpr[25][17].ENA
we_ => gpr[25][16].ENA
we_ => gpr[25][15].ENA
we_ => gpr[25][14].ENA
we_ => gpr[25][13].ENA
we_ => gpr[25][12].ENA
we_ => gpr[25][11].ENA
we_ => gpr[25][10].ENA
we_ => gpr[25][9].ENA
we_ => gpr[25][8].ENA
we_ => gpr[25][7].ENA
we_ => gpr[25][6].ENA
we_ => gpr[25][5].ENA
we_ => gpr[25][4].ENA
we_ => gpr[25][3].ENA
we_ => gpr[25][2].ENA
we_ => gpr[25][1].ENA
we_ => gpr[25][0].ENA
we_ => gpr[24][31].ENA
we_ => gpr[24][30].ENA
we_ => gpr[24][29].ENA
we_ => gpr[24][28].ENA
we_ => gpr[24][27].ENA
we_ => gpr[24][26].ENA
we_ => gpr[24][25].ENA
we_ => gpr[24][24].ENA
we_ => gpr[24][23].ENA
we_ => gpr[24][22].ENA
we_ => gpr[24][21].ENA
we_ => gpr[24][20].ENA
we_ => gpr[24][19].ENA
we_ => gpr[24][18].ENA
we_ => gpr[24][17].ENA
we_ => gpr[24][16].ENA
we_ => gpr[24][15].ENA
we_ => gpr[24][14].ENA
we_ => gpr[24][13].ENA
we_ => gpr[24][12].ENA
we_ => gpr[24][11].ENA
we_ => gpr[24][10].ENA
we_ => gpr[24][9].ENA
we_ => gpr[24][8].ENA
we_ => gpr[24][7].ENA
we_ => gpr[24][6].ENA
we_ => gpr[24][5].ENA
we_ => gpr[24][4].ENA
we_ => gpr[24][3].ENA
we_ => gpr[24][2].ENA
we_ => gpr[24][1].ENA
we_ => gpr[24][0].ENA
we_ => gpr[23][31].ENA
we_ => gpr[23][30].ENA
we_ => gpr[23][29].ENA
we_ => gpr[23][28].ENA
we_ => gpr[23][27].ENA
we_ => gpr[23][26].ENA
we_ => gpr[23][25].ENA
we_ => gpr[23][24].ENA
we_ => gpr[23][23].ENA
we_ => gpr[23][22].ENA
we_ => gpr[23][21].ENA
we_ => gpr[23][20].ENA
we_ => gpr[23][19].ENA
we_ => gpr[23][18].ENA
we_ => gpr[23][17].ENA
we_ => gpr[23][16].ENA
we_ => gpr[23][15].ENA
we_ => gpr[23][14].ENA
we_ => gpr[23][13].ENA
we_ => gpr[23][12].ENA
we_ => gpr[23][11].ENA
we_ => gpr[23][10].ENA
we_ => gpr[23][9].ENA
we_ => gpr[23][8].ENA
we_ => gpr[23][7].ENA
we_ => gpr[23][6].ENA
we_ => gpr[23][5].ENA
we_ => gpr[23][4].ENA
we_ => gpr[23][3].ENA
we_ => gpr[23][2].ENA
we_ => gpr[23][1].ENA
we_ => gpr[23][0].ENA
we_ => gpr[22][31].ENA
we_ => gpr[22][30].ENA
we_ => gpr[22][29].ENA
we_ => gpr[22][28].ENA
we_ => gpr[22][27].ENA
we_ => gpr[22][26].ENA
we_ => gpr[22][25].ENA
we_ => gpr[22][24].ENA
we_ => gpr[22][23].ENA
we_ => gpr[22][22].ENA
we_ => gpr[22][21].ENA
we_ => gpr[22][20].ENA
we_ => gpr[22][19].ENA
we_ => gpr[22][18].ENA
we_ => gpr[22][17].ENA
we_ => gpr[22][16].ENA
we_ => gpr[22][15].ENA
we_ => gpr[22][14].ENA
we_ => gpr[22][13].ENA
we_ => gpr[22][12].ENA
we_ => gpr[22][11].ENA
we_ => gpr[22][10].ENA
we_ => gpr[22][9].ENA
we_ => gpr[22][8].ENA
we_ => gpr[22][7].ENA
we_ => gpr[22][6].ENA
we_ => gpr[22][5].ENA
we_ => gpr[22][4].ENA
we_ => gpr[22][3].ENA
we_ => gpr[22][2].ENA
we_ => gpr[22][1].ENA
we_ => gpr[22][0].ENA
we_ => gpr[21][31].ENA
we_ => gpr[21][30].ENA
we_ => gpr[21][29].ENA
we_ => gpr[21][28].ENA
we_ => gpr[21][27].ENA
we_ => gpr[21][26].ENA
we_ => gpr[21][25].ENA
we_ => gpr[21][24].ENA
we_ => gpr[21][23].ENA
we_ => gpr[21][22].ENA
we_ => gpr[21][21].ENA
we_ => gpr[21][20].ENA
we_ => gpr[21][19].ENA
we_ => gpr[21][18].ENA
we_ => gpr[21][17].ENA
we_ => gpr[21][16].ENA
we_ => gpr[21][15].ENA
we_ => gpr[21][14].ENA
we_ => gpr[21][13].ENA
we_ => gpr[21][12].ENA
we_ => gpr[21][11].ENA
we_ => gpr[21][10].ENA
we_ => gpr[21][9].ENA
we_ => gpr[21][8].ENA
we_ => gpr[21][7].ENA
we_ => gpr[21][6].ENA
we_ => gpr[21][5].ENA
we_ => gpr[21][4].ENA
we_ => gpr[21][3].ENA
we_ => gpr[21][2].ENA
we_ => gpr[21][1].ENA
we_ => gpr[21][0].ENA
we_ => gpr[20][31].ENA
we_ => gpr[20][30].ENA
we_ => gpr[20][29].ENA
we_ => gpr[20][28].ENA
we_ => gpr[20][27].ENA
we_ => gpr[20][26].ENA
we_ => gpr[20][25].ENA
we_ => gpr[20][24].ENA
we_ => gpr[20][23].ENA
we_ => gpr[20][22].ENA
we_ => gpr[20][21].ENA
we_ => gpr[20][20].ENA
we_ => gpr[20][19].ENA
we_ => gpr[20][18].ENA
we_ => gpr[20][17].ENA
we_ => gpr[20][16].ENA
we_ => gpr[20][15].ENA
we_ => gpr[20][14].ENA
we_ => gpr[20][13].ENA
we_ => gpr[20][12].ENA
we_ => gpr[20][11].ENA
we_ => gpr[20][10].ENA
we_ => gpr[20][9].ENA
we_ => gpr[20][8].ENA
we_ => gpr[20][7].ENA
we_ => gpr[20][6].ENA
we_ => gpr[20][5].ENA
we_ => gpr[20][4].ENA
we_ => gpr[20][3].ENA
we_ => gpr[20][2].ENA
we_ => gpr[20][1].ENA
we_ => gpr[20][0].ENA
we_ => gpr[19][31].ENA
we_ => gpr[19][30].ENA
we_ => gpr[19][29].ENA
we_ => gpr[19][28].ENA
we_ => gpr[19][27].ENA
we_ => gpr[19][26].ENA
we_ => gpr[19][25].ENA
we_ => gpr[19][24].ENA
we_ => gpr[19][23].ENA
we_ => gpr[19][22].ENA
we_ => gpr[19][21].ENA
we_ => gpr[19][20].ENA
we_ => gpr[19][19].ENA
we_ => gpr[19][18].ENA
we_ => gpr[19][17].ENA
we_ => gpr[19][16].ENA
we_ => gpr[19][15].ENA
we_ => gpr[19][14].ENA
we_ => gpr[19][13].ENA
we_ => gpr[19][12].ENA
we_ => gpr[19][11].ENA
we_ => gpr[19][10].ENA
we_ => gpr[19][9].ENA
we_ => gpr[19][8].ENA
we_ => gpr[19][7].ENA
we_ => gpr[19][6].ENA
we_ => gpr[19][5].ENA
we_ => gpr[19][4].ENA
we_ => gpr[19][3].ENA
we_ => gpr[19][2].ENA
we_ => gpr[19][1].ENA
we_ => gpr[19][0].ENA
we_ => gpr[18][31].ENA
we_ => gpr[18][30].ENA
we_ => gpr[18][29].ENA
we_ => gpr[18][28].ENA
we_ => gpr[18][27].ENA
we_ => gpr[18][26].ENA
we_ => gpr[18][25].ENA
we_ => gpr[18][24].ENA
we_ => gpr[18][23].ENA
we_ => gpr[18][22].ENA
we_ => gpr[18][21].ENA
we_ => gpr[18][20].ENA
we_ => gpr[18][19].ENA
we_ => gpr[18][18].ENA
we_ => gpr[18][17].ENA
we_ => gpr[18][16].ENA
we_ => gpr[18][15].ENA
we_ => gpr[18][14].ENA
we_ => gpr[18][13].ENA
we_ => gpr[18][12].ENA
we_ => gpr[18][11].ENA
we_ => gpr[18][10].ENA
we_ => gpr[18][9].ENA
we_ => gpr[18][8].ENA
we_ => gpr[18][7].ENA
we_ => gpr[18][6].ENA
we_ => gpr[18][5].ENA
we_ => gpr[18][4].ENA
we_ => gpr[18][3].ENA
we_ => gpr[18][2].ENA
we_ => gpr[18][1].ENA
we_ => gpr[18][0].ENA
we_ => gpr[17][31].ENA
we_ => gpr[17][30].ENA
we_ => gpr[17][29].ENA
we_ => gpr[17][28].ENA
we_ => gpr[17][27].ENA
we_ => gpr[17][26].ENA
we_ => gpr[17][25].ENA
we_ => gpr[17][24].ENA
we_ => gpr[17][23].ENA
we_ => gpr[17][22].ENA
we_ => gpr[17][21].ENA
we_ => gpr[17][20].ENA
we_ => gpr[17][19].ENA
we_ => gpr[17][18].ENA
we_ => gpr[17][17].ENA
we_ => gpr[17][16].ENA
we_ => gpr[17][15].ENA
we_ => gpr[17][14].ENA
we_ => gpr[17][13].ENA
we_ => gpr[17][12].ENA
we_ => gpr[17][11].ENA
we_ => gpr[17][10].ENA
we_ => gpr[17][9].ENA
we_ => gpr[17][8].ENA
we_ => gpr[17][7].ENA
we_ => gpr[17][6].ENA
we_ => gpr[17][5].ENA
we_ => gpr[17][4].ENA
we_ => gpr[17][3].ENA
we_ => gpr[17][2].ENA
we_ => gpr[17][1].ENA
we_ => gpr[17][0].ENA
we_ => gpr[16][31].ENA
we_ => gpr[16][30].ENA
we_ => gpr[16][29].ENA
we_ => gpr[16][28].ENA
we_ => gpr[16][27].ENA
we_ => gpr[16][26].ENA
we_ => gpr[16][25].ENA
we_ => gpr[16][24].ENA
we_ => gpr[16][23].ENA
we_ => gpr[16][22].ENA
we_ => gpr[16][21].ENA
we_ => gpr[16][20].ENA
we_ => gpr[16][19].ENA
we_ => gpr[16][18].ENA
we_ => gpr[16][17].ENA
we_ => gpr[16][16].ENA
we_ => gpr[16][15].ENA
we_ => gpr[16][14].ENA
we_ => gpr[16][13].ENA
we_ => gpr[16][12].ENA
we_ => gpr[16][11].ENA
we_ => gpr[16][10].ENA
we_ => gpr[16][9].ENA
we_ => gpr[16][8].ENA
we_ => gpr[16][7].ENA
we_ => gpr[16][6].ENA
we_ => gpr[16][5].ENA
we_ => gpr[16][4].ENA
we_ => gpr[16][3].ENA
we_ => gpr[16][2].ENA
we_ => gpr[16][1].ENA
we_ => gpr[16][0].ENA
we_ => gpr[15][31].ENA
we_ => gpr[15][30].ENA
we_ => gpr[15][29].ENA
we_ => gpr[15][28].ENA
we_ => gpr[15][27].ENA
we_ => gpr[15][26].ENA
we_ => gpr[15][25].ENA
we_ => gpr[15][24].ENA
we_ => gpr[15][23].ENA
we_ => gpr[15][22].ENA
we_ => gpr[15][21].ENA
we_ => gpr[15][20].ENA
we_ => gpr[15][19].ENA
we_ => gpr[15][18].ENA
we_ => gpr[15][17].ENA
we_ => gpr[15][16].ENA
we_ => gpr[15][15].ENA
we_ => gpr[15][14].ENA
we_ => gpr[15][13].ENA
we_ => gpr[15][12].ENA
we_ => gpr[15][11].ENA
we_ => gpr[15][10].ENA
we_ => gpr[15][9].ENA
we_ => gpr[15][8].ENA
we_ => gpr[15][7].ENA
we_ => gpr[15][6].ENA
we_ => gpr[15][5].ENA
we_ => gpr[15][4].ENA
we_ => gpr[15][3].ENA
we_ => gpr[15][2].ENA
we_ => gpr[15][1].ENA
we_ => gpr[15][0].ENA
we_ => gpr[14][31].ENA
we_ => gpr[14][30].ENA
we_ => gpr[14][29].ENA
we_ => gpr[14][28].ENA
we_ => gpr[14][27].ENA
we_ => gpr[14][26].ENA
we_ => gpr[14][25].ENA
we_ => gpr[14][24].ENA
we_ => gpr[14][23].ENA
we_ => gpr[14][22].ENA
we_ => gpr[14][21].ENA
we_ => gpr[14][20].ENA
we_ => gpr[14][19].ENA
we_ => gpr[14][18].ENA
we_ => gpr[14][17].ENA
we_ => gpr[14][16].ENA
we_ => gpr[14][15].ENA
we_ => gpr[14][14].ENA
we_ => gpr[14][13].ENA
we_ => gpr[14][12].ENA
we_ => gpr[14][11].ENA
we_ => gpr[14][10].ENA
we_ => gpr[14][9].ENA
we_ => gpr[14][8].ENA
we_ => gpr[14][7].ENA
we_ => gpr[14][6].ENA
we_ => gpr[14][5].ENA
we_ => gpr[14][4].ENA
we_ => gpr[14][3].ENA
we_ => gpr[14][2].ENA
we_ => gpr[14][1].ENA
we_ => gpr[14][0].ENA
we_ => gpr[13][31].ENA
we_ => gpr[13][30].ENA
we_ => gpr[13][29].ENA
we_ => gpr[13][28].ENA
we_ => gpr[13][27].ENA
we_ => gpr[13][26].ENA
we_ => gpr[13][25].ENA
we_ => gpr[13][24].ENA
we_ => gpr[13][23].ENA
we_ => gpr[13][22].ENA
we_ => gpr[13][21].ENA
we_ => gpr[13][20].ENA
we_ => gpr[13][19].ENA
we_ => gpr[13][18].ENA
we_ => gpr[13][17].ENA
we_ => gpr[13][16].ENA
we_ => gpr[13][15].ENA
we_ => gpr[13][14].ENA
we_ => gpr[13][13].ENA
we_ => gpr[13][12].ENA
we_ => gpr[13][11].ENA
we_ => gpr[13][10].ENA
we_ => gpr[13][9].ENA
we_ => gpr[13][8].ENA
we_ => gpr[13][7].ENA
we_ => gpr[13][6].ENA
we_ => gpr[13][5].ENA
we_ => gpr[13][4].ENA
we_ => gpr[13][3].ENA
we_ => gpr[13][2].ENA
we_ => gpr[13][1].ENA
we_ => gpr[13][0].ENA
we_ => gpr[12][31].ENA
we_ => gpr[12][30].ENA
we_ => gpr[12][29].ENA
we_ => gpr[12][28].ENA
we_ => gpr[12][27].ENA
we_ => gpr[12][26].ENA
we_ => gpr[12][25].ENA
we_ => gpr[12][24].ENA
we_ => gpr[12][23].ENA
we_ => gpr[12][22].ENA
we_ => gpr[12][21].ENA
we_ => gpr[12][20].ENA
we_ => gpr[12][19].ENA
we_ => gpr[12][18].ENA
we_ => gpr[12][17].ENA
we_ => gpr[12][16].ENA
we_ => gpr[12][15].ENA
we_ => gpr[12][14].ENA
we_ => gpr[12][13].ENA
we_ => gpr[12][12].ENA
we_ => gpr[12][11].ENA
we_ => gpr[12][10].ENA
we_ => gpr[12][9].ENA
we_ => gpr[12][8].ENA
we_ => gpr[12][7].ENA
we_ => gpr[12][6].ENA
we_ => gpr[12][5].ENA
we_ => gpr[12][4].ENA
we_ => gpr[12][3].ENA
we_ => gpr[12][2].ENA
we_ => gpr[12][1].ENA
we_ => gpr[12][0].ENA
we_ => gpr[11][31].ENA
we_ => gpr[11][30].ENA
we_ => gpr[11][29].ENA
we_ => gpr[11][28].ENA
we_ => gpr[11][27].ENA
we_ => gpr[11][26].ENA
we_ => gpr[11][25].ENA
we_ => gpr[11][24].ENA
we_ => gpr[11][23].ENA
we_ => gpr[11][22].ENA
we_ => gpr[11][21].ENA
we_ => gpr[11][20].ENA
we_ => gpr[11][19].ENA
we_ => gpr[11][18].ENA
we_ => gpr[11][17].ENA
we_ => gpr[11][16].ENA
we_ => gpr[11][15].ENA
we_ => gpr[11][14].ENA
we_ => gpr[11][13].ENA
we_ => gpr[11][12].ENA
we_ => gpr[11][11].ENA
we_ => gpr[11][10].ENA
we_ => gpr[11][9].ENA
we_ => gpr[11][8].ENA
we_ => gpr[11][7].ENA
we_ => gpr[11][6].ENA
we_ => gpr[11][5].ENA
we_ => gpr[11][4].ENA
we_ => gpr[11][3].ENA
we_ => gpr[11][2].ENA
we_ => gpr[11][1].ENA
we_ => gpr[11][0].ENA
we_ => gpr[10][31].ENA
we_ => gpr[10][30].ENA
we_ => gpr[10][29].ENA
we_ => gpr[10][28].ENA
we_ => gpr[10][27].ENA
we_ => gpr[10][26].ENA
we_ => gpr[10][25].ENA
we_ => gpr[10][24].ENA
we_ => gpr[10][23].ENA
we_ => gpr[10][22].ENA
we_ => gpr[10][21].ENA
we_ => gpr[10][20].ENA
we_ => gpr[10][19].ENA
we_ => gpr[10][18].ENA
we_ => gpr[10][17].ENA
we_ => gpr[10][16].ENA
we_ => gpr[10][15].ENA
we_ => gpr[10][14].ENA
we_ => gpr[10][13].ENA
we_ => gpr[10][12].ENA
we_ => gpr[10][11].ENA
we_ => gpr[10][10].ENA
we_ => gpr[10][9].ENA
we_ => gpr[10][8].ENA
we_ => gpr[10][7].ENA
we_ => gpr[10][6].ENA
we_ => gpr[10][5].ENA
we_ => gpr[10][4].ENA
we_ => gpr[10][3].ENA
we_ => gpr[10][2].ENA
we_ => gpr[10][1].ENA
we_ => gpr[10][0].ENA
we_ => gpr[9][31].ENA
we_ => gpr[9][30].ENA
we_ => gpr[9][29].ENA
we_ => gpr[9][28].ENA
we_ => gpr[9][27].ENA
we_ => gpr[9][26].ENA
we_ => gpr[9][25].ENA
we_ => gpr[9][24].ENA
we_ => gpr[9][23].ENA
we_ => gpr[9][22].ENA
we_ => gpr[9][21].ENA
we_ => gpr[9][20].ENA
we_ => gpr[9][19].ENA
we_ => gpr[9][18].ENA
we_ => gpr[9][17].ENA
we_ => gpr[9][16].ENA
we_ => gpr[9][15].ENA
we_ => gpr[9][14].ENA
we_ => gpr[9][13].ENA
we_ => gpr[9][12].ENA
we_ => gpr[9][11].ENA
we_ => gpr[9][10].ENA
we_ => gpr[9][9].ENA
we_ => gpr[9][8].ENA
we_ => gpr[9][7].ENA
we_ => gpr[9][6].ENA
we_ => gpr[9][5].ENA
we_ => gpr[9][4].ENA
we_ => gpr[9][3].ENA
we_ => gpr[9][2].ENA
we_ => gpr[9][1].ENA
we_ => gpr[9][0].ENA
we_ => gpr[8][31].ENA
we_ => gpr[8][30].ENA
we_ => gpr[8][29].ENA
we_ => gpr[8][28].ENA
we_ => gpr[8][27].ENA
we_ => gpr[8][26].ENA
we_ => gpr[8][25].ENA
we_ => gpr[8][24].ENA
we_ => gpr[8][23].ENA
we_ => gpr[8][22].ENA
we_ => gpr[8][21].ENA
we_ => gpr[8][20].ENA
we_ => gpr[8][19].ENA
we_ => gpr[8][18].ENA
we_ => gpr[8][17].ENA
we_ => gpr[8][16].ENA
we_ => gpr[8][15].ENA
we_ => gpr[8][14].ENA
we_ => gpr[8][13].ENA
we_ => gpr[8][12].ENA
we_ => gpr[8][11].ENA
we_ => gpr[8][10].ENA
we_ => gpr[8][9].ENA
we_ => gpr[8][8].ENA
we_ => gpr[8][7].ENA
we_ => gpr[8][6].ENA
we_ => gpr[8][5].ENA
we_ => gpr[8][4].ENA
we_ => gpr[8][3].ENA
we_ => gpr[8][2].ENA
we_ => gpr[8][1].ENA
we_ => gpr[8][0].ENA
we_ => gpr[7][31].ENA
we_ => gpr[7][30].ENA
we_ => gpr[7][29].ENA
we_ => gpr[7][28].ENA
we_ => gpr[7][27].ENA
we_ => gpr[7][26].ENA
we_ => gpr[7][25].ENA
we_ => gpr[7][24].ENA
we_ => gpr[7][23].ENA
we_ => gpr[7][22].ENA
we_ => gpr[7][21].ENA
we_ => gpr[7][20].ENA
we_ => gpr[7][19].ENA
we_ => gpr[7][18].ENA
we_ => gpr[7][17].ENA
we_ => gpr[7][16].ENA
we_ => gpr[7][15].ENA
we_ => gpr[7][14].ENA
we_ => gpr[7][13].ENA
we_ => gpr[7][12].ENA
we_ => gpr[7][11].ENA
we_ => gpr[7][10].ENA
we_ => gpr[7][9].ENA
we_ => gpr[7][8].ENA
we_ => gpr[7][7].ENA
we_ => gpr[7][6].ENA
we_ => gpr[7][5].ENA
we_ => gpr[7][4].ENA
we_ => gpr[7][3].ENA
we_ => gpr[7][2].ENA
we_ => gpr[7][1].ENA
we_ => gpr[7][0].ENA
we_ => gpr[6][31].ENA
we_ => gpr[6][30].ENA
we_ => gpr[6][29].ENA
we_ => gpr[6][28].ENA
we_ => gpr[6][27].ENA
we_ => gpr[6][26].ENA
we_ => gpr[6][25].ENA
we_ => gpr[6][24].ENA
we_ => gpr[6][23].ENA
we_ => gpr[6][22].ENA
we_ => gpr[6][21].ENA
we_ => gpr[6][20].ENA
we_ => gpr[6][19].ENA
we_ => gpr[6][18].ENA
we_ => gpr[6][17].ENA
we_ => gpr[6][16].ENA
we_ => gpr[6][15].ENA
we_ => gpr[6][14].ENA
we_ => gpr[6][13].ENA
we_ => gpr[6][12].ENA
we_ => gpr[6][11].ENA
we_ => gpr[6][10].ENA
we_ => gpr[6][9].ENA
we_ => gpr[6][8].ENA
we_ => gpr[6][7].ENA
we_ => gpr[6][6].ENA
we_ => gpr[6][5].ENA
we_ => gpr[6][4].ENA
we_ => gpr[6][3].ENA
we_ => gpr[6][2].ENA
we_ => gpr[6][1].ENA
we_ => gpr[6][0].ENA
we_ => gpr[5][31].ENA
we_ => gpr[5][30].ENA
we_ => gpr[5][29].ENA
we_ => gpr[5][28].ENA
we_ => gpr[5][27].ENA
we_ => gpr[5][26].ENA
we_ => gpr[5][25].ENA
we_ => gpr[5][24].ENA
we_ => gpr[5][23].ENA
we_ => gpr[5][22].ENA
we_ => gpr[5][21].ENA
we_ => gpr[5][20].ENA
we_ => gpr[5][19].ENA
we_ => gpr[5][18].ENA
we_ => gpr[5][17].ENA
we_ => gpr[5][16].ENA
we_ => gpr[5][15].ENA
we_ => gpr[5][14].ENA
we_ => gpr[5][13].ENA
we_ => gpr[5][12].ENA
we_ => gpr[5][11].ENA
we_ => gpr[5][10].ENA
we_ => gpr[5][9].ENA
we_ => gpr[5][8].ENA
we_ => gpr[5][7].ENA
we_ => gpr[5][6].ENA
we_ => gpr[5][5].ENA
we_ => gpr[5][4].ENA
we_ => gpr[5][3].ENA
we_ => gpr[5][2].ENA
we_ => gpr[5][1].ENA
we_ => gpr[5][0].ENA
we_ => gpr[4][31].ENA
we_ => gpr[4][30].ENA
we_ => gpr[4][29].ENA
we_ => gpr[4][28].ENA
we_ => gpr[4][27].ENA
we_ => gpr[4][26].ENA
we_ => gpr[4][25].ENA
we_ => gpr[4][24].ENA
we_ => gpr[4][23].ENA
we_ => gpr[4][22].ENA
we_ => gpr[4][21].ENA
we_ => gpr[4][20].ENA
we_ => gpr[4][19].ENA
we_ => gpr[4][18].ENA
we_ => gpr[4][17].ENA
we_ => gpr[4][16].ENA
we_ => gpr[4][15].ENA
we_ => gpr[4][14].ENA
we_ => gpr[4][13].ENA
we_ => gpr[4][12].ENA
we_ => gpr[4][11].ENA
we_ => gpr[4][10].ENA
we_ => gpr[4][9].ENA
we_ => gpr[4][8].ENA
we_ => gpr[4][7].ENA
we_ => gpr[4][6].ENA
we_ => gpr[4][5].ENA
we_ => gpr[4][4].ENA
we_ => gpr[4][3].ENA
we_ => gpr[4][2].ENA
we_ => gpr[4][1].ENA
we_ => gpr[4][0].ENA
we_ => gpr[3][31].ENA
we_ => gpr[3][30].ENA
we_ => gpr[3][29].ENA
we_ => gpr[3][28].ENA
we_ => gpr[3][27].ENA
we_ => gpr[3][26].ENA
we_ => gpr[3][25].ENA
we_ => gpr[3][24].ENA
we_ => gpr[3][23].ENA
we_ => gpr[3][22].ENA
we_ => gpr[3][21].ENA
we_ => gpr[3][20].ENA
we_ => gpr[3][19].ENA
we_ => gpr[3][18].ENA
we_ => gpr[3][17].ENA
we_ => gpr[3][16].ENA
we_ => gpr[3][15].ENA
we_ => gpr[3][14].ENA
we_ => gpr[3][13].ENA
we_ => gpr[3][12].ENA
we_ => gpr[3][11].ENA
we_ => gpr[3][10].ENA
we_ => gpr[3][9].ENA
we_ => gpr[3][8].ENA
we_ => gpr[3][7].ENA
we_ => gpr[3][6].ENA
we_ => gpr[3][5].ENA
we_ => gpr[3][4].ENA
we_ => gpr[3][3].ENA
we_ => gpr[3][2].ENA
we_ => gpr[3][1].ENA
we_ => gpr[3][0].ENA
we_ => gpr[2][31].ENA
we_ => gpr[2][30].ENA
we_ => gpr[2][29].ENA
we_ => gpr[2][28].ENA
we_ => gpr[2][27].ENA
we_ => gpr[2][26].ENA
we_ => gpr[2][25].ENA
we_ => gpr[2][24].ENA
we_ => gpr[2][23].ENA
we_ => gpr[2][22].ENA
we_ => gpr[2][21].ENA
we_ => gpr[2][20].ENA
we_ => gpr[2][19].ENA
we_ => gpr[2][18].ENA
we_ => gpr[2][17].ENA
we_ => gpr[2][16].ENA
we_ => gpr[2][15].ENA
we_ => gpr[2][14].ENA
we_ => gpr[2][13].ENA
we_ => gpr[2][12].ENA
we_ => gpr[2][11].ENA
we_ => gpr[2][10].ENA
we_ => gpr[2][9].ENA
we_ => gpr[2][8].ENA
we_ => gpr[2][7].ENA
we_ => gpr[2][6].ENA
we_ => gpr[2][5].ENA
we_ => gpr[2][4].ENA
we_ => gpr[2][3].ENA
we_ => gpr[2][2].ENA
we_ => gpr[2][1].ENA
we_ => gpr[2][0].ENA
we_ => gpr[1][31].ENA
we_ => gpr[1][30].ENA
we_ => gpr[1][29].ENA
we_ => gpr[1][28].ENA
we_ => gpr[1][27].ENA
we_ => gpr[1][26].ENA
we_ => gpr[1][25].ENA
we_ => gpr[1][24].ENA
we_ => gpr[1][23].ENA
we_ => gpr[1][22].ENA
we_ => gpr[1][21].ENA
we_ => gpr[1][20].ENA
we_ => gpr[1][19].ENA
we_ => gpr[1][18].ENA
we_ => gpr[1][17].ENA
we_ => gpr[1][16].ENA
we_ => gpr[1][15].ENA
we_ => gpr[1][14].ENA
we_ => gpr[1][13].ENA
we_ => gpr[1][12].ENA
we_ => gpr[1][11].ENA
we_ => gpr[1][10].ENA
we_ => gpr[1][9].ENA
we_ => gpr[1][8].ENA
we_ => gpr[1][7].ENA
we_ => gpr[1][6].ENA
we_ => gpr[1][5].ENA
we_ => gpr[1][4].ENA
we_ => gpr[1][3].ENA
we_ => gpr[1][2].ENA
we_ => gpr[1][1].ENA
we_ => gpr[1][0].ENA
we_ => gpr[0][31].ENA
we_ => gpr[0][30].ENA
we_ => gpr[0][29].ENA
we_ => gpr[0][28].ENA
we_ => gpr[0][27].ENA
we_ => gpr[0][26].ENA
we_ => gpr[0][25].ENA
we_ => gpr[0][24].ENA
we_ => gpr[0][23].ENA
we_ => gpr[0][22].ENA
we_ => gpr[0][21].ENA
we_ => gpr[0][20].ENA
we_ => gpr[0][19].ENA
we_ => gpr[0][18].ENA
we_ => gpr[0][17].ENA
we_ => gpr[0][16].ENA
we_ => gpr[0][15].ENA
we_ => gpr[0][14].ENA
we_ => gpr[0][13].ENA
we_ => gpr[0][12].ENA
we_ => gpr[0][11].ENA
we_ => gpr[0][10].ENA
we_ => gpr[0][9].ENA
we_ => gpr[0][8].ENA
we_ => gpr[0][7].ENA
we_ => gpr[0][6].ENA
we_ => gpr[0][5].ENA
we_ => gpr[0][4].ENA
we_ => gpr[0][3].ENA
we_ => gpr[0][2].ENA
we_ => gpr[0][1].ENA
wr_addr[0] => Equal0.IN9
wr_addr[0] => Equal1.IN9
wr_addr[0] => Decoder0.IN4
wr_addr[1] => Equal0.IN8
wr_addr[1] => Equal1.IN8
wr_addr[1] => Decoder0.IN3
wr_addr[2] => Equal0.IN7
wr_addr[2] => Equal1.IN7
wr_addr[2] => Decoder0.IN2
wr_addr[3] => Equal0.IN6
wr_addr[3] => Equal1.IN6
wr_addr[3] => Decoder0.IN1
wr_addr[4] => Equal0.IN5
wr_addr[4] => Equal1.IN5
wr_addr[4] => Decoder0.IN0
wr_data[0] => rd_data_0.DATAB
wr_data[0] => rd_data_1.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[0] => gpr.DATAB
wr_data[1] => rd_data_0.DATAB
wr_data[1] => rd_data_1.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[1] => gpr.DATAB
wr_data[2] => rd_data_0.DATAB
wr_data[2] => rd_data_1.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[2] => gpr.DATAB
wr_data[3] => rd_data_0.DATAB
wr_data[3] => rd_data_1.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[3] => gpr.DATAB
wr_data[4] => rd_data_0.DATAB
wr_data[4] => rd_data_1.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[4] => gpr.DATAB
wr_data[5] => rd_data_0.DATAB
wr_data[5] => rd_data_1.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[5] => gpr.DATAB
wr_data[6] => rd_data_0.DATAB
wr_data[6] => rd_data_1.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[6] => gpr.DATAB
wr_data[7] => rd_data_0.DATAB
wr_data[7] => rd_data_1.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[7] => gpr.DATAB
wr_data[8] => rd_data_0.DATAB
wr_data[8] => rd_data_1.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[8] => gpr.DATAB
wr_data[9] => rd_data_0.DATAB
wr_data[9] => rd_data_1.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[9] => gpr.DATAB
wr_data[10] => rd_data_0.DATAB
wr_data[10] => rd_data_1.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[10] => gpr.DATAB
wr_data[11] => rd_data_0.DATAB
wr_data[11] => rd_data_1.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[11] => gpr.DATAB
wr_data[12] => rd_data_0.DATAB
wr_data[12] => rd_data_1.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[12] => gpr.DATAB
wr_data[13] => rd_data_0.DATAB
wr_data[13] => rd_data_1.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[13] => gpr.DATAB
wr_data[14] => rd_data_0.DATAB
wr_data[14] => rd_data_1.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[14] => gpr.DATAB
wr_data[15] => rd_data_0.DATAB
wr_data[15] => rd_data_1.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[15] => gpr.DATAB
wr_data[16] => rd_data_0.DATAB
wr_data[16] => rd_data_1.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[16] => gpr.DATAB
wr_data[17] => rd_data_0.DATAB
wr_data[17] => rd_data_1.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[17] => gpr.DATAB
wr_data[18] => rd_data_0.DATAB
wr_data[18] => rd_data_1.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[18] => gpr.DATAB
wr_data[19] => rd_data_0.DATAB
wr_data[19] => rd_data_1.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[19] => gpr.DATAB
wr_data[20] => rd_data_0.DATAB
wr_data[20] => rd_data_1.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[20] => gpr.DATAB
wr_data[21] => rd_data_0.DATAB
wr_data[21] => rd_data_1.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[21] => gpr.DATAB
wr_data[22] => rd_data_0.DATAB
wr_data[22] => rd_data_1.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[22] => gpr.DATAB
wr_data[23] => rd_data_0.DATAB
wr_data[23] => rd_data_1.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[23] => gpr.DATAB
wr_data[24] => rd_data_0.DATAB
wr_data[24] => rd_data_1.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[24] => gpr.DATAB
wr_data[25] => rd_data_0.DATAB
wr_data[25] => rd_data_1.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[25] => gpr.DATAB
wr_data[26] => rd_data_0.DATAB
wr_data[26] => rd_data_1.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[26] => gpr.DATAB
wr_data[27] => rd_data_0.DATAB
wr_data[27] => rd_data_1.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[27] => gpr.DATAB
wr_data[28] => rd_data_0.DATAB
wr_data[28] => rd_data_1.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[28] => gpr.DATAB
wr_data[29] => rd_data_0.DATAB
wr_data[29] => rd_data_1.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[29] => gpr.DATAB
wr_data[30] => rd_data_0.DATAB
wr_data[30] => rd_data_1.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[30] => gpr.DATAB
wr_data[31] => rd_data_0.DATAB
wr_data[31] => rd_data_1.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB
wr_data[31] => gpr.DATAB


|cpu_top|memu_top:memu_top_0
clk => clk.IN2
reset => reset.IN2
stall => stall.IN2
flush => flush.IN2
fwd_data[0] <= fwd_data[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[1] <= fwd_data[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[2] <= fwd_data[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[3] <= fwd_data[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[4] <= fwd_data[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[5] <= fwd_data[5].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[6] <= fwd_data[6].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[7] <= fwd_data[7].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[8] <= fwd_data[8].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[9] <= fwd_data[9].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[10] <= fwd_data[10].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[11] <= fwd_data[11].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[12] <= fwd_data[12].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[13] <= fwd_data[13].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[14] <= fwd_data[14].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[15] <= fwd_data[15].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[16] <= fwd_data[16].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[17] <= fwd_data[17].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[18] <= fwd_data[18].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[19] <= fwd_data[19].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[20] <= fwd_data[20].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[21] <= fwd_data[21].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[22] <= fwd_data[22].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[23] <= fwd_data[23].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[24] <= fwd_data[24].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[25] <= fwd_data[25].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[26] <= fwd_data[26].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[27] <= fwd_data[27].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[28] <= fwd_data[28].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[29] <= fwd_data[29].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[30] <= fwd_data[30].DB_MAX_OUTPUT_PORT_TYPE
fwd_data[31] <= fwd_data[31].DB_MAX_OUTPUT_PORT_TYPE
mem_pc[0] <= mem_reg:mem_reg_0.mem_pc
mem_pc[1] <= mem_reg:mem_reg_0.mem_pc
mem_pc[2] <= mem_reg:mem_reg_0.mem_pc
mem_pc[3] <= mem_reg:mem_reg_0.mem_pc
mem_pc[4] <= mem_reg:mem_reg_0.mem_pc
mem_pc[5] <= mem_reg:mem_reg_0.mem_pc
mem_pc[6] <= mem_reg:mem_reg_0.mem_pc
mem_pc[7] <= mem_reg:mem_reg_0.mem_pc
mem_pc[8] <= mem_reg:mem_reg_0.mem_pc
mem_pc[9] <= mem_reg:mem_reg_0.mem_pc
mem_pc[10] <= mem_reg:mem_reg_0.mem_pc
mem_pc[11] <= mem_reg:mem_reg_0.mem_pc
mem_pc[12] <= mem_reg:mem_reg_0.mem_pc
mem_pc[13] <= mem_reg:mem_reg_0.mem_pc
mem_pc[14] <= mem_reg:mem_reg_0.mem_pc
mem_pc[15] <= mem_reg:mem_reg_0.mem_pc
mem_pc[16] <= mem_reg:mem_reg_0.mem_pc
mem_pc[17] <= mem_reg:mem_reg_0.mem_pc
mem_pc[18] <= mem_reg:mem_reg_0.mem_pc
mem_pc[19] <= mem_reg:mem_reg_0.mem_pc
mem_pc[20] <= mem_reg:mem_reg_0.mem_pc
mem_pc[21] <= mem_reg:mem_reg_0.mem_pc
mem_pc[22] <= mem_reg:mem_reg_0.mem_pc
mem_pc[23] <= mem_reg:mem_reg_0.mem_pc
mem_pc[24] <= mem_reg:mem_reg_0.mem_pc
mem_pc[25] <= mem_reg:mem_reg_0.mem_pc
mem_pc[26] <= mem_reg:mem_reg_0.mem_pc
mem_pc[27] <= mem_reg:mem_reg_0.mem_pc
mem_pc[28] <= mem_reg:mem_reg_0.mem_pc
mem_pc[29] <= mem_reg:mem_reg_0.mem_pc
mem_en <= mem_reg:mem_reg_0.mem_en
mem_br_flag <= mem_reg:mem_reg_0.mem_br_flag
mem_ctrl_op[0] <= mem_reg:mem_reg_0.mem_ctrl_op
mem_ctrl_op[1] <= mem_reg:mem_reg_0.mem_ctrl_op
mem_dst_addr[0] <= mem_reg:mem_reg_0.mem_dst_addr
mem_dst_addr[1] <= mem_reg:mem_reg_0.mem_dst_addr
mem_dst_addr[2] <= mem_reg:mem_reg_0.mem_dst_addr
mem_dst_addr[3] <= mem_reg:mem_reg_0.mem_dst_addr
mem_dst_addr[4] <= mem_reg:mem_reg_0.mem_dst_addr
mem_gpr_we_ <= mem_reg:mem_reg_0.mem_gpr_we_
mem_exp_code[0] <= mem_reg:mem_reg_0.mem_exp_code
mem_exp_code[1] <= mem_reg:mem_reg_0.mem_exp_code
mem_exp_code[2] <= mem_reg:mem_reg_0.mem_exp_code
mem_out[0] <= mem_reg:mem_reg_0.mem_out
mem_out[1] <= mem_reg:mem_reg_0.mem_out
mem_out[2] <= mem_reg:mem_reg_0.mem_out
mem_out[3] <= mem_reg:mem_reg_0.mem_out
mem_out[4] <= mem_reg:mem_reg_0.mem_out
mem_out[5] <= mem_reg:mem_reg_0.mem_out
mem_out[6] <= mem_reg:mem_reg_0.mem_out
mem_out[7] <= mem_reg:mem_reg_0.mem_out
mem_out[8] <= mem_reg:mem_reg_0.mem_out
mem_out[9] <= mem_reg:mem_reg_0.mem_out
mem_out[10] <= mem_reg:mem_reg_0.mem_out
mem_out[11] <= mem_reg:mem_reg_0.mem_out
mem_out[12] <= mem_reg:mem_reg_0.mem_out
mem_out[13] <= mem_reg:mem_reg_0.mem_out
mem_out[14] <= mem_reg:mem_reg_0.mem_out
mem_out[15] <= mem_reg:mem_reg_0.mem_out
mem_out[16] <= mem_reg:mem_reg_0.mem_out
mem_out[17] <= mem_reg:mem_reg_0.mem_out
mem_out[18] <= mem_reg:mem_reg_0.mem_out
mem_out[19] <= mem_reg:mem_reg_0.mem_out
mem_out[20] <= mem_reg:mem_reg_0.mem_out
mem_out[21] <= mem_reg:mem_reg_0.mem_out
mem_out[22] <= mem_reg:mem_reg_0.mem_out
mem_out[23] <= mem_reg:mem_reg_0.mem_out
mem_out[24] <= mem_reg:mem_reg_0.mem_out
mem_out[25] <= mem_reg:mem_reg_0.mem_out
mem_out[26] <= mem_reg:mem_reg_0.mem_out
mem_out[27] <= mem_reg:mem_reg_0.mem_out
mem_out[28] <= mem_reg:mem_reg_0.mem_out
mem_out[29] <= mem_reg:mem_reg_0.mem_out
mem_out[30] <= mem_reg:mem_reg_0.mem_out
mem_out[31] <= mem_reg:mem_reg_0.mem_out
ex_exp_code[0] => ex_exp_code[0].IN1
ex_exp_code[1] => ex_exp_code[1].IN1
ex_exp_code[2] => ex_exp_code[2].IN1
ex_gpr_we_ => ex_gpr_we_.IN1
ex_dst_addr[0] => ex_dst_addr[0].IN1
ex_dst_addr[1] => ex_dst_addr[1].IN1
ex_dst_addr[2] => ex_dst_addr[2].IN1
ex_dst_addr[3] => ex_dst_addr[3].IN1
ex_dst_addr[4] => ex_dst_addr[4].IN1
ex_ctrl_op[0] => ex_ctrl_op[0].IN1
ex_ctrl_op[1] => ex_ctrl_op[1].IN1
ex_br_flag => ex_br_flag.IN1
ex_pc[0] => ex_pc[0].IN1
ex_pc[1] => ex_pc[1].IN1
ex_pc[2] => ex_pc[2].IN1
ex_pc[3] => ex_pc[3].IN1
ex_pc[4] => ex_pc[4].IN1
ex_pc[5] => ex_pc[5].IN1
ex_pc[6] => ex_pc[6].IN1
ex_pc[7] => ex_pc[7].IN1
ex_pc[8] => ex_pc[8].IN1
ex_pc[9] => ex_pc[9].IN1
ex_pc[10] => ex_pc[10].IN1
ex_pc[11] => ex_pc[11].IN1
ex_pc[12] => ex_pc[12].IN1
ex_pc[13] => ex_pc[13].IN1
ex_pc[14] => ex_pc[14].IN1
ex_pc[15] => ex_pc[15].IN1
ex_pc[16] => ex_pc[16].IN1
ex_pc[17] => ex_pc[17].IN1
ex_pc[18] => ex_pc[18].IN1
ex_pc[19] => ex_pc[19].IN1
ex_pc[20] => ex_pc[20].IN1
ex_pc[21] => ex_pc[21].IN1
ex_pc[22] => ex_pc[22].IN1
ex_pc[23] => ex_pc[23].IN1
ex_pc[24] => ex_pc[24].IN1
ex_pc[25] => ex_pc[25].IN1
ex_pc[26] => ex_pc[26].IN1
ex_pc[27] => ex_pc[27].IN1
ex_pc[28] => ex_pc[28].IN1
ex_pc[29] => ex_pc[29].IN1
ex_out[0] => ex_out[0].IN1
ex_out[1] => ex_out[1].IN1
ex_out[2] => ex_out[2].IN1
ex_out[3] => ex_out[3].IN1
ex_out[4] => ex_out[4].IN1
ex_out[5] => ex_out[5].IN1
ex_out[6] => ex_out[6].IN1
ex_out[7] => ex_out[7].IN1
ex_out[8] => ex_out[8].IN1
ex_out[9] => ex_out[9].IN1
ex_out[10] => ex_out[10].IN1
ex_out[11] => ex_out[11].IN1
ex_out[12] => ex_out[12].IN1
ex_out[13] => ex_out[13].IN1
ex_out[14] => ex_out[14].IN1
ex_out[15] => ex_out[15].IN1
ex_out[16] => ex_out[16].IN1
ex_out[17] => ex_out[17].IN1
ex_out[18] => ex_out[18].IN1
ex_out[19] => ex_out[19].IN1
ex_out[20] => ex_out[20].IN1
ex_out[21] => ex_out[21].IN1
ex_out[22] => ex_out[22].IN1
ex_out[23] => ex_out[23].IN1
ex_out[24] => ex_out[24].IN1
ex_out[25] => ex_out[25].IN1
ex_out[26] => ex_out[26].IN1
ex_out[27] => ex_out[27].IN1
ex_out[28] => ex_out[28].IN1
ex_out[29] => ex_out[29].IN1
ex_out[30] => ex_out[30].IN1
ex_out[31] => ex_out[31].IN1
ex_mem_wr_data[0] => ex_mem_wr_data[0].IN1
ex_mem_wr_data[1] => ex_mem_wr_data[1].IN1
ex_mem_wr_data[2] => ex_mem_wr_data[2].IN1
ex_mem_wr_data[3] => ex_mem_wr_data[3].IN1
ex_mem_wr_data[4] => ex_mem_wr_data[4].IN1
ex_mem_wr_data[5] => ex_mem_wr_data[5].IN1
ex_mem_wr_data[6] => ex_mem_wr_data[6].IN1
ex_mem_wr_data[7] => ex_mem_wr_data[7].IN1
ex_mem_wr_data[8] => ex_mem_wr_data[8].IN1
ex_mem_wr_data[9] => ex_mem_wr_data[9].IN1
ex_mem_wr_data[10] => ex_mem_wr_data[10].IN1
ex_mem_wr_data[11] => ex_mem_wr_data[11].IN1
ex_mem_wr_data[12] => ex_mem_wr_data[12].IN1
ex_mem_wr_data[13] => ex_mem_wr_data[13].IN1
ex_mem_wr_data[14] => ex_mem_wr_data[14].IN1
ex_mem_wr_data[15] => ex_mem_wr_data[15].IN1
ex_mem_wr_data[16] => ex_mem_wr_data[16].IN1
ex_mem_wr_data[17] => ex_mem_wr_data[17].IN1
ex_mem_wr_data[18] => ex_mem_wr_data[18].IN1
ex_mem_wr_data[19] => ex_mem_wr_data[19].IN1
ex_mem_wr_data[20] => ex_mem_wr_data[20].IN1
ex_mem_wr_data[21] => ex_mem_wr_data[21].IN1
ex_mem_wr_data[22] => ex_mem_wr_data[22].IN1
ex_mem_wr_data[23] => ex_mem_wr_data[23].IN1
ex_mem_wr_data[24] => ex_mem_wr_data[24].IN1
ex_mem_wr_data[25] => ex_mem_wr_data[25].IN1
ex_mem_wr_data[26] => ex_mem_wr_data[26].IN1
ex_mem_wr_data[27] => ex_mem_wr_data[27].IN1
ex_mem_wr_data[28] => ex_mem_wr_data[28].IN1
ex_mem_wr_data[29] => ex_mem_wr_data[29].IN1
ex_mem_wr_data[30] => ex_mem_wr_data[30].IN1
ex_mem_wr_data[31] => ex_mem_wr_data[31].IN1
ex_mem_op[0] => ex_mem_op[0].IN1
ex_mem_op[1] => ex_mem_op[1].IN1
ex_en => ex_en.IN2
bus_wr_data[0] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[1] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[2] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[3] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[4] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[5] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[6] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[7] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[8] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[9] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[10] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[11] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[12] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[13] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[14] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[15] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[16] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[17] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[18] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[19] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[20] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[21] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[22] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[23] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[24] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[25] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[26] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[27] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[28] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[29] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[30] <= bus_if:bus_if_2.bus_wr_data
bus_wr_data[31] <= bus_if:bus_if_2.bus_wr_data
bus_rw <= bus_if:bus_if_2.bus_rw
bus_as_ <= bus_if:bus_if_2.bus_as_
bus_addr[0] <= bus_if:bus_if_2.bus_addr
bus_addr[1] <= bus_if:bus_if_2.bus_addr
bus_addr[2] <= bus_if:bus_if_2.bus_addr
bus_addr[3] <= bus_if:bus_if_2.bus_addr
bus_addr[4] <= bus_if:bus_if_2.bus_addr
bus_addr[5] <= bus_if:bus_if_2.bus_addr
bus_addr[6] <= bus_if:bus_if_2.bus_addr
bus_addr[7] <= bus_if:bus_if_2.bus_addr
bus_addr[8] <= bus_if:bus_if_2.bus_addr
bus_addr[9] <= bus_if:bus_if_2.bus_addr
bus_addr[10] <= bus_if:bus_if_2.bus_addr
bus_addr[11] <= bus_if:bus_if_2.bus_addr
bus_addr[12] <= bus_if:bus_if_2.bus_addr
bus_addr[13] <= bus_if:bus_if_2.bus_addr
bus_addr[14] <= bus_if:bus_if_2.bus_addr
bus_addr[15] <= bus_if:bus_if_2.bus_addr
bus_addr[16] <= bus_if:bus_if_2.bus_addr
bus_addr[17] <= bus_if:bus_if_2.bus_addr
bus_addr[18] <= bus_if:bus_if_2.bus_addr
bus_addr[19] <= bus_if:bus_if_2.bus_addr
bus_addr[20] <= bus_if:bus_if_2.bus_addr
bus_addr[21] <= bus_if:bus_if_2.bus_addr
bus_addr[22] <= bus_if:bus_if_2.bus_addr
bus_addr[23] <= bus_if:bus_if_2.bus_addr
bus_addr[24] <= bus_if:bus_if_2.bus_addr
bus_addr[25] <= bus_if:bus_if_2.bus_addr
bus_addr[26] <= bus_if:bus_if_2.bus_addr
bus_addr[27] <= bus_if:bus_if_2.bus_addr
bus_addr[28] <= bus_if:bus_if_2.bus_addr
bus_addr[29] <= bus_if:bus_if_2.bus_addr
bus_req_ <= bus_if:bus_if_2.bus_req_
bus_grnt_ => bus_grnt_.IN1
bus_rdy_ => bus_rdy_.IN1
bus_rd_data[0] => bus_rd_data[0].IN1
bus_rd_data[1] => bus_rd_data[1].IN1
bus_rd_data[2] => bus_rd_data[2].IN1
bus_rd_data[3] => bus_rd_data[3].IN1
bus_rd_data[4] => bus_rd_data[4].IN1
bus_rd_data[5] => bus_rd_data[5].IN1
bus_rd_data[6] => bus_rd_data[6].IN1
bus_rd_data[7] => bus_rd_data[7].IN1
bus_rd_data[8] => bus_rd_data[8].IN1
bus_rd_data[9] => bus_rd_data[9].IN1
bus_rd_data[10] => bus_rd_data[10].IN1
bus_rd_data[11] => bus_rd_data[11].IN1
bus_rd_data[12] => bus_rd_data[12].IN1
bus_rd_data[13] => bus_rd_data[13].IN1
bus_rd_data[14] => bus_rd_data[14].IN1
bus_rd_data[15] => bus_rd_data[15].IN1
bus_rd_data[16] => bus_rd_data[16].IN1
bus_rd_data[17] => bus_rd_data[17].IN1
bus_rd_data[18] => bus_rd_data[18].IN1
bus_rd_data[19] => bus_rd_data[19].IN1
bus_rd_data[20] => bus_rd_data[20].IN1
bus_rd_data[21] => bus_rd_data[21].IN1
bus_rd_data[22] => bus_rd_data[22].IN1
bus_rd_data[23] => bus_rd_data[23].IN1
bus_rd_data[24] => bus_rd_data[24].IN1
bus_rd_data[25] => bus_rd_data[25].IN1
bus_rd_data[26] => bus_rd_data[26].IN1
bus_rd_data[27] => bus_rd_data[27].IN1
bus_rd_data[28] => bus_rd_data[28].IN1
bus_rd_data[29] => bus_rd_data[29].IN1
bus_rd_data[30] => bus_rd_data[30].IN1
bus_rd_data[31] => bus_rd_data[31].IN1
spm_wr_data[0] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[1] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[2] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[3] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[4] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[5] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[6] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[7] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[8] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[9] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[10] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[11] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[12] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[13] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[14] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[15] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[16] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[17] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[18] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[19] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[20] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[21] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[22] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[23] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[24] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[25] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[26] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[27] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[28] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[29] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[30] <= bus_if:bus_if_2.spm_wr_data
spm_wr_data[31] <= bus_if:bus_if_2.spm_wr_data
spm_rw <= bus_if:bus_if_2.spm_rw
spm_as_ <= bus_if:bus_if_2.spm_as_
spm_addr[0] <= bus_if:bus_if_2.spm_addr
spm_addr[1] <= bus_if:bus_if_2.spm_addr
spm_addr[2] <= bus_if:bus_if_2.spm_addr
spm_addr[3] <= bus_if:bus_if_2.spm_addr
spm_addr[4] <= bus_if:bus_if_2.spm_addr
spm_addr[5] <= bus_if:bus_if_2.spm_addr
spm_addr[6] <= bus_if:bus_if_2.spm_addr
spm_addr[7] <= bus_if:bus_if_2.spm_addr
spm_addr[8] <= bus_if:bus_if_2.spm_addr
spm_addr[9] <= bus_if:bus_if_2.spm_addr
spm_addr[10] <= bus_if:bus_if_2.spm_addr
spm_addr[11] <= bus_if:bus_if_2.spm_addr
spm_addr[12] <= bus_if:bus_if_2.spm_addr
spm_addr[13] <= bus_if:bus_if_2.spm_addr
spm_addr[14] <= bus_if:bus_if_2.spm_addr
spm_addr[15] <= bus_if:bus_if_2.spm_addr
spm_addr[16] <= bus_if:bus_if_2.spm_addr
spm_addr[17] <= bus_if:bus_if_2.spm_addr
spm_addr[18] <= bus_if:bus_if_2.spm_addr
spm_addr[19] <= bus_if:bus_if_2.spm_addr
spm_addr[20] <= bus_if:bus_if_2.spm_addr
spm_addr[21] <= bus_if:bus_if_2.spm_addr
spm_addr[22] <= bus_if:bus_if_2.spm_addr
spm_addr[23] <= bus_if:bus_if_2.spm_addr
spm_addr[24] <= bus_if:bus_if_2.spm_addr
spm_addr[25] <= bus_if:bus_if_2.spm_addr
spm_addr[26] <= bus_if:bus_if_2.spm_addr
spm_addr[27] <= bus_if:bus_if_2.spm_addr
spm_addr[28] <= bus_if:bus_if_2.spm_addr
spm_addr[29] <= bus_if:bus_if_2.spm_addr
spm_rd_data[0] => spm_rd_data[0].IN1
spm_rd_data[1] => spm_rd_data[1].IN1
spm_rd_data[2] => spm_rd_data[2].IN1
spm_rd_data[3] => spm_rd_data[3].IN1
spm_rd_data[4] => spm_rd_data[4].IN1
spm_rd_data[5] => spm_rd_data[5].IN1
spm_rd_data[6] => spm_rd_data[6].IN1
spm_rd_data[7] => spm_rd_data[7].IN1
spm_rd_data[8] => spm_rd_data[8].IN1
spm_rd_data[9] => spm_rd_data[9].IN1
spm_rd_data[10] => spm_rd_data[10].IN1
spm_rd_data[11] => spm_rd_data[11].IN1
spm_rd_data[12] => spm_rd_data[12].IN1
spm_rd_data[13] => spm_rd_data[13].IN1
spm_rd_data[14] => spm_rd_data[14].IN1
spm_rd_data[15] => spm_rd_data[15].IN1
spm_rd_data[16] => spm_rd_data[16].IN1
spm_rd_data[17] => spm_rd_data[17].IN1
spm_rd_data[18] => spm_rd_data[18].IN1
spm_rd_data[19] => spm_rd_data[19].IN1
spm_rd_data[20] => spm_rd_data[20].IN1
spm_rd_data[21] => spm_rd_data[21].IN1
spm_rd_data[22] => spm_rd_data[22].IN1
spm_rd_data[23] => spm_rd_data[23].IN1
spm_rd_data[24] => spm_rd_data[24].IN1
spm_rd_data[25] => spm_rd_data[25].IN1
spm_rd_data[26] => spm_rd_data[26].IN1
spm_rd_data[27] => spm_rd_data[27].IN1
spm_rd_data[28] => spm_rd_data[28].IN1
spm_rd_data[29] => spm_rd_data[29].IN1
spm_rd_data[30] => spm_rd_data[30].IN1
spm_rd_data[31] => spm_rd_data[31].IN1
busy <= bus_if:bus_if_2.busy


|cpu_top|memu_top:memu_top_0|bus_if:bus_if_2
clk => rd_buf[0].CLK
clk => rd_buf[1].CLK
clk => rd_buf[2].CLK
clk => rd_buf[3].CLK
clk => rd_buf[4].CLK
clk => rd_buf[5].CLK
clk => rd_buf[6].CLK
clk => rd_buf[7].CLK
clk => rd_buf[8].CLK
clk => rd_buf[9].CLK
clk => rd_buf[10].CLK
clk => rd_buf[11].CLK
clk => rd_buf[12].CLK
clk => rd_buf[13].CLK
clk => rd_buf[14].CLK
clk => rd_buf[15].CLK
clk => rd_buf[16].CLK
clk => rd_buf[17].CLK
clk => rd_buf[18].CLK
clk => rd_buf[19].CLK
clk => rd_buf[20].CLK
clk => rd_buf[21].CLK
clk => rd_buf[22].CLK
clk => rd_buf[23].CLK
clk => rd_buf[24].CLK
clk => rd_buf[25].CLK
clk => rd_buf[26].CLK
clk => rd_buf[27].CLK
clk => rd_buf[28].CLK
clk => rd_buf[29].CLK
clk => rd_buf[30].CLK
clk => rd_buf[31].CLK
clk => bus_wr_data[0]~reg0.CLK
clk => bus_wr_data[1]~reg0.CLK
clk => bus_wr_data[2]~reg0.CLK
clk => bus_wr_data[3]~reg0.CLK
clk => bus_wr_data[4]~reg0.CLK
clk => bus_wr_data[5]~reg0.CLK
clk => bus_wr_data[6]~reg0.CLK
clk => bus_wr_data[7]~reg0.CLK
clk => bus_wr_data[8]~reg0.CLK
clk => bus_wr_data[9]~reg0.CLK
clk => bus_wr_data[10]~reg0.CLK
clk => bus_wr_data[11]~reg0.CLK
clk => bus_wr_data[12]~reg0.CLK
clk => bus_wr_data[13]~reg0.CLK
clk => bus_wr_data[14]~reg0.CLK
clk => bus_wr_data[15]~reg0.CLK
clk => bus_wr_data[16]~reg0.CLK
clk => bus_wr_data[17]~reg0.CLK
clk => bus_wr_data[18]~reg0.CLK
clk => bus_wr_data[19]~reg0.CLK
clk => bus_wr_data[20]~reg0.CLK
clk => bus_wr_data[21]~reg0.CLK
clk => bus_wr_data[22]~reg0.CLK
clk => bus_wr_data[23]~reg0.CLK
clk => bus_wr_data[24]~reg0.CLK
clk => bus_wr_data[25]~reg0.CLK
clk => bus_wr_data[26]~reg0.CLK
clk => bus_wr_data[27]~reg0.CLK
clk => bus_wr_data[28]~reg0.CLK
clk => bus_wr_data[29]~reg0.CLK
clk => bus_wr_data[30]~reg0.CLK
clk => bus_wr_data[31]~reg0.CLK
clk => bus_rw~reg0.CLK
clk => bus_as_~reg0.CLK
clk => bus_addr[0]~reg0.CLK
clk => bus_addr[1]~reg0.CLK
clk => bus_addr[2]~reg0.CLK
clk => bus_addr[3]~reg0.CLK
clk => bus_addr[4]~reg0.CLK
clk => bus_addr[5]~reg0.CLK
clk => bus_addr[6]~reg0.CLK
clk => bus_addr[7]~reg0.CLK
clk => bus_addr[8]~reg0.CLK
clk => bus_addr[9]~reg0.CLK
clk => bus_addr[10]~reg0.CLK
clk => bus_addr[11]~reg0.CLK
clk => bus_addr[12]~reg0.CLK
clk => bus_addr[13]~reg0.CLK
clk => bus_addr[14]~reg0.CLK
clk => bus_addr[15]~reg0.CLK
clk => bus_addr[16]~reg0.CLK
clk => bus_addr[17]~reg0.CLK
clk => bus_addr[18]~reg0.CLK
clk => bus_addr[19]~reg0.CLK
clk => bus_addr[20]~reg0.CLK
clk => bus_addr[21]~reg0.CLK
clk => bus_addr[22]~reg0.CLK
clk => bus_addr[23]~reg0.CLK
clk => bus_addr[24]~reg0.CLK
clk => bus_addr[25]~reg0.CLK
clk => bus_addr[26]~reg0.CLK
clk => bus_addr[27]~reg0.CLK
clk => bus_addr[28]~reg0.CLK
clk => bus_addr[29]~reg0.CLK
clk => bus_req_~reg0.CLK
clk => state~2.DATAIN
reset => rd_buf[0].ACLR
reset => rd_buf[1].ACLR
reset => rd_buf[2].ACLR
reset => rd_buf[3].ACLR
reset => rd_buf[4].ACLR
reset => rd_buf[5].ACLR
reset => rd_buf[6].ACLR
reset => rd_buf[7].ACLR
reset => rd_buf[8].ACLR
reset => rd_buf[9].ACLR
reset => rd_buf[10].ACLR
reset => rd_buf[11].ACLR
reset => rd_buf[12].ACLR
reset => rd_buf[13].ACLR
reset => rd_buf[14].ACLR
reset => rd_buf[15].ACLR
reset => rd_buf[16].ACLR
reset => rd_buf[17].ACLR
reset => rd_buf[18].ACLR
reset => rd_buf[19].ACLR
reset => rd_buf[20].ACLR
reset => rd_buf[21].ACLR
reset => rd_buf[22].ACLR
reset => rd_buf[23].ACLR
reset => rd_buf[24].ACLR
reset => rd_buf[25].ACLR
reset => rd_buf[26].ACLR
reset => rd_buf[27].ACLR
reset => rd_buf[28].ACLR
reset => rd_buf[29].ACLR
reset => rd_buf[30].ACLR
reset => rd_buf[31].ACLR
reset => bus_wr_data[0]~reg0.ACLR
reset => bus_wr_data[1]~reg0.ACLR
reset => bus_wr_data[2]~reg0.ACLR
reset => bus_wr_data[3]~reg0.ACLR
reset => bus_wr_data[4]~reg0.ACLR
reset => bus_wr_data[5]~reg0.ACLR
reset => bus_wr_data[6]~reg0.ACLR
reset => bus_wr_data[7]~reg0.ACLR
reset => bus_wr_data[8]~reg0.ACLR
reset => bus_wr_data[9]~reg0.ACLR
reset => bus_wr_data[10]~reg0.ACLR
reset => bus_wr_data[11]~reg0.ACLR
reset => bus_wr_data[12]~reg0.ACLR
reset => bus_wr_data[13]~reg0.ACLR
reset => bus_wr_data[14]~reg0.ACLR
reset => bus_wr_data[15]~reg0.ACLR
reset => bus_wr_data[16]~reg0.ACLR
reset => bus_wr_data[17]~reg0.ACLR
reset => bus_wr_data[18]~reg0.ACLR
reset => bus_wr_data[19]~reg0.ACLR
reset => bus_wr_data[20]~reg0.ACLR
reset => bus_wr_data[21]~reg0.ACLR
reset => bus_wr_data[22]~reg0.ACLR
reset => bus_wr_data[23]~reg0.ACLR
reset => bus_wr_data[24]~reg0.ACLR
reset => bus_wr_data[25]~reg0.ACLR
reset => bus_wr_data[26]~reg0.ACLR
reset => bus_wr_data[27]~reg0.ACLR
reset => bus_wr_data[28]~reg0.ACLR
reset => bus_wr_data[29]~reg0.ACLR
reset => bus_wr_data[30]~reg0.ACLR
reset => bus_wr_data[31]~reg0.ACLR
reset => bus_rw~reg0.ACLR
reset => bus_as_~reg0.PRESET
reset => bus_addr[0]~reg0.ACLR
reset => bus_addr[1]~reg0.ACLR
reset => bus_addr[2]~reg0.ACLR
reset => bus_addr[3]~reg0.ACLR
reset => bus_addr[4]~reg0.ACLR
reset => bus_addr[5]~reg0.ACLR
reset => bus_addr[6]~reg0.ACLR
reset => bus_addr[7]~reg0.ACLR
reset => bus_addr[8]~reg0.ACLR
reset => bus_addr[9]~reg0.ACLR
reset => bus_addr[10]~reg0.ACLR
reset => bus_addr[11]~reg0.ACLR
reset => bus_addr[12]~reg0.ACLR
reset => bus_addr[13]~reg0.ACLR
reset => bus_addr[14]~reg0.ACLR
reset => bus_addr[15]~reg0.ACLR
reset => bus_addr[16]~reg0.ACLR
reset => bus_addr[17]~reg0.ACLR
reset => bus_addr[18]~reg0.ACLR
reset => bus_addr[19]~reg0.ACLR
reset => bus_addr[20]~reg0.ACLR
reset => bus_addr[21]~reg0.ACLR
reset => bus_addr[22]~reg0.ACLR
reset => bus_addr[23]~reg0.ACLR
reset => bus_addr[24]~reg0.ACLR
reset => bus_addr[25]~reg0.ACLR
reset => bus_addr[26]~reg0.ACLR
reset => bus_addr[27]~reg0.ACLR
reset => bus_addr[28]~reg0.ACLR
reset => bus_addr[29]~reg0.ACLR
reset => bus_req_~reg0.PRESET
reset => state~4.DATAIN
stall => spm_as_.DATAB
stall => state.DATAB
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => rd_data.OUTPUTSELECT
stall => state.DATAB
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
stall => state.OUTPUTSELECT
flush => always0.IN0
busy <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => bus_addr.DATAB
addr[0] => spm_addr[0].DATAIN
addr[1] => bus_addr.DATAB
addr[1] => spm_addr[1].DATAIN
addr[2] => bus_addr.DATAB
addr[2] => spm_addr[2].DATAIN
addr[3] => bus_addr.DATAB
addr[3] => spm_addr[3].DATAIN
addr[4] => bus_addr.DATAB
addr[4] => spm_addr[4].DATAIN
addr[5] => bus_addr.DATAB
addr[5] => spm_addr[5].DATAIN
addr[6] => bus_addr.DATAB
addr[6] => spm_addr[6].DATAIN
addr[7] => bus_addr.DATAB
addr[7] => spm_addr[7].DATAIN
addr[8] => bus_addr.DATAB
addr[8] => spm_addr[8].DATAIN
addr[9] => bus_addr.DATAB
addr[9] => spm_addr[9].DATAIN
addr[10] => bus_addr.DATAB
addr[10] => spm_addr[10].DATAIN
addr[11] => bus_addr.DATAB
addr[11] => spm_addr[11].DATAIN
addr[12] => bus_addr.DATAB
addr[12] => spm_addr[12].DATAIN
addr[13] => bus_addr.DATAB
addr[13] => spm_addr[13].DATAIN
addr[14] => bus_addr.DATAB
addr[14] => spm_addr[14].DATAIN
addr[15] => bus_addr.DATAB
addr[15] => spm_addr[15].DATAIN
addr[16] => bus_addr.DATAB
addr[16] => spm_addr[16].DATAIN
addr[17] => bus_addr.DATAB
addr[17] => spm_addr[17].DATAIN
addr[18] => bus_addr.DATAB
addr[18] => spm_addr[18].DATAIN
addr[19] => bus_addr.DATAB
addr[19] => spm_addr[19].DATAIN
addr[20] => bus_addr.DATAB
addr[20] => spm_addr[20].DATAIN
addr[21] => bus_addr.DATAB
addr[21] => spm_addr[21].DATAIN
addr[22] => bus_addr.DATAB
addr[22] => spm_addr[22].DATAIN
addr[23] => bus_addr.DATAB
addr[23] => spm_addr[23].DATAIN
addr[24] => bus_addr.DATAB
addr[24] => spm_addr[24].DATAIN
addr[25] => bus_addr.DATAB
addr[25] => spm_addr[25].DATAIN
addr[26] => bus_addr.DATAB
addr[26] => spm_addr[26].DATAIN
addr[27] => bus_addr.DATAB
addr[27] => spm_addr[27].DATAIN
addr[27] => Equal0.IN0
addr[28] => bus_addr.DATAB
addr[28] => spm_addr[28].DATAIN
addr[28] => Equal0.IN2
addr[29] => bus_addr.DATAB
addr[29] => spm_addr[29].DATAIN
addr[29] => Equal0.IN1
as_ => always0.IN1
rw => bus_rw.DATAB
rw => spm_rw.DATAIN
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
rw => rd_data.OUTPUTSELECT
wr_data[0] => bus_wr_data.DATAB
wr_data[0] => spm_wr_data[0].DATAIN
wr_data[1] => bus_wr_data.DATAB
wr_data[1] => spm_wr_data[1].DATAIN
wr_data[2] => bus_wr_data.DATAB
wr_data[2] => spm_wr_data[2].DATAIN
wr_data[3] => bus_wr_data.DATAB
wr_data[3] => spm_wr_data[3].DATAIN
wr_data[4] => bus_wr_data.DATAB
wr_data[4] => spm_wr_data[4].DATAIN
wr_data[5] => bus_wr_data.DATAB
wr_data[5] => spm_wr_data[5].DATAIN
wr_data[6] => bus_wr_data.DATAB
wr_data[6] => spm_wr_data[6].DATAIN
wr_data[7] => bus_wr_data.DATAB
wr_data[7] => spm_wr_data[7].DATAIN
wr_data[8] => bus_wr_data.DATAB
wr_data[8] => spm_wr_data[8].DATAIN
wr_data[9] => bus_wr_data.DATAB
wr_data[9] => spm_wr_data[9].DATAIN
wr_data[10] => bus_wr_data.DATAB
wr_data[10] => spm_wr_data[10].DATAIN
wr_data[11] => bus_wr_data.DATAB
wr_data[11] => spm_wr_data[11].DATAIN
wr_data[12] => bus_wr_data.DATAB
wr_data[12] => spm_wr_data[12].DATAIN
wr_data[13] => bus_wr_data.DATAB
wr_data[13] => spm_wr_data[13].DATAIN
wr_data[14] => bus_wr_data.DATAB
wr_data[14] => spm_wr_data[14].DATAIN
wr_data[15] => bus_wr_data.DATAB
wr_data[15] => spm_wr_data[15].DATAIN
wr_data[16] => bus_wr_data.DATAB
wr_data[16] => spm_wr_data[16].DATAIN
wr_data[17] => bus_wr_data.DATAB
wr_data[17] => spm_wr_data[17].DATAIN
wr_data[18] => bus_wr_data.DATAB
wr_data[18] => spm_wr_data[18].DATAIN
wr_data[19] => bus_wr_data.DATAB
wr_data[19] => spm_wr_data[19].DATAIN
wr_data[20] => bus_wr_data.DATAB
wr_data[20] => spm_wr_data[20].DATAIN
wr_data[21] => bus_wr_data.DATAB
wr_data[21] => spm_wr_data[21].DATAIN
wr_data[22] => bus_wr_data.DATAB
wr_data[22] => spm_wr_data[22].DATAIN
wr_data[23] => bus_wr_data.DATAB
wr_data[23] => spm_wr_data[23].DATAIN
wr_data[24] => bus_wr_data.DATAB
wr_data[24] => spm_wr_data[24].DATAIN
wr_data[25] => bus_wr_data.DATAB
wr_data[25] => spm_wr_data[25].DATAIN
wr_data[26] => bus_wr_data.DATAB
wr_data[26] => spm_wr_data[26].DATAIN
wr_data[27] => bus_wr_data.DATAB
wr_data[27] => spm_wr_data[27].DATAIN
wr_data[28] => bus_wr_data.DATAB
wr_data[28] => spm_wr_data[28].DATAIN
wr_data[29] => bus_wr_data.DATAB
wr_data[29] => spm_wr_data[29].DATAIN
wr_data[30] => bus_wr_data.DATAB
wr_data[30] => spm_wr_data[30].DATAIN
wr_data[31] => bus_wr_data.DATAB
wr_data[31] => spm_wr_data[31].DATAIN
rd_data[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
spm_rd_data[0] => rd_data.DATAB
spm_rd_data[1] => rd_data.DATAB
spm_rd_data[2] => rd_data.DATAB
spm_rd_data[3] => rd_data.DATAB
spm_rd_data[4] => rd_data.DATAB
spm_rd_data[5] => rd_data.DATAB
spm_rd_data[6] => rd_data.DATAB
spm_rd_data[7] => rd_data.DATAB
spm_rd_data[8] => rd_data.DATAB
spm_rd_data[9] => rd_data.DATAB
spm_rd_data[10] => rd_data.DATAB
spm_rd_data[11] => rd_data.DATAB
spm_rd_data[12] => rd_data.DATAB
spm_rd_data[13] => rd_data.DATAB
spm_rd_data[14] => rd_data.DATAB
spm_rd_data[15] => rd_data.DATAB
spm_rd_data[16] => rd_data.DATAB
spm_rd_data[17] => rd_data.DATAB
spm_rd_data[18] => rd_data.DATAB
spm_rd_data[19] => rd_data.DATAB
spm_rd_data[20] => rd_data.DATAB
spm_rd_data[21] => rd_data.DATAB
spm_rd_data[22] => rd_data.DATAB
spm_rd_data[23] => rd_data.DATAB
spm_rd_data[24] => rd_data.DATAB
spm_rd_data[25] => rd_data.DATAB
spm_rd_data[26] => rd_data.DATAB
spm_rd_data[27] => rd_data.DATAB
spm_rd_data[28] => rd_data.DATAB
spm_rd_data[29] => rd_data.DATAB
spm_rd_data[30] => rd_data.DATAB
spm_rd_data[31] => rd_data.DATAB
spm_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[17] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[18] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[19] <= addr[19].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[20] <= addr[20].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[21] <= addr[21].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[22] <= addr[22].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[23] <= addr[23].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[24] <= addr[24].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[25] <= addr[25].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[26] <= addr[26].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[27] <= addr[27].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[28] <= addr[28].DB_MAX_OUTPUT_PORT_TYPE
spm_addr[29] <= addr[29].DB_MAX_OUTPUT_PORT_TYPE
spm_as_ <= spm_as_.DB_MAX_OUTPUT_PORT_TYPE
spm_rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[16] <= wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[17] <= wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[18] <= wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[19] <= wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[20] <= wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[21] <= wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[22] <= wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[23] <= wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[24] <= wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[25] <= wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[26] <= wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[27] <= wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[28] <= wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[29] <= wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[30] <= wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
spm_wr_data[31] <= wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rd_data[0] => rd_data.DATAB
bus_rd_data[0] => rd_buf.DATAB
bus_rd_data[1] => rd_data.DATAB
bus_rd_data[1] => rd_buf.DATAB
bus_rd_data[2] => rd_data.DATAB
bus_rd_data[2] => rd_buf.DATAB
bus_rd_data[3] => rd_data.DATAB
bus_rd_data[3] => rd_buf.DATAB
bus_rd_data[4] => rd_data.DATAB
bus_rd_data[4] => rd_buf.DATAB
bus_rd_data[5] => rd_data.DATAB
bus_rd_data[5] => rd_buf.DATAB
bus_rd_data[6] => rd_data.DATAB
bus_rd_data[6] => rd_buf.DATAB
bus_rd_data[7] => rd_data.DATAB
bus_rd_data[7] => rd_buf.DATAB
bus_rd_data[8] => rd_data.DATAB
bus_rd_data[8] => rd_buf.DATAB
bus_rd_data[9] => rd_data.DATAB
bus_rd_data[9] => rd_buf.DATAB
bus_rd_data[10] => rd_data.DATAB
bus_rd_data[10] => rd_buf.DATAB
bus_rd_data[11] => rd_data.DATAB
bus_rd_data[11] => rd_buf.DATAB
bus_rd_data[12] => rd_data.DATAB
bus_rd_data[12] => rd_buf.DATAB
bus_rd_data[13] => rd_data.DATAB
bus_rd_data[13] => rd_buf.DATAB
bus_rd_data[14] => rd_data.DATAB
bus_rd_data[14] => rd_buf.DATAB
bus_rd_data[15] => rd_data.DATAB
bus_rd_data[15] => rd_buf.DATAB
bus_rd_data[16] => rd_data.DATAB
bus_rd_data[16] => rd_buf.DATAB
bus_rd_data[17] => rd_data.DATAB
bus_rd_data[17] => rd_buf.DATAB
bus_rd_data[18] => rd_data.DATAB
bus_rd_data[18] => rd_buf.DATAB
bus_rd_data[19] => rd_data.DATAB
bus_rd_data[19] => rd_buf.DATAB
bus_rd_data[20] => rd_data.DATAB
bus_rd_data[20] => rd_buf.DATAB
bus_rd_data[21] => rd_data.DATAB
bus_rd_data[21] => rd_buf.DATAB
bus_rd_data[22] => rd_data.DATAB
bus_rd_data[22] => rd_buf.DATAB
bus_rd_data[23] => rd_data.DATAB
bus_rd_data[23] => rd_buf.DATAB
bus_rd_data[24] => rd_data.DATAB
bus_rd_data[24] => rd_buf.DATAB
bus_rd_data[25] => rd_data.DATAB
bus_rd_data[25] => rd_buf.DATAB
bus_rd_data[26] => rd_data.DATAB
bus_rd_data[26] => rd_buf.DATAB
bus_rd_data[27] => rd_data.DATAB
bus_rd_data[27] => rd_buf.DATAB
bus_rd_data[28] => rd_data.DATAB
bus_rd_data[28] => rd_buf.DATAB
bus_rd_data[29] => rd_data.DATAB
bus_rd_data[29] => rd_buf.DATAB
bus_rd_data[30] => rd_data.DATAB
bus_rd_data[30] => rd_buf.DATAB
bus_rd_data[31] => rd_data.DATAB
bus_rd_data[31] => rd_buf.DATAB
bus_rdy_ => Selector32.IN3
bus_rdy_ => bus_req_.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_addr.OUTPUTSELECT
bus_rdy_ => bus_rw.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => bus_wr_data.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => rd_buf.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => state.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_rdy_ => rd_data.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => state.OUTPUTSELECT
bus_grnt_ => bus_as_.OUTPUTSELECT
bus_req_ <= bus_req_~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] <= bus_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[1] <= bus_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[2] <= bus_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[3] <= bus_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[4] <= bus_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[5] <= bus_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[6] <= bus_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[7] <= bus_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[8] <= bus_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[9] <= bus_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[10] <= bus_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[11] <= bus_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[12] <= bus_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[13] <= bus_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[14] <= bus_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[15] <= bus_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[16] <= bus_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[17] <= bus_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[18] <= bus_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[19] <= bus_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[20] <= bus_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[21] <= bus_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[22] <= bus_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[23] <= bus_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[24] <= bus_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[25] <= bus_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[26] <= bus_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[27] <= bus_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[28] <= bus_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[29] <= bus_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_as_ <= bus_as_~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rw <= bus_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[0] <= bus_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[1] <= bus_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[2] <= bus_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[3] <= bus_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[4] <= bus_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[5] <= bus_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[6] <= bus_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[7] <= bus_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[8] <= bus_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[9] <= bus_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[10] <= bus_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[11] <= bus_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[12] <= bus_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[13] <= bus_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[14] <= bus_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[15] <= bus_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[16] <= bus_wr_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[17] <= bus_wr_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[18] <= bus_wr_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[19] <= bus_wr_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[20] <= bus_wr_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[21] <= bus_wr_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[22] <= bus_wr_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[23] <= bus_wr_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[24] <= bus_wr_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[25] <= bus_wr_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[26] <= bus_wr_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[27] <= bus_wr_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[28] <= bus_wr_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[29] <= bus_wr_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[30] <= bus_wr_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_wr_data[31] <= bus_wr_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|memu_top:memu_top_0|mem_ctrl:mem_ctrl_0
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => out.OUTPUTSELECT
ex_en => as_.OUTPUTSELECT
ex_en => miss_align.OUTPUTSELECT
ex_en => rw.OUTPUTSELECT
ex_mem_op[0] => Equal1.IN3
ex_mem_op[0] => Equal2.IN3
ex_mem_op[1] => Equal1.IN2
ex_mem_op[1] => Equal2.IN2
ex_mem_wr_data[0] => wr_data[0].DATAIN
ex_mem_wr_data[1] => wr_data[1].DATAIN
ex_mem_wr_data[2] => wr_data[2].DATAIN
ex_mem_wr_data[3] => wr_data[3].DATAIN
ex_mem_wr_data[4] => wr_data[4].DATAIN
ex_mem_wr_data[5] => wr_data[5].DATAIN
ex_mem_wr_data[6] => wr_data[6].DATAIN
ex_mem_wr_data[7] => wr_data[7].DATAIN
ex_mem_wr_data[8] => wr_data[8].DATAIN
ex_mem_wr_data[9] => wr_data[9].DATAIN
ex_mem_wr_data[10] => wr_data[10].DATAIN
ex_mem_wr_data[11] => wr_data[11].DATAIN
ex_mem_wr_data[12] => wr_data[12].DATAIN
ex_mem_wr_data[13] => wr_data[13].DATAIN
ex_mem_wr_data[14] => wr_data[14].DATAIN
ex_mem_wr_data[15] => wr_data[15].DATAIN
ex_mem_wr_data[16] => wr_data[16].DATAIN
ex_mem_wr_data[17] => wr_data[17].DATAIN
ex_mem_wr_data[18] => wr_data[18].DATAIN
ex_mem_wr_data[19] => wr_data[19].DATAIN
ex_mem_wr_data[20] => wr_data[20].DATAIN
ex_mem_wr_data[21] => wr_data[21].DATAIN
ex_mem_wr_data[22] => wr_data[22].DATAIN
ex_mem_wr_data[23] => wr_data[23].DATAIN
ex_mem_wr_data[24] => wr_data[24].DATAIN
ex_mem_wr_data[25] => wr_data[25].DATAIN
ex_mem_wr_data[26] => wr_data[26].DATAIN
ex_mem_wr_data[27] => wr_data[27].DATAIN
ex_mem_wr_data[28] => wr_data[28].DATAIN
ex_mem_wr_data[29] => wr_data[29].DATAIN
ex_mem_wr_data[30] => wr_data[30].DATAIN
ex_mem_wr_data[31] => wr_data[31].DATAIN
ex_out[0] => Selector31.IN5
ex_out[0] => Equal0.IN1
ex_out[1] => Selector30.IN5
ex_out[1] => Equal0.IN0
ex_out[2] => Selector29.IN5
ex_out[2] => addr[0].DATAIN
ex_out[3] => Selector28.IN5
ex_out[3] => addr[1].DATAIN
ex_out[4] => Selector27.IN5
ex_out[4] => addr[2].DATAIN
ex_out[5] => Selector26.IN5
ex_out[5] => addr[3].DATAIN
ex_out[6] => Selector25.IN5
ex_out[6] => addr[4].DATAIN
ex_out[7] => Selector24.IN5
ex_out[7] => addr[5].DATAIN
ex_out[8] => Selector23.IN5
ex_out[8] => addr[6].DATAIN
ex_out[9] => Selector22.IN5
ex_out[9] => addr[7].DATAIN
ex_out[10] => Selector21.IN5
ex_out[10] => addr[8].DATAIN
ex_out[11] => Selector20.IN5
ex_out[11] => addr[9].DATAIN
ex_out[12] => Selector19.IN5
ex_out[12] => addr[10].DATAIN
ex_out[13] => Selector18.IN5
ex_out[13] => addr[11].DATAIN
ex_out[14] => Selector17.IN5
ex_out[14] => addr[12].DATAIN
ex_out[15] => Selector16.IN5
ex_out[15] => addr[13].DATAIN
ex_out[16] => Selector15.IN5
ex_out[16] => addr[14].DATAIN
ex_out[17] => Selector14.IN5
ex_out[17] => addr[15].DATAIN
ex_out[18] => Selector13.IN5
ex_out[18] => addr[16].DATAIN
ex_out[19] => Selector12.IN5
ex_out[19] => addr[17].DATAIN
ex_out[20] => Selector11.IN5
ex_out[20] => addr[18].DATAIN
ex_out[21] => Selector10.IN5
ex_out[21] => addr[19].DATAIN
ex_out[22] => Selector9.IN5
ex_out[22] => addr[20].DATAIN
ex_out[23] => Selector8.IN5
ex_out[23] => addr[21].DATAIN
ex_out[24] => Selector7.IN5
ex_out[24] => addr[22].DATAIN
ex_out[25] => Selector6.IN5
ex_out[25] => addr[23].DATAIN
ex_out[26] => Selector5.IN5
ex_out[26] => addr[24].DATAIN
ex_out[27] => Selector4.IN5
ex_out[27] => addr[25].DATAIN
ex_out[28] => Selector3.IN5
ex_out[28] => addr[26].DATAIN
ex_out[29] => Selector2.IN5
ex_out[29] => addr[27].DATAIN
ex_out[30] => Selector1.IN5
ex_out[30] => addr[28].DATAIN
ex_out[31] => Selector0.IN5
ex_out[31] => addr[29].DATAIN
rd_data[0] => out.DATAB
rd_data[1] => out.DATAB
rd_data[2] => out.DATAB
rd_data[3] => out.DATAB
rd_data[4] => out.DATAB
rd_data[5] => out.DATAB
rd_data[6] => out.DATAB
rd_data[7] => out.DATAB
rd_data[8] => out.DATAB
rd_data[9] => out.DATAB
rd_data[10] => out.DATAB
rd_data[11] => out.DATAB
rd_data[12] => out.DATAB
rd_data[13] => out.DATAB
rd_data[14] => out.DATAB
rd_data[15] => out.DATAB
rd_data[16] => out.DATAB
rd_data[17] => out.DATAB
rd_data[18] => out.DATAB
rd_data[19] => out.DATAB
rd_data[20] => out.DATAB
rd_data[21] => out.DATAB
rd_data[22] => out.DATAB
rd_data[23] => out.DATAB
rd_data[24] => out.DATAB
rd_data[25] => out.DATAB
rd_data[26] => out.DATAB
rd_data[27] => out.DATAB
rd_data[28] => out.DATAB
rd_data[29] => out.DATAB
rd_data[30] => out.DATAB
rd_data[31] => out.DATAB
addr[0] <= ex_out[2].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ex_out[3].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ex_out[4].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ex_out[5].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ex_out[6].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ex_out[7].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ex_out[8].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ex_out[9].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= ex_out[10].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= ex_out[11].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= ex_out[12].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= ex_out[13].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= ex_out[14].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= ex_out[15].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= ex_out[16].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= ex_out[17].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= ex_out[18].DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= ex_out[19].DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= ex_out[20].DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= ex_out[21].DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= ex_out[22].DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= ex_out[23].DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= ex_out[24].DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= ex_out[25].DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= ex_out[26].DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= ex_out[27].DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= ex_out[28].DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= ex_out[29].DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= ex_out[30].DB_MAX_OUTPUT_PORT_TYPE
addr[29] <= ex_out[31].DB_MAX_OUTPUT_PORT_TYPE
as_ <= as_.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= ex_mem_wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= ex_mem_wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= ex_mem_wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= ex_mem_wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= ex_mem_wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= ex_mem_wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= ex_mem_wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= ex_mem_wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= ex_mem_wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= ex_mem_wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= ex_mem_wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= ex_mem_wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= ex_mem_wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= ex_mem_wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= ex_mem_wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= ex_mem_wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
wr_data[16] <= ex_mem_wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
wr_data[17] <= ex_mem_wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
wr_data[18] <= ex_mem_wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
wr_data[19] <= ex_mem_wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
wr_data[20] <= ex_mem_wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
wr_data[21] <= ex_mem_wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
wr_data[22] <= ex_mem_wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
wr_data[23] <= ex_mem_wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
wr_data[24] <= ex_mem_wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
wr_data[25] <= ex_mem_wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
wr_data[26] <= ex_mem_wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
wr_data[27] <= ex_mem_wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
wr_data[28] <= ex_mem_wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
wr_data[29] <= ex_mem_wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
wr_data[30] <= ex_mem_wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
wr_data[31] <= ex_mem_wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
miss_align <= miss_align.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|memu_top:memu_top_0|mem_reg:mem_reg_0
clk => mem_out[0]~reg0.CLK
clk => mem_out[1]~reg0.CLK
clk => mem_out[2]~reg0.CLK
clk => mem_out[3]~reg0.CLK
clk => mem_out[4]~reg0.CLK
clk => mem_out[5]~reg0.CLK
clk => mem_out[6]~reg0.CLK
clk => mem_out[7]~reg0.CLK
clk => mem_out[8]~reg0.CLK
clk => mem_out[9]~reg0.CLK
clk => mem_out[10]~reg0.CLK
clk => mem_out[11]~reg0.CLK
clk => mem_out[12]~reg0.CLK
clk => mem_out[13]~reg0.CLK
clk => mem_out[14]~reg0.CLK
clk => mem_out[15]~reg0.CLK
clk => mem_out[16]~reg0.CLK
clk => mem_out[17]~reg0.CLK
clk => mem_out[18]~reg0.CLK
clk => mem_out[19]~reg0.CLK
clk => mem_out[20]~reg0.CLK
clk => mem_out[21]~reg0.CLK
clk => mem_out[22]~reg0.CLK
clk => mem_out[23]~reg0.CLK
clk => mem_out[24]~reg0.CLK
clk => mem_out[25]~reg0.CLK
clk => mem_out[26]~reg0.CLK
clk => mem_out[27]~reg0.CLK
clk => mem_out[28]~reg0.CLK
clk => mem_out[29]~reg0.CLK
clk => mem_out[30]~reg0.CLK
clk => mem_out[31]~reg0.CLK
clk => mem_exp_code[0]~reg0.CLK
clk => mem_exp_code[1]~reg0.CLK
clk => mem_exp_code[2]~reg0.CLK
clk => mem_gpr_we_~reg0.CLK
clk => mem_dst_addr[0]~reg0.CLK
clk => mem_dst_addr[1]~reg0.CLK
clk => mem_dst_addr[2]~reg0.CLK
clk => mem_dst_addr[3]~reg0.CLK
clk => mem_dst_addr[4]~reg0.CLK
clk => mem_ctrl_op[0]~reg0.CLK
clk => mem_ctrl_op[1]~reg0.CLK
clk => mem_br_flag~reg0.CLK
clk => mem_en~reg0.CLK
clk => mem_pc[0]~reg0.CLK
clk => mem_pc[1]~reg0.CLK
clk => mem_pc[2]~reg0.CLK
clk => mem_pc[3]~reg0.CLK
clk => mem_pc[4]~reg0.CLK
clk => mem_pc[5]~reg0.CLK
clk => mem_pc[6]~reg0.CLK
clk => mem_pc[7]~reg0.CLK
clk => mem_pc[8]~reg0.CLK
clk => mem_pc[9]~reg0.CLK
clk => mem_pc[10]~reg0.CLK
clk => mem_pc[11]~reg0.CLK
clk => mem_pc[12]~reg0.CLK
clk => mem_pc[13]~reg0.CLK
clk => mem_pc[14]~reg0.CLK
clk => mem_pc[15]~reg0.CLK
clk => mem_pc[16]~reg0.CLK
clk => mem_pc[17]~reg0.CLK
clk => mem_pc[18]~reg0.CLK
clk => mem_pc[19]~reg0.CLK
clk => mem_pc[20]~reg0.CLK
clk => mem_pc[21]~reg0.CLK
clk => mem_pc[22]~reg0.CLK
clk => mem_pc[23]~reg0.CLK
clk => mem_pc[24]~reg0.CLK
clk => mem_pc[25]~reg0.CLK
clk => mem_pc[26]~reg0.CLK
clk => mem_pc[27]~reg0.CLK
clk => mem_pc[28]~reg0.CLK
clk => mem_pc[29]~reg0.CLK
reset => mem_out[0]~reg0.ACLR
reset => mem_out[1]~reg0.ACLR
reset => mem_out[2]~reg0.ACLR
reset => mem_out[3]~reg0.ACLR
reset => mem_out[4]~reg0.ACLR
reset => mem_out[5]~reg0.ACLR
reset => mem_out[6]~reg0.ACLR
reset => mem_out[7]~reg0.ACLR
reset => mem_out[8]~reg0.ACLR
reset => mem_out[9]~reg0.ACLR
reset => mem_out[10]~reg0.ACLR
reset => mem_out[11]~reg0.ACLR
reset => mem_out[12]~reg0.ACLR
reset => mem_out[13]~reg0.ACLR
reset => mem_out[14]~reg0.ACLR
reset => mem_out[15]~reg0.ACLR
reset => mem_out[16]~reg0.ACLR
reset => mem_out[17]~reg0.ACLR
reset => mem_out[18]~reg0.ACLR
reset => mem_out[19]~reg0.ACLR
reset => mem_out[20]~reg0.ACLR
reset => mem_out[21]~reg0.ACLR
reset => mem_out[22]~reg0.ACLR
reset => mem_out[23]~reg0.ACLR
reset => mem_out[24]~reg0.ACLR
reset => mem_out[25]~reg0.ACLR
reset => mem_out[26]~reg0.ACLR
reset => mem_out[27]~reg0.ACLR
reset => mem_out[28]~reg0.ACLR
reset => mem_out[29]~reg0.ACLR
reset => mem_out[30]~reg0.ACLR
reset => mem_out[31]~reg0.ACLR
reset => mem_exp_code[0]~reg0.ACLR
reset => mem_exp_code[1]~reg0.ACLR
reset => mem_exp_code[2]~reg0.ACLR
reset => mem_gpr_we_~reg0.PRESET
reset => mem_dst_addr[0]~reg0.ACLR
reset => mem_dst_addr[1]~reg0.ACLR
reset => mem_dst_addr[2]~reg0.ACLR
reset => mem_dst_addr[3]~reg0.ACLR
reset => mem_dst_addr[4]~reg0.ACLR
reset => mem_ctrl_op[0]~reg0.ACLR
reset => mem_ctrl_op[1]~reg0.ACLR
reset => mem_br_flag~reg0.ACLR
reset => mem_en~reg0.ACLR
reset => mem_pc[0]~reg0.ACLR
reset => mem_pc[1]~reg0.ACLR
reset => mem_pc[2]~reg0.ACLR
reset => mem_pc[3]~reg0.ACLR
reset => mem_pc[4]~reg0.ACLR
reset => mem_pc[5]~reg0.ACLR
reset => mem_pc[6]~reg0.ACLR
reset => mem_pc[7]~reg0.ACLR
reset => mem_pc[8]~reg0.ACLR
reset => mem_pc[9]~reg0.ACLR
reset => mem_pc[10]~reg0.ACLR
reset => mem_pc[11]~reg0.ACLR
reset => mem_pc[12]~reg0.ACLR
reset => mem_pc[13]~reg0.ACLR
reset => mem_pc[14]~reg0.ACLR
reset => mem_pc[15]~reg0.ACLR
reset => mem_pc[16]~reg0.ACLR
reset => mem_pc[17]~reg0.ACLR
reset => mem_pc[18]~reg0.ACLR
reset => mem_pc[19]~reg0.ACLR
reset => mem_pc[20]~reg0.ACLR
reset => mem_pc[21]~reg0.ACLR
reset => mem_pc[22]~reg0.ACLR
reset => mem_pc[23]~reg0.ACLR
reset => mem_pc[24]~reg0.ACLR
reset => mem_pc[25]~reg0.ACLR
reset => mem_pc[26]~reg0.ACLR
reset => mem_pc[27]~reg0.ACLR
reset => mem_pc[28]~reg0.ACLR
reset => mem_pc[29]~reg0.ACLR
stall => mem_out[0]~reg0.ENA
stall => mem_pc[29]~reg0.ENA
stall => mem_pc[28]~reg0.ENA
stall => mem_pc[27]~reg0.ENA
stall => mem_pc[26]~reg0.ENA
stall => mem_pc[25]~reg0.ENA
stall => mem_pc[24]~reg0.ENA
stall => mem_pc[23]~reg0.ENA
stall => mem_pc[22]~reg0.ENA
stall => mem_pc[21]~reg0.ENA
stall => mem_pc[20]~reg0.ENA
stall => mem_pc[19]~reg0.ENA
stall => mem_pc[18]~reg0.ENA
stall => mem_pc[17]~reg0.ENA
stall => mem_pc[16]~reg0.ENA
stall => mem_pc[15]~reg0.ENA
stall => mem_pc[14]~reg0.ENA
stall => mem_pc[13]~reg0.ENA
stall => mem_pc[12]~reg0.ENA
stall => mem_pc[11]~reg0.ENA
stall => mem_pc[10]~reg0.ENA
stall => mem_pc[9]~reg0.ENA
stall => mem_pc[8]~reg0.ENA
stall => mem_pc[7]~reg0.ENA
stall => mem_pc[6]~reg0.ENA
stall => mem_pc[5]~reg0.ENA
stall => mem_pc[4]~reg0.ENA
stall => mem_pc[3]~reg0.ENA
stall => mem_pc[2]~reg0.ENA
stall => mem_pc[1]~reg0.ENA
stall => mem_pc[0]~reg0.ENA
stall => mem_en~reg0.ENA
stall => mem_br_flag~reg0.ENA
stall => mem_ctrl_op[1]~reg0.ENA
stall => mem_ctrl_op[0]~reg0.ENA
stall => mem_dst_addr[4]~reg0.ENA
stall => mem_dst_addr[3]~reg0.ENA
stall => mem_dst_addr[2]~reg0.ENA
stall => mem_dst_addr[1]~reg0.ENA
stall => mem_dst_addr[0]~reg0.ENA
stall => mem_gpr_we_~reg0.ENA
stall => mem_exp_code[2]~reg0.ENA
stall => mem_exp_code[1]~reg0.ENA
stall => mem_exp_code[0]~reg0.ENA
stall => mem_out[31]~reg0.ENA
stall => mem_out[30]~reg0.ENA
stall => mem_out[29]~reg0.ENA
stall => mem_out[28]~reg0.ENA
stall => mem_out[27]~reg0.ENA
stall => mem_out[26]~reg0.ENA
stall => mem_out[25]~reg0.ENA
stall => mem_out[24]~reg0.ENA
stall => mem_out[23]~reg0.ENA
stall => mem_out[22]~reg0.ENA
stall => mem_out[21]~reg0.ENA
stall => mem_out[20]~reg0.ENA
stall => mem_out[19]~reg0.ENA
stall => mem_out[18]~reg0.ENA
stall => mem_out[17]~reg0.ENA
stall => mem_out[16]~reg0.ENA
stall => mem_out[15]~reg0.ENA
stall => mem_out[14]~reg0.ENA
stall => mem_out[13]~reg0.ENA
stall => mem_out[12]~reg0.ENA
stall => mem_out[11]~reg0.ENA
stall => mem_out[10]~reg0.ENA
stall => mem_out[9]~reg0.ENA
stall => mem_out[8]~reg0.ENA
stall => mem_out[7]~reg0.ENA
stall => mem_out[6]~reg0.ENA
stall => mem_out[5]~reg0.ENA
stall => mem_out[4]~reg0.ENA
stall => mem_out[3]~reg0.ENA
stall => mem_out[2]~reg0.ENA
stall => mem_out[1]~reg0.ENA
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_pc.OUTPUTSELECT
flush => mem_en.OUTPUTSELECT
flush => mem_br_flag.OUTPUTSELECT
flush => mem_ctrl_op.OUTPUTSELECT
flush => mem_ctrl_op.OUTPUTSELECT
flush => mem_dst_addr.OUTPUTSELECT
flush => mem_dst_addr.OUTPUTSELECT
flush => mem_dst_addr.OUTPUTSELECT
flush => mem_dst_addr.OUTPUTSELECT
flush => mem_dst_addr.OUTPUTSELECT
flush => mem_gpr_we_.OUTPUTSELECT
flush => mem_exp_code.OUTPUTSELECT
flush => mem_exp_code.OUTPUTSELECT
flush => mem_exp_code.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
flush => mem_out.OUTPUTSELECT
out[0] => mem_out.DATAA
out[1] => mem_out.DATAA
out[2] => mem_out.DATAA
out[3] => mem_out.DATAA
out[4] => mem_out.DATAA
out[5] => mem_out.DATAA
out[6] => mem_out.DATAA
out[7] => mem_out.DATAA
out[8] => mem_out.DATAA
out[9] => mem_out.DATAA
out[10] => mem_out.DATAA
out[11] => mem_out.DATAA
out[12] => mem_out.DATAA
out[13] => mem_out.DATAA
out[14] => mem_out.DATAA
out[15] => mem_out.DATAA
out[16] => mem_out.DATAA
out[17] => mem_out.DATAA
out[18] => mem_out.DATAA
out[19] => mem_out.DATAA
out[20] => mem_out.DATAA
out[21] => mem_out.DATAA
out[22] => mem_out.DATAA
out[23] => mem_out.DATAA
out[24] => mem_out.DATAA
out[25] => mem_out.DATAA
out[26] => mem_out.DATAA
out[27] => mem_out.DATAA
out[28] => mem_out.DATAA
out[29] => mem_out.DATAA
out[30] => mem_out.DATAA
out[31] => mem_out.DATAA
miss_align => mem_ctrl_op.OUTPUTSELECT
miss_align => mem_ctrl_op.OUTPUTSELECT
miss_align => mem_dst_addr.OUTPUTSELECT
miss_align => mem_dst_addr.OUTPUTSELECT
miss_align => mem_dst_addr.OUTPUTSELECT
miss_align => mem_dst_addr.OUTPUTSELECT
miss_align => mem_dst_addr.OUTPUTSELECT
miss_align => mem_gpr_we_.OUTPUTSELECT
miss_align => mem_exp_code.OUTPUTSELECT
miss_align => mem_exp_code.OUTPUTSELECT
miss_align => mem_exp_code.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
miss_align => mem_out.OUTPUTSELECT
ex_pc[0] => mem_pc.DATAA
ex_pc[1] => mem_pc.DATAA
ex_pc[2] => mem_pc.DATAA
ex_pc[3] => mem_pc.DATAA
ex_pc[4] => mem_pc.DATAA
ex_pc[5] => mem_pc.DATAA
ex_pc[6] => mem_pc.DATAA
ex_pc[7] => mem_pc.DATAA
ex_pc[8] => mem_pc.DATAA
ex_pc[9] => mem_pc.DATAA
ex_pc[10] => mem_pc.DATAA
ex_pc[11] => mem_pc.DATAA
ex_pc[12] => mem_pc.DATAA
ex_pc[13] => mem_pc.DATAA
ex_pc[14] => mem_pc.DATAA
ex_pc[15] => mem_pc.DATAA
ex_pc[16] => mem_pc.DATAA
ex_pc[17] => mem_pc.DATAA
ex_pc[18] => mem_pc.DATAA
ex_pc[19] => mem_pc.DATAA
ex_pc[20] => mem_pc.DATAA
ex_pc[21] => mem_pc.DATAA
ex_pc[22] => mem_pc.DATAA
ex_pc[23] => mem_pc.DATAA
ex_pc[24] => mem_pc.DATAA
ex_pc[25] => mem_pc.DATAA
ex_pc[26] => mem_pc.DATAA
ex_pc[27] => mem_pc.DATAA
ex_pc[28] => mem_pc.DATAA
ex_pc[29] => mem_pc.DATAA
ex_en => mem_en.DATAA
ex_br_flag => mem_br_flag.DATAA
ex_ctrl_op[0] => mem_ctrl_op.DATAA
ex_ctrl_op[1] => mem_ctrl_op.DATAA
ex_dst_addr[0] => mem_dst_addr.DATAA
ex_dst_addr[1] => mem_dst_addr.DATAA
ex_dst_addr[2] => mem_dst_addr.DATAA
ex_dst_addr[3] => mem_dst_addr.DATAA
ex_dst_addr[4] => mem_dst_addr.DATAA
ex_gpr_we_ => mem_gpr_we_.DATAA
ex_exp_code[0] => mem_exp_code.DATAA
ex_exp_code[1] => mem_exp_code.DATAA
ex_exp_code[2] => mem_exp_code.DATAA
mem_pc[0] <= mem_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[1] <= mem_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[2] <= mem_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[3] <= mem_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[4] <= mem_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[5] <= mem_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[6] <= mem_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[7] <= mem_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[8] <= mem_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[9] <= mem_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[10] <= mem_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[11] <= mem_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[12] <= mem_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[13] <= mem_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[14] <= mem_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[15] <= mem_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[16] <= mem_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[17] <= mem_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[18] <= mem_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[19] <= mem_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[20] <= mem_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[21] <= mem_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[22] <= mem_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[23] <= mem_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[24] <= mem_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[25] <= mem_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[26] <= mem_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[27] <= mem_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[28] <= mem_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[29] <= mem_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_en <= mem_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_br_flag <= mem_br_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl_op[0] <= mem_ctrl_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl_op[1] <= mem_ctrl_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_dst_addr[0] <= mem_dst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_dst_addr[1] <= mem_dst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_dst_addr[2] <= mem_dst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_dst_addr[3] <= mem_dst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_dst_addr[4] <= mem_dst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_gpr_we_ <= mem_gpr_we_~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exp_code[0] <= mem_exp_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exp_code[1] <= mem_exp_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exp_code[2] <= mem_exp_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[0] <= mem_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[1] <= mem_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[2] <= mem_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[3] <= mem_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[4] <= mem_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[5] <= mem_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[6] <= mem_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[7] <= mem_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[8] <= mem_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[9] <= mem_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[10] <= mem_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[11] <= mem_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[12] <= mem_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[13] <= mem_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[14] <= mem_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[15] <= mem_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[16] <= mem_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[17] <= mem_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[18] <= mem_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[19] <= mem_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[20] <= mem_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[21] <= mem_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[22] <= mem_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[23] <= mem_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[24] <= mem_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[25] <= mem_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[26] <= mem_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[27] <= mem_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[28] <= mem_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[29] <= mem_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[30] <= mem_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[31] <= mem_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_top|cpu_ctrl:cpu_ctrl_0
clk => br_flag.CLK
clk => pre_pc[0].CLK
clk => pre_pc[1].CLK
clk => pre_pc[2].CLK
clk => pre_pc[3].CLK
clk => pre_pc[4].CLK
clk => pre_pc[5].CLK
clk => pre_pc[6].CLK
clk => pre_pc[7].CLK
clk => pre_pc[8].CLK
clk => pre_pc[9].CLK
clk => pre_pc[10].CLK
clk => pre_pc[11].CLK
clk => pre_pc[12].CLK
clk => pre_pc[13].CLK
clk => pre_pc[14].CLK
clk => pre_pc[15].CLK
clk => pre_pc[16].CLK
clk => pre_pc[17].CLK
clk => pre_pc[18].CLK
clk => pre_pc[19].CLK
clk => pre_pc[20].CLK
clk => pre_pc[21].CLK
clk => pre_pc[22].CLK
clk => pre_pc[23].CLK
clk => pre_pc[24].CLK
clk => pre_pc[25].CLK
clk => pre_pc[26].CLK
clk => pre_pc[27].CLK
clk => pre_pc[28].CLK
clk => pre_pc[29].CLK
clk => exp_vector[0].CLK
clk => exp_vector[1].CLK
clk => exp_vector[2].CLK
clk => exp_vector[3].CLK
clk => exp_vector[4].CLK
clk => exp_vector[5].CLK
clk => exp_vector[6].CLK
clk => exp_vector[7].CLK
clk => exp_vector[8].CLK
clk => exp_vector[9].CLK
clk => exp_vector[10].CLK
clk => exp_vector[11].CLK
clk => exp_vector[12].CLK
clk => exp_vector[13].CLK
clk => exp_vector[14].CLK
clk => exp_vector[15].CLK
clk => exp_vector[16].CLK
clk => exp_vector[17].CLK
clk => exp_vector[18].CLK
clk => exp_vector[19].CLK
clk => exp_vector[20].CLK
clk => exp_vector[21].CLK
clk => exp_vector[22].CLK
clk => exp_vector[23].CLK
clk => exp_vector[24].CLK
clk => exp_vector[25].CLK
clk => exp_vector[26].CLK
clk => exp_vector[27].CLK
clk => exp_vector[28].CLK
clk => exp_vector[29].CLK
clk => epc[0].CLK
clk => epc[1].CLK
clk => epc[2].CLK
clk => epc[3].CLK
clk => epc[4].CLK
clk => epc[5].CLK
clk => epc[6].CLK
clk => epc[7].CLK
clk => epc[8].CLK
clk => epc[9].CLK
clk => epc[10].CLK
clk => epc[11].CLK
clk => epc[12].CLK
clk => epc[13].CLK
clk => epc[14].CLK
clk => epc[15].CLK
clk => epc[16].CLK
clk => epc[17].CLK
clk => epc[18].CLK
clk => epc[19].CLK
clk => epc[20].CLK
clk => epc[21].CLK
clk => epc[22].CLK
clk => epc[23].CLK
clk => epc[24].CLK
clk => epc[25].CLK
clk => epc[26].CLK
clk => epc[27].CLK
clk => epc[28].CLK
clk => epc[29].CLK
clk => dly_flag.CLK
clk => mask[0].CLK
clk => mask[1].CLK
clk => mask[2].CLK
clk => mask[3].CLK
clk => mask[4].CLK
clk => mask[5].CLK
clk => mask[6].CLK
clk => mask[7].CLK
clk => exp_code[0].CLK
clk => exp_code[1].CLK
clk => exp_code[2].CLK
clk => pre_int_en.CLK
clk => pre_exe_mode.CLK
clk => int_en.CLK
clk => exe_mode~reg0.CLK
reset => br_flag.ACLR
reset => pre_pc[0].ACLR
reset => pre_pc[1].ACLR
reset => pre_pc[2].ACLR
reset => pre_pc[3].ACLR
reset => pre_pc[4].ACLR
reset => pre_pc[5].ACLR
reset => pre_pc[6].ACLR
reset => pre_pc[7].ACLR
reset => pre_pc[8].ACLR
reset => pre_pc[9].ACLR
reset => pre_pc[10].ACLR
reset => pre_pc[11].ACLR
reset => pre_pc[12].ACLR
reset => pre_pc[13].ACLR
reset => pre_pc[14].ACLR
reset => pre_pc[15].ACLR
reset => pre_pc[16].ACLR
reset => pre_pc[17].ACLR
reset => pre_pc[18].ACLR
reset => pre_pc[19].ACLR
reset => pre_pc[20].ACLR
reset => pre_pc[21].ACLR
reset => pre_pc[22].ACLR
reset => pre_pc[23].ACLR
reset => pre_pc[24].ACLR
reset => pre_pc[25].ACLR
reset => pre_pc[26].ACLR
reset => pre_pc[27].ACLR
reset => pre_pc[28].ACLR
reset => pre_pc[29].ACLR
reset => exp_vector[0].ACLR
reset => exp_vector[1].ACLR
reset => exp_vector[2].ACLR
reset => exp_vector[3].ACLR
reset => exp_vector[4].ACLR
reset => exp_vector[5].ACLR
reset => exp_vector[6].ACLR
reset => exp_vector[7].ACLR
reset => exp_vector[8].ACLR
reset => exp_vector[9].ACLR
reset => exp_vector[10].ACLR
reset => exp_vector[11].ACLR
reset => exp_vector[12].ACLR
reset => exp_vector[13].ACLR
reset => exp_vector[14].ACLR
reset => exp_vector[15].ACLR
reset => exp_vector[16].ACLR
reset => exp_vector[17].ACLR
reset => exp_vector[18].ACLR
reset => exp_vector[19].ACLR
reset => exp_vector[20].ACLR
reset => exp_vector[21].ACLR
reset => exp_vector[22].ACLR
reset => exp_vector[23].ACLR
reset => exp_vector[24].ACLR
reset => exp_vector[25].ACLR
reset => exp_vector[26].ACLR
reset => exp_vector[27].ACLR
reset => exp_vector[28].ACLR
reset => exp_vector[29].ACLR
reset => epc[0].ACLR
reset => epc[1].ACLR
reset => epc[2].ACLR
reset => epc[3].ACLR
reset => epc[4].ACLR
reset => epc[5].ACLR
reset => epc[6].ACLR
reset => epc[7].ACLR
reset => epc[8].ACLR
reset => epc[9].ACLR
reset => epc[10].ACLR
reset => epc[11].ACLR
reset => epc[12].ACLR
reset => epc[13].ACLR
reset => epc[14].ACLR
reset => epc[15].ACLR
reset => epc[16].ACLR
reset => epc[17].ACLR
reset => epc[18].ACLR
reset => epc[19].ACLR
reset => epc[20].ACLR
reset => epc[21].ACLR
reset => epc[22].ACLR
reset => epc[23].ACLR
reset => epc[24].ACLR
reset => epc[25].ACLR
reset => epc[26].ACLR
reset => epc[27].ACLR
reset => epc[28].ACLR
reset => epc[29].ACLR
reset => dly_flag.ACLR
reset => mask[0].PRESET
reset => mask[1].PRESET
reset => mask[2].PRESET
reset => mask[3].PRESET
reset => mask[4].PRESET
reset => mask[5].PRESET
reset => mask[6].PRESET
reset => mask[7].PRESET
reset => exp_code[0].ACLR
reset => exp_code[1].ACLR
reset => exp_code[2].ACLR
reset => pre_int_en.ACLR
reset => pre_exe_mode.ACLR
reset => int_en.ACLR
reset => exe_mode~reg0.ACLR
creg_rd_addr[0] => Mux0.IN33
creg_rd_addr[0] => Mux1.IN33
creg_rd_addr[0] => Mux2.IN33
creg_rd_addr[0] => Mux3.IN33
creg_rd_addr[0] => Mux4.IN33
creg_rd_addr[0] => Mux5.IN33
creg_rd_addr[0] => Mux6.IN33
creg_rd_addr[0] => Mux7.IN33
creg_rd_addr[0] => Mux8.IN33
creg_rd_addr[0] => Mux9.IN33
creg_rd_addr[0] => Mux10.IN33
creg_rd_addr[0] => Mux11.IN33
creg_rd_addr[0] => Mux12.IN33
creg_rd_addr[0] => Mux13.IN33
creg_rd_addr[0] => Mux14.IN33
creg_rd_addr[0] => Mux15.IN33
creg_rd_addr[0] => Mux16.IN33
creg_rd_addr[0] => Mux17.IN33
creg_rd_addr[0] => Mux18.IN33
creg_rd_addr[0] => Mux19.IN33
creg_rd_addr[0] => Mux20.IN33
creg_rd_addr[0] => Mux21.IN33
creg_rd_addr[0] => Mux22.IN33
creg_rd_addr[0] => Mux23.IN33
creg_rd_addr[0] => Mux24.IN31
creg_rd_addr[0] => Mux25.IN31
creg_rd_addr[0] => Mux26.IN31
creg_rd_addr[0] => Mux27.IN31
creg_rd_addr[0] => Mux28.IN30
creg_rd_addr[0] => Mux29.IN30
creg_rd_addr[0] => Mux30.IN31
creg_rd_addr[0] => Mux31.IN31
creg_rd_addr[1] => Mux0.IN32
creg_rd_addr[1] => Mux1.IN32
creg_rd_addr[1] => Mux2.IN32
creg_rd_addr[1] => Mux3.IN32
creg_rd_addr[1] => Mux4.IN32
creg_rd_addr[1] => Mux5.IN32
creg_rd_addr[1] => Mux6.IN32
creg_rd_addr[1] => Mux7.IN32
creg_rd_addr[1] => Mux8.IN32
creg_rd_addr[1] => Mux9.IN32
creg_rd_addr[1] => Mux10.IN32
creg_rd_addr[1] => Mux11.IN32
creg_rd_addr[1] => Mux12.IN32
creg_rd_addr[1] => Mux13.IN32
creg_rd_addr[1] => Mux14.IN32
creg_rd_addr[1] => Mux15.IN32
creg_rd_addr[1] => Mux16.IN32
creg_rd_addr[1] => Mux17.IN32
creg_rd_addr[1] => Mux18.IN32
creg_rd_addr[1] => Mux19.IN32
creg_rd_addr[1] => Mux20.IN32
creg_rd_addr[1] => Mux21.IN32
creg_rd_addr[1] => Mux22.IN32
creg_rd_addr[1] => Mux23.IN32
creg_rd_addr[1] => Mux24.IN30
creg_rd_addr[1] => Mux25.IN30
creg_rd_addr[1] => Mux26.IN30
creg_rd_addr[1] => Mux27.IN30
creg_rd_addr[1] => Mux28.IN29
creg_rd_addr[1] => Mux29.IN29
creg_rd_addr[1] => Mux30.IN30
creg_rd_addr[1] => Mux31.IN30
creg_rd_addr[2] => Mux0.IN31
creg_rd_addr[2] => Mux1.IN31
creg_rd_addr[2] => Mux2.IN31
creg_rd_addr[2] => Mux3.IN31
creg_rd_addr[2] => Mux4.IN31
creg_rd_addr[2] => Mux5.IN31
creg_rd_addr[2] => Mux6.IN31
creg_rd_addr[2] => Mux7.IN31
creg_rd_addr[2] => Mux8.IN31
creg_rd_addr[2] => Mux9.IN31
creg_rd_addr[2] => Mux10.IN31
creg_rd_addr[2] => Mux11.IN31
creg_rd_addr[2] => Mux12.IN31
creg_rd_addr[2] => Mux13.IN31
creg_rd_addr[2] => Mux14.IN31
creg_rd_addr[2] => Mux15.IN31
creg_rd_addr[2] => Mux16.IN31
creg_rd_addr[2] => Mux17.IN31
creg_rd_addr[2] => Mux18.IN31
creg_rd_addr[2] => Mux19.IN31
creg_rd_addr[2] => Mux20.IN31
creg_rd_addr[2] => Mux21.IN31
creg_rd_addr[2] => Mux22.IN31
creg_rd_addr[2] => Mux23.IN31
creg_rd_addr[2] => Mux24.IN29
creg_rd_addr[2] => Mux25.IN29
creg_rd_addr[2] => Mux26.IN29
creg_rd_addr[2] => Mux27.IN29
creg_rd_addr[2] => Mux28.IN28
creg_rd_addr[2] => Mux29.IN28
creg_rd_addr[2] => Mux30.IN29
creg_rd_addr[2] => Mux31.IN29
creg_rd_addr[3] => Mux0.IN30
creg_rd_addr[3] => Mux1.IN30
creg_rd_addr[3] => Mux2.IN30
creg_rd_addr[3] => Mux3.IN30
creg_rd_addr[3] => Mux4.IN30
creg_rd_addr[3] => Mux5.IN30
creg_rd_addr[3] => Mux6.IN30
creg_rd_addr[3] => Mux7.IN30
creg_rd_addr[3] => Mux8.IN30
creg_rd_addr[3] => Mux9.IN30
creg_rd_addr[3] => Mux10.IN30
creg_rd_addr[3] => Mux11.IN30
creg_rd_addr[3] => Mux12.IN30
creg_rd_addr[3] => Mux13.IN30
creg_rd_addr[3] => Mux14.IN30
creg_rd_addr[3] => Mux15.IN30
creg_rd_addr[3] => Mux16.IN30
creg_rd_addr[3] => Mux17.IN30
creg_rd_addr[3] => Mux18.IN30
creg_rd_addr[3] => Mux19.IN30
creg_rd_addr[3] => Mux20.IN30
creg_rd_addr[3] => Mux21.IN30
creg_rd_addr[3] => Mux22.IN30
creg_rd_addr[3] => Mux23.IN30
creg_rd_addr[3] => Mux24.IN28
creg_rd_addr[3] => Mux25.IN28
creg_rd_addr[3] => Mux26.IN28
creg_rd_addr[3] => Mux27.IN28
creg_rd_addr[3] => Mux28.IN27
creg_rd_addr[3] => Mux29.IN27
creg_rd_addr[3] => Mux30.IN28
creg_rd_addr[3] => Mux31.IN28
creg_rd_addr[4] => Mux0.IN29
creg_rd_addr[4] => Mux1.IN29
creg_rd_addr[4] => Mux2.IN29
creg_rd_addr[4] => Mux3.IN29
creg_rd_addr[4] => Mux4.IN29
creg_rd_addr[4] => Mux5.IN29
creg_rd_addr[4] => Mux6.IN29
creg_rd_addr[4] => Mux7.IN29
creg_rd_addr[4] => Mux8.IN29
creg_rd_addr[4] => Mux9.IN29
creg_rd_addr[4] => Mux10.IN29
creg_rd_addr[4] => Mux11.IN29
creg_rd_addr[4] => Mux12.IN29
creg_rd_addr[4] => Mux13.IN29
creg_rd_addr[4] => Mux14.IN29
creg_rd_addr[4] => Mux15.IN29
creg_rd_addr[4] => Mux16.IN29
creg_rd_addr[4] => Mux17.IN29
creg_rd_addr[4] => Mux18.IN29
creg_rd_addr[4] => Mux19.IN29
creg_rd_addr[4] => Mux20.IN29
creg_rd_addr[4] => Mux21.IN29
creg_rd_addr[4] => Mux22.IN29
creg_rd_addr[4] => Mux23.IN29
creg_rd_addr[4] => Mux24.IN27
creg_rd_addr[4] => Mux25.IN27
creg_rd_addr[4] => Mux26.IN27
creg_rd_addr[4] => Mux27.IN27
creg_rd_addr[4] => Mux28.IN26
creg_rd_addr[4] => Mux29.IN26
creg_rd_addr[4] => Mux30.IN27
creg_rd_addr[4] => Mux31.IN27
creg_rd_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
creg_rd_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
exe_mode <= exe_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq[0] => always1.IN1
irq[0] => Mux31.IN33
irq[1] => always1.IN1
irq[1] => Mux30.IN32
irq[2] => always1.IN1
irq[2] => Mux29.IN31
irq[3] => always1.IN1
irq[3] => Mux28.IN31
irq[4] => always1.IN1
irq[4] => Mux27.IN32
irq[5] => always1.IN1
irq[5] => Mux26.IN32
irq[6] => always1.IN1
irq[6] => Mux25.IN32
irq[7] => always1.IN1
irq[7] => Mux24.IN32
int_detect <= always1.DB_MAX_OUTPUT_PORT_TYPE
id_pc[0] => Mux29.IN32
id_pc[1] => Mux28.IN32
id_pc[2] => Mux27.IN33
id_pc[3] => Mux26.IN33
id_pc[4] => Mux25.IN33
id_pc[5] => Mux24.IN33
id_pc[6] => Mux23.IN34
id_pc[7] => Mux22.IN34
id_pc[8] => Mux21.IN34
id_pc[9] => Mux20.IN34
id_pc[10] => Mux19.IN34
id_pc[11] => Mux18.IN34
id_pc[12] => Mux17.IN34
id_pc[13] => Mux16.IN34
id_pc[14] => Mux15.IN34
id_pc[15] => Mux14.IN34
id_pc[16] => Mux13.IN34
id_pc[17] => Mux12.IN34
id_pc[18] => Mux11.IN34
id_pc[19] => Mux10.IN34
id_pc[20] => Mux9.IN34
id_pc[21] => Mux8.IN34
id_pc[22] => Mux7.IN34
id_pc[23] => Mux6.IN34
id_pc[24] => Mux5.IN34
id_pc[25] => Mux4.IN34
id_pc[26] => Mux3.IN34
id_pc[27] => Mux2.IN34
id_pc[28] => Mux1.IN34
id_pc[29] => Mux0.IN34
mem_pc[0] => new_pc.DATAB
mem_pc[0] => pre_pc[0].DATAIN
mem_pc[1] => new_pc.DATAB
mem_pc[1] => pre_pc[1].DATAIN
mem_pc[2] => new_pc.DATAB
mem_pc[2] => pre_pc[2].DATAIN
mem_pc[3] => new_pc.DATAB
mem_pc[3] => pre_pc[3].DATAIN
mem_pc[4] => new_pc.DATAB
mem_pc[4] => pre_pc[4].DATAIN
mem_pc[5] => new_pc.DATAB
mem_pc[5] => pre_pc[5].DATAIN
mem_pc[6] => new_pc.DATAB
mem_pc[6] => pre_pc[6].DATAIN
mem_pc[7] => new_pc.DATAB
mem_pc[7] => pre_pc[7].DATAIN
mem_pc[8] => new_pc.DATAB
mem_pc[8] => pre_pc[8].DATAIN
mem_pc[9] => new_pc.DATAB
mem_pc[9] => pre_pc[9].DATAIN
mem_pc[10] => new_pc.DATAB
mem_pc[10] => pre_pc[10].DATAIN
mem_pc[11] => new_pc.DATAB
mem_pc[11] => pre_pc[11].DATAIN
mem_pc[12] => new_pc.DATAB
mem_pc[12] => pre_pc[12].DATAIN
mem_pc[13] => new_pc.DATAB
mem_pc[13] => pre_pc[13].DATAIN
mem_pc[14] => new_pc.DATAB
mem_pc[14] => pre_pc[14].DATAIN
mem_pc[15] => new_pc.DATAB
mem_pc[15] => pre_pc[15].DATAIN
mem_pc[16] => new_pc.DATAB
mem_pc[16] => pre_pc[16].DATAIN
mem_pc[17] => new_pc.DATAB
mem_pc[17] => pre_pc[17].DATAIN
mem_pc[18] => new_pc.DATAB
mem_pc[18] => pre_pc[18].DATAIN
mem_pc[19] => new_pc.DATAB
mem_pc[19] => pre_pc[19].DATAIN
mem_pc[20] => new_pc.DATAB
mem_pc[20] => pre_pc[20].DATAIN
mem_pc[21] => new_pc.DATAB
mem_pc[21] => pre_pc[21].DATAIN
mem_pc[22] => new_pc.DATAB
mem_pc[22] => pre_pc[22].DATAIN
mem_pc[23] => new_pc.DATAB
mem_pc[23] => pre_pc[23].DATAIN
mem_pc[24] => new_pc.DATAB
mem_pc[24] => pre_pc[24].DATAIN
mem_pc[25] => new_pc.DATAB
mem_pc[25] => pre_pc[25].DATAIN
mem_pc[26] => new_pc.DATAB
mem_pc[26] => pre_pc[26].DATAIN
mem_pc[27] => new_pc.DATAB
mem_pc[27] => pre_pc[27].DATAIN
mem_pc[28] => new_pc.DATAB
mem_pc[28] => pre_pc[28].DATAIN
mem_pc[29] => new_pc.DATAB
mem_pc[29] => pre_pc[29].DATAIN
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => new_pc.OUTPUTSELECT
mem_en => flush.OUTPUTSELECT
mem_en => always3.IN1
mem_br_flag => br_flag.DATAIN
mem_ctrl_op[0] => Equal1.IN1
mem_ctrl_op[0] => Equal2.IN0
mem_ctrl_op[1] => Equal1.IN0
mem_ctrl_op[1] => Equal2.IN1
mem_dst_addr[0] => Decoder0.IN4
mem_dst_addr[1] => Decoder0.IN3
mem_dst_addr[2] => Decoder0.IN2
mem_dst_addr[3] => Decoder0.IN1
mem_dst_addr[4] => Decoder0.IN0
mem_gpr_we_ => ~NO_FANOUT~
mem_exp_code[0] => exp_code.DATAB
mem_exp_code[0] => Equal0.IN2
mem_exp_code[1] => exp_code.DATAB
mem_exp_code[1] => Equal0.IN1
mem_exp_code[2] => exp_code.DATAB
mem_exp_code[2] => Equal0.IN0
mem_out[0] => mask.DATAB
mem_out[0] => exp_code.DATAB
mem_out[0] => pre_exe_mode.DATAB
mem_out[0] => exe_mode.DATAB
mem_out[1] => mask.DATAB
mem_out[1] => exp_code.DATAB
mem_out[1] => pre_int_en.DATAB
mem_out[1] => int_en.DATAB
mem_out[2] => mask.DATAB
mem_out[2] => exp_code.DATAB
mem_out[2] => exp_vector.DATAB
mem_out[2] => epc.DATAB
mem_out[3] => mask.DATAB
mem_out[3] => dly_flag.DATAB
mem_out[3] => exp_vector.DATAB
mem_out[3] => epc.DATAB
mem_out[4] => mask.DATAB
mem_out[4] => exp_vector.DATAB
mem_out[4] => epc.DATAB
mem_out[5] => mask.DATAB
mem_out[5] => exp_vector.DATAB
mem_out[5] => epc.DATAB
mem_out[6] => mask.DATAB
mem_out[6] => exp_vector.DATAB
mem_out[6] => epc.DATAB
mem_out[7] => mask.DATAB
mem_out[7] => exp_vector.DATAB
mem_out[7] => epc.DATAB
mem_out[8] => exp_vector.DATAB
mem_out[8] => epc.DATAB
mem_out[9] => exp_vector.DATAB
mem_out[9] => epc.DATAB
mem_out[10] => exp_vector.DATAB
mem_out[10] => epc.DATAB
mem_out[11] => exp_vector.DATAB
mem_out[11] => epc.DATAB
mem_out[12] => exp_vector.DATAB
mem_out[12] => epc.DATAB
mem_out[13] => exp_vector.DATAB
mem_out[13] => epc.DATAB
mem_out[14] => exp_vector.DATAB
mem_out[14] => epc.DATAB
mem_out[15] => exp_vector.DATAB
mem_out[15] => epc.DATAB
mem_out[16] => exp_vector.DATAB
mem_out[16] => epc.DATAB
mem_out[17] => exp_vector.DATAB
mem_out[17] => epc.DATAB
mem_out[18] => exp_vector.DATAB
mem_out[18] => epc.DATAB
mem_out[19] => exp_vector.DATAB
mem_out[19] => epc.DATAB
mem_out[20] => exp_vector.DATAB
mem_out[20] => epc.DATAB
mem_out[21] => exp_vector.DATAB
mem_out[21] => epc.DATAB
mem_out[22] => exp_vector.DATAB
mem_out[22] => epc.DATAB
mem_out[23] => exp_vector.DATAB
mem_out[23] => epc.DATAB
mem_out[24] => exp_vector.DATAB
mem_out[24] => epc.DATAB
mem_out[25] => exp_vector.DATAB
mem_out[25] => epc.DATAB
mem_out[26] => exp_vector.DATAB
mem_out[26] => epc.DATAB
mem_out[27] => exp_vector.DATAB
mem_out[27] => epc.DATAB
mem_out[28] => exp_vector.DATAB
mem_out[28] => epc.DATAB
mem_out[29] => exp_vector.DATAB
mem_out[29] => epc.DATAB
mem_out[30] => exp_vector.DATAB
mem_out[30] => epc.DATAB
mem_out[31] => exp_vector.DATAB
mem_out[31] => epc.DATAB
if_busy => comb.IN0
ld_hazard => if_stall.IN1
ld_hazard => id_flush.IN1
mem_busy => comb.IN1
if_stall <= if_stall.DB_MAX_OUTPUT_PORT_TYPE
id_stall <= comb.DB_MAX_OUTPUT_PORT_TYPE
ex_stall <= comb.DB_MAX_OUTPUT_PORT_TYPE
mem_stall <= comb.DB_MAX_OUTPUT_PORT_TYPE
if_flush <= flush.DB_MAX_OUTPUT_PORT_TYPE
id_flush <= id_flush.DB_MAX_OUTPUT_PORT_TYPE
ex_flush <= flush.DB_MAX_OUTPUT_PORT_TYPE
mem_flush <= flush.DB_MAX_OUTPUT_PORT_TYPE
new_pc[0] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[1] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[2] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[3] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[4] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[5] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[6] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[7] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[8] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[9] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[10] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[11] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[12] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[13] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[14] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[15] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[16] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[17] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[18] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[19] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[20] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[21] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[22] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[23] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[24] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[25] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[26] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[27] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[28] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE
new_pc[29] <= new_pc.DB_MAX_OUTPUT_PORT_TYPE


