{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531248422185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531248422185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 15:47:02 2018 " "Processing started: Tue Jul 10 15:47:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531248422185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531248422185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531248422185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531248422438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgasync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tela-main " "Found design unit 1: tela-main" {  } { { "vgasync.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422815 ""} { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "vgasync.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531248422815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531248422817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behavior " "Found design unit 1: sync-behavior" {  } { { "sync.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/testeTela/sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422819 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/testeTela/sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531248422819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pixel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_pixel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pixel " "Found entity 1: clk_pixel" {  } { { "clk_pixel.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/testeTela/clk_pixel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531248422820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531248422820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgasync " "Elaborating entity \"vgasync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531248422848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela tela:inst " "Elaborating entity \"tela\" for hierarchy \"tela:inst\"" {  } { { "vgasync.bdf" "inst" { Schematic "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.bdf" { { 128 408 560 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531248422849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync tela:inst\|sync:C1 " "Elaborating entity \"sync\" for hierarchy \"tela:inst\|sync:C1\"" {  } { { "vgasync.vhd" "C1" { Text "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531248422850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pixel clk_pixel:inst1 " "Elaborating entity \"clk_pixel\" for hierarchy \"clk_pixel:inst1\"" {  } { { "vgasync.bdf" "inst1" { Schematic "D:/Leo/GitHub/Pong-FPGA/testeTela/vgasync.bdf" { { 128 296 408 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531248422853 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "clk_pixel.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/testeTela/clk_pixel.bdf" { { 152 384 432 184 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1531248422853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531248422943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 15:47:02 2018 " "Processing ended: Tue Jul 10 15:47:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531248422943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531248422943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531248422943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531248422943 ""}
