aag 1136 56 68 1 1012
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114 1
116 16
118 345
120 78
122 377
124 80
126 82
128 523
130 84
132 1661
134 1870
136 76
138 1995
140 72
142 70
144 1
146 68
148 2001
150 66
152 2007
154 64
156 2113
158 2119
160 62
162 2135
164 2141
166 60
168 36
170 2155
172 2161
174 56
176 42
178 86
180 2173
182 2179
184 2
186 90
188 2185
190 6
192 52
194 40
196 92
198 2191
200 10
202 2199
204 38
206 96
208 2205
210 12
212 34
214 2211
216 2217
218 102
220 32
222 100
224 14
226 2223
228 30
230 2231
232 2237
234 28
236 2243
238 24
240 2249
242 20
244 18
246 2273
248 74
250
250 134 114
252 123 114
254 122 114
256 253 114
258 119 114
260 118 114
262 259 114
264 247 114
266 246 114
268 265 114
270 266 263
272 271 261
274 273 257
276 275 255
278 277 100
280 101 44
282 280 42
284 26 23
286 284 282
288 287 278
290 145 114
292 144 114
294 291 114
296 295 288
298 269 263
300 266 260
302 301 299
304 295 286
306 100 44
308 306 42
310 308 284
312 310 295
314 292 287
316 314 278
318 292 286
320 310 292
322 321 260
324 323 321
326 325 319
328 316 303
330 326 317
332 331 329
334 333 313
336 335 313
338 337 305
340 303 296
342 338 297
344 343 341
346 271 263
348 346 257
350 347 254
352 351 349
354 321 254
356 354 319
358 357 319
360 353 316
362 359 317
364 363 361
366 365 313
368 366 305
370 369 305
372 353 296
374 371 297
376 375 373
378 27 22
380 378 42
382 7 2
384 382 11
386 384 13
388 6 3
390 388 11
392 390 13
394 7 3
396 394 10
398 396 13
400 394 11
402 400 12
404 384 12
406 382 10
408 406 13
410 390 12
412 6 2
414 412 11
416 414 12
418 414 13
420 388 10
422 420 13
424 396 12
426 406 12
428 412 10
430 428 13
432 420 12
434 432 58
436 433 8
438 437 435
440 430 98
442 439 431
444 443 441
446 426 54
448 445 427
450 449 447
452 424 50
454 451 425
456 455 453
458 422 104
460 457 423
462 461 459
464 418 110
466 463 419
468 467 465
470 416 48
472 469 417
474 473 471
476 410 46
478 475 411
480 479 477
482 408 106
484 481 409
486 485 483
488 404 88
490 487 405
492 491 489
494 402 94
496 493 403
498 497 495
500 398 108
502 499 399
504 503 501
506 392 112
508 505 393
510 509 507
512 386 4
514 511 387
516 515 513
518 128 114
520 518 517
522 521 381
524 133 114
526 525 114
528 169 114
530 168 114
532 529 114
534 530 99
536 534 292
538 536 17
540 539 527
542 530 95
544 542 292
546 544 17
548 547 540
550 530 89
552 550 292
554 552 17
556 555 548
558 530 47
560 558 292
562 560 17
564 563 556
566 530 49
568 566 292
570 568 17
572 571 564
574 530 51
576 574 292
578 576 17
580 579 572
582 530 55
584 582 292
586 584 17
588 587 580
590 530 59
592 590 292
594 592 17
596 595 588
598 165 114
600 164 114
602 599 114
604 600 32
606 605 596
608 159 114
610 158 114
612 609 114
614 610 34
616 615 606
618 153 114
620 152 114
622 619 114
624 620 38
626 625 616
628 149 114
630 148 114
632 629 114
634 630 40
636 635 626
638 241 114
640 240 114
642 639 114
644 640 84
646 645 636
648 237 114
650 236 114
652 649 114
654 650 82
656 655 646
658 233 114
660 232 114
662 659 114
664 660 80
666 665 656
668 227 114
670 226 114
672 669 114
674 670 78
676 675 666
678 217 114
680 216 114
682 679 114
684 680 74
686 685 676
688 530 9
690 688 292
692 690 17
694 693 686
696 530 5
698 696 292
700 698 17
702 701 694
704 530 113
706 704 292
708 706 17
710 709 702
712 530 111
714 712 292
716 714 17
718 717 710
720 530 109
722 720 292
724 722 17
726 725 718
728 530 107
730 728 292
732 730 17
734 733 726
736 530 105
738 736 292
740 738 17
742 741 734
744 44 36
746 744 16
748 746 43
750 748 19
752 750 21
754 752 25
756 754 29
758 756 31
760 758 33
762 760 35
764 762 39
766 764 41
768 766 85
770 768 83
772 770 81
774 772 79
776 774 75
778 777 292
780 779 742
782 223 114
784 222 114
786 783 114
788 787 295
790 788 44
792 791 780
794 202 114
796 794 44
798 797 792
800 277 44
802 801 798
804 784 292
806 117 114
808 116 114
810 807 114
812 400 13
814 812 811
816 813 808
818 817 815
820 819 804
822 821 802
824 245 114
826 244 114
828 825 114
830 829 386
832 826 387
834 833 831
836 835 804
838 837 822
840 243 114
842 242 114
844 841 114
846 845 392
848 842 393
850 849 847
852 851 804
854 853 838
856 239 114
858 238 114
860 857 114
862 861 418
864 858 419
866 865 863
868 867 804
870 869 854
872 235 114
874 234 114
876 873 114
878 877 398
880 874 399
882 881 879
884 883 804
886 885 870
888 229 114
890 228 114
892 889 114
894 893 408
896 890 409
898 897 895
900 899 804
902 901 886
904 221 114
906 220 114
908 905 114
910 909 422
912 906 423
914 913 911
916 915 804
918 917 902
920 213 114
922 212 114
924 921 114
926 925 430
928 922 431
930 929 927
932 931 804
934 933 918
936 205 114
938 204 114
940 937 114
942 941 402
944 938 403
946 945 943
948 947 804
950 949 934
952 195 114
954 194 114
956 953 114
958 957 404
960 954 405
962 961 959
964 963 804
966 965 950
968 131 114
970 130 114
972 969 114
974 973 410
976 970 411
978 977 975
980 979 804
982 981 966
984 127 114
986 126 114
988 985 114
990 989 416
992 986 417
994 993 991
996 995 804
998 997 982
1000 125 114
1002 124 114
1004 1001 114
1006 1005 424
1008 1002 425
1010 1009 1007
1012 1011 804
1014 1013 998
1016 121 114
1018 120 114
1020 1017 114
1022 1021 426
1024 1018 427
1026 1025 1023
1028 1027 804
1030 1029 1014
1032 249 114
1034 248 114
1036 1033 114
1038 1037 432
1040 1034 433
1042 1041 1039
1044 1043 804
1046 1045 1030
1048 225 114
1050 224 114
1052 1049 114
1054 1053 42
1056 1050 43
1058 1057 1055
1060 1059 804
1062 1061 1046
1064 292 44
1066 211 114
1068 210 114
1070 1067 114
1072 1068 13
1074 1071 12
1076 1075 1073
1078 201 114
1080 200 114
1082 1079 114
1084 1080 11
1086 1083 10
1088 1087 1085
1090 191 114
1092 190 114
1094 1091 114
1096 1092 7
1098 1095 6
1100 1099 1097
1102 185 114
1104 184 114
1106 1103 114
1108 1104 3
1110 1107 2
1112 1111 1109
1114 1112 1100
1116 1114 1088
1118 1116 1076
1120 1119 1064
1122 1121 1062
1124 177 114
1126 176 114
1128 1125 114
1130 1126 43
1132 1129 42
1134 1133 1131
1136 1135 1064
1138 1137 1122
1140 530 16
1142 1140 295
1144 137 114
1146 136 114
1148 1145 114
1150 1149 14
1152 1146 15
1154 1153 1151
1156 1155 1142
1158 1157 1138
1160 530 18
1162 1160 295
1164 141 114
1166 140 114
1168 1165 114
1170 1169 14
1172 1166 15
1174 1173 1171
1176 1175 1162
1178 1177 1158
1180 530 20
1182 1180 295
1184 143 114
1186 142 114
1188 1185 114
1190 1189 14
1192 1186 15
1194 1193 1191
1196 1195 1182
1198 1197 1178
1200 530 24
1202 1200 295
1204 147 114
1206 146 114
1208 1205 114
1210 1209 14
1212 1206 15
1214 1213 1211
1216 1215 1202
1218 1217 1198
1220 530 28
1222 1220 295
1224 151 114
1226 150 114
1228 1225 114
1230 1229 14
1232 1226 15
1234 1233 1231
1236 1235 1222
1238 1237 1218
1240 530 30
1242 1240 295
1244 155 114
1246 154 114
1248 1245 114
1250 1249 14
1252 1246 15
1254 1253 1251
1256 1255 1242
1258 1257 1238
1260 530 32
1262 1260 295
1264 161 114
1266 160 114
1268 1265 114
1270 1269 14
1272 1266 15
1274 1273 1271
1276 1275 1262
1278 1277 1258
1280 530 34
1282 1280 295
1284 167 114
1286 166 114
1288 1285 114
1290 1289 14
1292 1286 15
1294 1293 1291
1296 1295 1282
1298 1297 1278
1300 530 38
1302 1300 295
1304 175 114
1306 174 114
1308 1305 114
1310 1309 14
1312 1306 15
1314 1313 1311
1316 1315 1302
1318 1317 1298
1320 530 40
1322 1320 295
1324 193 114
1326 192 114
1328 1325 114
1330 1329 14
1332 1326 15
1334 1333 1331
1336 1335 1322
1338 1337 1318
1340 530 84
1342 1340 295
1344 219 114
1346 218 114
1348 1345 114
1350 1349 14
1352 1346 15
1354 1353 1351
1356 1355 1342
1358 1357 1338
1360 530 82
1362 1360 295
1364 207 114
1366 206 114
1368 1365 114
1370 1369 14
1372 1366 15
1374 1373 1371
1376 1375 1362
1378 1377 1358
1380 530 80
1382 1380 295
1384 197 114
1386 196 114
1388 1385 114
1390 1389 14
1392 1386 15
1394 1393 1391
1396 1395 1382
1398 1397 1378
1400 530 78
1402 1400 295
1404 187 114
1406 186 114
1408 1405 114
1410 1409 14
1412 1406 15
1414 1413 1411
1416 1415 1402
1418 1417 1398
1420 530 74
1422 1420 295
1424 179 114
1426 178 114
1428 1425 114
1430 1429 14
1432 1426 15
1434 1433 1431
1436 1435 1422
1438 1437 1418
1440 533 295
1442 808 17
1444 811 16
1446 1445 1443
1448 1447 1440
1450 1449 1438
1452 826 19
1454 829 18
1456 1455 1453
1458 1457 1440
1460 1459 1450
1462 842 21
1464 845 20
1466 1465 1463
1468 1467 1440
1470 1469 1460
1472 858 25
1474 861 24
1476 1475 1473
1478 1477 1440
1480 1479 1470
1482 874 29
1484 877 28
1486 1485 1483
1488 1487 1440
1490 1489 1480
1492 890 31
1494 893 30
1496 1495 1493
1498 1497 1440
1500 1499 1490
1502 906 33
1504 909 32
1506 1505 1503
1508 1507 1440
1510 1509 1500
1512 922 35
1514 925 34
1516 1515 1513
1518 1517 1440
1520 1519 1510
1522 938 39
1524 941 38
1526 1525 1523
1528 1527 1440
1530 1529 1520
1532 954 41
1534 957 40
1536 1535 1533
1538 1537 1440
1540 1539 1530
1542 970 85
1544 973 84
1546 1545 1543
1548 1547 1440
1550 1549 1540
1552 986 83
1554 989 82
1556 1555 1553
1558 1557 1440
1560 1559 1550
1562 1002 81
1564 1005 80
1566 1565 1563
1568 1567 1440
1570 1569 1560
1572 1018 79
1574 1021 78
1576 1575 1573
1578 1577 1440
1580 1579 1570
1582 1034 75
1584 1037 74
1586 1585 1583
1588 1587 1440
1590 1589 1580
1592 1050 15
1594 1053 14
1596 1595 1593
1598 1597 1440
1600 1599 1590
1602 215 114
1604 214 114
1606 1603 114
1608 1604 16
1610 1609 1600
1612 209 114
1614 208 114
1616 1613 114
1618 1614 18
1620 1619 1610
1622 199 114
1624 198 114
1626 1623 114
1628 1624 20
1630 1629 1620
1632 189 114
1634 188 114
1636 1633 114
1638 1634 24
1640 1639 1630
1642 183 114
1644 182 114
1646 1643 114
1648 1644 28
1650 1649 1640
1652 173 114
1654 172 114
1656 1653 114
1658 1654 30
1660 1659 1650
1662 139 114
1664 1663 114
1666 157 114
1668 156 114
1670 1667 114
1672 1668 13
1674 1671 12
1676 1675 1673
1678 163 114
1680 162 114
1682 1679 114
1684 1680 11
1686 1683 10
1688 1687 1685
1690 171 114
1692 170 114
1694 1691 114
1696 1692 7
1698 1695 6
1700 1699 1697
1702 181 114
1704 180 114
1706 1703 114
1708 1704 3
1710 1707 2
1712 1711 1709
1714 1712 1700
1716 1714 1688
1718 1716 1676
1720 1704 1695
1722 1720 1683
1724 1722 1671
1726 1707 1692
1728 1726 1683
1730 1728 1671
1732 1707 1695
1734 1732 1680
1736 1734 1671
1738 1732 1683
1740 1738 1668
1742 1722 1668
1744 1720 1680
1746 1744 1671
1748 1728 1668
1750 1704 1692
1752 1750 1683
1754 1752 1668
1756 1752 1671
1758 1726 1680
1760 1758 1671
1762 1734 1668
1764 1744 1668
1766 1750 1680
1768 1766 1671
1770 1758 1668
1772 1770 59
1774 1771 9
1776 1775 1773
1778 1768 99
1780 1777 1769
1782 1781 1779
1784 1764 55
1786 1783 1765
1788 1787 1785
1790 1762 51
1792 1789 1763
1794 1793 1791
1796 1760 105
1798 1795 1761
1800 1799 1797
1802 1756 111
1804 1801 1757
1806 1805 1803
1808 1754 49
1810 1807 1755
1812 1811 1809
1814 1748 47
1816 1813 1749
1818 1817 1815
1820 1746 107
1822 1819 1747
1824 1823 1821
1826 1742 89
1828 1825 1743
1830 1829 1827
1832 1740 95
1834 1831 1741
1836 1835 1833
1838 1736 109
1840 1837 1737
1842 1841 1839
1844 1730 113
1846 1843 1731
1848 1847 1845
1850 1724 5
1852 1849 1725
1854 1853 1851
1856 1854 1719
1858 1856 100
1860 231 114
1862 230 114
1864 1861 114
1866 1862 1858
1868 1867 527
1870 1869 1665
1872 101 9
1874 1872 77
1876 1874 5
1878 1876 73
1880 1878 113
1882 1880 71
1884 1882 111
1886 1884 69
1888 1886 109
1890 1888 67
1892 1890 107
1894 1892 65
1896 1894 105
1898 1896 63
1900 1898 99
1902 1900 61
1904 1902 95
1906 1904 57
1908 1906 89
1910 1908 53
1912 1910 47
1914 1912 103
1916 1914 49
1918 1916 97
1920 1918 51
1922 1920 93
1924 1922 55
1926 1924 91
1928 1926 59
1930 1928 87
1932 1931 292
1934 76 9
1936 72 5
1938 1937 1935
1940 113 70
1942 1941 1938
1944 111 68
1946 1945 1942
1948 109 66
1950 1949 1946
1952 107 64
1954 1953 1950
1956 105 62
1958 1957 1954
1960 99 60
1962 1961 1958
1964 95 56
1966 1965 1962
1968 89 52
1970 1969 1966
1972 102 47
1974 1973 1970
1976 96 49
1978 1977 1974
1980 92 51
1982 1981 1978
1984 90 55
1986 1985 1982
1988 86 59
1990 1989 1986
1992 1990 1933
1994 1992 1665
1996 630 89
1998 633 41
2000 1999 1997
2002 620 95
2004 623 39
2006 2005 2003
2008 1770 58
2010 1771 8
2012 2011 2009
2014 1768 98
2016 2013 1769
2018 2017 2015
2020 1764 54
2022 2019 1765
2024 2023 2021
2026 1762 50
2028 2025 1763
2030 2029 2027
2032 1760 104
2034 2031 1761
2036 2035 2033
2038 1756 110
2040 2037 1757
2042 2041 2039
2044 1754 48
2046 2043 1755
2048 2047 2045
2050 1748 46
2052 2049 1749
2054 2053 2051
2056 1746 106
2058 2055 1747
2060 2059 2057
2062 1742 88
2064 2061 1743
2066 2065 2063
2068 1740 94
2070 2067 1741
2072 2071 2069
2074 1736 108
2076 2073 1737
2078 2077 2075
2080 1730 112
2082 2079 1731
2084 2083 2081
2086 1724 4
2088 2085 1725
2090 2089 2087
2092 2091 1719
2094 2093 295
2096 1767 1668
2098 2097 1769
2100 2093 292
2102 2100 2099
2104 2101 1668
2106 2105 2103
2108 2099 2094
2110 2107 2095
2112 2111 2109
2114 610 99
2116 613 35
2118 2117 2115
2120 1751 1680
2122 2121 1753
2124 2123 2100
2126 2101 1680
2128 2127 2125
2130 2123 2094
2132 2129 2095
2134 2133 2131
2136 600 105
2138 603 33
2140 2139 2137
2142 1727 1721
2144 2143 2100
2146 2101 1692
2148 2147 2145
2150 2143 2094
2152 2149 2095
2154 2153 2151
2156 1654 107
2158 1657 31
2160 2159 2157
2162 2100 1707
2164 2101 1704
2166 2165 2163
2168 2094 1707
2170 2167 2095
2172 2171 2169
2174 1644 109
2176 1647 29
2178 2177 2175
2180 1634 111
2182 1637 25
2184 2183 2181
2186 1624 113
2188 1627 21
2190 2189 2187
2192 44 42
2194 2192 378
2196 794 517
2198 2197 2195
2200 1614 5
2202 1617 19
2204 2203 2201
2206 1604 9
2208 1607 17
2210 2209 2207
2212 680 59
2214 683 75
2216 2215 2213
2218 670 55
2220 673 79
2222 2221 2219
2224 1862 101
2226 523 517
2228 2227 1865
2230 2229 2225
2232 660 51
2234 663 81
2236 2235 2233
2238 650 49
2240 653 83
2242 2241 2239
2244 640 47
2246 643 85
2248 2247 2245
2250 321 266
2252 2251 321
2254 2253 319
2256 316 269
2258 2254 317
2260 2259 2257
2262 2261 313
2264 2263 313
2266 2265 305
2268 296 269
2270 2266 297
2272 2271 2269
i0 controllable_hmaster_0_0
i1 i_hbusreq_1
i2 controllable_hmaster_0_1
i3 i_hbusreq_0
i4 controllable_hmaster_0_2
i5 controllable_hmaster_0_3
i6 controllable_locked
i7 controllable_hgrant_0
i8 controllable_hgrant_1
i9 controllable_hgrant_2
i10 i_hburst_0_1
i11 controllable_hgrant_3
i12 i_hburst_0_0
i13 controllable_hgrant_4
i14 controllable_hgrant_5
i15 controllable_hgrant_6
i16 controllable_hgrant_7
i17 controllable_decide
i18 controllable_hgrant_8
i19 controllable_hgrant_9
i20 controllable_hmastlock
i21 controllable_start
i22 i_hbusreq_10
i23 i_hbusreq_11
i24 i_hbusreq_12
i25 i_hlock_9
i26 i_hbusreq_13
i27 i_hlock_8
i28 i_hbusreq_14
i29 i_hlock_7
i30 i_hlock_6
i31 i_hlock_5
i32 i_hlock_4
i33 i_hlock_3
i34 i_hlock_2
i35 i_hlock_1
i36 controllable_hgrant_14
i37 i_hlock_0
i38 controllable_hgrant_13
i39 controllable_hgrant_12
i40 controllable_hgrant_11
i41 controllable_hgrant_10
i42 i_hlock_14
i43 i_hbusreq_9
i44 i_hlock_13
i45 i_hlock_12
i46 i_hbusreq_8
i47 i_hlock_11
i48 i_hbusreq_7
i49 controllable_hready
i50 i_hlock_10
i51 i_hbusreq_6
i52 i_hbusreq_5
i53 i_hbusreq_4
i54 i_hbusreq_3
i55 i_hbusreq_2
l0 n115
l1 prev_controllable_hgrant_0_out
l2 wait_controllable_hready_0_1_out
l3 prev_controllable_hgrant_13_out
l4 wait_controllable_hready_0_2_out
l5 prev_controllable_hgrant_12_out
l6 prev_controllable_hgrant_11_out
l7 A1_state_out
l8 prev_controllable_hgrant_10_out
l9 N__Sys_Safe191_out
l10 __count_1_194_out
l11 prev_i_hlock_0_out
l12 N__Env_Safe_Ever102_out
l13 prev_i_hlock_1_out
l14 prev_i_hlock_2_out
l15 N__init006_out
l16 prev_i_hlock_3_out
l17 G10_state_9_out
l18 prev_i_hlock_4_out
l19 G10_state_8_out
l20 prev_i_hlock_5_out
l21 G9_i_0_3_out
l22 G10_state_7_out
l23 prev_i_hlock_6_out
l24 G9_i_0_2_out
l25 G10_state_6_out
l26 prev_i_hlock_7_out
l27 prev_controllable_decide_out
l28 G9_i_0_1_out
l29 G10_state_5_out
l30 prev_i_hlock_8_out
l31 prev_controllable_hmastlock_out
l32 prev_i_hlock_14_out
l33 G9_i_0_0_out
l34 G10_state_4_out
l35 prev_controllable_hmaster_0_0_out
l36 prev_i_hlock_13_out
l37 G10_state_3_out
l38 prev_controllable_hmaster_0_1_out
l39 prev_i_hlock_9_out
l40 prev_controllable_hgrant_9_out
l41 prev_i_hlock_12_out
l42 G10_state_2_out
l43 prev_controllable_hmaster_0_2_out
l44 G2_state_out
l45 prev_controllable_hgrant_8_out
l46 prev_i_hlock_11_out
l47 G10_state_1_out
l48 prev_controllable_hmaster_0_3_out
l49 prev_controllable_hgrant_7_out
l50 G10_state_0_out
l51 G10_state_14_out
l52 prev_i_hlock_10_out
l53 prev_controllable_hgrant_6_out
l54 prev_controllable_hready_out
l55 prev_controllable_locked_out
l56 G10_state_13_out
l57 prev_controllable_hgrant_5_out
l58 A2_state_out
l59 G10_state_12_out
l60 prev_controllable_hgrant_4_out
l61 G10_state_11_out
l62 prev_controllable_hgrant_3_out
l63 G10_state_10_out
l64 prev_controllable_hgrant_2_out
l65 prev_controllable_hgrant_1_out
l66 wait_controllable_hready_0_0_out
l67 prev_controllable_hgrant_14_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Sat Aug 31 20:24:45 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_amba15.v   ---gives--> ifm_amba15.mv
> abc -c "read_blif_mv ifm_amba15.mv; write_aiger -s ifm_amba15n.aig"   ---gives--> ifm_amba15n.aig
> aigtoaig ifm_amba15n.aig ifm_amba15n.aag   ---gives--> ifm_amba15n.aag (this file)
Content of ifm_amba15.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_hbusreq_0,
        i_hbusreq_1,
        i_hbusreq_2,
        i_hbusreq_3,
        i_hbusreq_4,
        i_hbusreq_5,
        i_hbusreq_6,
        i_hbusreq_7,
        i_hbusreq_8,
        i_hbusreq_9,
        i_hbusreq_10,
        i_hbusreq_11,
        i_hbusreq_12,
        i_hbusreq_13,
        i_hbusreq_14,
        i_hlock_0,
        i_hlock_1,
        i_hlock_2,
        i_hlock_3,
        i_hlock_4,
        i_hlock_5,
        i_hlock_6,
        i_hlock_7,
        i_hlock_8,
        i_hlock_9,
        i_hlock_10,
        i_hlock_11,
        i_hlock_12,
        i_hlock_13,
        i_hlock_14,
        i_hburst_0_0,
        i_hburst_0_1,
        controllable_hready,
        controllable_hmaster_0_0,
        controllable_hmaster_0_1,
        controllable_hmaster_0_2,
        controllable_hmaster_0_3,
        controllable_hmastlock,
        controllable_start,
        controllable_decide,
        controllable_locked,
        controllable_hgrant_0,
        controllable_hgrant_1,
        controllable_hgrant_2,
        controllable_hgrant_3,
        controllable_hgrant_4,
        controllable_hgrant_5,
        controllable_hgrant_6,
        controllable_hgrant_7,
        controllable_hgrant_8,
        controllable_hgrant_9,
        controllable_hgrant_10,
        controllable_hgrant_11,
        controllable_hgrant_12,
        controllable_hgrant_13,
        controllable_hgrant_14);


input i_clk;
input i_hbusreq_0 ;
input i_hbusreq_1 ;
input i_hbusreq_2 ;
input i_hbusreq_3 ;
input i_hbusreq_4 ;
input i_hbusreq_5 ;
input i_hbusreq_6 ;
input i_hbusreq_7 ;
input i_hbusreq_8 ;
input i_hbusreq_9 ;
input i_hbusreq_10 ;
input i_hbusreq_11 ;
input i_hbusreq_12 ;
input i_hbusreq_13 ;
input i_hbusreq_14 ;
input i_hlock_0 ;
input i_hlock_1 ;
input i_hlock_2 ;
input i_hlock_3 ;
input i_hlock_4 ;
input i_hlock_5 ;
input i_hlock_6 ;
input i_hlock_7 ;
input i_hlock_8 ;
input i_hlock_9 ;
input i_hlock_10 ;
input i_hlock_11 ;
input i_hlock_12 ;
input i_hlock_13 ;
input i_hlock_14 ;
input i_hburst_0_0 ;
input i_hburst_0_1 ;
input controllable_hready ;
input controllable_hmaster_0_0 ;
input controllable_hmaster_0_1 ;
input controllable_hmaster_0_2 ;
input controllable_hmaster_0_3 ;
input controllable_hmastlock ;
input controllable_start ;
input controllable_decide ;
input controllable_locked ;
input controllable_hgrant_0 ;
input controllable_hgrant_1 ;
input controllable_hgrant_2 ;
input controllable_hgrant_3 ;
input controllable_hgrant_4 ;
input controllable_hgrant_5 ;
input controllable_hgrant_6 ;
input controllable_hgrant_7 ;
input controllable_hgrant_8 ;
input controllable_hgrant_9 ;
input controllable_hgrant_10 ;
input controllable_hgrant_11 ;
input controllable_hgrant_12 ;
input controllable_hgrant_13 ;
input controllable_hgrant_14 ;
output o_err;

reg __count_1_194 ;
reg N__Sys_Safe191 ;
reg N__Env_Safe_Ever102 ;
reg prev_controllable_hready ;
reg prev_i_hlock_0 ;
reg prev_i_hlock_1 ;
reg prev_i_hlock_2 ;
reg prev_i_hlock_3 ;
reg prev_i_hlock_4 ;
reg prev_i_hlock_5 ;
reg prev_i_hlock_6 ;
reg prev_i_hlock_7 ;
reg prev_i_hlock_8 ;
reg prev_i_hlock_9 ;
reg prev_i_hlock_10 ;
reg prev_i_hlock_11 ;
reg prev_i_hlock_12 ;
reg prev_i_hlock_13 ;
reg prev_i_hlock_14 ;
reg prev_controllable_hmaster_0_0 ;
reg prev_controllable_hmaster_0_1 ;
reg prev_controllable_hmaster_0_2 ;
reg prev_controllable_hmaster_0_3 ;
reg prev_controllable_hmastlock ;
reg prev_controllable_decide ;
reg prev_controllable_locked ;
reg prev_controllable_hgrant_0 ;
reg prev_controllable_hgrant_1 ;
reg prev_controllable_hgrant_2 ;
reg prev_controllable_hgrant_3 ;
reg prev_controllable_hgrant_4 ;
reg prev_controllable_hgrant_5 ;
reg prev_controllable_hgrant_6 ;
reg prev_controllable_hgrant_7 ;
reg prev_controllable_hgrant_8 ;
reg prev_controllable_hgrant_9 ;
reg prev_controllable_hgrant_10 ;
reg prev_controllable_hgrant_11 ;
reg prev_controllable_hgrant_12 ;
reg prev_controllable_hgrant_13 ;
reg prev_controllable_hgrant_14 ;
reg A1_state ;
reg A2_state ;
reg G2_state ;
reg wait_controllable_hready_0_0 ;
reg wait_controllable_hready_0_1 ;
reg wait_controllable_hready_0_2 ;
reg G9_i_0_0 ;
reg G9_i_0_1 ;
reg G9_i_0_2 ;
reg G9_i_0_3 ;
reg G10_state_0 ;
reg G10_state_1 ;
reg G10_state_2 ;
reg G10_state_3 ;
reg G10_state_4 ;
reg G10_state_5 ;
reg G10_state_6 ;
reg G10_state_7 ;
reg G10_state_8 ;
reg G10_state_9 ;
reg G10_state_10 ;
reg G10_state_11 ;
reg G10_state_12 ;
reg G10_state_13 ;
reg G10_state_14 ;
reg N__init006 ;

wire busreq ;
wire __bit000 ;
wire __bit001 ;
wire __bit002 ;
wire __bit003 ;
wire __bit004 ;
wire __bit005 ;
wire __bit006 ;
wire __bit007 ;
wire __bit008 ;
wire __bit009 ;
wire __bit010 ;
wire __bit011 ;
wire __bit012 ;
wire __bit013 ;
wire __bit014 ;
wire __bit015 ;
wire __bit016 ;
wire __bit017 ;
wire __bit018 ;
wire __bit019 ;
wire __bit020 ;
wire __bit021 ;
wire __bit022 ;
wire __bit023 ;
wire __bit024 ;
wire __bit025 ;
wire __bit026 ;
wire __bit027 ;
wire __bit028 ;
wire __bit029 ;
wire __bit030 ;
wire __bit031 ;
wire __bit032 ;
wire __bit033 ;
wire __bit034 ;
wire __bit035 ;
wire __bit036 ;
wire __bit037 ;
wire __bit038 ;
wire __bit039 ;
wire __bit040 ;
wire __bit041 ;
wire __bit042 ;
wire __bit043 ;
wire __bit044 ;
wire __bit045 ;
wire __bit046 ;
wire __bit047 ;
wire __bit048 ;
wire __bit049 ;
wire __bit050 ;
wire __bit051 ;
wire __bit052 ;
wire __bit053 ;
wire __bit054 ;
wire __bit055 ;
wire __bit056 ;
wire __bit057 ;
wire __bit058 ;
wire __bit059 ;
wire __bit060 ;
wire __bit061 ;
wire __bit062 ;
wire __bit063 ;
wire __bit064 ;
wire __bit065 ;
wire __bit066 ;
wire __bit067 ;
wire __bit068 ;
wire __bit069 ;
wire __bit070 ;
wire __bit071 ;
wire __bit072 ;
wire __bit073 ;
wire __bit074 ;
wire __bit075 ;
wire __bit076 ;
wire __bit077 ;
wire __bit078 ;
wire __bit079 ;
wire __bit080 ;
wire __bit081 ;
wire __bit082 ;
wire __bit083 ;
wire __bit084 ;
wire __bit085 ;
wire __bit086 ;
wire __bit087 ;
wire __bit088 ;
wire __bit089 ;
wire __bit090 ;
wire __bit091 ;
wire __bit092 ;
wire __bit093 ;
wire __bit094 ;
wire __bit095 ;
wire __bit096 ;
wire __bit097 ;
wire __bit098 ;
wire __bit099 ;
wire __bit100 ;
wire __bit101 ;
wire __bit102 ;
wire __bit103 ;
wire __bit104 ;
wire __bit105 ;
wire __bit106 ;
wire __bit107 ;
wire __bit108 ;
wire __bit109 ;
wire __bit110 ;
wire __bit111 ;
wire __bit112 ;
wire __bit113 ;
wire __bit114 ;
wire __bit115 ;
wire __bit116 ;
wire __bit117 ;
wire __bit118 ;
wire __bit119 ;
wire __bit120 ;
wire __bit121 ;
wire __bit122 ;
wire __bit_invar000 ;
wire __bit_invar001 ;
wire __bit_invar002 ;
wire __bit_invar003 ;
wire __bit_invar004 ;
wire __bit_invar005 ;
wire __bit_invar006 ;
wire __bit_invar007 ;
wire __bit_invar008 ;
wire __bit_invar009 ;
wire __bit_invar010 ;
wire __bit_invar011 ;
wire __bit_invar012 ;
wire __bit_invar013 ;
wire __bit_invar014 ;
wire __bit_invar015 ;
wire __bit_obs000 ;
wire __bit_obs001 ;
wire __bit_obs002 ;
wire __bit_obs003 ;
wire __bit_obs004 ;
wire __bit_obs005 ;
wire __bit_obs006 ;
wire __bit_obs007 ;
wire ____env_safe_A4_098_099 ;
wire ____env_safe_A3_097_100 ;
wire __Env_Safe_Now101 ;
wire ____G4_026_103 ;
wire ____G7_045_104 ;
wire ____G8a_061_105 ;
wire ____G10a_078_106 ;
wire ____G10b_094_107 ;
wire ____G11_095_108 ;
wire ____G1_008_109 ;
wire ____G2_009_110 ;
wire ____G3_010_111 ;
wire ____G4_011_112 ;
wire ____G4_012_113 ;
wire ____G4_013_114 ;
wire ____G4_014_115 ;
wire ____G4_015_116 ;
wire ____G4_016_117 ;
wire ____G4_017_118 ;
wire ____G4_018_119 ;
wire ____G4_019_120 ;
wire ____G4_020_121 ;
wire ____G4_021_122 ;
wire ____G4_022_123 ;
wire ____G4_023_124 ;
wire ____G4_024_125 ;
wire ____G4_025_126 ;
wire ____G5_027_127 ;
wire ____G6a_028_128 ;
wire ____G6b_029_129 ;
wire ____G7_030_130 ;
wire ____G7_031_131 ;
wire ____G7_032_132 ;
wire ____G7_033_133 ;
wire ____G7_034_134 ;
wire ____G7_035_135 ;
wire ____G7_036_136 ;
wire ____G7_037_137 ;
wire ____G7_038_138 ;
wire ____G7_039_139 ;
wire ____G7_040_140 ;
wire ____G7_041_141 ;
wire ____G7_042_142 ;
wire ____G7_043_143 ;
wire ____G7_044_144 ;
wire ____G8a_046_145 ;
wire ____G8a_047_146 ;
wire ____G8a_048_147 ;
wire ____G8a_049_148 ;
wire ____G8a_050_149 ;
wire ____G8a_051_150 ;
wire ____G8a_052_151 ;
wire ____G8a_053_152 ;
wire ____G8a_054_153 ;
wire ____G8a_055_154 ;
wire ____G8a_056_155 ;
wire ____G8a_057_156 ;
wire ____G8a_058_157 ;
wire ____G8a_059_158 ;
wire ____G8a_060_159 ;
wire ____G8b_062_160 ;
wire ____G10a_063_161 ;
wire ____G10a_064_162 ;
wire ____G10a_065_163 ;
wire ____G10a_066_164 ;
wire ____G10a_067_165 ;
wire ____G10a_068_166 ;
wire ____G10a_069_167 ;
wire ____G10a_070_168 ;
wire ____G10a_071_169 ;
wire ____G10a_072_170 ;
wire ____G10a_073_171 ;
wire ____G10a_074_172 ;
wire ____G10a_075_173 ;
wire ____G10a_076_174 ;
wire ____G10a_077_175 ;
wire ____G10b_079_176 ;
wire ____G10b_080_177 ;
wire ____G10b_081_178 ;
wire ____G10b_082_179 ;
wire ____G10b_083_180 ;
wire ____G10b_084_181 ;
wire ____G10b_085_182 ;
wire ____G10b_086_183 ;
wire ____G10b_087_184 ;
wire ____G10b_088_185 ;
wire ____G10b_089_186 ;
wire ____G10b_090_187 ;
wire ____G10b_091_188 ;
wire ____G10b_092_189 ;
wire ____G10b_093_190 ;
wire o_err;


assign busreq = (__bit070 ? i_hbusreq_1 : (__bit075 ? i_hbusreq_2 : (__bit079 ? i_hbusreq_4 : (__bit082 ? i_hbusreq_8 : (__bit083 ? i_hbusreq_9 : (__bit085 ? i_hbusreq_5 : (__bit086 ? i_hbusreq_10 : (__bit089 ? i_hbusreq_11 : (__bit090 ? i_hbusreq_3 : (__bit092 ? i_hbusreq_6 : (__bit093 ? i_hbusreq_12 : (__bit094 ? i_hbusreq_13 : (__bit096 ? i_hbusreq_7 : (__bit097 ? i_hbusreq_14 : i_hbusreq_0)))))))))))))) ;
assign __bit000 = !i_hburst_0_1 ;
assign __bit001 = i_hburst_0_0 ;
assign __bit002 = __bit000 & __bit001 ;
assign __bit003 = controllable_hready & controllable_start & controllable_hmastlock & __bit002 ;
assign __bit004 = !controllable_hready & controllable_start & controllable_hmastlock & __bit002 ;
assign __bit005 = !wait_controllable_hready_0_0 ;
assign __bit006 = wait_controllable_hready_0_0 & !__bit005 ;
assign __bit007 = !wait_controllable_hready_0_1 ;
assign __bit008 = __bit007?__bit006:wait_controllable_hready_0_1 ;
assign __bit009 = !wait_controllable_hready_0_2 ;
assign __bit010 = __bit009?__bit008:wait_controllable_hready_0_2 ;
assign __bit011 = controllable_hready & __bit010 ;
assign __bit012 = __bit011 & !__bit004 ;
assign __bit013 = !__bit004 & !__bit011 ;
assign __bit014 = !G9_i_0_3 ;
assign __bit015 = !G9_i_0_2 ;
assign __bit016 = !G9_i_0_1 ;
assign __bit017 = G9_i_0_0 ;
assign __bit018 = __bit016 & __bit017 ;
assign __bit019 = __bit015 & __bit018 ;
assign __bit020 = __bit014 & __bit019 ;
assign __bit021 = G9_i_0_1 ;
assign __bit022 = !G9_i_0_0 ;
assign __bit023 = __bit021 & __bit022 ;
assign __bit024 = __bit015 & __bit023 ;
assign __bit025 = __bit014 & __bit024 ;
assign __bit026 = G9_i_0_2 ;
assign __bit027 = __bit016 & __bit022 ;
assign __bit028 = __bit026 & __bit027 ;
assign __bit029 = __bit014 & __bit028 ;
assign __bit030 = G9_i_0_3 ;
assign __bit031 = __bit015 & __bit027 ;
assign __bit032 = __bit030 & __bit031 ;
assign __bit033 = __bit019 & __bit030 ;
assign __bit034 = __bit018 & __bit026 ;
assign __bit035 = __bit014 & __bit034 ;
assign __bit036 = __bit024 & __bit030 ;
assign __bit037 = __bit017 & __bit021 ;
assign __bit038 = __bit015 & __bit037 ;
assign __bit039 = __bit030 & __bit038 ;
assign __bit040 = __bit014 & __bit038 ;
assign __bit041 = __bit023 & __bit026 ;
assign __bit042 = __bit014 & __bit041 ;
assign __bit043 = __bit028 & __bit030 ;
assign __bit044 = __bit030 & __bit034 ;
assign __bit045 = __bit026 & __bit037 ;
assign __bit046 = __bit014 & __bit045 ;
assign __bit047 = __bit030 & __bit041 ;
assign __bit048 = controllable_hmaster_0_3 ^~ G9_i_0_3 ;
assign __bit049 = controllable_hmaster_0_2 ^~ G9_i_0_2 ;
assign __bit050 = controllable_hmaster_0_1 ^~ G9_i_0_1 ;
assign __bit051 = controllable_hmaster_0_0 ^~ G9_i_0_0 ;
assign __bit052 = __bit050 & __bit051 ;
assign __bit053 = __bit049 & __bit052 ;
assign __bit054 = __bit048 & __bit053 ;
assign __bit055 = __bit054 | !(__bit020 ? i_hbusreq_1 : (__bit025 ? i_hbusreq_2 : (__bit029 ? i_hbusreq_4 : (__bit032 ? i_hbusreq_8 : (__bit033 ? i_hbusreq_9 : (__bit035 ? i_hbusreq_5 : (__bit036 ? i_hbusreq_10 : (__bit039 ? i_hbusreq_11 : (__bit040 ? i_hbusreq_3 : (__bit042 ? i_hbusreq_6 : (__bit043 ? i_hbusreq_12 : (__bit044 ? i_hbusreq_13 : (__bit046 ? i_hbusreq_7 : (__bit047 ? i_hbusreq_14 : i_hbusreq_0)))))))))))))) ;
assign __bit056 = __bit003 & N__init006 ;
assign __bit057 = !__bit003 & N__init006 ;
assign __bit058 = __bit004 & N__init006 ;
assign __bit059 = !__bit004 & N__init006 ;
assign __bit060 = __bit011 & __bit059 ;
assign __bit061 = __bit059 & !__bit011 ;
assign __bit062 = __bit055 & N__init006 ;
assign __bit063 = !__bit055 & N__init006 ;
assign __bit064 = !controllable_hmaster_0_3 ;
assign __bit065 = !controllable_hmaster_0_2 ;
assign __bit066 = !controllable_hmaster_0_1 ;
assign __bit067 = controllable_hmaster_0_0 ;
assign __bit068 = __bit066 & __bit067 ;
assign __bit069 = __bit065 & __bit068 ;
assign __bit070 = __bit064 & __bit069 ;
assign __bit071 = controllable_hmaster_0_1 ;
assign __bit072 = !controllable_hmaster_0_0 ;
assign __bit073 = __bit071 & __bit072 ;
assign __bit074 = __bit065 & __bit073 ;
assign __bit075 = __bit064 & __bit074 ;
assign __bit076 = controllable_hmaster_0_2 ;
assign __bit077 = __bit066 & __bit072 ;
assign __bit078 = __bit076 & __bit077 ;
assign __bit079 = __bit064 & __bit078 ;
assign __bit080 = controllable_hmaster_0_3 ;
assign __bit081 = __bit065 & __bit077 ;
assign __bit082 = __bit080 & __bit081 ;
assign __bit083 = __bit069 & __bit080 ;
assign __bit084 = __bit068 & __bit076 ;
assign __bit085 = __bit064 & __bit084 ;
assign __bit086 = __bit074 & __bit080 ;
assign __bit087 = __bit067 & __bit071 ;
assign __bit088 = __bit065 & __bit087 ;
assign __bit089 = __bit080 & __bit088 ;
assign __bit090 = __bit064 & __bit088 ;
assign __bit091 = __bit073 & __bit076 ;
assign __bit092 = __bit064 & __bit091 ;
assign __bit093 = __bit078 & __bit080 ;
assign __bit094 = __bit080 & __bit084 ;
assign __bit095 = __bit076 & __bit087 ;
assign __bit096 = __bit064 & __bit095 ;
assign __bit097 = __bit080 & __bit091 ;
assign __bit098 = i_hburst_0_1 ;
assign __bit099 = !i_hburst_0_0 ;
assign __bit100 = __bit098 & __bit099 ;
assign __bit101 = wait_controllable_hready_0_1 ;
assign __bit102 = !__bit005 & !__bit101 ;
assign __bit103 = !__bit005 ^~ !__bit101 ;
assign __bit104 = __bit101 | __bit102 ;
assign __bit105 = wait_controllable_hready_0_2 ;
assign __bit106 = __bit104 & !__bit105 ;
assign __bit107 = __bit104 ^~ !__bit105 ;
assign __bit108 = __bit105 | __bit106 ;
assign __bit109 = __bit017 & !__bit016 ;
assign __bit110 = __bit017 ^~ !__bit016 ;
assign __bit111 = __bit109 & !__bit015 ;
assign __bit112 = __bit109 ^~ !__bit015 ;
assign __bit113 = __bit111 & !__bit014 ;
assign __bit114 = __bit111 ^~ !__bit014 ;
assign __bit115 = wait_controllable_hready_0_0 ;
assign __bit116 = __bit115 | wait_controllable_hready_0_0 ;
assign __bit117 = __bit007?__bit116:wait_controllable_hready_0_1 ;
assign __bit118 = __bit009?__bit117:wait_controllable_hready_0_2 ;
assign __bit119 = __bit017 | __bit110 ;
assign __bit120 = __bit112 | __bit119 ;
assign __bit121 = __bit114 | __bit120 ;
assign __bit122 = __bit121 & !__bit113 ;
assign __bit_invar000 = !__bit001 | !__bit098 ;
assign __bit_invar001 = !__bit067 | !__bit071 ;
assign __bit_invar002 = __bit_invar001 | !__bit076 ;
assign __bit_invar003 = __bit_invar002 | !__bit080 ;
assign __bit_invar004 = prev_controllable_hmaster_0_0 ;
assign __bit_invar005 = prev_controllable_hmaster_0_1 ;
assign __bit_invar006 = !__bit_invar004 | !__bit_invar005 ;
assign __bit_invar007 = prev_controllable_hmaster_0_2 ;
assign __bit_invar008 = __bit_invar006 | !__bit_invar007 ;
assign __bit_invar009 = prev_controllable_hmaster_0_3 ;
assign __bit_invar010 = __bit_invar008 | !__bit_invar009 ;
assign __bit_invar011 = __bit007 & !__bit115 ;
assign __bit_invar012 = __bit_invar011 | !__bit105 ;
assign __bit_invar013 = !__bit017 | !__bit021 ;
assign __bit_invar014 = __bit_invar013 | !__bit026 ;
assign __bit_invar015 = __bit_invar014 | !__bit030 ;
assign __bit_obs000 = __bit064 & __bit081 ;
assign __bit_obs001 = controllable_hmaster_0_3 ^~ prev_controllable_hmaster_0_3 ;
assign __bit_obs002 = controllable_hmaster_0_2 ^~ prev_controllable_hmaster_0_2 ;
assign __bit_obs003 = controllable_hmaster_0_1 ^~ prev_controllable_hmaster_0_1 ;
assign __bit_obs004 = controllable_hmaster_0_0 ^~ prev_controllable_hmaster_0_0 ;
assign __bit_obs005 = __bit_obs003 & __bit_obs004 ;
assign __bit_obs006 = __bit_obs002 & __bit_obs005 ;
assign __bit_obs007 = __bit_obs001 & __bit_obs006 ;
assign ____env_safe_A4_098_099 = !N__init006 | (!controllable_hready & !i_hbusreq_0 & !i_hlock_0 & !i_hbusreq_1 & !i_hlock_1 & !i_hbusreq_2 & !i_hlock_2 & !i_hbusreq_3 & !i_hlock_3 & !i_hbusreq_4 & !i_hlock_4 & !i_hbusreq_5 & !i_hlock_5 & !i_hbusreq_6 & !i_hlock_6 & !i_hbusreq_7 & !i_hlock_7 & !i_hbusreq_8 & !i_hlock_8 & !i_hbusreq_9 & !i_hlock_9 & !i_hbusreq_10 & !i_hlock_10 & !i_hbusreq_11 & !i_hlock_11 & !i_hbusreq_12 & !i_hlock_12 & !i_hbusreq_13 & !i_hlock_13 & !i_hbusreq_14 & !i_hlock_14 & 1) ;
assign ____env_safe_A3_097_100 = (!i_hlock_0 | i_hbusreq_0) & (!i_hlock_1 | i_hbusreq_1) & (!i_hlock_2 | i_hbusreq_2) & (!i_hlock_3 | i_hbusreq_3) & (!i_hlock_4 | i_hbusreq_4) & (!i_hlock_5 | i_hbusreq_5) & (!i_hlock_6 | i_hbusreq_6) & (!i_hlock_7 | i_hbusreq_7) & (!i_hlock_8 | i_hbusreq_8) & (!i_hlock_9 | i_hbusreq_9) & (!i_hlock_10 | i_hbusreq_10) & (!i_hlock_11 | i_hbusreq_11) & (!i_hlock_12 | i_hbusreq_12) & (!i_hlock_13 | i_hbusreq_13) & (!i_hlock_14 | i_hbusreq_14) & 1 ;
assign __Env_Safe_Now101 = ____env_safe_A4_098_099 & ____env_safe_A3_097_100 ;
assign ____G4_026_103 = 1 ;
assign ____G7_045_104 = 1 ;
assign ____G8a_061_105 = 1 ;
assign ____G10a_078_106 = 1 ;
assign ____G10b_094_107 = 1 ;
assign ____G11_095_108 = !N__init006 | (controllable_decide & controllable_start & controllable_hgrant_0 & !controllable_hmastlock & !controllable_hgrant_1 & !controllable_hgrant_2 & !controllable_hgrant_3 & !controllable_hgrant_4 & !controllable_hgrant_5 & !controllable_hgrant_6 & !controllable_hgrant_7 & !controllable_hgrant_8 & !controllable_hgrant_9 & !controllable_hgrant_10 & !controllable_hgrant_11 & !controllable_hgrant_12 & !controllable_hgrant_13 & !controllable_hgrant_14 & 1) ;
assign ____G1_008_109 = N__init006  | prev_controllable_hready | !controllable_start ;
assign ____G2_009_110 = !G2_state | !controllable_start ;
assign ____G3_010_111 = !__bit010 | !controllable_start ;
assign ____G4_011_112 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_0 ^~ __bit_obs000) ;
assign ____G4_012_113 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_1 ^~ __bit070) ;
assign ____G4_013_114 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_2 ^~ __bit075) ;
assign ____G4_014_115 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_3 ^~ __bit090) ;
assign ____G4_015_116 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_4 ^~ __bit079) ;
assign ____G4_016_117 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_5 ^~ __bit085) ;
assign ____G4_017_118 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_6 ^~ __bit092) ;
assign ____G4_018_119 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_7 ^~ __bit096) ;
assign ____G4_019_120 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_8 ^~ __bit082) ;
assign ____G4_020_121 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_9 ^~ __bit083) ;
assign ____G4_021_122 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_10 ^~ __bit086) ;
assign ____G4_022_123 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_11 ^~ __bit089) ;
assign ____G4_023_124 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_12 ^~ __bit093) ;
assign ____G4_024_125 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_13 ^~ __bit094) ;
assign ____G4_025_126 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_14 ^~ __bit097) ;
assign ____G5_027_127 = !(N__init006 & prev_controllable_hready) | (prev_controllable_locked ^~ controllable_hmastlock) ;
assign ____G6a_028_128 = !(N__init006 & controllable_start) | __bit_obs007 ;
assign ____G6b_029_129 = !(N__init006 & controllable_start) | (controllable_hmastlock ^~ prev_controllable_hmastlock) ;
assign ____G7_030_130 = N__init006 | !(prev_controllable_decide & controllable_hgrant_0) | (prev_i_hlock_0 ^~ controllable_locked) ;
assign ____G7_031_131 = N__init006 | !(prev_controllable_decide & controllable_hgrant_1) | (prev_i_hlock_1 ^~ controllable_locked) ;
assign ____G7_032_132 = N__init006 | !(prev_controllable_decide & controllable_hgrant_2) | (prev_i_hlock_2 ^~ controllable_locked) ;
assign ____G7_033_133 = N__init006 | !(prev_controllable_decide & controllable_hgrant_3) | (prev_i_hlock_3 ^~ controllable_locked) ;
assign ____G7_034_134 = N__init006 | !(prev_controllable_decide & controllable_hgrant_4) | (prev_i_hlock_4 ^~ controllable_locked) ;
assign ____G7_035_135 = N__init006 | !(prev_controllable_decide & controllable_hgrant_5) | (prev_i_hlock_5 ^~ controllable_locked) ;
assign ____G7_036_136 = N__init006 | !(prev_controllable_decide & controllable_hgrant_6) | (prev_i_hlock_6 ^~ controllable_locked) ;
assign ____G7_037_137 = N__init006 | !(prev_controllable_decide & controllable_hgrant_7) | (prev_i_hlock_7 ^~ controllable_locked) ;
assign ____G7_038_138 = N__init006 | !(prev_controllable_decide & controllable_hgrant_8) | (prev_i_hlock_8 ^~ controllable_locked) ;
assign ____G7_039_139 = N__init006 | !(prev_controllable_decide & controllable_hgrant_9) | (prev_i_hlock_9 ^~ controllable_locked) ;
assign ____G7_040_140 = N__init006 | !(prev_controllable_decide & controllable_hgrant_10) | (prev_i_hlock_10 ^~ controllable_locked) ;
assign ____G7_041_141 = N__init006 | !(prev_controllable_decide & controllable_hgrant_11) | (prev_i_hlock_11 ^~ controllable_locked) ;
assign ____G7_042_142 = N__init006 | !(prev_controllable_decide & controllable_hgrant_12) | (prev_i_hlock_12 ^~ controllable_locked) ;
assign ____G7_043_143 = N__init006 | !(prev_controllable_decide & controllable_hgrant_13) | (prev_i_hlock_13 ^~ controllable_locked) ;
assign ____G7_044_144 = N__init006 | !(prev_controllable_decide & controllable_hgrant_14) | (prev_i_hlock_14 ^~ controllable_locked) ;
assign ____G8a_046_145 = N__init006 | prev_controllable_decide | (controllable_hgrant_0 ^~ prev_controllable_hgrant_0) ;
assign ____G8a_047_146 = N__init006 | prev_controllable_decide | (controllable_hgrant_1 ^~ prev_controllable_hgrant_1) ;
assign ____G8a_048_147 = N__init006 | prev_controllable_decide | (controllable_hgrant_2 ^~ prev_controllable_hgrant_2) ;
assign ____G8a_049_148 = N__init006 | prev_controllable_decide | (controllable_hgrant_3 ^~ prev_controllable_hgrant_3) ;
assign ____G8a_050_149 = N__init006 | prev_controllable_decide | (controllable_hgrant_4 ^~ prev_controllable_hgrant_4) ;
assign ____G8a_051_150 = N__init006 | prev_controllable_decide | (controllable_hgrant_5 ^~ prev_controllable_hgrant_5) ;
assign ____G8a_052_151 = N__init006 | prev_controllable_decide | (controllable_hgrant_6 ^~ prev_controllable_hgrant_6) ;
assign ____G8a_053_152 = N__init006 | prev_controllable_decide | (controllable_hgrant_7 ^~ prev_controllable_hgrant_7) ;
assign ____G8a_054_153 = N__init006 | prev_controllable_decide | (controllable_hgrant_8 ^~ prev_controllable_hgrant_8) ;
assign ____G8a_055_154 = N__init006 | prev_controllable_decide | (controllable_hgrant_9 ^~ prev_controllable_hgrant_9) ;
assign ____G8a_056_155 = N__init006 | prev_controllable_decide | (controllable_hgrant_10 ^~ prev_controllable_hgrant_10) ;
assign ____G8a_057_156 = N__init006 | prev_controllable_decide | (controllable_hgrant_11 ^~ prev_controllable_hgrant_11) ;
assign ____G8a_058_157 = N__init006 | prev_controllable_decide | (controllable_hgrant_12 ^~ prev_controllable_hgrant_12) ;
assign ____G8a_059_158 = N__init006 | prev_controllable_decide | (controllable_hgrant_13 ^~ prev_controllable_hgrant_13) ;
assign ____G8a_060_159 = N__init006 | prev_controllable_decide | (controllable_hgrant_14 ^~ prev_controllable_hgrant_14) ;
assign ____G8b_062_160 = N__init006 | prev_controllable_decide | (controllable_locked ^~ prev_controllable_locked) ;
assign ____G10a_063_161 = !G10_state_0 | !controllable_hgrant_0 ;
assign ____G10a_064_162 = !G10_state_1 | !controllable_hgrant_1 ;
assign ____G10a_065_163 = !G10_state_2 | !controllable_hgrant_2 ;
assign ____G10a_066_164 = !G10_state_3 | !controllable_hgrant_3 ;
assign ____G10a_067_165 = !G10_state_4 | !controllable_hgrant_4 ;
assign ____G10a_068_166 = !G10_state_5 | !controllable_hgrant_5 ;
assign ____G10a_069_167 = !G10_state_6 | !controllable_hgrant_6 ;
assign ____G10a_070_168 = !G10_state_7 | !controllable_hgrant_7 ;
assign ____G10a_071_169 = !G10_state_8 | !controllable_hgrant_8 ;
assign ____G10a_072_170 = !G10_state_9 | !controllable_hgrant_9 ;
assign ____G10a_073_171 = !G10_state_10 | !controllable_hgrant_10 ;
assign ____G10a_074_172 = !G10_state_11 | !controllable_hgrant_11 ;
assign ____G10a_075_173 = !G10_state_12 | !controllable_hgrant_12 ;
assign ____G10a_076_174 = !G10_state_13 | !controllable_hgrant_13 ;
assign ____G10a_077_175 = !G10_state_14 | !controllable_hgrant_14 ;
assign ____G10b_079_176 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_0) | controllable_hgrant_0 ;
assign ____G10b_080_177 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_1) | controllable_hgrant_0 ;
assign ____G10b_081_178 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_2) | controllable_hgrant_0 ;
assign ____G10b_082_179 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_3) | controllable_hgrant_0 ;
assign ____G10b_083_180 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_4) | controllable_hgrant_0 ;
assign ____G10b_084_181 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_5) | controllable_hgrant_0 ;
assign ____G10b_085_182 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_6) | controllable_hgrant_0 ;
assign ____G10b_086_183 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_7) | controllable_hgrant_0 ;
assign ____G10b_087_184 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_8) | controllable_hgrant_0 ;
assign ____G10b_088_185 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_9) | controllable_hgrant_0 ;
assign ____G10b_089_186 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_10) | controllable_hgrant_0 ;
assign ____G10b_090_187 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_11) | controllable_hgrant_0 ;
assign ____G10b_091_188 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_12) | controllable_hgrant_0 ;
assign ____G10b_092_189 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_13) | controllable_hgrant_0 ;
assign ____G10b_093_190 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_14) | controllable_hgrant_0 ;

assign o_err = __count_1_194;

initial
 begin
  __count_1_194 = 0 ;
  N__Sys_Safe191 = 0 ;
  N__Env_Safe_Ever102 = 0 ;
  prev_controllable_hready = 0 ;
  prev_i_hlock_0 = 0 ;
  prev_i_hlock_1 = 0 ;
  prev_i_hlock_2 = 0 ;
  prev_i_hlock_3 = 0 ;
  prev_i_hlock_4 = 0 ;
  prev_i_hlock_5 = 0 ;
  prev_i_hlock_6 = 0 ;
  prev_i_hlock_7 = 0 ;
  prev_i_hlock_8 = 0 ;
  prev_i_hlock_9 = 0 ;
  prev_i_hlock_10 = 0 ;
  prev_i_hlock_11 = 0 ;
  prev_i_hlock_12 = 0 ;
  prev_i_hlock_13 = 0 ;
  prev_i_hlock_14 = 0 ;
  prev_controllable_hmaster_0_0 = 0 ;
  prev_controllable_hmaster_0_1 = 0 ;
  prev_controllable_hmaster_0_2 = 0 ;
  prev_controllable_hmaster_0_3 = 0 ;
  prev_controllable_hmastlock = 0 ;
  prev_controllable_decide = 0 ;
  prev_controllable_locked = 0 ;
  prev_controllable_hgrant_0 = 0 ;
  prev_controllable_hgrant_1 = 0 ;
  prev_controllable_hgrant_2 = 0 ;
  prev_controllable_hgrant_3 = 0 ;
  prev_controllable_hgrant_4 = 0 ;
  prev_controllable_hgrant_5 = 0 ;
  prev_controllable_hgrant_6 = 0 ;
  prev_controllable_hgrant_7 = 0 ;
  prev_controllable_hgrant_8 = 0 ;
  prev_controllable_hgrant_9 = 0 ;
  prev_controllable_hgrant_10 = 0 ;
  prev_controllable_hgrant_11 = 0 ;
  prev_controllable_hgrant_12 = 0 ;
  prev_controllable_hgrant_13 = 0 ;
  prev_controllable_hgrant_14 = 0 ;
  A1_state = 0 ;
  A2_state = 0 ;
  G2_state = 0 ;
  wait_controllable_hready_0_0 = 0 ;
  wait_controllable_hready_0_1 = 0 ;
  wait_controllable_hready_0_2 = 0 ;
  G9_i_0_0 = 0 ;
  G9_i_0_1 = 0 ;
  G9_i_0_2 = 0 ;
  G9_i_0_3 = 0 ;
  G10_state_0 = 0 ;
  G10_state_1 = 0 ;
  G10_state_2 = 0 ;
  G10_state_3 = 0 ;
  G10_state_4 = 0 ;
  G10_state_5 = 0 ;
  G10_state_6 = 0 ;
  G10_state_7 = 0 ;
  G10_state_8 = 0 ;
  G10_state_9 = 0 ;
  G10_state_10 = 0 ;
  G10_state_11 = 0 ;
  G10_state_12 = 0 ;
  G10_state_13 = 0 ;
  G10_state_14 = 0 ;
  N__init006 = 0 ;
 end

always @(posedge i_clk)
 begin
  __count_1_194 = !N__Env_Safe_Ever102 & (N__Sys_Safe191 | !(__bit054 | (__bit020 ? !i_hbusreq_1 : (__bit025 ? !i_hbusreq_2 : (__bit029 ? !i_hbusreq_4 : (__bit032 ? !i_hbusreq_8 : (__bit033 ? !i_hbusreq_9 : (__bit035 ? !i_hbusreq_5 : (__bit036 ? !i_hbusreq_10 : (__bit039 ? !i_hbusreq_11 : (__bit040 ? !i_hbusreq_3 : (__bit042 ? !i_hbusreq_6 : (__bit043 ? !i_hbusreq_12 : (__bit044 ? !i_hbusreq_13 : (__bit046 ? !i_hbusreq_7 : (__bit047 ? !i_hbusreq_14 : !i_hbusreq_0))))))))))))))) & controllable_hready & A2_state) ;
  N__Sys_Safe191 = !(!N__Sys_Safe191 & ____G10b_086_183 & ____G10b_087_184 & ____G10b_088_185 & ____G10b_089_186 & ____G10b_090_187 & ____G10b_091_188 & ____G10b_092_189 & ____G10b_093_190 & ____G10a_069_167 & ____G10a_070_168 & ____G10a_071_169 & ____G10a_072_170 & ____G10a_073_171 & ____G10a_074_172 & ____G10a_075_173 & ____G10a_076_174 & ____G10a_077_175 & ____G10b_079_176 & ____G10b_080_177 & ____G10b_081_178 & ____G10b_082_179 & ____G10b_083_180 & ____G10b_084_181 & ____G10b_085_182 & ____G4_026_103 &
                   ____G7_045_104 & ____G8a_061_105 & ____G10a_078_106 & ____G10b_094_107 & ____G11_095_108 & ____G1_008_109 & ____G2_009_110 & ____G3_010_111 & ____G4_011_112 & ____G4_012_113 & ____G4_013_114 & ____G4_014_115 & ____G4_015_116 & ____G4_016_117 & ____G4_017_118 & ____G4_018_119 & ____G4_019_120 & ____G4_020_121 & ____G4_021_122 & ____G4_022_123 & ____G4_023_124 & ____G4_024_125 & ____G4_025_126 & ____G5_027_127 & ____G6a_028_128 & ____G6b_029_129 & ____G7_030_130 & ____G7_031_131 &
                   ____G7_032_132 & ____G7_033_133 & ____G7_034_134 & ____G7_035_135 & ____G7_036_136 & ____G7_037_137 & ____G7_038_138 & ____G7_039_139 & ____G7_040_140 & ____G7_041_141 & ____G7_042_142 & ____G7_043_143 & ____G7_044_144 & ____G8a_046_145 & ____G8a_047_146 & ____G8a_048_147 & ____G8a_049_148 & ____G8a_050_149 & ____G8a_051_150 & ____G8a_052_151 & ____G8a_053_152 & ____G8a_054_153 & ____G8a_055_154 & ____G8a_056_155 & ____G8a_057_156 & ____G8a_058_157 & ____G8a_059_158 & ____G8a_060_159 &
                   ____G8b_062_160 & ____G10a_063_161 & ____G10a_064_162 & ____G10a_065_163 & ____G10a_066_164 & ____G10a_067_165 & ____G10a_068_166) ;
  N__Env_Safe_Ever102 = !(__Env_Safe_Now101 & !N__Env_Safe_Ever102) ;
  prev_controllable_hready = controllable_hready ;
  prev_i_hlock_0 = i_hlock_0 ;
  prev_i_hlock_1 = i_hlock_1 ;
  prev_i_hlock_2 = i_hlock_2 ;
  prev_i_hlock_3 = i_hlock_3 ;
  prev_i_hlock_4 = i_hlock_4 ;
  prev_i_hlock_5 = i_hlock_5 ;
  prev_i_hlock_6 = i_hlock_6 ;
  prev_i_hlock_7 = i_hlock_7 ;
  prev_i_hlock_8 = i_hlock_8 ;
  prev_i_hlock_9 = i_hlock_9 ;
  prev_i_hlock_10 = i_hlock_10 ;
  prev_i_hlock_11 = i_hlock_11 ;
  prev_i_hlock_12 = i_hlock_12 ;
  prev_i_hlock_13 = i_hlock_13 ;
  prev_i_hlock_14 = i_hlock_14 ;
  prev_controllable_hmaster_0_0 = controllable_hmaster_0_0 ;
  prev_controllable_hmaster_0_1 = controllable_hmaster_0_1 ;
  prev_controllable_hmaster_0_2 = controllable_hmaster_0_2 ;
  prev_controllable_hmaster_0_3 = controllable_hmaster_0_3 ;
  prev_controllable_hmastlock = controllable_hmastlock ;
  prev_controllable_decide = controllable_decide ;
  prev_controllable_locked = controllable_locked ;
  prev_controllable_hgrant_0 = controllable_hgrant_0 ;
  prev_controllable_hgrant_1 = controllable_hgrant_1 ;
  prev_controllable_hgrant_2 = controllable_hgrant_2 ;
  prev_controllable_hgrant_3 = controllable_hgrant_3 ;
  prev_controllable_hgrant_4 = controllable_hgrant_4 ;
  prev_controllable_hgrant_5 = controllable_hgrant_5 ;
  prev_controllable_hgrant_6 = controllable_hgrant_6 ;
  prev_controllable_hgrant_7 = controllable_hgrant_7 ;
  prev_controllable_hgrant_8 = controllable_hgrant_8 ;
  prev_controllable_hgrant_9 = controllable_hgrant_9 ;
  prev_controllable_hgrant_10 = controllable_hgrant_10 ;
  prev_controllable_hgrant_11 = controllable_hgrant_11 ;
  prev_controllable_hgrant_12 = controllable_hgrant_12 ;
  prev_controllable_hgrant_13 = controllable_hgrant_13 ;
  prev_controllable_hgrant_14 = controllable_hgrant_14 ;
  A1_state = controllable_hmastlock & __bit100 | busreq & A1_state ;
  A2_state = A2_state & !controllable_hready | !A2_state & (!A1_state | !busreq) ;
  G2_state = controllable_start & controllable_hmastlock & __bit100 | busreq & G2_state ;
  wait_controllable_hready_0_0 = ((__bit012 & !N__init006) ? __bit005 : ((__bit004 & !N__init006) ? 0 : ((__bit003 & !N__init006) ? 1 : (__bit060 ? __bit005 : (__bit058 ? 0 : (__bit056 ? 1 : wait_controllable_hready_0_0)))))) ;
  wait_controllable_hready_0_1 = ((__bit012 & !N__init006) ? !__bit103 : ((__bit004 & !N__init006) ? 0 : ((__bit003 & !N__init006) ? 1 : (__bit060 ? !__bit103 : (__bit058 ? 0 : (__bit056 ? 1 : wait_controllable_hready_0_1)))))) ;
  wait_controllable_hready_0_2 = ((__bit012 & !N__init006) ? !__bit107 : ((__bit004 & !N__init006) ? 1 : ((__bit003 & !N__init006) ? 0 : (__bit060 ? !__bit107 : (__bit058 ? 1 : (__bit056 ? 0 : wait_controllable_hready_0_2)))))) ;
  G9_i_0_0 = ((__bit055 & !N__init006) ? !__bit017 : (__bit062 ? !__bit017 : G9_i_0_0)) ;
  G9_i_0_1 = ((__bit055 & !N__init006) ? !__bit110 : (__bit062 ? !__bit110 : G9_i_0_1)) ;
  G9_i_0_2 = ((__bit055 & !N__init006) ? !__bit112 : (__bit062 ? !__bit112 : G9_i_0_2)) ;
  G9_i_0_3 = ((__bit055 & !N__init006) ? !__bit114 : (__bit062 ? !__bit114 : G9_i_0_3)) ;
  G10_state_0 = G10_state_0 & !i_hbusreq_0 | !controllable_hgrant_0 & !G10_state_0 ;
  G10_state_1 = G10_state_1 & !i_hbusreq_1 | !controllable_hgrant_1 & !G10_state_1 ;
  G10_state_2 = G10_state_2 & !i_hbusreq_2 | !controllable_hgrant_2 & !G10_state_2 ;
  G10_state_3 = G10_state_3 & !i_hbusreq_3 | !controllable_hgrant_3 & !G10_state_3 ;
  G10_state_4 = G10_state_4 & !i_hbusreq_4 | !controllable_hgrant_4 & !G10_state_4 ;
  G10_state_5 = G10_state_5 & !i_hbusreq_5 | !controllable_hgrant_5 & !G10_state_5 ;
  G10_state_6 = G10_state_6 & !i_hbusreq_6 | !controllable_hgrant_6 & !G10_state_6 ;
  G10_state_7 = G10_state_7 & !i_hbusreq_7 | !controllable_hgrant_7 & !G10_state_7 ;
  G10_state_8 = G10_state_8 & !i_hbusreq_8 | !controllable_hgrant_8 & !G10_state_8 ;
  G10_state_9 = G10_state_9 & !i_hbusreq_9 | !controllable_hgrant_9 & !G10_state_9 ;
  G10_state_10 = G10_state_10 & !i_hbusreq_10 | !controllable_hgrant_10 & !G10_state_10 ;
  G10_state_11 = G10_state_11 & !i_hbusreq_11 | !controllable_hgrant_11 & !G10_state_11 ;
  G10_state_12 = G10_state_12 & !i_hbusreq_12 | !controllable_hgrant_12 & !G10_state_12 ;
  G10_state_13 = G10_state_13 & !i_hbusreq_13 | !controllable_hgrant_13 & !G10_state_13 ;
  G10_state_14 = G10_state_14 & !i_hbusreq_14 | !controllable_hgrant_14 & !G10_state_14 ;
  N__init006 = 1 ;
 end


endmodule
-------------------------------
