1553875031.581000
*582023907
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	EXECUTE_STAGE	EXECUTE_STAGE	0	119777770
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	REG	REG	0	3590068278
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	REG	1	593468225
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	FUN_REG	FUN_REG	0	391546779
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	RV32I	RV32I	2	842427033
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	FUN_REG	1	2522691321
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	ALU_CONTROL	ALU_CONTROL	0	432557453
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	RV32I	RV32I	2	842427033
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	ALU_OP	ALU_OP	2	2594146661
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	ALU_CONTROL	1	3264055177
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	ALU	ALU	0	2178929787
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	ALU_OP	ALU_OP	2	2594146661
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	ALU	1	2105109740
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	COMPARE	COMPARE	0	1689388550
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	COMPARE	1	1988562119
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	EX_CONTROLLER	EX_CONTROLLER	0	2971666847
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	RV32I	RV32I	2	842427033
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	MUX2	MUX2	0	2104579194
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	MUX2	1	3758899488
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	MUX4	MUX4	0	3432731716
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2018.1_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
work	D:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_4\rtlc_libs\work	BEHAVIOR	MUX4	1	3689129021
