// Seed: 1869818858
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  logic [7:0] id_3, id_4;
  wire id_5;
  assign id_2 = id_3;
  wire id_6;
  assign id_2 = id_4[-1];
  tri id_7, id_8;
  assign id_4[1] = -1 | id_7;
endmodule
module module_1 ();
  wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_8 = 0;
endmodule
module module_2 ();
  supply0 id_1, id_2 = -1;
  module_0 modCall_1 (id_2);
  always id_1 = -1;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    output tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input wand id_5,
    output wor id_6,
    output supply0 id_7,
    input tri id_8
);
  integer id_10 = id_3;
  supply1 id_11 = 1, id_12;
  module_0 modCall_1 (id_12);
  assign id_2 = 1;
endmodule
