# Workshop_Advanced_Physical_Design_Using_OpenLane-Sky130


# Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

## SKY130_D1_SK3 - Get familiar to open-source EDA tools

## SKY_L1 - OpenLANE Directory structure in detail

Inside the next path we will find 3 files: skywater-pdk, open-pdks, sky130A. As it‚Äôs shown below.

```jsx
$cd /Desktop/work/tools/openlane_working_dir/pdks
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled.png)

- skywater-pdk ‚Üí It has all the files related to the pdk: timing libraries, cell files, etc.
- open-pdks ‚Üí Foundry files that are not made for Open-EDA Tools. These were processed so that free tools can open them.
- sky130A ‚Üí It has two folders:
    - libs.ref ‚Üí Specifically for technology (sky130_fd_sc_hvl, sky130_fd_pr_rf, ect). We will be working specifically with sky130_fd_sc_hd
    - libs.tech ‚Üí Specifically for tools (klayout, ngspice, netgen, magic, etc)

<aside>
üìå Take care: OpenLane is not a tool, it is a flow which contains many Open-source EDA Tools.

</aside>

---

## SKY_L2 - Design Preparation Step

To launch OpenLane Flow, we have to open a terminal and type the next commands:

```jsx
$cd /Desktop/work/tools/openlane_working_dir/openlane

$docker

$./flow.tcl -interactive
```

Then, OpenLane is launched:

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%201.png)

We will need to input all the packages required:

```jsx
$package require openlane 0.9
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%202.png)

In another terminal, we go to the next path:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/designs
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%203.png)

We open **picorv32a** file. And we type:

```jsx
$less config.tcl
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%204.png)

Later we configure the design in the terminal in which we open OpenLane.

```jsx
$prep -design picorv32a
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%205.png)

Here what it‚Äôs doing is combining the 2 files (the design and the configuration file). This can be confirmed by going to the path, where a folder called "runs" should appear:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%206.png)

---

## SKY_L3 - Review files after design prep and run synthesis

Later we open **runs** file. We will find a file with the date on which the commands were run to create the **runs file**.

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%207.png)

Opening the ***date*** file‚Ä¶

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%208.png)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%209.png)

All folders will be empty except "tmp". If we open it, for example, we can open the file "merged.lef" with‚Ä¶

```jsx
$less merged.lef
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2010.png)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2011.png)

Back in the date folder, we can open **config.tcl**. This file shows which parameters are taken into account for the run.

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2012.png)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2013.png)

Back in the openlane flow we type:

```jsx
$run_synthesis
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2014.png)

---

## SKY_L5 - Steps to characterize synthesis results

Among the things that we can see as a result is.... Chip area.

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2015.png)

In addition, in the statistics we can see... Number of cells and number of flip-flops (sky130_fd_sc_dfxtp_2)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2016.png)

We can calculate Flop Ratio‚Ä¶

$$
FlopRatio = \frac{No.ofFlipFlops}{No.ofCells}
$$

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2017.png)

Going back to the date folder, we can go to the results folder: "results" and open the "synthesis" folder. There we will find the synthesized netlist. Called... "picorv32a.synthesis.v", where you can see that the abc has done all the mapping.

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2018.png)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2019.png)

Going back to the date folder, we can enter the reports folder: "reports", and then the "synthesis" folder. We can open the most recent one which will correspond to the "stat report" ‚Üí "yosys_2.stat.rpt"

```jsx
$less 1-yosys_4.stat.rpt
```

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2020.png)

![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2021.png)

We can also review other reports‚Ä¶

- less opensta.rpt
    
    ![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2022.png)
    
- less opensta_main.timing.rpt
    
    ![Untitled](Day%201%20a881c85ccd0049e892fda7e0c9aaeb3e/Untitled%2023.png)
    

<aside>
üí° Take care: To return to the terminal, after entering the command "less (file)", press the Q key.

</aside>

---
---
# Day 2 - Good floorplan vs bad floorplan and introduction to library cells

## SKY130_D2_SK1 - Chip Floor planning considerations

### SKY_L6 - Steps to run floorplan using OpenLANE

1. After the synthesis‚Ä¶. The next step is Floorplan. In this step we set the die area, the core area, the aspect ratio, the utilization factor; we place the input and output cells, do the power distribution network and macro placement. 
    
    <aside>
    üí° Take care: Standard Cells Placement happens in Placement Stage. Not in Floorplan.
    
    </aside>
    
2. First‚Ä¶Go to the path‚Ä¶
    
    ```jsx
    $Desktop/work/tools/openlane_working_dir/openlane/configuration
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled.png)
    
3. Open README file‚Ä¶
    
    ```jsx
    $less README.md
    ```
    
4. Inside the file, you will see the variables required for each process (Synthesis, Floorplanning). These variables have default values, but you can set them.
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%201.png)
    
5. If we go back to configuration folder, and we open floorplan.tcl to see again default values
    
    ```jsx
    $less floorplan.tcl
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%202.png)
    
6. In another terminal go to the next path and open config.tcl
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%203.png)
    
7. In the terminal in which we run the synthesis‚Ä¶ Type:
    
    ```jsx
    $run_floorplan
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%204.png)
    

---

### SKY_L7 - Review floorplan files and steps to view floorplan

1. To analize the results go to the next path:
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs
    ```
    
2. See the latest file generated
    
    ```jsx
    $cd latest file
    
    $cd logs/floorplan
    
    $less 4-ioPlacer.log
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%205.png)
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%206.png)
    
3. Go back to‚Ä¶
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/*latest file*
    
    $less config.tcl
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%207.png)
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%208.png)
    
4. Go back to the terminal and open sky130A_sky130_fd_sc_hd_config.tcl
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a
    
    $less sky130A_sky130_fd_sc_hd_config.tcl
    ```
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%209.png)
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2010.png)
    
5. You have finished Floorplan step. How the floorplan looks like?
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/*latest file*/results/floorplan 
    
    $ls -ltr
    
    $less picorv32a.floorplan.def
    ```
    
    And you must open ‚Äú.def‚Äù file
    
6. Here you can see the area of your complete die. (a b) (c d)
    - a ‚Üí lower left X value [database units]
    - b ‚Üí lower left Y value [database units]
    - c ‚Üí upper right X value [database units]
    - d ‚Üí upper right Y value [database units]
    
    UNITS DISTANCE MICRONS 1000 ‚Üí It means 1u = 1000 [database units]
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2011.png)
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2012.png)
    
    <aside>
    üìå The area of the die is = 0.443587212 [microns]
    
    </aside>
    
7. To see the actual layout after floorplan, we have to go to the next path and open Magic.
    
    ```jsx
    $Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/*latest file*/results/floorplan
    
    $magic -T /home/**USER**/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.floorplan.def &
    ```
    
8. Magic is opening.

![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2013.png)

---

### SKY_L8 - Review floorplan layout in Magic

1. Maximize Magic window.
2.  To select the entire layout press S on your keyboard and then press V to center the layout.
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2014.png)
    
3. To zoom part of the layout you must form a box ‚Üí Left mouse click and right mouse click. Then press Z on your keyboard.
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2015.png)
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2016.png)
    
4. To select a certain block in layout, move the mouse over it and press S.
5. Select a horizontal pin. And type ‚Äúwhat‚Äù in the tkcon window. The result indicates the layer of the pin. 
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2017.png)
    
6. Seelect a vertical pin. And type ‚Äúwhat‚Äù in the tkcon window. The result indicates the layer of the pin.
    
    ![Untitled](Day%202%20226b907d8c7c4964a339e934466876d3/Untitled%2018.png)
    
7. To quit Magic‚Ä¶ File - Quit - Yes
---
---

# Day 3 - Design library cell using Magic Layout and ngspice characterization

## SKY130_D3_SK1 - Labs for CMOS inverter ngspice simulations

### SKY_L0 - IO placer revision

 The design we have been working on has equidistant pins.

We can configurate this‚Ä¶.

### IO placer :

It‚Äôs an Open-source EDA tool which is used to place the IOs around the core.

### How?

1) Go to the next path:

```jsx
$cd /Desktop/work/tools/openlane_working_dir/openlane/configuration

$less README.md
```

<aside>
üìå README file has the description of all the variables

</aside>

2) Go back and open floorplan.tcl

```jsx
$cd /Desktop/work/tools/openlane_working_dir/openlane/configuration

$less floorplan.tcl
```

We can see FP_IO_MODE is set to 1‚Ä¶

```jsx
set ::env(FP_IO_MODE) 1; # 0 matching mode - 1 random equidistant mode
```

In the terminal in which we launched OpenLane‚Ä¶

```jsx
$set ::env(FP_IO_MODE) 2

$run_floorplan
```

In another terminal‚Ä¶

```jsx
$Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/fecha/results/floorplan

$ls

$magic -T /home/**USER**/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.floorplan.def &
```

<aside>
üìå Take care: This process must be before placement. It‚Äôs to configure the floorplan in another way.

</aside>

---

### SKY_L5 - Lab steps to git clone vsdstdcelldesign

Go to the next path and type the next command to get the git ‚Ä¶

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/

$git clone https://github.com/nickson-jose/vsdstdcelldesign.git
```

When the process ends‚Ä¶

```jsx
$ls -ltr

$cd vsdstdcelldesig

$ls -ltr
```

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled.png)

If we look into these files, we will realize that tech file isn‚Äôt in this directory. So, we need to copy it.

Open a new terminal and go to the path in which is the tech file for Magic‚Ä¶

```jsx
$ cd Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/

$ls -ltr
```

The tech file is‚Ä¶. ‚Äú***sky130A.tech***‚Äù

For copy the file do this‚Ä¶

```jsx
$cp sky130A.tech /home/USER/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig/
```

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%201.png)

Now, if we go to the next path Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig (the path in the first terminal)‚Ä¶ We will see the ‚Äú***sky130A.tech***‚Äù file.

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%202.png)

We can open Magic‚Ä¶

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig

$magic -T sky130A.tech sky130_inv.mag &
```

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%203.png)

Then, we will see this design in Magic‚Ä¶

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%204.png)

---

## SKY130_D3_SK2 - Inception of Layout √Ç¬ñ CMOS fabrication process

### SKY_L8 - Lab introduction to Sky130 basic layers layout and LEF using inverter

LEF is used for placement. Placement doesn‚Äôt need information about th logic of the circuit. It just need information about metal layers. 

LEF only shows information about all the metal layers.

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%205.png)

---

### SKY_L9 - Lab steps to create std cell layout and extract spice netlist

A part of an STD Cell of an inverter has been erased‚Ä¶

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%206.png)

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%207.png)

This shows errors in DRC. After set the corresponding layers the DRC is correct and free of errors.

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%208.png)

**How to extract to SPICE‚Ä¶**

In terminal tkcon‚Ä¶

```jsx
$pwd
```

 It shows a ***path***‚Ä¶

```jsx
extract all
```

The file is‚Ä¶ sky130_inv.ext

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%209.png)

In a terminal we go to the ***path*** indicated before‚Ä¶

```jsx
$cd /Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign

$ls -ltr
```

There will be the file sky130_inv.ext

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2010.png)

Go back to **tckon terminal** and type: This command will extract all the parasitic capacitances‚Ä¶

```jsx
$ext2spice cthresh 0 rthresh 0
$ext2spice
```

It will show‚Ä¶ ‚Äúexttospice finished‚Äù

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2011.png)

In the terminal we opened earlier, we have to go to the ***path:***

```jsx
$cd /Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign

$ls -ltr
```

There will be the file sky130_inv.spice

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2012.png)

To see the SPICE‚Ä¶

```jsx
$vim sky130_inv.spice
```

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2013.png)

---

## SKY130_D3_SK3 - Sky130 Tech File Labs

### SKY_L1 - Lab steps to create final SPICE deck using Sky130 tech

To see the dimensions of the minimum box size‚Ä¶

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2014.png)

In another terminal, go to‚Ä¶

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig/libs/

$ls -ltr
```

It should be contain the next 2 files‚Ä¶ ‚Äúpshort.lib‚Äù and ‚Äúnshort.lib‚Äù

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2015.png)

Change multiple parameters in vim file for a transient simulation‚Ä¶

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2016.png)

To run simulation with ngspice‚Ä¶ From a terminal‚Ä¶ /openlane/vsdstdcelldesign

```jsx
ngspice sky130_inv.spice
```

---

### SKY_L2 - Lab steps to characterize inverter using sky130 model files

In ngspice, we could plot output vs time, and plot the input signal‚Ä¶

```jsx
plot y vs time a
```

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2017.png)

![Untitled](Day%203%2087604c13907e41d790f08714cdaa8e9d/Untitled%2018.png)

---

---

# Day 4 - Pre-layout timing analysis and importance of good clock tree

## SKY130_D4_SK1 - Timing modelling using delay tables

### SKY_L1 - Lab steps to convert grid info to track info

1. Open sky130_inv.mag
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig
    
    $magic -T sky130A.tech sky130_inv.mag &
    ```
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled.png)
    
    For PnR we don‚Äôt need all the information shown in magic. For example, PnR doesn‚Äôt need information about the logic. The only information we will require is: 
    
    - PR Boundary
    - Power and Ground
    - Input and Output
    
    Go to the next path to see information about tracks:
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/
    
    $less tracks.info
    ```
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%201.png)
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%202.png)
    
    This file will show us the tracks for every metal layer. For example, the pitch for horizontal tracks of ‚Äúlil‚Äù is 0.46, and for vertical tracks the pitch is 0.34
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%203.png)
    
    We can activate a certain grid of tracks for metal 1 as .
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%204.png)
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%205.png)
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%206.png)
    
    If input and output pins are in the intersection, we are guaranteeing that the PnR can reach them.
    

---

### SKY_L2 - Lab steps to convert magic layout to std cell LEF

Define a part of a layer as a port:

1. Select the area where you want to define a port
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%207.png)
    
2. Go to Text‚Ä¶
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%208.png)
    
3. Define port‚Ä¶
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%209.png)
    

Now, we are going to export LEF file‚Ä¶

1. In tkcon terminal‚Ä¶ Save the STD Cell with a name of your preference
2. Exit magic
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2010.png)
    
3. In a terminal go to the next path, and we should see the file we saved.
    
    ```jsx
    $cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesig
    
    $ls -ltr 
    
    $magic -T sky130A.tech sky130_vsdinv.mag &
    ```
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2011.png)
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2012.png)
    
4. In tkcon terminal
    
    ```jsx
    $lef write
    ```
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2013.png)
    
5. In the terminal in which we opened Magic‚Ä¶
    
    ```jsx
    $ls -ltr
    
    $less sky130_vsdinv.lef
    ```
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2014.png)
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2015.png)
    

---

### SKY_L3 - Introduction to timing libs and steps to include new cell in synthesis

Open another terminal, and type:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign/

$ls -ltr

$cp sky130_vsdinv.lef /home/USER/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/
```

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2016.png)

In another terminal, go to the path and copy the file indicated below:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign/libs/

$ls

$less sky130_fd_sc_hd__typical.lib

$less sky130_fd_sc_hd__slow.lib

$less sky130_fd_sc_hd__fast.lib

$cp sky130_fd_sc_hd__* /home/USER/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/
```

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2017.png)

Later go to the path shown earlier and see the new files copied.

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2018.png)

At first, we configure the config.tcl file.

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2019.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2020.png)

Launch OpenLane‚Ä¶

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/

$docker

$./flow.tcl -interactive

$package require openlane 0.9

$prep -design picorv32a -tag latest_date_file -overwrite

...

$set lefs [glob $::env(DESIGN_DIR)/src/*.lef]
...

$add_lefs -src $lefs
...

$run_synthesis
```

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2021.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2022.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2023.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2024.png)

---

### SKY_L7 - Lab steps to configure synthesis settings to fix slack and include vsdinv

Continue‚Ä¶

In the terminal in which we launched OpenLane, at the end‚Ä¶ slack (VIOLATED)

<aside>
üìå Take care:

wns ‚Üí Max. slack

tns ‚Üí total net slack

</aside>

Go to the next path in another terminal:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/configuration

$less README.md
```

You should see ‚ÄúSYNTH_STRATEGY‚Äù for synthesis.

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2025.png)

Search for the chip area in synthesis results. You should also search for tns and wns.

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2026.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2027.png)

**FIXING SLACK VIOLATIONS:**

In the terminal in which we launched OpenLane‚Ä¶

```jsx
%echo $::env(SYNTH_STRATEGY)

%set ::env(SYNTH_STRATEGY) 1

%echo $::env(SYNTH_BUFFERING)

%echo $::env(SYNTH_SIZING)

%set ::env(SYNTH_SIZING) 1

%echo $::env(SYNTH_DRIVING_CELL)
```

The values should be‚Ä¶

SYNTH_STRATEGY = 1

SYNTH_BUFFERING = 1

SYNTH_SIZING = 1

SYNTH_DRIVING_CELL = sky130_fd_sc_hd__inv_8

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2028.png)

After running synthesis, we get‚Ä¶

```jsx
run_synthesis
```

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2029.png)

Now‚Ä¶Floorplan & Placement:

```jsx
$init_floorplan

$place_io

$global_placement_or

$detailed_placement

$tap_decap_or

$detailed_placement
```

1. init_floorplan
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2030.png)
    
2. place_io
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2031.png)
    
3. global_placement_or
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2032.png)
    
4. detailed_placement
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2033.png)
    
5. tap_decap_or
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2034.png)
    
6. detailed_placement
    
    ![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2035.png)
    

Go to the path:

```jsx
$cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/latest_date_file/results/placement/

$ls

$magic -T /home/**USER**/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def &
```

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2036.png)

![Untitled](Day%204%200d0f70076f0e45c8947758a8db51a6ea/Untitled%2037.png)

---
---
# Day 5 - Final steps for RTL2GDS using tritonRoute and openSTA

At first, we launch OpenLane.

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled.png)

Later, we type:

```jsx
%echo $::env(CURRENT_DEF)
```

And to generate the Power Distribution Network:

```jsx
%gen_pdn
```

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%201.png)

The result is:

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%202.png)

Later, we must run routing‚Ä¶

```jsx
%run_routing
```

And we will obtain as a result‚Ä¶

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%203.png)

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%204.png)

To see the result in Magic..

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%205.png)

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%206.png)

Zoom in:

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%207.png)

When we type ‚Äúexpand‚Äù in tkcon terminal‚Ä¶

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%208.png)

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%209.png)

![Untitled](Day%205%209400d285e3574d71b937d1a506516dc4/Untitled%2010.png)
