Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 25 14:12:04 2025
| Host         : Ime_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 940         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
SYNTH-10   Warning           Wide multiplier                             3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (940)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2075)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (940)
--------------------------
 There are 940 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2075)
---------------------------------------------------
 There are 2075 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_reg/Q
                         net (fo=2, routed)           0.753     6.295    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.872    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2083 Endpoints
Min Delay          2083 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.400ns  (logic 9.503ns (31.260%)  route 20.897ns (68.740%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.074     5.530    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X5Y28          LUT4 (Prop_lut4_I2_O)        0.152     5.682 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116/O
                         net (fo=26, routed)          1.063     6.745    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.332     7.077 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51/O
                         net (fo=1, routed)           1.095     8.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.296 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25/O
                         net (fo=6, routed)           2.345    10.641    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124    10.765 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_6/O
                         net (fo=2, routed)           1.344    12.109    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[13]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    16.145 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.201    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.719 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.403    19.122    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.246 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9/O
                         net (fo=1, routed)           0.000    19.246    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.910    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.024 r  u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009    20.033    u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.367 r  u_CORTEXM0INTEGRATION/u_logic/Rtibx6_reg_i_9/O[1]
                         net (fo=1, routed)           0.975    21.342    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.303    21.645 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8/O
                         net (fo=1, routed)           0.665    22.310    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8_n_0
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.152    22.462 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4/O
                         net (fo=1, routed)           0.784    23.246    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.326    23.572 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2/O
                         net (fo=2, routed)           0.747    24.319    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15/O
                         net (fo=1, routed)           0.876    25.319    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I1_O)        0.124    25.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8/O
                         net (fo=1, routed)           1.006    26.449    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8_n_0
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124    26.573 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.310    26.883    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124    27.007 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7/O
                         net (fo=2, routed)           1.229    28.236    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124    28.360 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=2, routed)           1.329    29.689    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124    29.813 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.587    30.400    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X46Y3          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.429ns  (logic 9.503ns (32.292%)  route 19.926ns (67.708%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.074     5.530    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X5Y28          LUT4 (Prop_lut4_I2_O)        0.152     5.682 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116/O
                         net (fo=26, routed)          1.063     6.745    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.332     7.077 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51/O
                         net (fo=1, routed)           1.095     8.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.296 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25/O
                         net (fo=6, routed)           2.345    10.641    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124    10.765 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_6/O
                         net (fo=2, routed)           1.344    12.109    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[13]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    16.145 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.201    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.719 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.403    19.122    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.246 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9/O
                         net (fo=1, routed)           0.000    19.246    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.910    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.024 r  u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009    20.033    u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.367 r  u_CORTEXM0INTEGRATION/u_logic/Rtibx6_reg_i_9/O[1]
                         net (fo=1, routed)           0.975    21.342    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.303    21.645 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8/O
                         net (fo=1, routed)           0.665    22.310    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8_n_0
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.152    22.462 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4/O
                         net (fo=1, routed)           0.784    23.246    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.326    23.572 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2/O
                         net (fo=2, routed)           0.747    24.319    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15/O
                         net (fo=1, routed)           0.876    25.319    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I1_O)        0.124    25.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8/O
                         net (fo=1, routed)           1.006    26.449    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8_n_0
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124    26.573 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.310    26.883    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124    27.007 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7/O
                         net (fo=2, routed)           1.229    28.236    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124    28.360 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=2, routed)           0.945    29.305    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124    29.429 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    29.429    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X46Y3          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.915ns  (logic 9.503ns (32.865%)  route 19.412ns (67.135%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.074     5.530    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X5Y28          LUT4 (Prop_lut4_I2_O)        0.152     5.682 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116/O
                         net (fo=26, routed)          1.063     6.745    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_116_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.332     7.077 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51/O
                         net (fo=1, routed)           1.095     8.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_51_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.296 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25/O
                         net (fo=6, routed)           2.345    10.641    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_25_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124    10.765 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_6/O
                         net (fo=2, routed)           1.344    12.109    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[13]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    16.145 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.201    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.719 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.403    19.122    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.246 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9/O
                         net (fo=1, routed)           0.000    19.246    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_i_9_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    u_CORTEXM0INTEGRATION/u_logic/Cfwpw6_reg_i_6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.910    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_reg_i_16_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.024 r  u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009    20.033    u_CORTEXM0INTEGRATION/u_logic/Z8zpw6_reg_i_14_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.367 r  u_CORTEXM0INTEGRATION/u_logic/Rtibx6_reg_i_9/O[1]
                         net (fo=1, routed)           0.975    21.342    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.303    21.645 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8/O
                         net (fo=1, routed)           0.665    22.310    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_8_n_0
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.152    22.462 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4/O
                         net (fo=1, routed)           0.784    23.246    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_4_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.326    23.572 r  u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2/O
                         net (fo=2, routed)           0.747    24.319    u_CORTEXM0INTEGRATION/u_logic/Zezpw6_i_2_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15/O
                         net (fo=1, routed)           0.876    25.319    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_15_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I1_O)        0.124    25.443 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8/O
                         net (fo=1, routed)           1.006    26.449    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_8_n_0
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124    26.573 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.310    26.883    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124    27.007 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7/O
                         net (fo=2, routed)           0.995    28.002    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124    28.126 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4/O
                         net (fo=1, routed)           0.665    28.791    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.915 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.915    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X35Y4          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Gxmpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.364ns  (logic 2.650ns (9.343%)  route 25.714ns (90.657%))
  Logic Levels:           15  (FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          3.003    17.188    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    17.312 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27/O
                         net (fo=3, routed)           1.516    18.828    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27_n_0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.980 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25/O
                         net (fo=4, routed)           0.983    19.963    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.326    20.289 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11/O
                         net (fo=6, routed)           0.601    20.890    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.014 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45/O
                         net (fo=2, routed)           0.355    21.369    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.493 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9/O
                         net (fo=2, routed)           0.530    22.022    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.146 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6/O
                         net (fo=9, routed)           1.229    23.375    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6_n_0
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.124    23.499 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2/O
                         net (fo=3, routed)           1.759    25.258    u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124    25.382 r  u_CORTEXM0INTEGRATION/u_logic/D1zpw6_i_1/O
                         net (fo=16, routed)          2.982    28.364    u_CORTEXM0INTEGRATION/u_logic/Jgkiu6
    SLICE_X3Y23          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gxmpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tnebx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.267ns  (logic 2.674ns (9.460%)  route 25.593ns (90.540%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          2.615    16.800    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.924 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15/O
                         net (fo=2, routed)           1.350    18.274    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15_n_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.150    18.424 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38/O
                         net (fo=2, routed)           0.976    19.400    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.326    19.726 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27/O
                         net (fo=3, routed)           0.287    20.013    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124    20.137 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12/O
                         net (fo=6, routed)           1.121    21.258    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.382 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10/O
                         net (fo=3, routed)           0.685    22.067    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.191 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20/O
                         net (fo=2, routed)           0.813    23.005    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    23.129 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3/O
                         net (fo=28, routed)          2.767    25.896    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.150    26.046 r  u_CORTEXM0INTEGRATION/u_logic/Thfbx6_i_1/O
                         net (fo=16, routed)          2.221    28.267    u_CORTEXM0INTEGRATION/u_logic/Zuliu6
    SLICE_X3Y29          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tnebx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nbppw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.212ns  (logic 2.650ns (9.393%)  route 25.562ns (90.607%))
  Logic Levels:           15  (FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          3.003    17.188    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    17.312 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27/O
                         net (fo=3, routed)           1.516    18.828    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27_n_0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.980 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25/O
                         net (fo=4, routed)           0.983    19.963    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.326    20.289 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11/O
                         net (fo=6, routed)           0.601    20.890    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.014 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45/O
                         net (fo=2, routed)           0.355    21.369    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.493 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9/O
                         net (fo=2, routed)           0.530    22.022    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.146 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6/O
                         net (fo=9, routed)           1.229    23.375    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6_n_0
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.124    23.499 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2/O
                         net (fo=3, routed)           1.759    25.258    u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124    25.382 r  u_CORTEXM0INTEGRATION/u_logic/D1zpw6_i_1/O
                         net (fo=16, routed)          2.830    28.212    u_CORTEXM0INTEGRATION/u_logic/Jgkiu6
    SLICE_X0Y23          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nbppw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/U3yax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.175ns  (logic 2.650ns (9.405%)  route 25.525ns (90.595%))
  Logic Levels:           15  (FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          3.003    17.188    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    17.312 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27/O
                         net (fo=3, routed)           1.516    18.828    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27_n_0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.980 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25/O
                         net (fo=4, routed)           0.983    19.963    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.326    20.289 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11/O
                         net (fo=6, routed)           0.601    20.890    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.014 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45/O
                         net (fo=2, routed)           0.355    21.369    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.493 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9/O
                         net (fo=2, routed)           0.530    22.022    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.146 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6/O
                         net (fo=9, routed)           1.229    23.375    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6_n_0
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.124    23.499 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2/O
                         net (fo=3, routed)           1.759    25.258    u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124    25.382 r  u_CORTEXM0INTEGRATION/u_logic/D1zpw6_i_1/O
                         net (fo=16, routed)          2.793    28.175    u_CORTEXM0INTEGRATION/u_logic/Jgkiu6
    SLICE_X2Y23          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/U3yax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tpebx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.157ns  (logic 2.674ns (9.497%)  route 25.483ns (90.503%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          2.615    16.800    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.924 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15/O
                         net (fo=2, routed)           1.350    18.274    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15_n_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.150    18.424 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38/O
                         net (fo=2, routed)           0.976    19.400    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.326    19.726 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27/O
                         net (fo=3, routed)           0.287    20.013    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124    20.137 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12/O
                         net (fo=6, routed)           1.121    21.258    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.382 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10/O
                         net (fo=3, routed)           0.685    22.067    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.191 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20/O
                         net (fo=2, routed)           0.813    23.005    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    23.129 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3/O
                         net (fo=28, routed)          2.767    25.896    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.150    26.046 r  u_CORTEXM0INTEGRATION/u_logic/Thfbx6_i_1/O
                         net (fo=16, routed)          2.112    28.157    u_CORTEXM0INTEGRATION/u_logic/Zuliu6
    SLICE_X2Y29          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tpebx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ttebx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.134ns  (logic 2.674ns (9.504%)  route 25.460ns (90.496%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          2.615    16.800    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.924 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15/O
                         net (fo=2, routed)           1.350    18.274    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_15_n_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.150    18.424 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38/O
                         net (fo=2, routed)           0.976    19.400    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_38_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.326    19.726 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27/O
                         net (fo=3, routed)           0.287    20.013    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_27_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124    20.137 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12/O
                         net (fo=6, routed)           1.121    21.258    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_12_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.382 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10/O
                         net (fo=3, routed)           0.685    22.067    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_10_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.191 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20/O
                         net (fo=2, routed)           0.813    23.005    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    23.129 r  u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3/O
                         net (fo=28, routed)          2.767    25.896    u_CORTEXM0INTEGRATION/u_logic/X4jpw6_i_3_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.150    26.046 r  u_CORTEXM0INTEGRATION/u_logic/Thfbx6_i_1/O
                         net (fo=16, routed)          2.088    28.134    u_CORTEXM0INTEGRATION/u_logic/Zuliu6
    SLICE_X1Y28          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ttebx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qvvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.030ns  (logic 2.650ns (9.454%)  route 25.380ns (90.546%))
  Logic Levels:           15  (FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.191     5.647    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.150     5.797 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87/O
                         net (fo=14, routed)          1.436     7.233    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_87_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.326     7.559 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.500     8.059    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.586     9.769    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36/O
                         net (fo=35, routed)          1.233    11.126    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_36_n_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    11.250 f  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21/O
                         net (fo=36, routed)          2.811    14.061    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_21_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.185 r  u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19/O
                         net (fo=34, routed)          3.003    17.188    u_CORTEXM0INTEGRATION/u_logic/Huxpw6_i_19_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    17.312 f  u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27/O
                         net (fo=3, routed)           1.516    18.828    u_CORTEXM0INTEGRATION/u_logic/Yt8bx6_i_27_n_0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.980 f  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25/O
                         net (fo=4, routed)           0.983    19.963    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_25_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.326    20.289 r  u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11/O
                         net (fo=6, routed)           0.601    20.890    u_CORTEXM0INTEGRATION/u_logic/Zl8bx6_i_11_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    21.014 r  u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45/O
                         net (fo=2, routed)           0.355    21.369    u_CORTEXM0INTEGRATION/u_logic/O41qw6_i_45_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.493 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9/O
                         net (fo=2, routed)           0.530    22.022    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.146 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6/O
                         net (fo=9, routed)           1.229    23.375    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_6_n_0
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.124    23.499 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2/O
                         net (fo=3, routed)           1.759    25.258    u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124    25.382 r  u_CORTEXM0INTEGRATION/u_logic/D1zpw6_i_1/O
                         net (fo=16, routed)          2.648    28.030    u_CORTEXM0INTEGRATION/u_logic/Jgkiu6
    SLICE_X0Y22          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qvvax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Tmjbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Uojbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Tmjbx6_reg/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Tmjbx6_reg/Q
                         net (fo=2, routed)           0.069     0.210    u_CORTEXM0INTEGRATION/u_logic/Tmjbx6
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.255 r  u_CORTEXM0INTEGRATION/u_logic/Uojbx6_i_1/O
                         net (fo=1, routed)           0.000     0.255    u_CORTEXM0INTEGRATION/u_logic/Mcuhu6
    SLICE_X36Y15         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Uojbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/Q
                         net (fo=2, routed)           0.099     0.240    u_CORTEXM0INTEGRATION/u_logic/Imhbx6
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_i_1/O
                         net (fo=1, routed)           0.000     0.285    u_CORTEXM0INTEGRATION/u_logic/Vduhu6
    SLICE_X38Y14         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Oyhbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/P0ibx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Oyhbx6_reg/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Oyhbx6_reg/Q
                         net (fo=2, routed)           0.108     0.249    u_CORTEXM0INTEGRATION/u_logic/Oyhbx6
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.294 r  u_CORTEXM0INTEGRATION/u_logic/P0ibx6_i_1/O
                         net (fo=1, routed)           0.000     0.294    u_CORTEXM0INTEGRATION/u_logic/Ceuhu6
    SLICE_X36Y15         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/P0ibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/Q
                         net (fo=2, routed)           0.108     0.249    u_CORTEXM0INTEGRATION/u_logic/X5opw6
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_i_1/O
                         net (fo=1, routed)           0.000     0.294    u_CORTEXM0INTEGRATION/u_logic/Oduhu6
    SLICE_X36Y14         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Yjupw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Amupw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Yjupw6_reg/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Yjupw6_reg/Q
                         net (fo=2, routed)           0.109     0.250    u_CORTEXM0INTEGRATION/u_logic/Yjupw6
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  u_CORTEXM0INTEGRATION/u_logic/Amupw6_i_1/O
                         net (fo=1, routed)           0.000     0.295    u_CORTEXM0INTEGRATION/u_logic/Iauhu6
    SLICE_X36Y17         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Amupw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Tokax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tokax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Tokax6_reg/C
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Tokax6_reg/Q
                         net (fo=2, routed)           0.114     0.255    u_CORTEXM0INTEGRATION/u_logic/Tokax6
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  u_CORTEXM0INTEGRATION/u_logic/Tokax6_i_1/O
                         net (fo=1, routed)           0.000     0.300    u_CORTEXM0INTEGRATION/u_logic/Eeohu6
    SLICE_X13Y4          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tokax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE                         0.000     0.000 r  reset_sync_reg_reg[1]/C
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reset_sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.172     0.313    reset_sync_reg_reg_n_0_[1]
    SLICE_X32Y27         FDCE                                         r  reset_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/Q
                         net (fo=5, routed)           0.135     0.276    u_CORTEXM0INTEGRATION/u_logic/Tzfpw6[22]
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_i_1/O
                         net (fo=1, routed)           0.000     0.321    u_CORTEXM0INTEGRATION/u_logic/Z8uhu6
    SLICE_X37Y19         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/N8rpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/C
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/Q
                         net (fo=2, routed)           0.137     0.278    u_CORTEXM0INTEGRATION/u_logic/M6rpw6
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  u_CORTEXM0INTEGRATION/u_logic/N8rpw6_i_1/O
                         net (fo=1, routed)           0.000     0.323    u_CORTEXM0INTEGRATION/u_logic/Xeuhu6
    SLICE_X39Y13         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/N8rpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/F4iax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.472%)  route 0.143ns (43.528%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/F4iax6_reg/C
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/F4iax6_reg/Q
                         net (fo=5, routed)           0.143     0.284    u_CORTEXM0INTEGRATION/u_logic/F4iax6
    SLICE_X29Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_i_1/O
                         net (fo=1, routed)           0.000     0.329    u_CORTEXM0INTEGRATION/u_logic/C6vhu6
    SLICE_X29Y11         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_reg/D
  -------------------------------------------------------------------    -------------------





