Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 30 13:53:36 2024
| Host         : CS152A-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_controller_control_sets_placed.rpt
| Design       : game_controller
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              72 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                        |                3 |              6 |
|  clk_IBUF_BUFG |                            | db1/btn_d              |                3 |              8 |
|  cd/clk_10hz   |                            |                        |                4 |             20 |
|  clk_IBUF_BUFG |                            | db1/counter[9]_i_1_n_0 |                3 |             20 |
|  clk_IBUF_BUFG | vga/h_count_reg[9]_i_1_n_0 | db1/btn_d              |                6 |             20 |
|  clk_IBUF_BUFG | vga/v_count_reg0           | db1/btn_d              |                3 |             20 |
|  clk_IBUF_BUFG |                            | cd/clear               |                7 |             52 |
+----------------+----------------------------+------------------------+------------------+----------------+


