Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Sep 25 18:25:41 2022
| Host         : DESKTOP-UK50EEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_axi4_top_timing_summary_routed.rpt -pb adder_axi4_top_timing_summary_routed.pb -rpx adder_axi4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_axi4_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  527         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (527)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1509)
5. checking no_input_delay (50)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (527)
--------------------------
 There are 527 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1509)
---------------------------------------------------
 There are 1509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1546          inf        0.000                      0                 1546           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1546 Endpoints
Min Delay          1546 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s00_axi_wstrb[2]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 1.067ns (11.026%)  route 8.608ns (88.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  s00_axi_wstrb[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  s00_axi_wstrb_IBUF[2]_inst/O
                         net (fo=14, routed)          7.443     8.386    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[2]
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.124     8.510 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.166     9.675    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[2]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 1.067ns (11.026%)  route 8.608ns (88.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  s00_axi_wstrb[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  s00_axi_wstrb_IBUF[2]_inst/O
                         net (fo=14, routed)          7.443     8.386    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[2]
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.124     8.510 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.166     9.675    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[2]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 1.067ns (11.026%)  route 8.608ns (88.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  s00_axi_wstrb[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  s00_axi_wstrb_IBUF[2]_inst/O
                         net (fo=14, routed)          7.443     8.386    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[2]
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.124     8.510 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.166     9.675    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[2]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 1.067ns (11.252%)  route 8.414ns (88.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  s00_axi_wstrb[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  s00_axi_wstrb_IBUF[2]_inst/O
                         net (fo=14, routed)          7.752     8.694    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[2]
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[23]_i_1/O
                         net (fo=8, routed)           0.662     9.481    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[23]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[2]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 1.067ns (11.252%)  route 8.414ns (88.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  s00_axi_wstrb[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  s00_axi_wstrb_IBUF[2]_inst/O
                         net (fo=14, routed)          7.752     8.694    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[2]
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[23]_i_1/O
                         net (fo=8, routed)           0.662     9.481    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[23]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[1]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg11_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 1.156ns (12.207%)  route 8.315ns (87.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  s00_axi_wstrb[1] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[1]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  s00_axi_wstrb_IBUF[1]_inst/O
                         net (fo=14, routed)          7.038     8.071    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[1]
    SLICE_X106Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg11[15]_i_1/O
                         net (fo=8, routed)           1.276     9.471    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg11[15]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg11_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[1]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg11_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 1.156ns (12.207%)  route 8.315ns (87.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  s00_axi_wstrb[1] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[1]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  s00_axi_wstrb_IBUF[1]_inst/O
                         net (fo=14, routed)          7.038     8.071    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[1]
    SLICE_X106Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg11[15]_i_1/O
                         net (fo=8, routed)           1.276     9.471    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg11[15]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg11_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[3]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 1.124ns (11.903%)  route 8.323ns (88.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  s00_axi_wstrb[3] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[3]
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 r  s00_axi_wstrb_IBUF[3]_inst/O
                         net (fo=14, routed)          7.802     8.803    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[3]
    SLICE_X105Y97        LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.520     9.447    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[3]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 1.124ns (11.903%)  route 8.323ns (88.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  s00_axi_wstrb[3] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[3]
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 r  s00_axi_wstrb_IBUF[3]_inst/O
                         net (fo=14, routed)          7.802     8.803    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[3]
    SLICE_X105Y97        LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.520     9.447    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_wstrb[3]
                            (input port)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 1.124ns (11.903%)  route 8.323ns (88.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  s00_axi_wstrb[3] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wstrb[3]
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 r  s00_axi_wstrb_IBUF[3]_inst/O
                         net (fo=14, routed)          7.802     8.803    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_wstrb_IBUF[3]
    SLICE_X105Y97        LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.520     9.447    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/aw_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.296%)  route 0.113ns (37.704%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.113     0.254    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_bvalid_OBUF
    SLICE_X112Y85        LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     0.299    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X112Y85        FDSE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.724%)  route 0.120ns (39.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=9, routed)           0.120     0.261    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/w_a[7]
    SLICE_X111Y91        LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg10_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.267ns (83.449%)  route 0.053ns (16.551%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg10_reg[2]/C
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg10_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg10[2]
    SLICE_X111Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.239 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.000     0.239    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_6_n_0
    SLICE_X111Y88        MUXF7 (Prop_muxf7_I0_O)      0.062     0.301 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.301    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_3_n_0
    SLICE_X111Y88        MUXF8 (Prop_muxf8_I1_O)      0.019     0.320 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X111Y88        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12_reg[26]/Q
                         net (fo=1, routed)           0.056     0.197    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg12[26]
    SLICE_X104Y96        LUT6 (Prop_lut6_I5_O)        0.045     0.242 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[26]_i_7/O
                         net (fo=1, routed)           0.000     0.242    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[26]_i_7_n_0
    SLICE_X104Y96        MUXF7 (Prop_muxf7_I1_O)      0.064     0.306 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     0.306    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3_n_0
    SLICE_X104Y96        MUXF8 (Prop_muxf8_I1_O)      0.019     0.325 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.325    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X104Y96        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.281ns (84.358%)  route 0.052ns (15.642%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=1, routed)           0.052     0.193    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2[4]
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.045     0.238 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.000     0.238    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X112Y86        MUXF7 (Prop_muxf7_I0_O)      0.073     0.311 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.311    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_2_n_0
    SLICE_X112Y86        MUXF8 (Prop_muxf8_I0_O)      0.022     0.333 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.333    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X112Y86        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.283ns (84.748%)  route 0.051ns (15.252%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
    SLICE_X106Y97        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/Q
                         net (fo=1, routed)           0.051     0.192    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg6[23]
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.045     0.237 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[23]_i_5/O
                         net (fo=1, routed)           0.000     0.237    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[23]_i_5_n_0
    SLICE_X107Y97        MUXF7 (Prop_muxf7_I1_O)      0.074     0.311 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     0.311    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2_n_0
    SLICE_X107Y97        MUXF8 (Prop_muxf8_I0_O)      0.023     0.334 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.334    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X107Y97        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.290ns (85.268%)  route 0.050ns (14.732%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y93        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[31]/C
    SLICE_X102Y93        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[31]/Q
                         net (fo=1, routed)           0.050     0.214    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8[31]
    SLICE_X103Y93        LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_6/O
                         net (fo=1, routed)           0.000     0.259    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_6_n_0
    SLICE_X103Y93        MUXF7 (Prop_muxf7_I0_O)      0.062     0.321 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.321    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_3_n_0
    SLICE_X103Y93        MUXF8 (Prop_muxf8_I1_O)      0.019     0.340 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.340    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X103Y93        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.968%)  route 0.159ns (46.032%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=9, routed)           0.159     0.300    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/w_a[4]
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.345 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[5]_i_1/O
                         net (fo=1, routed)           0.000     0.345    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[5]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.267ns (75.492%)  route 0.087ns (24.508%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=1, routed)           0.087     0.228    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg8[16]
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[16]_i_6/O
                         net (fo=1, routed)           0.000     0.273    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[16]_i_6_n_0
    SLICE_X111Y97        MUXF7 (Prop_muxf7_I0_O)      0.062     0.335 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/O
                         net (fo=1, routed)           0.000     0.335    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X111Y97        MUXF8 (Prop_muxf8_I1_O)      0.019     0.354 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.354    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X111Y97        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg15_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.269ns (75.540%)  route 0.087ns (24.460%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE                         0.000     0.000 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg15_reg[10]/C
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg15_reg[10]/Q
                         net (fo=1, routed)           0.087     0.228    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg15[10]
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[10]_i_7/O
                         net (fo=1, routed)           0.000     0.273    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[10]_i_7_n_0
    SLICE_X104Y87        MUXF7 (Prop_muxf7_I1_O)      0.064     0.337 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     0.337    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3_n_0
    SLICE_X104Y87        MUXF8 (Prop_muxf8_I1_O)      0.019     0.356 r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.356    myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X104Y87        FDRE                                         r  myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------





