<profile>

<ReportVersion>
<Version>2012.4</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq zynq_fpv6 </ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>Sobel</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>3.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.66</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>179126</Average-caseLatency>
<Worst-caseLatency>358252</Worst-caseLatency>
</SummaryOfOverallLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>18</BRAM_18K>
<DSP48E>3</DSP48E>
<FF>476</FF>
<LUT>744</LUT>
<SLICE>0</SLICE>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<SLICE>13300</SLICE>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>nResetPort</name>
<Object>Sobel::Sobel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ClockPort</name>
<Object>Sobel::Sobel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_in_0_dout</name>
<Object>fifo_in_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fifo_in_0_empty_n</name>
<Object>fifo_in_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fifo_in_0_read</name>
<Object>fifo_in_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fifo_out_0_din</name>
<Object>fifo_out_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fifo_out_0_full_n</name>
<Object>fifo_out_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fifo_out_0_write</name>
<Object>fifo_out_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
