ISim log file
Running: C:\Users\UECCI\Documents\GitHub\SPARTAN6-ATMEGA-MAX5864\lab\lab08-Unidad_BanRegDisplay\Unidad_BanRegDisplay\TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab08-Unidad_BanRegDisplay/Unidad_BanRegDisplay/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab08-Unidad_BanRegDisplay/Unidad_BanRegDisplay/src/TestBench.v" Line 31.  For instance TestBench/uut/, width 8 of formal port datW is not equal to width 4 of actual variable datW. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
