strict digraph "" {
	node [label="\N"];
	"1497:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb69a590>",
		fillcolor=springgreen,
		label="1497:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1498:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69aa50>",
		fillcolor=firebrick,
		label="1498:NS
OpCodeOK <= ByteCntEq14 & (RxData[7:0] == 8'h00);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69aa50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1497:IF" -> "1498:NS"	 [cond="['DetectionWindow', 'ByteCntEq14']",
		label="(DetectionWindow & ByteCntEq14)",
		lineno=1497];
	"1500:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6740d0>",
		fillcolor=springgreen,
		label="1500:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1501:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>",
		fillcolor=firebrick,
		label="1501:NS
OpCodeOK <= ByteCntEq15 & (RxData[7:0] == 8'h01) & OpCodeOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1500:IF" -> "1501:NS"	 [cond="['DetectionWindow', 'ByteCntEq15']",
		label="(DetectionWindow & ByteCntEq15)",
		lineno=1500];
	"1494:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687450>",
		fillcolor=firebrick,
		label="1494:NS
OpCodeOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1488:AL"	 [def_var="['OpCodeOK']",
		label="Leaf_1488:AL"];
	"1494:NS" -> "Leaf_1488:AL"	 [cond="[]",
		lineno=None];
	"1491:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687890>",
		fillcolor=firebrick,
		label="1491:NS
OpCodeOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1491:NS" -> "Leaf_1488:AL"	 [cond="[]",
		lineno=None];
	"1489:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb687750>",
		fillcolor=turquoise,
		label="1489:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1490:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687790>",
		fillcolor=springgreen,
		label="1490:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1489:BL" -> "1490:IF"	 [cond="[]",
		lineno=None];
	"1501:NS" -> "Leaf_1488:AL"	 [cond="[]",
		lineno=None];
	"1490:IF" -> "1491:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1490];
	"1493:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6877d0>",
		fillcolor=springgreen,
		label="1493:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1490:IF" -> "1493:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1490];
	"1488:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb6875d0>",
		clk_sens=False,
		fillcolor=gold,
		label="1488:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['OpCodeOK', 'RxData', 'RxReset', 'ByteCntEq15', 'ByteCntEq14', 'DetectionWindow', 'ByteCntEq16']"];
	"1488:AL" -> "1489:BL"	 [cond="[]",
		lineno=None];
	"1498:NS" -> "Leaf_1488:AL"	 [cond="[]",
		lineno=None];
	"1496:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb687810>",
		fillcolor=turquoise,
		label="1496:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1496:BL" -> "1497:IF"	 [cond="[]",
		lineno=None];
	"1496:BL" -> "1500:IF"	 [cond="[]",
		lineno=None];
	"1493:IF" -> "1494:NS"	 [cond="['ByteCntEq16']",
		label=ByteCntEq16,
		lineno=1493];
	"1493:IF" -> "1496:BL"	 [cond="['ByteCntEq16']",
		label="!(ByteCntEq16)",
		lineno=1493];
}
