#=============左侧端口====================
set_pin_physical_constraints -pin_name {I_L_DATA[0]} -layers {metal4} -side 1 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[1]} -layers {metal4} -side 1 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[2]} -layers {metal4} -side 1 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[3]} -layers {metal4} -side 1 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[4]} -layers {metal4} -side 1 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[5]} -layers {metal4} -side 1 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[6]} -layers {metal4} -side 1 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[7]} -layers {metal4} -side 1 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[8]} -layers {metal4} -side 1 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[9]} -layers {metal4} -side 1 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[10]} -layers {metal4} -side 1 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[11]} -layers {metal4} -side 1 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[12]} -layers {metal4} -side 1 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[13]} -layers {metal4} -side 1 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[14]} -layers {metal4} -side 1 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[15]} -layers {metal4} -side 1 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[16]} -layers {metal4} -side 1 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[17]} -layers {metal4} -side 1 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[18]} -layers {metal4} -side 1 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[19]} -layers {metal4} -side 1 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[20]} -layers {metal4} -side 1 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[21]} -layers {metal4} -side 1 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[22]} -layers {metal4} -side 1 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[23]} -layers {metal4} -side 1 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[24]} -layers {metal4} -side 1 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[25]} -layers {metal4} -side 1 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[26]} -layers {metal4} -side 1 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[27]} -layers {metal4} -side 1 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[28]} -layers {metal4} -side 1 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[29]} -layers {metal4} -side 1 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[30]} -layers {metal4} -side 1 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[31]} -layers {metal4} -side 1 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[32]} -layers {metal4} -side 1 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[33]} -layers {metal4} -side 1 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[34]} -layers {metal4} -side 1 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[35]} -layers {metal4} -side 1 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[36]} -layers {metal4} -side 1 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[37]} -layers {metal4} -side 1 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[38]} -layers {metal4} -side 1 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[39]} -layers {metal4} -side 1 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[40]} -layers {metal4} -side 1 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[41]} -layers {metal4} -side 1 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[42]} -layers {metal4} -side 1 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[43]} -layers {metal4} -side 1 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[44]} -layers {metal4} -side 1 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[45]} -layers {metal4} -side 1 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[46]} -layers {metal4} -side 1 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[47]} -layers {metal4} -side 1 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[48]} -layers {metal4} -side 1 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[49]} -layers {metal4} -side 1 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[50]} -layers {metal4} -side 1 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[51]} -layers {metal4} -side 1 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[52]} -layers {metal4} -side 1 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[53]} -layers {metal4} -side 1 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[54]} -layers {metal4} -side 1 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[55]} -layers {metal4} -side 1 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[56]} -layers {metal4} -side 1 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[57]} -layers {metal4} -side 1 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[58]} -layers {metal4} -side 1 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[59]} -layers {metal4} -side 1 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[60]} -layers {metal4} -side 1 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[61]} -layers {metal4} -side 1 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[62]} -layers {metal4} -side 1 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[63]} -layers {metal4} -side 1 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[64]} -layers {metal4} -side 1 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[65]} -layers {metal4} -side 1 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[66]} -layers {metal4} -side 1 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[67]} -layers {metal4} -side 1 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[68]} -layers {metal4} -side 1 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[69]} -layers {metal4} -side 1 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[70]} -layers {metal4} -side 1 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[71]} -layers {metal4} -side 1 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[72]} -layers {metal4} -side 1 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[73]} -layers {metal4} -side 1 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[74]} -layers {metal4} -side 1 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[75]} -layers {metal4} -side 1 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[76]} -layers {metal4} -side 1 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[77]} -layers {metal4} -side 1 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[78]} -layers {metal4} -side 1 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[79]} -layers {metal4} -side 1 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[0]} -layers {metal4} -side 1 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[1]} -layers {metal4} -side 1 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[2]} -layers {metal4} -side 1 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[3]} -layers {metal4} -side 1 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[4]} -layers {metal4} -side 1 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_BASE_ADDR[5]} -layers {metal4} -side 1 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL_BASE_ADDR} -layers {metal4} -side 1 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_FP_INT_MODE} -layers {metal4} -side 1 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_CIM_MEM_MODE} -layers {metal4} -side 1 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_MODE[0]} -layers {metal4} -side 1 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_MODE[1]} -layers {metal4} -side 1 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_MODE[2]} -layers {metal4} -side 1 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_POLAR[0]} -layers {metal4} -side 1 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_POLAR[1]} -layers {metal4} -side 1 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_POLAR[2]} -layers {metal4} -side 1 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[0]} -layers {metal4} -side 1 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[1]} -layers {metal4} -side 1 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[2]} -layers {metal4} -side 1 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[3]} -layers {metal4} -side 1 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[4]} -layers {metal4} -side 1 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[5]} -layers {metal4} -side 1 -order 101 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[6]} -layers {metal4} -side 1 -order 102 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[7]} -layers {metal4} -side 1 -order 103 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[8]} -layers {metal4} -side 1 -order 104 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[9]} -layers {metal4} -side 1 -order 105 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[10]} -layers {metal4} -side 1 -order 106 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[11]} -layers {metal4} -side 1 -order 107 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[12]} -layers {metal4} -side 1 -order 108 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[13]} -layers {metal4} -side 1 -order 109 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[14]} -layers {metal4} -side 1 -order 110 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[15]} -layers {metal4} -side 1 -order 111 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[16]} -layers {metal4} -side 1 -order 112 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[17]} -layers {metal4} -side 1 -order 113 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[18]} -layers {metal4} -side 1 -order 114 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[19]} -layers {metal4} -side 1 -order 115 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[20]} -layers {metal4} -side 1 -order 116 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[21]} -layers {metal4} -side 1 -order 117 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[22]} -layers {metal4} -side 1 -order 118 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[23]} -layers {metal4} -side 1 -order 119 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[24]} -layers {metal4} -side 1 -order 120 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[25]} -layers {metal4} -side 1 -order 121 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[26]} -layers {metal4} -side 1 -order 122 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[27]} -layers {metal4} -side 1 -order 123 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[28]} -layers {metal4} -side 1 -order 124 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[29]} -layers {metal4} -side 1 -order 125 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[30]} -layers {metal4} -side 1 -order 126 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DATA[31]} -layers {metal4} -side 1 -order 127 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[0]} -layers {metal4} -side 1 -order 128 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[1]} -layers {metal4} -side 1 -order 129 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[2]} -layers {metal4} -side 1 -order 130 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[3]} -layers {metal4} -side 1 -order 131 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[4]} -layers {metal4} -side 1 -order 132 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[5]} -layers {metal4} -side 1 -order 133 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[6]} -layers {metal4} -side 1 -order 134 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[7]} -layers {metal4} -side 1 -order 135 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[8]} -layers {metal4} -side 1 -order 136 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[9]} -layers {metal4} -side 1 -order 137 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[10]} -layers {metal4} -side 1 -order 138 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[11]} -layers {metal4} -side 1 -order 139 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[12]} -layers {metal4} -side 1 -order 140 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[13]} -layers {metal4} -side 1 -order 141 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[14]} -layers {metal4} -side 1 -order 142 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[15]} -layers {metal4} -side 1 -order 143 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[16]} -layers {metal4} -side 1 -order 144 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[17]} -layers {metal4} -side 1 -order 145 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[18]} -layers {metal4} -side 1 -order 146 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[19]} -layers {metal4} -side 1 -order 147 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[20]} -layers {metal4} -side 1 -order 148 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[21]} -layers {metal4} -side 1 -order 149 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[22]} -layers {metal4} -side 1 -order 150 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[23]} -layers {metal4} -side 1 -order 151 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[24]} -layers {metal4} -side 1 -order 152 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[25]} -layers {metal4} -side 1 -order 153 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[26]} -layers {metal4} -side 1 -order 154 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[27]} -layers {metal4} -side 1 -order 155 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[28]} -layers {metal4} -side 1 -order 156 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[29]} -layers {metal4} -side 1 -order 157 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[30]} -layers {metal4} -side 1 -order 158 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[31]} -layers {metal4} -side 1 -order 159 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[0]} -layers {metal4} -side 1 -order 160 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[1]} -layers {metal4} -side 1 -order 161 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[2]} -layers {metal4} -side 1 -order 162 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[3]} -layers {metal4} -side 1 -order 163 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[4]} -layers {metal4} -side 1 -order 164 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[5]} -layers {metal4} -side 1 -order 165 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[6]} -layers {metal4} -side 1 -order 166 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[7]} -layers {metal4} -side 1 -order 167 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[8]} -layers {metal4} -side 1 -order 168 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[9]} -layers {metal4} -side 1 -order 169 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[10]} -layers {metal4} -side 1 -order 170 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[11]} -layers {metal4} -side 1 -order 171 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[12]} -layers {metal4} -side 1 -order 172 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[13]} -layers {metal4} -side 1 -order 173 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[14]} -layers {metal4} -side 1 -order 174 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[15]} -layers {metal4} -side 1 -order 175 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[16]} -layers {metal4} -side 1 -order 176 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[17]} -layers {metal4} -side 1 -order 177 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[18]} -layers {metal4} -side 1 -order 178 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[19]} -layers {metal4} -side 1 -order 179 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[20]} -layers {metal4} -side 1 -order 180 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[21]} -layers {metal4} -side 1 -order 181 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[22]} -layers {metal4} -side 1 -order 182 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[23]} -layers {metal4} -side 1 -order 183 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[24]} -layers {metal4} -side 1 -order 184 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[25]} -layers {metal4} -side 1 -order 185 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[26]} -layers {metal4} -side 1 -order 186 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[27]} -layers {metal4} -side 1 -order 187 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[28]} -layers {metal4} -side 1 -order 188 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[29]} -layers {metal4} -side 1 -order 189 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[30]} -layers {metal4} -side 1 -order 190 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[31]} -layers {metal4} -side 1 -order 191 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_RESULT[32]} -layers {metal4} -side 1 -order 192 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[0]} -layers {metal4} -side 1 -order 193 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[1]} -layers {metal4} -side 1 -order 194 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[2]} -layers {metal4} -side 1 -order 195 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[3]} -layers {metal4} -side 1 -order 196 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[4]} -layers {metal4} -side 1 -order 197 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[5]} -layers {metal4} -side 1 -order 198 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[6]} -layers {metal4} -side 1 -order 199 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[7]} -layers {metal4} -side 1 -order 200 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[8]} -layers {metal4} -side 1 -order 201 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[9]} -layers {metal4} -side 1 -order 202 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[10]} -layers {metal4} -side 1 -order 203 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[11]} -layers {metal4} -side 1 -order 204 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[12]} -layers {metal4} -side 1 -order 205 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[13]} -layers {metal4} -side 1 -order 206 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[14]} -layers {metal4} -side 1 -order 207 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[15]} -layers {metal4} -side 1 -order 208 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[16]} -layers {metal4} -side 1 -order 209 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[17]} -layers {metal4} -side 1 -order 210 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[18]} -layers {metal4} -side 1 -order 211 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[19]} -layers {metal4} -side 1 -order 212 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[20]} -layers {metal4} -side 1 -order 213 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[21]} -layers {metal4} -side 1 -order 214 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[22]} -layers {metal4} -side 1 -order 215 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[23]} -layers {metal4} -side 1 -order 216 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[24]} -layers {metal4} -side 1 -order 217 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[25]} -layers {metal4} -side 1 -order 218 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[26]} -layers {metal4} -side 1 -order 219 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[27]} -layers {metal4} -side 1 -order 220 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[28]} -layers {metal4} -side 1 -order 221 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[29]} -layers {metal4} -side 1 -order 222 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[30]} -layers {metal4} -side 1 -order 223 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[31]} -layers {metal4} -side 1 -order 224 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COMPUTE_EN} -layers {metal4} -side 1 -order 225 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_COMPUTE_DONE} -layers {metal4} -side 1 -order 226 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_EN} -layers {metal4} -side 1 -order 227 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_WRITE_DONE} -layers {metal4} -side 1 -order 228 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_READ_EN} -layers {metal4} -side 1 -order 229 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DONE} -layers {metal4} -side 1 -order 230 -pin_spacing 0
#=============上侧端口====================
set_pin_physical_constraints -pin_name {I_CLK} -layers {metal3} -side 2 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RST_N} -layers {metal3} -side 2 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_SYSTOLIC_EN} -layers {metal3} -side 2 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[0]} -layers {metal3} -side 2 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[1]} -layers {metal3} -side 2 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[2]} -layers {metal3} -side 2 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[3]} -layers {metal3} -side 2 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[4]} -layers {metal3} -side 2 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[5]} -layers {metal3} -side 2 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[6]} -layers {metal3} -side 2 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[7]} -layers {metal3} -side 2 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[8]} -layers {metal3} -side 2 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[9]} -layers {metal3} -side 2 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[10]} -layers {metal3} -side 2 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[11]} -layers {metal3} -side 2 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[12]} -layers {metal3} -side 2 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[13]} -layers {metal3} -side 2 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[14]} -layers {metal3} -side 2 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[15]} -layers {metal3} -side 2 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[16]} -layers {metal3} -side 2 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[17]} -layers {metal3} -side 2 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[18]} -layers {metal3} -side 2 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[19]} -layers {metal3} -side 2 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[20]} -layers {metal3} -side 2 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[21]} -layers {metal3} -side 2 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[22]} -layers {metal3} -side 2 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[23]} -layers {metal3} -side 2 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[24]} -layers {metal3} -side 2 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[25]} -layers {metal3} -side 2 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[26]} -layers {metal3} -side 2 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[27]} -layers {metal3} -side 2 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[28]} -layers {metal3} -side 2 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[29]} -layers {metal3} -side 2 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[30]} -layers {metal3} -side 2 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[31]} -layers {metal3} -side 2 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[32]} -layers {metal3} -side 2 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[33]} -layers {metal3} -side 2 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[34]} -layers {metal3} -side 2 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[35]} -layers {metal3} -side 2 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[36]} -layers {metal3} -side 2 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[37]} -layers {metal3} -side 2 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[38]} -layers {metal3} -side 2 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[39]} -layers {metal3} -side 2 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[40]} -layers {metal3} -side 2 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[41]} -layers {metal3} -side 2 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[42]} -layers {metal3} -side 2 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[43]} -layers {metal3} -side 2 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[44]} -layers {metal3} -side 2 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[45]} -layers {metal3} -side 2 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[46]} -layers {metal3} -side 2 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[47]} -layers {metal3} -side 2 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[48]} -layers {metal3} -side 2 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[49]} -layers {metal3} -side 2 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[50]} -layers {metal3} -side 2 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[51]} -layers {metal3} -side 2 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[52]} -layers {metal3} -side 2 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[53]} -layers {metal3} -side 2 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[54]} -layers {metal3} -side 2 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[55]} -layers {metal3} -side 2 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[56]} -layers {metal3} -side 2 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[57]} -layers {metal3} -side 2 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[58]} -layers {metal3} -side 2 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[59]} -layers {metal3} -side 2 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[60]} -layers {metal3} -side 2 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[61]} -layers {metal3} -side 2 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[62]} -layers {metal3} -side 2 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[63]} -layers {metal3} -side 2 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[64]} -layers {metal3} -side 2 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[65]} -layers {metal3} -side 2 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[66]} -layers {metal3} -side 2 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[67]} -layers {metal3} -side 2 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[68]} -layers {metal3} -side 2 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[69]} -layers {metal3} -side 2 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[70]} -layers {metal3} -side 2 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[71]} -layers {metal3} -side 2 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[72]} -layers {metal3} -side 2 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[73]} -layers {metal3} -side 2 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[74]} -layers {metal3} -side 2 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[75]} -layers {metal3} -side 2 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[76]} -layers {metal3} -side 2 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[77]} -layers {metal3} -side 2 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[78]} -layers {metal3} -side 2 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[79]} -layers {metal3} -side 2 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[0]} -layers {metal3} -side 2 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[1]} -layers {metal3} -side 2 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[2]} -layers {metal3} -side 2 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[3]} -layers {metal3} -side 2 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[4]} -layers {metal3} -side 2 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_ADDR[5]} -layers {metal3} -side 2 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[0]} -layers {metal3} -side 2 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[1]} -layers {metal3} -side 2 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[2]} -layers {metal3} -side 2 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[3]} -layers {metal3} -side 2 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[4]} -layers {metal3} -side 2 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[5]} -layers {metal3} -side 2 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_DATA_CFG[0]} -layers {metal3} -side 2 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_DATA_CFG[1]} -layers {metal3} -side 2 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_EN} -layers {metal3} -side 2 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RD_EN} -layers {metal3} -side 2 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_WR_DONE} -layers {metal3} -side 2 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DONE} -layers {metal3} -side 2 -order 101 -pin_spacing 0
#=============右侧端口====================
set_pin_physical_constraints -pin_name {O_R_DATA[0]} -layers {metal4} -side 3 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[1]} -layers {metal4} -side 3 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[2]} -layers {metal4} -side 3 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[3]} -layers {metal4} -side 3 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[4]} -layers {metal4} -side 3 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[5]} -layers {metal4} -side 3 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[6]} -layers {metal4} -side 3 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[7]} -layers {metal4} -side 3 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[8]} -layers {metal4} -side 3 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[9]} -layers {metal4} -side 3 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[10]} -layers {metal4} -side 3 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[11]} -layers {metal4} -side 3 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[12]} -layers {metal4} -side 3 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[13]} -layers {metal4} -side 3 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[14]} -layers {metal4} -side 3 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[15]} -layers {metal4} -side 3 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[16]} -layers {metal4} -side 3 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[17]} -layers {metal4} -side 3 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[18]} -layers {metal4} -side 3 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[19]} -layers {metal4} -side 3 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[20]} -layers {metal4} -side 3 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[21]} -layers {metal4} -side 3 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[22]} -layers {metal4} -side 3 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[23]} -layers {metal4} -side 3 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[24]} -layers {metal4} -side 3 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[25]} -layers {metal4} -side 3 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[26]} -layers {metal4} -side 3 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[27]} -layers {metal4} -side 3 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[28]} -layers {metal4} -side 3 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[29]} -layers {metal4} -side 3 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[30]} -layers {metal4} -side 3 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[31]} -layers {metal4} -side 3 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[32]} -layers {metal4} -side 3 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[33]} -layers {metal4} -side 3 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[34]} -layers {metal4} -side 3 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[35]} -layers {metal4} -side 3 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[36]} -layers {metal4} -side 3 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[37]} -layers {metal4} -side 3 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[38]} -layers {metal4} -side 3 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[39]} -layers {metal4} -side 3 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[40]} -layers {metal4} -side 3 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[41]} -layers {metal4} -side 3 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[42]} -layers {metal4} -side 3 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[43]} -layers {metal4} -side 3 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[44]} -layers {metal4} -side 3 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[45]} -layers {metal4} -side 3 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[46]} -layers {metal4} -side 3 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[47]} -layers {metal4} -side 3 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[48]} -layers {metal4} -side 3 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[49]} -layers {metal4} -side 3 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[50]} -layers {metal4} -side 3 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[51]} -layers {metal4} -side 3 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[52]} -layers {metal4} -side 3 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[53]} -layers {metal4} -side 3 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[54]} -layers {metal4} -side 3 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[55]} -layers {metal4} -side 3 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[56]} -layers {metal4} -side 3 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[57]} -layers {metal4} -side 3 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[58]} -layers {metal4} -side 3 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[59]} -layers {metal4} -side 3 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[60]} -layers {metal4} -side 3 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[61]} -layers {metal4} -side 3 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[62]} -layers {metal4} -side 3 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[63]} -layers {metal4} -side 3 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[64]} -layers {metal4} -side 3 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[65]} -layers {metal4} -side 3 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[66]} -layers {metal4} -side 3 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[67]} -layers {metal4} -side 3 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[68]} -layers {metal4} -side 3 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[69]} -layers {metal4} -side 3 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[70]} -layers {metal4} -side 3 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[71]} -layers {metal4} -side 3 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[72]} -layers {metal4} -side 3 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[73]} -layers {metal4} -side 3 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[74]} -layers {metal4} -side 3 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[75]} -layers {metal4} -side 3 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[76]} -layers {metal4} -side 3 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[77]} -layers {metal4} -side 3 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[78]} -layers {metal4} -side 3 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[79]} -layers {metal4} -side 3 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[0]} -layers {metal4} -side 3 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[1]} -layers {metal4} -side 3 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[2]} -layers {metal4} -side 3 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[3]} -layers {metal4} -side 3 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[4]} -layers {metal4} -side 3 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_BASE_ADDR[5]} -layers {metal4} -side 3 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL_BASE_ADDR} -layers {metal4} -side 3 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_FP_INT_MODE} -layers {metal4} -side 3 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_CIM_MEM_MODE} -layers {metal4} -side 3 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_MODE[0]} -layers {metal4} -side 3 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_MODE[1]} -layers {metal4} -side 3 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_MODE[2]} -layers {metal4} -side 3 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_POLAR[0]} -layers {metal4} -side 3 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_POLAR[1]} -layers {metal4} -side 3 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_POLAR[2]} -layers {metal4} -side 3 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[0]} -layers {metal4} -side 3 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[1]} -layers {metal4} -side 3 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[2]} -layers {metal4} -side 3 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[3]} -layers {metal4} -side 3 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[4]} -layers {metal4} -side 3 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[5]} -layers {metal4} -side 3 -order 101 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[6]} -layers {metal4} -side 3 -order 102 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[7]} -layers {metal4} -side 3 -order 103 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[8]} -layers {metal4} -side 3 -order 104 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[9]} -layers {metal4} -side 3 -order 105 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[10]} -layers {metal4} -side 3 -order 106 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[11]} -layers {metal4} -side 3 -order 107 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[12]} -layers {metal4} -side 3 -order 108 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[13]} -layers {metal4} -side 3 -order 109 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[14]} -layers {metal4} -side 3 -order 110 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[15]} -layers {metal4} -side 3 -order 111 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[16]} -layers {metal4} -side 3 -order 112 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[17]} -layers {metal4} -side 3 -order 113 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[18]} -layers {metal4} -side 3 -order 114 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[19]} -layers {metal4} -side 3 -order 115 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[20]} -layers {metal4} -side 3 -order 116 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[21]} -layers {metal4} -side 3 -order 117 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[22]} -layers {metal4} -side 3 -order 118 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[23]} -layers {metal4} -side 3 -order 119 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[24]} -layers {metal4} -side 3 -order 120 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[25]} -layers {metal4} -side 3 -order 121 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[26]} -layers {metal4} -side 3 -order 122 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[27]} -layers {metal4} -side 3 -order 123 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[28]} -layers {metal4} -side 3 -order 124 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[29]} -layers {metal4} -side 3 -order 125 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[30]} -layers {metal4} -side 3 -order 126 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DATA[31]} -layers {metal4} -side 3 -order 127 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[0]} -layers {metal4} -side 3 -order 128 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[1]} -layers {metal4} -side 3 -order 129 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[2]} -layers {metal4} -side 3 -order 130 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[3]} -layers {metal4} -side 3 -order 131 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[4]} -layers {metal4} -side 3 -order 132 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[5]} -layers {metal4} -side 3 -order 133 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[6]} -layers {metal4} -side 3 -order 134 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[7]} -layers {metal4} -side 3 -order 135 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[8]} -layers {metal4} -side 3 -order 136 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[9]} -layers {metal4} -side 3 -order 137 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[10]} -layers {metal4} -side 3 -order 138 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[11]} -layers {metal4} -side 3 -order 139 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[12]} -layers {metal4} -side 3 -order 140 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[13]} -layers {metal4} -side 3 -order 141 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[14]} -layers {metal4} -side 3 -order 142 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[15]} -layers {metal4} -side 3 -order 143 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[16]} -layers {metal4} -side 3 -order 144 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[17]} -layers {metal4} -side 3 -order 145 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[18]} -layers {metal4} -side 3 -order 146 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[19]} -layers {metal4} -side 3 -order 147 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[20]} -layers {metal4} -side 3 -order 148 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[21]} -layers {metal4} -side 3 -order 149 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[22]} -layers {metal4} -side 3 -order 150 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[23]} -layers {metal4} -side 3 -order 151 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[24]} -layers {metal4} -side 3 -order 152 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[25]} -layers {metal4} -side 3 -order 153 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[26]} -layers {metal4} -side 3 -order 154 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[27]} -layers {metal4} -side 3 -order 155 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[28]} -layers {metal4} -side 3 -order 156 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[29]} -layers {metal4} -side 3 -order 157 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[30]} -layers {metal4} -side 3 -order 158 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[31]} -layers {metal4} -side 3 -order 159 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[0]} -layers {metal4} -side 3 -order 160 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[1]} -layers {metal4} -side 3 -order 161 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[2]} -layers {metal4} -side 3 -order 162 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[3]} -layers {metal4} -side 3 -order 163 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[4]} -layers {metal4} -side 3 -order 164 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[5]} -layers {metal4} -side 3 -order 165 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[6]} -layers {metal4} -side 3 -order 166 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[7]} -layers {metal4} -side 3 -order 167 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[8]} -layers {metal4} -side 3 -order 168 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[9]} -layers {metal4} -side 3 -order 169 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[10]} -layers {metal4} -side 3 -order 170 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[11]} -layers {metal4} -side 3 -order 171 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[12]} -layers {metal4} -side 3 -order 172 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[13]} -layers {metal4} -side 3 -order 173 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[14]} -layers {metal4} -side 3 -order 174 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[15]} -layers {metal4} -side 3 -order 175 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[16]} -layers {metal4} -side 3 -order 176 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[17]} -layers {metal4} -side 3 -order 177 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[18]} -layers {metal4} -side 3 -order 178 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[19]} -layers {metal4} -side 3 -order 179 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[20]} -layers {metal4} -side 3 -order 180 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[21]} -layers {metal4} -side 3 -order 181 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[22]} -layers {metal4} -side 3 -order 182 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[23]} -layers {metal4} -side 3 -order 183 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[24]} -layers {metal4} -side 3 -order 184 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[25]} -layers {metal4} -side 3 -order 185 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[26]} -layers {metal4} -side 3 -order 186 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[27]} -layers {metal4} -side 3 -order 187 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[28]} -layers {metal4} -side 3 -order 188 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[29]} -layers {metal4} -side 3 -order 189 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[30]} -layers {metal4} -side 3 -order 190 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[31]} -layers {metal4} -side 3 -order 191 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_RESULT[32]} -layers {metal4} -side 3 -order 192 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[0]} -layers {metal4} -side 3 -order 193 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[1]} -layers {metal4} -side 3 -order 194 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[2]} -layers {metal4} -side 3 -order 195 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[3]} -layers {metal4} -side 3 -order 196 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[4]} -layers {metal4} -side 3 -order 197 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[5]} -layers {metal4} -side 3 -order 198 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[6]} -layers {metal4} -side 3 -order 199 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[7]} -layers {metal4} -side 3 -order 200 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[8]} -layers {metal4} -side 3 -order 201 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[9]} -layers {metal4} -side 3 -order 202 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[10]} -layers {metal4} -side 3 -order 203 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[11]} -layers {metal4} -side 3 -order 204 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[12]} -layers {metal4} -side 3 -order 205 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[13]} -layers {metal4} -side 3 -order 206 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[14]} -layers {metal4} -side 3 -order 207 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[15]} -layers {metal4} -side 3 -order 208 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[16]} -layers {metal4} -side 3 -order 209 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[17]} -layers {metal4} -side 3 -order 210 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[18]} -layers {metal4} -side 3 -order 211 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[19]} -layers {metal4} -side 3 -order 212 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[20]} -layers {metal4} -side 3 -order 213 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[21]} -layers {metal4} -side 3 -order 214 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[22]} -layers {metal4} -side 3 -order 215 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[23]} -layers {metal4} -side 3 -order 216 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[24]} -layers {metal4} -side 3 -order 217 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[25]} -layers {metal4} -side 3 -order 218 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[26]} -layers {metal4} -side 3 -order 219 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[27]} -layers {metal4} -side 3 -order 220 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[28]} -layers {metal4} -side 3 -order 221 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[29]} -layers {metal4} -side 3 -order 222 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[30]} -layers {metal4} -side 3 -order 223 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[31]} -layers {metal4} -side 3 -order 224 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COMPUTE_EN} -layers {metal4} -side 3 -order 225 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_COMPUTE_DONE} -layers {metal4} -side 3 -order 226 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_EN} -layers {metal4} -side 3 -order 227 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_WRITE_DONE} -layers {metal4} -side 3 -order 228 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_READ_EN} -layers {metal4} -side 3 -order 229 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DONE} -layers {metal4} -side 3 -order 230 -pin_spacing 0
#=============下侧端口====================
set_pin_physical_constraints -pin_name {O_B_DATA[0]} -layers {metal3} -side 4 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[1]} -layers {metal3} -side 4 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[2]} -layers {metal3} -side 4 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[3]} -layers {metal3} -side 4 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[4]} -layers {metal3} -side 4 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[5]} -layers {metal3} -side 4 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[6]} -layers {metal3} -side 4 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[7]} -layers {metal3} -side 4 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[8]} -layers {metal3} -side 4 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[9]} -layers {metal3} -side 4 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[10]} -layers {metal3} -side 4 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[11]} -layers {metal3} -side 4 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[12]} -layers {metal3} -side 4 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[13]} -layers {metal3} -side 4 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[14]} -layers {metal3} -side 4 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[15]} -layers {metal3} -side 4 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[16]} -layers {metal3} -side 4 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[17]} -layers {metal3} -side 4 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[18]} -layers {metal3} -side 4 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[19]} -layers {metal3} -side 4 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[20]} -layers {metal3} -side 4 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[21]} -layers {metal3} -side 4 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[22]} -layers {metal3} -side 4 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[23]} -layers {metal3} -side 4 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[24]} -layers {metal3} -side 4 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[25]} -layers {metal3} -side 4 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[26]} -layers {metal3} -side 4 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[27]} -layers {metal3} -side 4 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[28]} -layers {metal3} -side 4 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[29]} -layers {metal3} -side 4 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[30]} -layers {metal3} -side 4 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[31]} -layers {metal3} -side 4 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[32]} -layers {metal3} -side 4 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[33]} -layers {metal3} -side 4 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[34]} -layers {metal3} -side 4 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[35]} -layers {metal3} -side 4 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[36]} -layers {metal3} -side 4 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[37]} -layers {metal3} -side 4 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[38]} -layers {metal3} -side 4 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[39]} -layers {metal3} -side 4 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[40]} -layers {metal3} -side 4 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[41]} -layers {metal3} -side 4 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[42]} -layers {metal3} -side 4 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[43]} -layers {metal3} -side 4 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[44]} -layers {metal3} -side 4 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[45]} -layers {metal3} -side 4 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[46]} -layers {metal3} -side 4 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[47]} -layers {metal3} -side 4 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[48]} -layers {metal3} -side 4 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[49]} -layers {metal3} -side 4 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[50]} -layers {metal3} -side 4 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[51]} -layers {metal3} -side 4 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[52]} -layers {metal3} -side 4 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[53]} -layers {metal3} -side 4 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[54]} -layers {metal3} -side 4 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[55]} -layers {metal3} -side 4 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[56]} -layers {metal3} -side 4 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[57]} -layers {metal3} -side 4 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[58]} -layers {metal3} -side 4 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[59]} -layers {metal3} -side 4 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[60]} -layers {metal3} -side 4 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[61]} -layers {metal3} -side 4 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[62]} -layers {metal3} -side 4 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[63]} -layers {metal3} -side 4 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[64]} -layers {metal3} -side 4 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[65]} -layers {metal3} -side 4 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[66]} -layers {metal3} -side 4 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[67]} -layers {metal3} -side 4 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[68]} -layers {metal3} -side 4 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[69]} -layers {metal3} -side 4 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[70]} -layers {metal3} -side 4 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[71]} -layers {metal3} -side 4 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[72]} -layers {metal3} -side 4 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[73]} -layers {metal3} -side 4 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[74]} -layers {metal3} -side 4 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[75]} -layers {metal3} -side 4 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[76]} -layers {metal3} -side 4 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[77]} -layers {metal3} -side 4 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[78]} -layers {metal3} -side 4 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[79]} -layers {metal3} -side 4 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[0]} -layers {metal3} -side 4 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[1]} -layers {metal3} -side 4 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[2]} -layers {metal3} -side 4 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[3]} -layers {metal3} -side 4 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[4]} -layers {metal3} -side 4 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[5]} -layers {metal3} -side 4 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[6]} -layers {metal3} -side 4 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[7]} -layers {metal3} -side 4 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[8]} -layers {metal3} -side 4 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[9]} -layers {metal3} -side 4 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[10]} -layers {metal3} -side 4 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[11]} -layers {metal3} -side 4 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[12]} -layers {metal3} -side 4 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[13]} -layers {metal3} -side 4 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[14]} -layers {metal3} -side 4 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[15]} -layers {metal3} -side 4 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[16]} -layers {metal3} -side 4 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[17]} -layers {metal3} -side 4 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[18]} -layers {metal3} -side 4 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[19]} -layers {metal3} -side 4 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[20]} -layers {metal3} -side 4 -order 101 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[21]} -layers {metal3} -side 4 -order 102 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[22]} -layers {metal3} -side 4 -order 103 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[23]} -layers {metal3} -side 4 -order 104 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[24]} -layers {metal3} -side 4 -order 105 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[25]} -layers {metal3} -side 4 -order 106 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[26]} -layers {metal3} -side 4 -order 107 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[27]} -layers {metal3} -side 4 -order 108 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[28]} -layers {metal3} -side 4 -order 109 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[29]} -layers {metal3} -side 4 -order 110 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[30]} -layers {metal3} -side 4 -order 111 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[31]} -layers {metal3} -side 4 -order 112 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[32]} -layers {metal3} -side 4 -order 113 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[33]} -layers {metal3} -side 4 -order 114 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[34]} -layers {metal3} -side 4 -order 115 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[35]} -layers {metal3} -side 4 -order 116 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[36]} -layers {metal3} -side 4 -order 117 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[37]} -layers {metal3} -side 4 -order 118 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[38]} -layers {metal3} -side 4 -order 119 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[39]} -layers {metal3} -side 4 -order 120 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[40]} -layers {metal3} -side 4 -order 121 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[41]} -layers {metal3} -side 4 -order 122 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[42]} -layers {metal3} -side 4 -order 123 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[43]} -layers {metal3} -side 4 -order 124 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[44]} -layers {metal3} -side 4 -order 125 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[45]} -layers {metal3} -side 4 -order 126 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[46]} -layers {metal3} -side 4 -order 127 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[47]} -layers {metal3} -side 4 -order 128 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[48]} -layers {metal3} -side 4 -order 129 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[49]} -layers {metal3} -side 4 -order 130 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[50]} -layers {metal3} -side 4 -order 131 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[51]} -layers {metal3} -side 4 -order 132 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[52]} -layers {metal3} -side 4 -order 133 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[53]} -layers {metal3} -side 4 -order 134 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[54]} -layers {metal3} -side 4 -order 135 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[55]} -layers {metal3} -side 4 -order 136 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[56]} -layers {metal3} -side 4 -order 137 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[57]} -layers {metal3} -side 4 -order 138 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[58]} -layers {metal3} -side 4 -order 139 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[59]} -layers {metal3} -side 4 -order 140 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[60]} -layers {metal3} -side 4 -order 141 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[61]} -layers {metal3} -side 4 -order 142 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[62]} -layers {metal3} -side 4 -order 143 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[63]} -layers {metal3} -side 4 -order 144 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[64]} -layers {metal3} -side 4 -order 145 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[65]} -layers {metal3} -side 4 -order 146 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[66]} -layers {metal3} -side 4 -order 147 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[67]} -layers {metal3} -side 4 -order 148 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[68]} -layers {metal3} -side 4 -order 149 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[69]} -layers {metal3} -side 4 -order 150 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[70]} -layers {metal3} -side 4 -order 151 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[71]} -layers {metal3} -side 4 -order 152 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[72]} -layers {metal3} -side 4 -order 153 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[73]} -layers {metal3} -side 4 -order 154 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[74]} -layers {metal3} -side 4 -order 155 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[75]} -layers {metal3} -side 4 -order 156 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[76]} -layers {metal3} -side 4 -order 157 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[77]} -layers {metal3} -side 4 -order 158 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[78]} -layers {metal3} -side 4 -order 159 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[79]} -layers {metal3} -side 4 -order 160 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[80]} -layers {metal3} -side 4 -order 161 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[81]} -layers {metal3} -side 4 -order 162 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[82]} -layers {metal3} -side 4 -order 163 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[83]} -layers {metal3} -side 4 -order 164 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[84]} -layers {metal3} -side 4 -order 165 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[85]} -layers {metal3} -side 4 -order 166 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[86]} -layers {metal3} -side 4 -order 167 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[87]} -layers {metal3} -side 4 -order 168 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[88]} -layers {metal3} -side 4 -order 169 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[89]} -layers {metal3} -side 4 -order 170 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[90]} -layers {metal3} -side 4 -order 171 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[91]} -layers {metal3} -side 4 -order 172 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[92]} -layers {metal3} -side 4 -order 173 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[93]} -layers {metal3} -side 4 -order 174 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[94]} -layers {metal3} -side 4 -order 175 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[95]} -layers {metal3} -side 4 -order 176 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[96]} -layers {metal3} -side 4 -order 177 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[97]} -layers {metal3} -side 4 -order 178 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[98]} -layers {metal3} -side 4 -order 179 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[99]} -layers {metal3} -side 4 -order 180 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[100]} -layers {metal3} -side 4 -order 181 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_WR_DATA[101]} -layers {metal3} -side 4 -order 182 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[0]} -layers {metal3} -side 4 -order 183 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[1]} -layers {metal3} -side 4 -order 184 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[2]} -layers {metal3} -side 4 -order 185 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[3]} -layers {metal3} -side 4 -order 186 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[4]} -layers {metal3} -side 4 -order 187 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[5]} -layers {metal3} -side 4 -order 188 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[6]} -layers {metal3} -side 4 -order 189 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[7]} -layers {metal3} -side 4 -order 190 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[8]} -layers {metal3} -side 4 -order 191 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[9]} -layers {metal3} -side 4 -order 192 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[10]} -layers {metal3} -side 4 -order 193 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[11]} -layers {metal3} -side 4 -order 194 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[12]} -layers {metal3} -side 4 -order 195 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[13]} -layers {metal3} -side 4 -order 196 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[14]} -layers {metal3} -side 4 -order 197 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[15]} -layers {metal3} -side 4 -order 198 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[16]} -layers {metal3} -side 4 -order 199 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[17]} -layers {metal3} -side 4 -order 200 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[18]} -layers {metal3} -side 4 -order 201 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[19]} -layers {metal3} -side 4 -order 202 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[20]} -layers {metal3} -side 4 -order 203 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[21]} -layers {metal3} -side 4 -order 204 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[22]} -layers {metal3} -side 4 -order 205 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[23]} -layers {metal3} -side 4 -order 206 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[24]} -layers {metal3} -side 4 -order 207 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[25]} -layers {metal3} -side 4 -order 208 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[26]} -layers {metal3} -side 4 -order 209 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[27]} -layers {metal3} -side 4 -order 210 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[28]} -layers {metal3} -side 4 -order 211 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[29]} -layers {metal3} -side 4 -order 212 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[30]} -layers {metal3} -side 4 -order 213 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[31]} -layers {metal3} -side 4 -order 214 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[32]} -layers {metal3} -side 4 -order 215 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[33]} -layers {metal3} -side 4 -order 216 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[34]} -layers {metal3} -side 4 -order 217 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[35]} -layers {metal3} -side 4 -order 218 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[36]} -layers {metal3} -side 4 -order 219 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[37]} -layers {metal3} -side 4 -order 220 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[38]} -layers {metal3} -side 4 -order 221 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[39]} -layers {metal3} -side 4 -order 222 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[40]} -layers {metal3} -side 4 -order 223 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[41]} -layers {metal3} -side 4 -order 224 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[42]} -layers {metal3} -side 4 -order 225 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[43]} -layers {metal3} -side 4 -order 226 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[44]} -layers {metal3} -side 4 -order 227 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[45]} -layers {metal3} -side 4 -order 228 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[46]} -layers {metal3} -side 4 -order 229 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[47]} -layers {metal3} -side 4 -order 230 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[48]} -layers {metal3} -side 4 -order 231 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[49]} -layers {metal3} -side 4 -order 232 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[50]} -layers {metal3} -side 4 -order 233 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[51]} -layers {metal3} -side 4 -order 234 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[52]} -layers {metal3} -side 4 -order 235 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[53]} -layers {metal3} -side 4 -order 236 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[54]} -layers {metal3} -side 4 -order 237 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[55]} -layers {metal3} -side 4 -order 238 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[56]} -layers {metal3} -side 4 -order 239 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[57]} -layers {metal3} -side 4 -order 240 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[58]} -layers {metal3} -side 4 -order 241 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[59]} -layers {metal3} -side 4 -order 242 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[60]} -layers {metal3} -side 4 -order 243 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[61]} -layers {metal3} -side 4 -order 244 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[62]} -layers {metal3} -side 4 -order 245 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[63]} -layers {metal3} -side 4 -order 246 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[64]} -layers {metal3} -side 4 -order 247 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[65]} -layers {metal3} -side 4 -order 248 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[66]} -layers {metal3} -side 4 -order 249 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[67]} -layers {metal3} -side 4 -order 250 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[68]} -layers {metal3} -side 4 -order 251 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[69]} -layers {metal3} -side 4 -order 252 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[70]} -layers {metal3} -side 4 -order 253 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[71]} -layers {metal3} -side 4 -order 254 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[72]} -layers {metal3} -side 4 -order 255 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[73]} -layers {metal3} -side 4 -order 256 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[74]} -layers {metal3} -side 4 -order 257 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[75]} -layers {metal3} -side 4 -order 258 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[76]} -layers {metal3} -side 4 -order 259 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[77]} -layers {metal3} -side 4 -order 260 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[78]} -layers {metal3} -side 4 -order 261 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RD_DATA[79]} -layers {metal3} -side 4 -order 262 -pin_spacing 0
