Altera, Inc. 2009. Performance counter core. http://www.altera.com.
ARM Ltd. 2009. RealView profiler. http://www.arm.com/products/DevTools/RVP.html.
Jennifer M. Anderson , Lance M. Berc , Jeffrey Dean , Sanjay Ghemawat , Monika R. Henzinger , Shun-Tak A. Leung , Richard L. Sites , Mark T. Vandevoorde , Carl A. Waldspurger , William E. Weihl, Continuous profiling: where have all the cycles gone?, ACM Transactions on Computer Systems (TOCS), v.15 n.4, p.357-390, Nov. 1997[doi>10.1145/265924.265925]
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
Bellas, N., Hajj, I., Polychronopoulus, C., and Stamoulis, G. 1999. Energy and performance improvements in microprocessor design using a loop cache. In Proceedings of the International Conference on Computer Design (ICCD). 378--383.
Berrendorf, R., Ziegler, H., and Mohr, B. 2003. Performance counter library (PCL). http://www.fz-juelich.de/jsc/PCL/.
S. Browne , J. Dongarra , N. Garner , K. London , P. Mucci, A scalable cross-platform infrastructure for application performance tuning using hardware counters, Proceedings of the 2000 ACM/IEEE conference on Supercomputing, p.42-es, November 04-10, 2000, Dallas, Texas, USA
Burger, D., and Austin, T. M. 1997. The simplescalar tool set, version 2.0. Tech. Rep. 1342. Computer Sciences Department, University of Wisconsin-Madison, Madison, WI.
Brad Calder , Peter Feller , Alan Eustace, Value profiling, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.259-269, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Eui-Young Chung , Luca Benini , Giovanni De Micheli, Automatic source code specialization for energy reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.80-83, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383099]
Anton Chernoff , Mark Herdeg , Ray Hookway , Chris Reeve , Norman Rubin , Tony Tye , S. Bharadwaj Yadavalli , John Yates, FX!32: A Profile-Directed Binary Translator, IEEE Micro, v.18 n.2, p.56-64, March 1998[doi>10.1109/40.671403]
Jeffrey Dean , James E. Hicks , Carl A. Waldspurger , William E. Weihl , George Chrysos,ProfileMe: hardware support for instruction-level profiling on out-of-order processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.292-302, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kemal Ebcioglu , Erik Altman , Michael Gschwind , Sumedh Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, v.50 n.6, p.529-548, June 2001[doi>10.1109/12.931892]
Ann Gordon-Ross , Susan Cotterell , Frank Vahid, Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example, IEEE Computer Architecture Letters, v.1 n.1, p.2-2, January 2002[doi>10.1109/L-CA.2002.4]
Ann Gordon-Ross , Frank Vahid, Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware, IEEE Transactions on Computers, v.54 n.10, p.1203-1215, October 2005[doi>10.1109/TC.2005.165]
Graham, S. L., Kessler, P. B., and McKusick, M. K. 1982. GPROF: A call graph execution profiler. In Proceedings of the Symposium on Compiler Construction. 120--126.
Zhi Guo , Betul Buyukkurt , Walid Najjar , Kees Vissers, Optimized Generation of Data-Path from C Codes for FPGAs, Proceedings of the conference on Design, Automation and Test in Europe, p.112-117, March 07-11, 2005[doi>10.1109/DATE.2005.234]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Kim Hazelwood , Artur Klauser, A dynamic binary instrumentation engine for the ARM architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176793]
Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.122-127, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309896]
IEEE. 2001. IEEE 1149.1 standard test access port and boundary scan architecture.
Intel Corp. 2005. Vtune environment, http://developer.intel.com/vtune.
John F. Keane , Christopher Bradley , Carl Ebeling, A compiled accelerator for biological cell signaling simulations, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968313]
Klaiber, A. 2000. The technology behind crusoe processors. Transmeta Corporation. Santa Clara CA. http://www.transmeta.com.
Ganesh Lakshminarayana , Anand Raghunathan , Kamal S. Khouri , Niraj K. Jha , Sujit Dey, Common-case computation: a high-level technique for power and performance optimization, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.56-61, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309867]
Lea Hwang Lee , Bill Moyer , John Arends, Instruction fetch energy reduction using loop caches for embedded applications with small tight loops, Proceedings of the 1999 international symposium on Low power electronics and design, p.267-269, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313944]
Roman Lysecky , Greg Stitt , Frank Vahid, Warp Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.659-681, July 2006[doi>10.1145/1142980.1142986]
Roman Lysecky , Susan Cotterell , Frank Vahid, A fast on-chip profiler memory, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513928]
Ajay Nair , Roman Lysecky, Non-intrusive dynamic application profiler for detailed loop execution characterization, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450102]
Pettis, K., and Hansen, R. C. 1990. Profile guided code positioning. In Proceedings of the Conference on Programming Language Design and Implementation (PLDI). 16--27.
Martin Schulz , Brian S. White , Sally A. McKee , Hsien-Hsin S. Lee , Jürgen Jeitner, Owl: next generation system monitoring, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062284]
Scott, J., Lee, L.H., Chin, A., Arends, J., and Moyer, W. 1999. Designing the M*CORE M3 CPU architecture. In Proceedings of the International Conference on Computer Design (ICCD). 94--101.
Shannon, L. and Chow, P. 2004. Maximizing system performance: Using reconfigurability to monitor system communication. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 231--238.
Brinkley Sprunt, Pentium 4 Performance-Monitoring Features, IEEE Micro, v.22 n.4, p.72-82, July 2002[doi>10.1109/MM.2002.1028478]
Greg Stitt , Frank Vahid , Shawn Nematbakhsh, Energy savings and speedups from partitioning critical software loops to hardware in embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.218-232, February 2004[doi>10.1145/972627.972637]
Greg Stitt , Frank Vahid, Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic, IEEE Design & Test, v.19 n.6, p.36-43, November 2002[doi>10.1109/MDT.2002.1047742]
Tong, J., and Khalid, M. 2007. A comparison of profiling tools for FPGA-based embedded systems. In Proceedings of the Canadian Conference on Electrical and Computer Engineering (CCECE). 1687--1690.
Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm, A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502235]
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. 2001. Loop analysis of embedded applications. Tech. Rep. UCR-CSE-01-03. University of California Riverside, Riverside, CA
D. M. Yellin, Competitive algorithms for the dynamic selection of component implementations, IBM Systems Journal, v.42 n.1, p.85-97, January 2003[doi>10.1147/sj.421.0085]
Marco Zagha , Brond Larson , Steve Turner , Marty Itzkowitz, Performance analysis using the MIPS R10000 performance counters, Proceedings of the 1996 ACM/IEEE conference on Supercomputing, p.16-es, January 01-01, 1996, Pittsburgh, Pennsylvania, USA[doi>10.1145/369028.369059]
Xiaolan Zhang , Zheng Wang , Nicholas Gloy , J. Bradley Chen , Michael D. Smith, System support for automatic profiling and optimization, Proceedings of the sixteenth ACM symposium on Operating systems principles, p.15-26, October 05-08, 1997, Saint Malo, France[doi>10.1145/268998.266640]
Craig B. Zilles , Gurindar S. Sohi, A Programmable Co-processor for Profiling, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.241, January 20-24, 2001
