{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:47:43 2019 " "Info: Processing started: Thu May 16 15:47:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Info: Found entity 1: addsub" {  } { { "addsub.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/addsub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kstore.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kstore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kstore " "Info: Found entity 1: Kstore" {  } { { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:inst1 " "Info: Elaborating entity \"addsub\" for hierarchy \"addsub:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 120 536 680 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 addsub:inst1\|7483:inst " "Info: Elaborating entity \"7483\" for hierarchy \"addsub:inst1\|7483:inst\"" {  } { { "addsub.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/addsub.bdf" { { 96 160 280 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub:inst1\|7483:inst " "Info: Elaborated megafunction instantiation \"addsub:inst1\|7483:inst\"" {  } { { "addsub.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/addsub.bdf" { { 96 160 280 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 64 -176 -32 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Warning: Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 256 1312 1360 288 "inst13" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74155 ALU:inst3\|74155:inst5 " "Info: Elaborating entity \"74155\" for hierarchy \"ALU:inst3\|74155:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 72 1120 1240 232 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|74155:inst5 " "Info: Elaborated megafunction instantiation \"ALU:inst3\|74155:inst5\"" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 72 1120 1240 232 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kstore Kstore:inst2 " "Info: Elaborating entity \"Kstore\" for hierarchy \"Kstore:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 80 880 1016 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst " "Info: Elaborating entity \"register\" for hierarchy \"register:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 56 208 376 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74195 register:inst\|74195:inst " "Info: Elaborating entity \"74195\" for hierarchy \"register:inst\|74195:inst\"" {  } { { "register.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 56 160 264 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst\|74195:inst " "Info: Elaborated megafunction instantiation \"register:inst\|74195:inst\"" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 56 160 264 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALU:inst3\|inst18~synth " "Warning: Found clock multiplexer ALU:inst3\|inst18~synth" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALU:inst3\|inst19~synth " "Warning: Found clock multiplexer ALU:inst3\|inst19~synth" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Info: Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:47:44 2019 " "Info: Processing ended: Thu May 16 15:47:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:47:45 2019 " "Info: Processing started: Thu May 16 15:47:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD/SUBOUT\[3\] " "Info: Pin ADD/SUBOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADD/SUBOUT[3] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD/SUBOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD/SUBOUT\[2\] " "Info: Pin ADD/SUBOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADD/SUBOUT[2] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD/SUBOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD/SUBOUT\[1\] " "Info: Pin ADD/SUBOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADD/SUBOUT[1] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD/SUBOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD/SUBOUT\[0\] " "Info: Pin ADD/SUBOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADD/SUBOUT[0] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD/SUBOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { START } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR/SET " "Info: Pin CLR/SET not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLR/SET } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 0 -472 -304 16 "CLR/SET" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR/SET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 368 -464 -296 384 "B\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 368 -464 -296 384 "B\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 368 -464 -296 384 "B\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN " "Info: Pin SIN not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SIN } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { -40 -472 -304 -24 "SIN" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 368 -464 -296 384 "B\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst\|inst2  " "Info: Automatically promoted node register:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst\|inst3  " "Info: Automatically promoted node register:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR/SET (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLR/SET (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLR/SET } } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 0 -472 -304 16 "CLR/SET" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR/SET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/ex3 psifiaki 2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 11 4 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 11 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.027 ns register register " "Info: Estimated most critical path is register to register delay of 2.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|16 1 REG LAB_X31_Y35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y35; Fanout = 4; REG Node = 'register:inst\|74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 0.813 ns addsub:inst1\|7483:inst\|51~0 2 COMB LAB_X30_Y35 1 " "Info: 2: + IC(0.663 ns) + CELL(0.150 ns) = 0.813 ns; Loc. = LAB_X30_Y35; Fanout = 1; COMB Node = 'addsub:inst1\|7483:inst\|51~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { register:inst|74195:inst1|16 addsub:inst1|7483:inst|51~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 648 616 680 688 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.378 ns addsub:inst1\|7483:inst\|44 3 COMB LAB_X30_Y35 2 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.378 ns; Loc. = LAB_X30_Y35; Fanout = 2; COMB Node = 'addsub:inst1\|7483:inst\|44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub:inst1|7483:inst|51~0 addsub:inst1|7483:inst|44 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 600 696 760 640 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.943 ns Kstore:inst2\|inst2 4 COMB LAB_X30_Y35 1 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 1.943 ns; Loc. = LAB_X30_Y35; Fanout = 1; COMB Node = 'Kstore:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub:inst1|7483:inst|44 Kstore:inst2|inst2 } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -240 -112 -48 -160 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.027 ns Kstore:inst2\|inst 5 REG LAB_X30_Y35 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.027 ns; Loc. = LAB_X30_Y35; Fanout = 2; REG Node = 'Kstore:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.784 ns ( 38.68 % ) " "Info: Total cell delay = 0.784 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 61.32 % ) " "Info: Total interconnect delay = 1.243 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { register:inst|74195:inst1|16 addsub:inst1|7483:inst|51~0 addsub:inst1|7483:inst|44 Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD/SUBOUT\[3\] 0 " "Info: Pin \"ADD/SUBOUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD/SUBOUT\[2\] 0 " "Info: Pin \"ADD/SUBOUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD/SUBOUT\[1\] 0 " "Info: Pin \"ADD/SUBOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD/SUBOUT\[0\] 0 " "Info: Pin \"ADD/SUBOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:47:50 2019 " "Info: Processing ended: Thu May 16 15:47:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:47:51 2019 " "Info: Processing started: Thu May 16 15:47:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:47:53 2019 " "Info: Processing ended: Thu May 16 15:47:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:47:53 2019 " "Info: Processing started: Thu May 16 15:47:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst3\|inst19~0 " "Info: Detected gated clock \"ALU:inst3\|inst19~0\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "register:inst\|inst3 " "Info: Detected gated clock \"register:inst\|inst3\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Kstore:inst2\|inst " "Info: Detected ripple clock \"Kstore:inst2\|inst\" as buffer" {  } { { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Kstore:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst3\|inst18~0 " "Info: Detected gated clock \"ALU:inst3\|inst18~0\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst3\|inst2 " "Info: Detected ripple clock \"ALU:inst3\|inst2\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "register:inst\|inst2 " "Info: Detected gated clock \"register:inst\|inst2\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register:inst\|74195:inst1\|15 register Kstore:inst2\|inst 159.44 MHz 6.272 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 159.44 MHz between source register \"register:inst\|74195:inst1\|15\" and destination register \"Kstore:inst2\|inst\" (period= 6.272 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.951 ns + Longest register register " "Info: + Longest register to register delay is 1.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns addsub:inst1\|7483:inst\|45~1 2 COMB LCCOMB_X30_Y35_N16 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1\|7483:inst\|45~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.306 ns addsub:inst1\|7483:inst\|45~2 3 COMB LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1\|7483:inst\|45~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 1.867 ns Kstore:inst2\|inst2 4 COMB LCCOMB_X30_Y35_N20 1 " "Info: 4: + IC(0.286 ns) + CELL(0.275 ns) = 1.867 ns; Loc. = LCCOMB_X30_Y35_N20; Fanout = 1; COMB Node = 'Kstore:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -240 -112 -48 -160 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.951 ns Kstore:inst2\|inst 5 REG LCFF_X30_Y35_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.909 ns ( 46.59 % ) " "Info: Total cell delay = 0.909 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 53.41 % ) " "Info: Total interconnect delay = 1.042 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} Kstore:inst2|inst2 {} Kstore:inst2|inst {} } { 0.000ns 0.494ns 0.262ns 0.286ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.107 ns - Smallest " "Info: - Smallest clock skew is -4.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.326 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.537 ns) 2.326 ns Kstore:inst2\|inst 2 REG LCFF_X30_Y35_N21 2 " "Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.63 % ) " "Info: Total cell delay = 1.387 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 40.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.433 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.346 ns ALU:inst3\|inst19~0 3 COMB LCCOMB_X30_Y35_N26 5 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst3|inst2 ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 4.174 ns register:inst\|inst3 4 COMB LCCOMB_X31_Y35_N10 1 " "Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 4.860 ns register:inst\|inst3~clkctrl 5 COMB CLKCTRL_G9 4 " "Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.433 ns register:inst\|74195:inst1\|15 6 REG LCFF_X31_Y35_N15 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 42.64 % ) " "Info: Total cell delay = 2.743 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 57.36 % ) " "Info: Total interconnect delay = 3.690 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} Kstore:inst2|inst2 {} Kstore:inst2|inst {} } { 0.000ns 0.494ns 0.262ns 0.286ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "START register register register:inst\|74195:inst1\|15 register:inst\|74195:inst1\|16 420.17 MHz Internal " "Info: Clock \"START\" Internal fmax is restricted to 420.17 MHz between source register \"register:inst\|74195:inst1\|15\" and destination register \"register:inst\|74195:inst1\|16\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.668 ns + Longest register register " "Info: + Longest register to register delay is 0.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.271 ns) 0.584 ns register:inst\|74195:inst1\|24~0 2 COMB LCCOMB_X31_Y35_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.271 ns) = 0.584 ns; Loc. = LCCOMB_X31_Y35_N30; Fanout = 1; COMB Node = 'register:inst\|74195:inst1\|24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 504 568 296 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.668 ns register:inst\|74195:inst1\|16 3 REG LCFF_X31_Y35_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.668 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst\|74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 53.14 % ) " "Info: Total cell delay = 0.355 ns ( 53.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 46.86 % ) " "Info: Total interconnect delay = 0.313 ns ( 46.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.668 ns" { register:inst|74195:inst1|15 {} register:inst|74195:inst1|24~0 {} register:inst|74195:inst1|16 {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 4.854 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 4.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.767 ns ALU:inst3\|inst19~0 2 COMB LCCOMB_X30_Y35_N26 5 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { START ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 2.595 ns register:inst\|inst3 3 COMB LCCOMB_X31_Y35_N10 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 3.281 ns register:inst\|inst3~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.854 ns register:inst\|74195:inst1\|16 5 REG LCFF_X31_Y35_N31 4 " "Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst\|74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 37.41 % ) " "Info: Total cell delay = 1.816 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.038 ns ( 62.59 % ) " "Info: Total interconnect delay = 3.038 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.854 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 4.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.767 ns ALU:inst3\|inst19~0 2 COMB LCCOMB_X30_Y35_N26 5 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { START ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 2.595 ns register:inst\|inst3 3 COMB LCCOMB_X31_Y35_N10 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 3.281 ns register:inst\|inst3~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.854 ns register:inst\|74195:inst1\|15 5 REG LCFF_X31_Y35_N15 5 " "Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 37.41 % ) " "Info: Total cell delay = 1.816 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.038 ns ( 62.59 % ) " "Info: Total interconnect delay = 3.038 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.668 ns" { register:inst|74195:inst1|15 {} register:inst|74195:inst1|24~0 {} register:inst|74195:inst1|16 {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { register:inst|74195:inst1|16 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU:inst3\|inst2 register:inst\|74195:inst\|15 CLK 3.117 ns " "Info: Found hold time violation between source  pin or register \"ALU:inst3\|inst2\" and destination pin or register \"register:inst\|74195:inst\|15\" for clock \"CLK\" (Hold time is 3.117 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.808 ns + Largest " "Info: + Largest clock skew is 3.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.134 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.420 ns) 3.348 ns ALU:inst3\|inst18~0 3 COMB LCCOMB_X30_Y35_N24 1 " "Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { ALU:inst3|inst2 ALU:inst3|inst18~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 3.880 ns register:inst\|inst2 4 COMB LCCOMB_X30_Y35_N10 1 " "Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU:inst3|inst18~0 register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.561 ns register:inst\|inst2~clkctrl 5 COMB CLKCTRL_G10 4 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.134 ns register:inst\|74195:inst\|15 6 REG LCFF_X30_Y35_N7 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 46.71 % ) " "Info: Total cell delay = 2.865 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 53.29 % ) " "Info: Total interconnect delay = 3.269 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.326 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.537 ns) 2.326 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.63 % ) " "Info: Total cell delay = 1.387 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 40.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.707 ns - Shortest register register " "Info: - Shortest register to register delay is 0.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst3\|inst2 1 REG LCFF_X30_Y35_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.275 ns) 0.623 ns register:inst\|74195:inst\|81~0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.348 ns) + CELL(0.275 ns) = 0.623 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.707 ns register:inst\|74195:inst\|15 3 REG LCFF_X30_Y35_N7 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.707 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 50.78 % ) " "Info: Total cell delay = 0.359 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 49.22 % ) " "Info: Total interconnect delay = 0.348 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.707 ns" { ALU:inst3|inst2 {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.707 ns" { ALU:inst3|inst2 {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register:inst\|74195:inst\|15 A\[0\] CLK 3.212 ns register " "Info: tsu for register \"register:inst\|74195:inst\|15\" (data pin = \"A\[0\]\", clock pin = \"CLK\") is 3.212 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.459 ns + Longest pin register " "Info: + Longest pin to register delay is 7.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns A\[0\] 1 PIN PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.438 ns) 7.375 ns register:inst\|74195:inst\|81~0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(6.127 ns) + CELL(0.438 ns) = 7.375 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { A[0] register:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.459 ns register:inst\|74195:inst\|15 3 REG LCFF_X30_Y35_N7 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.459 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 17.86 % ) " "Info: Total cell delay = 1.332 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.127 ns ( 82.14 % ) " "Info: Total interconnect delay = 6.127 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { A[0] register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { A[0] {} A[0]~combout {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.211 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.150 ns) 1.957 ns register:inst\|inst2 2 COMB LCCOMB_X30_Y35_N10 1 " "Info: 2: + IC(0.957 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CLK register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 2.638 ns register:inst\|inst2~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(0.681 ns) + CELL(0.000 ns) = 2.638 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.211 ns register:inst\|74195:inst\|15 4 REG LCFF_X30_Y35_N7 5 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.211 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 36.50 % ) " "Info: Total cell delay = 1.537 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 63.50 % ) " "Info: Total interconnect delay = 2.674 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { CLK register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { CLK {} CLK~combout {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.957ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { A[0] register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { A[0] {} A[0]~combout {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { CLK register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { CLK {} CLK~combout {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.957ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADD/SUBOUT\[3\] register:inst\|74195:inst1\|15 11.713 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADD/SUBOUT\[3\]\" through register \"register:inst\|74195:inst1\|15\" is 11.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.433 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.346 ns ALU:inst3\|inst19~0 3 COMB LCCOMB_X30_Y35_N26 5 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst3|inst2 ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 4.174 ns register:inst\|inst3 4 COMB LCCOMB_X31_Y35_N10 1 " "Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 4.860 ns register:inst\|inst3~clkctrl 5 COMB CLKCTRL_G9 4 " "Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.433 ns register:inst\|74195:inst1\|15 6 REG LCFF_X31_Y35_N15 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 42.64 % ) " "Info: Total cell delay = 2.743 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 57.36 % ) " "Info: Total interconnect delay = 3.690 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.030 ns + Longest register pin " "Info: + Longest register to pin delay is 5.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns addsub:inst1\|7483:inst\|45~1 2 COMB LCCOMB_X30_Y35_N16 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1\|7483:inst\|45~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.306 ns addsub:inst1\|7483:inst\|45~2 3 COMB LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1\|7483:inst\|45~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(2.798 ns) 5.030 ns ADD/SUBOUT\[3\] 4 PIN PIN_B14 0 " "Info: 4: + IC(0.926 ns) + CELL(2.798 ns) = 5.030 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'ADD/SUBOUT\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 66.56 % ) " "Info: Total cell delay = 3.348 ns ( 66.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.682 ns ( 33.44 % ) " "Info: Total interconnect delay = 1.682 ns ( 33.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} ADD/SUBOUT[3] {} } { 0.000ns 0.494ns 0.262ns 0.926ns } { 0.000ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} ADD/SUBOUT[3] {} } { 0.000ns 0.494ns 0.262ns 0.926ns } { 0.000ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register:inst\|74195:inst\|17 A\[2\] CLK 4.052 ns register " "Info: th for register \"register:inst\|74195:inst\|17\" (data pin = \"A\[2\]\", clock pin = \"CLK\") is 4.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.134 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.420 ns) 3.348 ns ALU:inst3\|inst18~0 3 COMB LCCOMB_X30_Y35_N24 1 " "Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { ALU:inst3|inst2 ALU:inst3|inst18~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 3.880 ns register:inst\|inst2 4 COMB LCCOMB_X30_Y35_N10 1 " "Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU:inst3|inst18~0 register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.561 ns register:inst\|inst2~clkctrl 5 COMB CLKCTRL_G10 4 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.134 ns register:inst\|74195:inst\|17 6 REG LCFF_X30_Y35_N3 3 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst\|74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 46.71 % ) " "Info: Total cell delay = 2.865 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 53.29 % ) " "Info: Total interconnect delay = 3.269 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.348 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[2\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.420 ns) 2.264 ns register:inst\|74195:inst\|25~0 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.865 ns) + CELL(0.420 ns) = 2.264 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { A[2] register:inst|74195:inst|25~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 504 568 424 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.348 ns register:inst\|74195:inst\|17 3 REG LCFF_X30_Y35_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.348 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst\|74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 63.16 % ) " "Info: Total cell delay = 1.483 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.865 ns ( 36.84 % ) " "Info: Total interconnect delay = 0.865 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A[2] register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { A[2] {} A[2]~combout {} register:inst|74195:inst|25~0 {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.865ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A[2] register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { A[2] {} A[2]~combout {} register:inst|74195:inst|25~0 {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.865ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:47:54 2019 " "Info: Processing ended: Thu May 16 15:47:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
