INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sources_1/new/ripple_carry_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sim_1/new/sim_ripple_adder_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ripple_adder_4b
