{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524409764633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524409764644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 00:09:24 2018 " "Processing started: Mon Apr 23 00:09:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524409764644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409764644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RPMPv3 -c RPMPv3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RPMPv3 -c RPMPv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409764644 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1524409765707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_518 " "Found entity 1: osc_altufm_osc_518" {  } { { "osc.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/osc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524409784862 ""} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Found entity 2: osc" {  } { { "osc.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/osc.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524409784862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409784862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RPMPv3.v(49) " "Verilog HDL warning at RPMPv3.v(49): extended using \"x\" or \"z\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RPMPv3.v(113) " "Verilog HDL warning at RPMPv3.v(113): extended using \"x\" or \"z\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RPMPv3.v(120) " "Verilog HDL warning at RPMPv3.v(120): extended using \"x\" or \"z\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RPMPv3.v(152) " "Verilog HDL information at RPMPv3.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpmpv3.v 2 2 " "Found 2 design units, including 2 entities, in source file rpmpv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPMPv3 " "Found entity 1: RPMPv3" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524409784878 ""} { "Info" "ISGN_ENTITY_NAME" "2 reduced_osc " "Found entity 2: reduced_osc" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524409784878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_0w RPMPv3.v(24) " "Verilog HDL Implicit Net warning at RPMPv3.v(24): created implicit net for \"clk_0w\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524409784878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RPMPv3 " "Elaborating entity \"RPMPv3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oscena_sig RPMPv3.v(20) " "Verilog HDL or VHDL warning at RPMPv3.v(20): object \"oscena_sig\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RPMPv3.v(77) " "Verilog HDL assignment warning at RPMPv3.v(77): truncated value with size 32 to match size of target (11)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPMPv3.v(90) " "Verilog HDL assignment warning at RPMPv3.v(90): truncated value with size 32 to match size of target (8)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RPMPv3.v(98) " "Verilog HDL assignment warning at RPMPv3.v(98): truncated value with size 32 to match size of target (16)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPMPv3.v(110) " "Verilog HDL assignment warning at RPMPv3.v(110): truncated value with size 32 to match size of target (8)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPMPv3.v(117) " "Verilog HDL assignment warning at RPMPv3.v(117): truncated value with size 32 to match size of target (8)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784940 "|RPMPv3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_518 osc_altufm_osc_518:ufm " "Elaborating entity \"osc_altufm_osc_518\" for hierarchy \"osc_altufm_osc_518:ufm\"" {  } { { "RPMPv3.v" "ufm" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524409784987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reduced_osc reduced_osc:rosc " "Elaborating entity \"reduced_osc\" for hierarchy \"reduced_osc:rosc\"" {  } { { "RPMPv3.v" "rosc" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524409784987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RPMPv3.v(153) " "Verilog HDL assignment warning at RPMPv3.v(153): truncated value with size 32 to match size of target (16)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524409784987 "|RPMPv3|reduced_osc:rosc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cd GND " "Pin \"cd\" is stuck at GND" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524409785608 "|RPMPv3|cd"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad GND " "Pin \"ad\" is stuck at GND" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524409785608 "|RPMPv3|ad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524409785608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524409785743 "|RPMPv3|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zclk " "No output dependent on input pin \"zclk\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/RasMsxPack/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524409785743 "|RPMPv3|zclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524409785743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524409785743 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524409785743 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524409785743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524409785743 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1524409785743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524409785743 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "osc_sig " "Ignored Virtual Pin assignment to \"osc_sig\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1524409785759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/meesokim/RasMsxPack/output_files/RPMPv3.map.smsg " "Generated suppressed messages file C:/msys64/home/meesokim/RasMsxPack/output_files/RPMPv3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409785806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524409785821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 00:09:45 2018 " "Processing ended: Mon Apr 23 00:09:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524409785821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524409785821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524409785821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524409785821 ""}
